<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-cprix-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-cprix-defs.h</h1><a href="cvmx-cprix-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-cprix-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon cprix.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_CPRIX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_CPRIX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#afde88f225b43245396524135eb648533" title="cvmx-cprix-defs.h">CVMX_CPRIX_BFN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_BFN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300040ull) + ((offset) &amp; 7) * 32768;
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-cprix-defs_8h.html#afde88f225b43245396524135eb648533">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_BFN(offset) (CVMX_ADD_IO_SEG(0x00011800D5300040ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#acaf039296f73c1de054fa48c623dd2db">CVMX_CPRIX_CM_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069     <span class="keywordflow">if</span> (!(
<a name="l00070"></a>00070           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_CM_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300078ull) + ((offset) &amp; 7) * 32768;
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-cprix-defs_8h.html#acaf039296f73c1de054fa48c623dd2db">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_CM_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300078ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#acbc9cb08363601fcdec78311feb8c22c">CVMX_CPRIX_CM_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00079"></a>00079 {
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (!(
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_CM_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300080ull) + ((offset) &amp; 7) * 32768;
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-cprix-defs_8h.html#acbc9cb08363601fcdec78311feb8c22c">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_CM_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5300080ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a69fcf47f683fc8d387e53a25619161f9">CVMX_CPRIX_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300010ull) + ((offset) &amp; 7) * 32768;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-cprix-defs_8h.html#a69fcf47f683fc8d387e53a25619161f9">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300010ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a0a850f2d92575b5c66d4073a4f0b6275">CVMX_CPRIX_CTRL_INDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_CTRL_INDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300018ull) + ((offset) &amp; 7) * 32768;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0a850f2d92575b5c66d4073a4f0b6275">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_CTRL_INDEX(offset) (CVMX_ADD_IO_SEG(0x00011800D5300018ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a35c50380a93181cb7cb5b5b1f3a8b439">CVMX_CPRIX_ETH_ADDR_LSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_ADDR_LSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301060ull) + ((offset) &amp; 7) * 32768;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-cprix-defs_8h.html#a35c50380a93181cb7cb5b5b1f3a8b439">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_ADDR_LSB(offset) (CVMX_ADD_IO_SEG(0x00011800D5301060ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a7f887b1e4ddb05f85a35d6c000c9247a">CVMX_CPRIX_ETH_ADDR_MSB</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_ADDR_MSB(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301058ull) + ((offset) &amp; 7) * 32768;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-cprix-defs_8h.html#a7f887b1e4ddb05f85a35d6c000c9247a">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_ADDR_MSB(offset) (CVMX_ADD_IO_SEG(0x00011800D5301058ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#aa1471498f9d515cf5733f609beb586de">CVMX_CPRIX_ETH_CNT_DMAC_MISM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CNT_DMAC_MISM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53010A0ull) + ((offset) &amp; 7) * 32768;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa1471498f9d515cf5733f609beb586de">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CNT_DMAC_MISM(offset) (CVMX_ADD_IO_SEG(0x00011800D53010A0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a8eff7a40fc0ddc4b8c62cb53eb36f34e">CVMX_CPRIX_ETH_CNT_RX_FRAME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CNT_RX_FRAME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301090ull) + ((offset) &amp; 7) * 32768;
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8eff7a40fc0ddc4b8c62cb53eb36f34e">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CNT_RX_FRAME(offset) (CVMX_ADD_IO_SEG(0x00011800D5301090ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a27eec1da3bf04b88ef3213c0e4c16a35">CVMX_CPRIX_ETH_CNT_TX_FRAME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CNT_TX_FRAME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301098ull) + ((offset) &amp; 7) * 32768;
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-cprix-defs_8h.html#a27eec1da3bf04b88ef3213c0e4c16a35">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CNT_TX_FRAME(offset) (CVMX_ADD_IO_SEG(0x00011800D5301098ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a336379d4d0b3f06b9e39f114901043cd">CVMX_CPRIX_ETH_CONFIG_1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00167"></a>00167 {
<a name="l00168"></a>00168     <span class="keywordflow">if</span> (!(
<a name="l00169"></a>00169           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00170"></a>00170         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CONFIG_1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00171"></a>00171     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301010ull) + ((offset) &amp; 7) * 32768;
<a name="l00172"></a>00172 }
<a name="l00173"></a>00173 <span class="preprocessor">#else</span>
<a name="l00174"></a><a class="code" href="cvmx-cprix-defs_8h.html#a336379d4d0b3f06b9e39f114901043cd">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CONFIG_1(offset) (CVMX_ADD_IO_SEG(0x00011800D5301010ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ab541ac9da9ef417dafb806cfbe2ae27f">CVMX_CPRIX_ETH_CONFIG_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00178"></a>00178 {
<a name="l00179"></a>00179     <span class="keywordflow">if</span> (!(
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00181"></a>00181         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CONFIG_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00182"></a>00182     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301018ull) + ((offset) &amp; 7) * 32768;
<a name="l00183"></a>00183 }
<a name="l00184"></a>00184 <span class="preprocessor">#else</span>
<a name="l00185"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab541ac9da9ef417dafb806cfbe2ae27f">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CONFIG_2(offset) (CVMX_ADD_IO_SEG(0x00011800D5301018ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a786a6d17cb699e11bf58c7de46d99ec9">CVMX_CPRIX_ETH_CONFIG_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00189"></a>00189 {
<a name="l00190"></a>00190     <span class="keywordflow">if</span> (!(
<a name="l00191"></a>00191           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00192"></a>00192         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_CONFIG_3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00193"></a>00193     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301088ull) + ((offset) &amp; 7) * 32768;
<a name="l00194"></a>00194 }
<a name="l00195"></a>00195 <span class="preprocessor">#else</span>
<a name="l00196"></a><a class="code" href="cvmx-cprix-defs_8h.html#a786a6d17cb699e11bf58c7de46d99ec9">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_CONFIG_3(offset) (CVMX_ADD_IO_SEG(0x00011800D5301088ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ab5ce6cbd6d11a64ebd9e5e7c2ec72b08">CVMX_CPRIX_ETH_HASH_TABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201     <span class="keywordflow">if</span> (!(
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00203"></a>00203         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_HASH_TABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00204"></a>00204     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301068ull) + ((offset) &amp; 7) * 32768;
<a name="l00205"></a>00205 }
<a name="l00206"></a>00206 <span class="preprocessor">#else</span>
<a name="l00207"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab5ce6cbd6d11a64ebd9e5e7c2ec72b08">00207</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_HASH_TABLE(offset) (CVMX_ADD_IO_SEG(0x00011800D5301068ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00209"></a>00209 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a150a97c371b048912140b23109489649">CVMX_CPRIX_ETH_RX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00211"></a>00211 {
<a name="l00212"></a>00212     <span class="keywordflow">if</span> (!(
<a name="l00213"></a>00213           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00214"></a>00214         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_RX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00215"></a>00215     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301020ull) + ((offset) &amp; 7) * 32768;
<a name="l00216"></a>00216 }
<a name="l00217"></a>00217 <span class="preprocessor">#else</span>
<a name="l00218"></a><a class="code" href="cvmx-cprix-defs_8h.html#a150a97c371b048912140b23109489649">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_RX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800D5301020ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#add382266a56e3e87b0737d5f9c5e68da">CVMX_CPRIX_ETH_RX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00222"></a>00222 {
<a name="l00223"></a>00223     <span class="keywordflow">if</span> (!(
<a name="l00224"></a>00224           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00225"></a>00225         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_RX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00226"></a>00226     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301028ull) + ((offset) &amp; 7) * 32768;
<a name="l00227"></a>00227 }
<a name="l00228"></a>00228 <span class="preprocessor">#else</span>
<a name="l00229"></a><a class="code" href="cvmx-cprix-defs_8h.html#add382266a56e3e87b0737d5f9c5e68da">00229</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_RX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D5301028ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a62d8749c51d32ddcbd3552eacd367cea">CVMX_CPRIX_ETH_RX_DATA_WAIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00233"></a>00233 {
<a name="l00234"></a>00234     <span class="keywordflow">if</span> (!(
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00236"></a>00236         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_RX_DATA_WAIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00237"></a>00237     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301030ull) + ((offset) &amp; 7) * 32768;
<a name="l00238"></a>00238 }
<a name="l00239"></a>00239 <span class="preprocessor">#else</span>
<a name="l00240"></a><a class="code" href="cvmx-cprix-defs_8h.html#a62d8749c51d32ddcbd3552eacd367cea">00240</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_RX_DATA_WAIT(offset) (CVMX_ADD_IO_SEG(0x00011800D5301030ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00241"></a>00241 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a0a3787d2aa42d9fcc355039c805033b6">CVMX_CPRIX_ETH_RX_EX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00244"></a>00244 {
<a name="l00245"></a>00245     <span class="keywordflow">if</span> (!(
<a name="l00246"></a>00246           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00247"></a>00247         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_RX_EX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00248"></a>00248     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301050ull) + ((offset) &amp; 7) * 32768;
<a name="l00249"></a>00249 }
<a name="l00250"></a>00250 <span class="preprocessor">#else</span>
<a name="l00251"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0a3787d2aa42d9fcc355039c805033b6">00251</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_RX_EX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301050ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a9f528e3ad6d8d7854a4e3409630636cc">CVMX_CPRIX_ETH_RX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00255"></a>00255 {
<a name="l00256"></a>00256     <span class="keywordflow">if</span> (!(
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_RX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301000ull) + ((offset) &amp; 7) * 32768;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-cprix-defs_8h.html#a9f528e3ad6d8d7854a4e3409630636cc">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_RX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301000ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a8ba510ae1e1bcf95ec1d085c64cc26d6">CVMX_CPRIX_ETH_TX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00269"></a>00269         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_TX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00270"></a>00270     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301038ull) + ((offset) &amp; 7) * 32768;
<a name="l00271"></a>00271 }
<a name="l00272"></a>00272 <span class="preprocessor">#else</span>
<a name="l00273"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8ba510ae1e1bcf95ec1d085c64cc26d6">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_TX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800D5301038ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4b62ab08e6469943d478b8e4272698e5">CVMX_CPRIX_ETH_TX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(
<a name="l00279"></a>00279           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00280"></a>00280         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_TX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00281"></a>00281     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301040ull) + ((offset) &amp; 7) * 32768;
<a name="l00282"></a>00282 }
<a name="l00283"></a>00283 <span class="preprocessor">#else</span>
<a name="l00284"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4b62ab08e6469943d478b8e4272698e5">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_TX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D5301040ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00287"></a>00287 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a268c9485c6a8b3d23cd4387d4e66c2e4">CVMX_CPRIX_ETH_TX_DATA_WAIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00288"></a>00288 {
<a name="l00289"></a>00289     <span class="keywordflow">if</span> (!(
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00291"></a>00291         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_TX_DATA_WAIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00292"></a>00292     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301048ull) + ((offset) &amp; 7) * 32768;
<a name="l00293"></a>00293 }
<a name="l00294"></a>00294 <span class="preprocessor">#else</span>
<a name="l00295"></a><a class="code" href="cvmx-cprix-defs_8h.html#a268c9485c6a8b3d23cd4387d4e66c2e4">00295</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_TX_DATA_WAIT(offset) (CVMX_ADD_IO_SEG(0x00011800D5301048ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00297"></a>00297 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a1eab2a76596a3fc0f5f8d8acc1639893">CVMX_CPRIX_ETH_TX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00299"></a>00299 {
<a name="l00300"></a>00300     <span class="keywordflow">if</span> (!(
<a name="l00301"></a>00301           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00302"></a>00302         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ETH_TX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00303"></a>00303     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301008ull) + ((offset) &amp; 7) * 32768;
<a name="l00304"></a>00304 }
<a name="l00305"></a>00305 <span class="preprocessor">#else</span>
<a name="l00306"></a><a class="code" href="cvmx-cprix-defs_8h.html#a1eab2a76596a3fc0f5f8d8acc1639893">00306</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ETH_TX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301008ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00307"></a>00307 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ab05ff74d8a2b87347559d607a5ed717d">CVMX_CPRIX_EX_DELAY_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00310"></a>00310 {
<a name="l00311"></a>00311     <span class="keywordflow">if</span> (!(
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00313"></a>00313         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_EX_DELAY_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00314"></a>00314     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000A0ull) + ((offset) &amp; 7) * 32768;
<a name="l00315"></a>00315 }
<a name="l00316"></a>00316 <span class="preprocessor">#else</span>
<a name="l00317"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab05ff74d8a2b87347559d607a5ed717d">00317</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_EX_DELAY_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D53000A0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00318"></a>00318 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00320"></a>00320 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a60ade6f35f9fdc1285d1155145078832">CVMX_CPRIX_EX_DELAY_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00321"></a>00321 {
<a name="l00322"></a>00322     <span class="keywordflow">if</span> (!(
<a name="l00323"></a>00323           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00324"></a>00324         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_EX_DELAY_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00325"></a>00325     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000A8ull) + ((offset) &amp; 7) * 32768;
<a name="l00326"></a>00326 }
<a name="l00327"></a>00327 <span class="preprocessor">#else</span>
<a name="l00328"></a><a class="code" href="cvmx-cprix-defs_8h.html#a60ade6f35f9fdc1285d1155145078832">00328</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_EX_DELAY_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D53000A8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00330"></a>00330 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ac33d6781638952e8155fa35bc595aea0">CVMX_CPRIX_GSM_AXC_CONFIG_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00332"></a>00332 {
<a name="l00333"></a>00333     <span class="keywordflow">if</span> (!(
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00335"></a>00335         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_AXC_CONFIG_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00336"></a>00336     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300318ull) + ((offset) &amp; 7) * 32768;
<a name="l00337"></a>00337 }
<a name="l00338"></a>00338 <span class="preprocessor">#else</span>
<a name="l00339"></a><a class="code" href="cvmx-cprix-defs_8h.html#ac33d6781638952e8155fa35bc595aea0">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_AXC_CONFIG_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300318ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#aafcf077a2c9bbcca36ebbf6e01d6860b">CVMX_CPRIX_GSM_CNT_AXC_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00343"></a>00343 {
<a name="l00344"></a>00344     <span class="keywordflow">if</span> (!(
<a name="l00345"></a>00345           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00346"></a>00346         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_CNT_AXC_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00347"></a>00347     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300320ull) + ((offset) &amp; 7) * 32768;
<a name="l00348"></a>00348 }
<a name="l00349"></a>00349 <span class="preprocessor">#else</span>
<a name="l00350"></a><a class="code" href="cvmx-cprix-defs_8h.html#aafcf077a2c9bbcca36ebbf6e01d6860b">00350</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_CNT_AXC_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300320ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00352"></a>00352 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a21e199bf1681242e9be07aa08ce01c77">CVMX_CPRIX_GSM_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00354"></a>00354 {
<a name="l00355"></a>00355     <span class="keywordflow">if</span> (!(
<a name="l00356"></a>00356           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00357"></a>00357         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00358"></a>00358     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300308ull) + ((offset) &amp; 7) * 32768;
<a name="l00359"></a>00359 }
<a name="l00360"></a>00360 <span class="preprocessor">#else</span>
<a name="l00361"></a><a class="code" href="cvmx-cprix-defs_8h.html#a21e199bf1681242e9be07aa08ce01c77">00361</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300308ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a9992531f458afa01ef66375ffdb83d22">CVMX_CPRIX_GSM_CONFIG_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00365"></a>00365 {
<a name="l00366"></a>00366     <span class="keywordflow">if</span> (!(
<a name="l00367"></a>00367           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00368"></a>00368         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_CONFIG_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00369"></a>00369     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300300ull) + ((offset) &amp; 7) * 32768;
<a name="l00370"></a>00370 }
<a name="l00371"></a>00371 <span class="preprocessor">#else</span>
<a name="l00372"></a><a class="code" href="cvmx-cprix-defs_8h.html#a9992531f458afa01ef66375ffdb83d22">00372</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_CONFIG_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300300ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a82f967e03602a1605140a75d719ce05f">CVMX_CPRIX_GSM_FREQ_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00376"></a>00376 {
<a name="l00377"></a>00377     <span class="keywordflow">if</span> (!(
<a name="l00378"></a>00378           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00379"></a>00379         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_FREQ_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00380"></a>00380     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300310ull) + ((offset) &amp; 7) * 32768;
<a name="l00381"></a>00381 }
<a name="l00382"></a>00382 <span class="preprocessor">#else</span>
<a name="l00383"></a><a class="code" href="cvmx-cprix-defs_8h.html#a82f967e03602a1605140a75d719ce05f">00383</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_FREQ_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300310ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a438510511b4ecef03d112ada3fd69d93">CVMX_CPRIX_GSM_GRP_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00387"></a>00387 {
<a name="l00388"></a>00388     <span class="keywordflow">if</span> (!(
<a name="l00389"></a>00389           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00390"></a>00390         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_GRP_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00391"></a>00391     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300330ull) + ((offset) &amp; 7) * 32768;
<a name="l00392"></a>00392 }
<a name="l00393"></a>00393 <span class="preprocessor">#else</span>
<a name="l00394"></a><a class="code" href="cvmx-cprix-defs_8h.html#a438510511b4ecef03d112ada3fd69d93">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_GRP_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300330ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00397"></a>00397 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4410186c752e3e534870c247ac3c8b5e">CVMX_CPRIX_GSM_GRP_CONFIG_SEL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00398"></a>00398 {
<a name="l00399"></a>00399     <span class="keywordflow">if</span> (!(
<a name="l00400"></a>00400           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00401"></a>00401         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_GSM_GRP_CONFIG_SEL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00402"></a>00402     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300328ull) + ((offset) &amp; 7) * 32768;
<a name="l00403"></a>00403 }
<a name="l00404"></a>00404 <span class="preprocessor">#else</span>
<a name="l00405"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4410186c752e3e534870c247ac3c8b5e">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_GSM_GRP_CONFIG_SEL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300328ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00408"></a>00408 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a06b79e6c85d1c463f3407f50953af71e">CVMX_CPRIX_HDLC_CNT_RX_FRAME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00409"></a>00409 {
<a name="l00410"></a>00410     <span class="keywordflow">if</span> (!(
<a name="l00411"></a>00411           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00412"></a>00412         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_CNT_RX_FRAME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00413"></a>00413     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301890ull) + ((offset) &amp; 7) * 32768;
<a name="l00414"></a>00414 }
<a name="l00415"></a>00415 <span class="preprocessor">#else</span>
<a name="l00416"></a><a class="code" href="cvmx-cprix-defs_8h.html#a06b79e6c85d1c463f3407f50953af71e">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_CNT_RX_FRAME(offset) (CVMX_ADD_IO_SEG(0x00011800D5301890ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00419"></a>00419 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a69a76d36c8e5fd4bd825d7eafe4a57d6">CVMX_CPRIX_HDLC_CNT_TX_FRAME</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00420"></a>00420 {
<a name="l00421"></a>00421     <span class="keywordflow">if</span> (!(
<a name="l00422"></a>00422           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00423"></a>00423         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_CNT_TX_FRAME(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00424"></a>00424     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301898ull) + ((offset) &amp; 7) * 32768;
<a name="l00425"></a>00425 }
<a name="l00426"></a>00426 <span class="preprocessor">#else</span>
<a name="l00427"></a><a class="code" href="cvmx-cprix-defs_8h.html#a69a76d36c8e5fd4bd825d7eafe4a57d6">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_CNT_TX_FRAME(offset) (CVMX_ADD_IO_SEG(0x00011800D5301898ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00428"></a>00428 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00429"></a>00429 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a59ee7ae594a1fb8e357caa1a4d5f336b">CVMX_CPRIX_HDLC_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432     <span class="keywordflow">if</span> (!(
<a name="l00433"></a>00433           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00434"></a>00434         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00435"></a>00435     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301810ull) + ((offset) &amp; 7) * 32768;
<a name="l00436"></a>00436 }
<a name="l00437"></a>00437 <span class="preprocessor">#else</span>
<a name="l00438"></a><a class="code" href="cvmx-cprix-defs_8h.html#a59ee7ae594a1fb8e357caa1a4d5f336b">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5301810ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a32703c8dc8479ca0ca9bab6d12182458">CVMX_CPRIX_HDLC_CONFIG_2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00442"></a>00442 {
<a name="l00443"></a>00443     <span class="keywordflow">if</span> (!(
<a name="l00444"></a>00444           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00445"></a>00445         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_CONFIG_2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00446"></a>00446     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301818ull) + ((offset) &amp; 7) * 32768;
<a name="l00447"></a>00447 }
<a name="l00448"></a>00448 <span class="preprocessor">#else</span>
<a name="l00449"></a><a class="code" href="cvmx-cprix-defs_8h.html#a32703c8dc8479ca0ca9bab6d12182458">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_CONFIG_2(offset) (CVMX_ADD_IO_SEG(0x00011800D5301818ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a8b85a03be423e594dddd00cf214bf64b">CVMX_CPRIX_HDLC_CONFIG_3</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00453"></a>00453 {
<a name="l00454"></a>00454     <span class="keywordflow">if</span> (!(
<a name="l00455"></a>00455           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00456"></a>00456         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_CONFIG_3(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00457"></a>00457     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301888ull) + ((offset) &amp; 7) * 32768;
<a name="l00458"></a>00458 }
<a name="l00459"></a>00459 <span class="preprocessor">#else</span>
<a name="l00460"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8b85a03be423e594dddd00cf214bf64b">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_CONFIG_3(offset) (CVMX_ADD_IO_SEG(0x00011800D5301888ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00461"></a>00461 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00462"></a>00462 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00463"></a>00463 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ad69a98180291e9e0654c499818c03ae3">CVMX_CPRIX_HDLC_RX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00464"></a>00464 {
<a name="l00465"></a>00465     <span class="keywordflow">if</span> (!(
<a name="l00466"></a>00466           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00467"></a>00467         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_RX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00468"></a>00468     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301820ull) + ((offset) &amp; 7) * 32768;
<a name="l00469"></a>00469 }
<a name="l00470"></a>00470 <span class="preprocessor">#else</span>
<a name="l00471"></a><a class="code" href="cvmx-cprix-defs_8h.html#ad69a98180291e9e0654c499818c03ae3">00471</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_RX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800D5301820ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00473"></a>00473 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a68bdcd3a9803bbd780f06d3848ad7e7a">CVMX_CPRIX_HDLC_RX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00475"></a>00475 {
<a name="l00476"></a>00476     <span class="keywordflow">if</span> (!(
<a name="l00477"></a>00477           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00478"></a>00478         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_RX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00479"></a>00479     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301828ull) + ((offset) &amp; 7) * 32768;
<a name="l00480"></a>00480 }
<a name="l00481"></a>00481 <span class="preprocessor">#else</span>
<a name="l00482"></a><a class="code" href="cvmx-cprix-defs_8h.html#a68bdcd3a9803bbd780f06d3848ad7e7a">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_RX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D5301828ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00483"></a>00483 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00485"></a>00485 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ae91f5c8523249b6f2ae73b2d9cecd479">CVMX_CPRIX_HDLC_RX_DATA_WAIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00486"></a>00486 {
<a name="l00487"></a>00487     <span class="keywordflow">if</span> (!(
<a name="l00488"></a>00488           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00489"></a>00489         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_RX_DATA_WAIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00490"></a>00490     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301830ull) + ((offset) &amp; 7) * 32768;
<a name="l00491"></a>00491 }
<a name="l00492"></a>00492 <span class="preprocessor">#else</span>
<a name="l00493"></a><a class="code" href="cvmx-cprix-defs_8h.html#ae91f5c8523249b6f2ae73b2d9cecd479">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_RX_DATA_WAIT(offset) (CVMX_ADD_IO_SEG(0x00011800D5301830ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4434e4b8e1566647815f3ad8e9d8c76e">CVMX_CPRIX_HDLC_RX_EX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00497"></a>00497 {
<a name="l00498"></a>00498     <span class="keywordflow">if</span> (!(
<a name="l00499"></a>00499           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00500"></a>00500         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_RX_EX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00501"></a>00501     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301850ull) + ((offset) &amp; 7) * 32768;
<a name="l00502"></a>00502 }
<a name="l00503"></a>00503 <span class="preprocessor">#else</span>
<a name="l00504"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4434e4b8e1566647815f3ad8e9d8c76e">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_RX_EX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301850ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00506"></a>00506 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a311809009b477b1595d4a0ce207cac01">CVMX_CPRIX_HDLC_RX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00508"></a>00508 {
<a name="l00509"></a>00509     <span class="keywordflow">if</span> (!(
<a name="l00510"></a>00510           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00511"></a>00511         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_RX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00512"></a>00512     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301800ull) + ((offset) &amp; 7) * 32768;
<a name="l00513"></a>00513 }
<a name="l00514"></a>00514 <span class="preprocessor">#else</span>
<a name="l00515"></a><a class="code" href="cvmx-cprix-defs_8h.html#a311809009b477b1595d4a0ce207cac01">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_RX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301800ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00517"></a>00517 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00518"></a>00518 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a66c62690fbebe27fd7f379c4e12dbe0e">CVMX_CPRIX_HDLC_TX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00519"></a>00519 {
<a name="l00520"></a>00520     <span class="keywordflow">if</span> (!(
<a name="l00521"></a>00521           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00522"></a>00522         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_TX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00523"></a>00523     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301838ull) + ((offset) &amp; 7) * 32768;
<a name="l00524"></a>00524 }
<a name="l00525"></a>00525 <span class="preprocessor">#else</span>
<a name="l00526"></a><a class="code" href="cvmx-cprix-defs_8h.html#a66c62690fbebe27fd7f379c4e12dbe0e">00526</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_TX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800D5301838ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00529"></a>00529 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#adfe3fb552c32a98cc26bdaa8db5ff180">CVMX_CPRIX_HDLC_TX_DATA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00530"></a>00530 {
<a name="l00531"></a>00531     <span class="keywordflow">if</span> (!(
<a name="l00532"></a>00532           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00533"></a>00533         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_TX_DATA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00534"></a>00534     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301840ull) + ((offset) &amp; 7) * 32768;
<a name="l00535"></a>00535 }
<a name="l00536"></a>00536 <span class="preprocessor">#else</span>
<a name="l00537"></a><a class="code" href="cvmx-cprix-defs_8h.html#adfe3fb552c32a98cc26bdaa8db5ff180">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_TX_DATA(offset) (CVMX_ADD_IO_SEG(0x00011800D5301840ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00538"></a>00538 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a01e41f59c0cf188237c0622b8af69bd5">CVMX_CPRIX_HDLC_TX_DATA_WAIT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00541"></a>00541 {
<a name="l00542"></a>00542     <span class="keywordflow">if</span> (!(
<a name="l00543"></a>00543           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00544"></a>00544         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_TX_DATA_WAIT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00545"></a>00545     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301848ull) + ((offset) &amp; 7) * 32768;
<a name="l00546"></a>00546 }
<a name="l00547"></a>00547 <span class="preprocessor">#else</span>
<a name="l00548"></a><a class="code" href="cvmx-cprix-defs_8h.html#a01e41f59c0cf188237c0622b8af69bd5">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_TX_DATA_WAIT(offset) (CVMX_ADD_IO_SEG(0x00011800D5301848ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ab85a7fa7b6b940a798b88d38e7602b86">CVMX_CPRIX_HDLC_TX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00552"></a>00552 {
<a name="l00553"></a>00553     <span class="keywordflow">if</span> (!(
<a name="l00554"></a>00554           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00555"></a>00555         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HDLC_TX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00556"></a>00556     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5301808ull) + ((offset) &amp; 7) * 32768;
<a name="l00557"></a>00557 }
<a name="l00558"></a>00558 <span class="preprocessor">#else</span>
<a name="l00559"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab85a7fa7b6b940a798b88d38e7602b86">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HDLC_TX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5301808ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00561"></a>00561 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a03ada9902771d9aed3ad1ac35f6c4a2d">CVMX_CPRIX_HFN</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00563"></a>00563 {
<a name="l00564"></a>00564     <span class="keywordflow">if</span> (!(
<a name="l00565"></a>00565           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00566"></a>00566         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HFN(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00567"></a>00567     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300048ull) + ((offset) &amp; 7) * 32768;
<a name="l00568"></a>00568 }
<a name="l00569"></a>00569 <span class="preprocessor">#else</span>
<a name="l00570"></a><a class="code" href="cvmx-cprix-defs_8h.html#a03ada9902771d9aed3ad1ac35f6c4a2d">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HFN(offset) (CVMX_ADD_IO_SEG(0x00011800D5300048ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00571"></a>00571 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00572"></a>00572 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ad78d8512c2130dad2ed58f0daeef1229">CVMX_CPRIX_HW_RESET</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00574"></a>00574 {
<a name="l00575"></a>00575     <span class="keywordflow">if</span> (!(
<a name="l00576"></a>00576           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00577"></a>00577         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_HW_RESET(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00578"></a>00578     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300058ull) + ((offset) &amp; 7) * 32768;
<a name="l00579"></a>00579 }
<a name="l00580"></a>00580 <span class="preprocessor">#else</span>
<a name="l00581"></a><a class="code" href="cvmx-cprix-defs_8h.html#ad78d8512c2130dad2ed58f0daeef1229">00581</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_HW_RESET(offset) (CVMX_ADD_IO_SEG(0x00011800D5300058ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00584"></a>00584 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a2c3be25279f538b6ea105110c5bf8671">CVMX_CPRIX_INTR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00585"></a>00585 {
<a name="l00586"></a>00586     <span class="keywordflow">if</span> (!(
<a name="l00587"></a>00587           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00588"></a>00588         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_INTR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00589"></a>00589     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300000ull) + ((offset) &amp; 7) * 32768;
<a name="l00590"></a>00590 }
<a name="l00591"></a>00591 <span class="preprocessor">#else</span>
<a name="l00592"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2c3be25279f538b6ea105110c5bf8671">00592</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_INTR(offset) (CVMX_ADD_IO_SEG(0x00011800D5300000ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00594"></a>00594 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a6f779ced7940aa099d0d1f07c0ae0a0c">CVMX_CPRIX_IQ_RX_BUF_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00596"></a>00596 {
<a name="l00597"></a>00597     <span class="keywordflow">if</span> (!(
<a name="l00598"></a>00598           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00599"></a>00599         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_IQ_RX_BUF_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00600"></a>00600     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300200ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00601"></a>00601 }
<a name="l00602"></a>00602 <span class="preprocessor">#else</span>
<a name="l00603"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6f779ced7940aa099d0d1f07c0ae0a0c">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_IQ_RX_BUF_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5300200ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00605"></a>00605 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a488a5e6ec0b8b1e575fb7c7ad879b40a">CVMX_CPRIX_IQ_RX_BUF_SYNC_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00607"></a>00607 {
<a name="l00608"></a>00608     <span class="keywordflow">if</span> (!(
<a name="l00609"></a>00609           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00610"></a>00610         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_IQ_RX_BUF_SYNC_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00611"></a>00611     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300220ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00612"></a>00612 }
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="cvmx-cprix-defs_8h.html#a488a5e6ec0b8b1e575fb7c7ad879b40a">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_IQ_RX_BUF_SYNC_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5300220ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00615"></a>00615 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00616"></a>00616 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00617"></a>00617 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a6bc2fc10ae6b0bc009a5b5eb2ad7a876">CVMX_CPRIX_IQ_TX_BUF_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00618"></a>00618 {
<a name="l00619"></a>00619     <span class="keywordflow">if</span> (!(
<a name="l00620"></a>00620           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00621"></a>00621         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_IQ_TX_BUF_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00622"></a>00622     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300240ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00623"></a>00623 }
<a name="l00624"></a>00624 <span class="preprocessor">#else</span>
<a name="l00625"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6bc2fc10ae6b0bc009a5b5eb2ad7a876">00625</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_IQ_TX_BUF_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5300240ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00626"></a>00626 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00628"></a>00628 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a233cf2777343e69c5ac7e23322e8ae85">CVMX_CPRIX_IQ_TX_BUF_SYNC_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00629"></a>00629 {
<a name="l00630"></a>00630     <span class="keywordflow">if</span> (!(
<a name="l00631"></a>00631           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00632"></a>00632         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_IQ_TX_BUF_SYNC_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00633"></a>00633     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300260ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00634"></a>00634 }
<a name="l00635"></a>00635 <span class="preprocessor">#else</span>
<a name="l00636"></a><a class="code" href="cvmx-cprix-defs_8h.html#a233cf2777343e69c5ac7e23322e8ae85">00636</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_IQ_TX_BUF_SYNC_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D5300260ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00637"></a>00637 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4a744a04a79740f9d876b2a16f83c24b">CVMX_CPRIX_LCV</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00640"></a>00640 {
<a name="l00641"></a>00641     <span class="keywordflow">if</span> (!(
<a name="l00642"></a>00642           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00643"></a>00643         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_LCV(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00644"></a>00644     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300038ull) + ((offset) &amp; 7) * 32768;
<a name="l00645"></a>00645 }
<a name="l00646"></a>00646 <span class="preprocessor">#else</span>
<a name="l00647"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4a744a04a79740f9d876b2a16f83c24b">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_LCV(offset) (CVMX_ADD_IO_SEG(0x00011800D5300038ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a67670a564cc415c639cdb465e42b5e23">CVMX_CPRIX_MAP_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00651"></a>00651 {
<a name="l00652"></a>00652     <span class="keywordflow">if</span> (!(
<a name="l00653"></a>00653           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00654"></a>00654         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00655"></a>00655     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300180ull) + ((offset) &amp; 7) * 32768;
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 <span class="preprocessor">#else</span>
<a name="l00658"></a><a class="code" href="cvmx-cprix-defs_8h.html#a67670a564cc415c639cdb465e42b5e23">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300180ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00660"></a>00660 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00661"></a>00661 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4e1bfabd361b73a2d9b7931ff1157ba5">CVMX_CPRIX_MAP_K_SELECT_RXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00662"></a>00662 {
<a name="l00663"></a>00663     <span class="keywordflow">if</span> (!(
<a name="l00664"></a>00664           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00665"></a>00665         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_K_SELECT_RXX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00666"></a>00666     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53003A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00667"></a>00667 }
<a name="l00668"></a>00668 <span class="preprocessor">#else</span>
<a name="l00669"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4e1bfabd361b73a2d9b7931ff1157ba5">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_K_SELECT_RXX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53003A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a3bc9d1fe2e1fcd914346e731b4db939f">CVMX_CPRIX_MAP_K_SELECT_TXX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00673"></a>00673 {
<a name="l00674"></a>00674     <span class="keywordflow">if</span> (!(
<a name="l00675"></a>00675           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 3)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00676"></a>00676         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_K_SELECT_TXX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00677"></a>00677     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53003C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00678"></a>00678 }
<a name="l00679"></a>00679 <span class="preprocessor">#else</span>
<a name="l00680"></a><a class="code" href="cvmx-cprix-defs_8h.html#a3bc9d1fe2e1fcd914346e731b4db939f">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_K_SELECT_TXX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53003C0ull) + (((offset) &amp; 3) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00683"></a>00683 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#aa9473562671507d46c174958846e80af">CVMX_CPRIX_MAP_OFFSET_RX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00684"></a>00684 {
<a name="l00685"></a>00685     <span class="keywordflow">if</span> (!(
<a name="l00686"></a>00686           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00687"></a>00687         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_OFFSET_RX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00688"></a>00688     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001C8ull) + ((offset) &amp; 7) * 32768;
<a name="l00689"></a>00689 }
<a name="l00690"></a>00690 <span class="preprocessor">#else</span>
<a name="l00691"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa9473562671507d46c174958846e80af">00691</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_OFFSET_RX(offset) (CVMX_ADD_IO_SEG(0x00011800D53001C8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00692"></a>00692 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00693"></a>00693 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a8ce3b093a01206554fd133dad1682c75">CVMX_CPRIX_MAP_OFFSET_TX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00695"></a>00695 {
<a name="l00696"></a>00696     <span class="keywordflow">if</span> (!(
<a name="l00697"></a>00697           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00698"></a>00698         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_OFFSET_TX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00699"></a>00699     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001D0ull) + ((offset) &amp; 7) * 32768;
<a name="l00700"></a>00700 }
<a name="l00701"></a>00701 <span class="preprocessor">#else</span>
<a name="l00702"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8ce3b093a01206554fd133dad1682c75">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_OFFSET_TX(offset) (CVMX_ADD_IO_SEG(0x00011800D53001D0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00703"></a>00703 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00705"></a>00705 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a99650aae518db4eec4680b69726b6bcd">CVMX_CPRIX_MAP_SMPL_CFG_RX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00706"></a>00706 {
<a name="l00707"></a>00707     <span class="keywordflow">if</span> (!(
<a name="l00708"></a>00708           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00709"></a>00709         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_SMPL_CFG_RX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00710"></a>00710     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300380ull) + ((offset) &amp; 7) * 32768;
<a name="l00711"></a>00711 }
<a name="l00712"></a>00712 <span class="preprocessor">#else</span>
<a name="l00713"></a><a class="code" href="cvmx-cprix-defs_8h.html#a99650aae518db4eec4680b69726b6bcd">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_SMPL_CFG_RX(offset) (CVMX_ADD_IO_SEG(0x00011800D5300380ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00714"></a>00714 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00715"></a>00715 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a9735e9e9f9dd87ef5b5a6aa17ab6481a">CVMX_CPRIX_MAP_SMPL_CFG_TX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00717"></a>00717 {
<a name="l00718"></a>00718     <span class="keywordflow">if</span> (!(
<a name="l00719"></a>00719           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00720"></a>00720         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_SMPL_CFG_TX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00721"></a>00721     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300388ull) + ((offset) &amp; 7) * 32768;
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 <span class="preprocessor">#else</span>
<a name="l00724"></a><a class="code" href="cvmx-cprix-defs_8h.html#a9735e9e9f9dd87ef5b5a6aa17ab6481a">00724</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_SMPL_CFG_TX(offset) (CVMX_ADD_IO_SEG(0x00011800D5300388ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00725"></a>00725 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a251ca9b489eebcb1299bef81c56dc3f1">CVMX_CPRIX_MAP_TBL_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729     <span class="keywordflow">if</span> (!(
<a name="l00730"></a>00730           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00731"></a>00731         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00732"></a>00732     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300190ull) + ((offset) &amp; 7) * 32768;
<a name="l00733"></a>00733 }
<a name="l00734"></a>00734 <span class="preprocessor">#else</span>
<a name="l00735"></a><a class="code" href="cvmx-cprix-defs_8h.html#a251ca9b489eebcb1299bef81c56dc3f1">00735</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300190ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00736"></a>00736 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00738"></a>00738 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ac0a7f7ac167b4915bf75f61598f18d76">CVMX_CPRIX_MAP_TBL_INDEX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00739"></a>00739 {
<a name="l00740"></a>00740     <span class="keywordflow">if</span> (!(
<a name="l00741"></a>00741           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00742"></a>00742         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_INDEX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00743"></a>00743     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300198ull) + ((offset) &amp; 7) * 32768;
<a name="l00744"></a>00744 }
<a name="l00745"></a>00745 <span class="preprocessor">#else</span>
<a name="l00746"></a><a class="code" href="cvmx-cprix-defs_8h.html#ac0a7f7ac167b4915bf75f61598f18d76">00746</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_INDEX(offset) (CVMX_ADD_IO_SEG(0x00011800D5300198ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a7708b69ebc1e6851ed454ba969258a7a">CVMX_CPRIX_MAP_TBL_RX0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00750"></a>00750 {
<a name="l00751"></a>00751     <span class="keywordflow">if</span> (!(
<a name="l00752"></a>00752           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00753"></a>00753         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_RX0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00754"></a>00754     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001A0ull) + ((offset) &amp; 7) * 32768;
<a name="l00755"></a>00755 }
<a name="l00756"></a>00756 <span class="preprocessor">#else</span>
<a name="l00757"></a><a class="code" href="cvmx-cprix-defs_8h.html#a7708b69ebc1e6851ed454ba969258a7a">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_RX0(offset) (CVMX_ADD_IO_SEG(0x00011800D53001A0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00758"></a>00758 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00759"></a>00759 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a6dde80da936c888fd6166854b8af07ab">CVMX_CPRIX_MAP_TBL_RX1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00761"></a>00761 {
<a name="l00762"></a>00762     <span class="keywordflow">if</span> (!(
<a name="l00763"></a>00763           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00764"></a>00764         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_RX1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00765"></a>00765     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001A8ull) + ((offset) &amp; 7) * 32768;
<a name="l00766"></a>00766 }
<a name="l00767"></a>00767 <span class="preprocessor">#else</span>
<a name="l00768"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6dde80da936c888fd6166854b8af07ab">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_RX1(offset) (CVMX_ADD_IO_SEG(0x00011800D53001A8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00769"></a>00769 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00771"></a>00771 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#adb4ffa0f9a2bc5b610c0d50c71e82d95">CVMX_CPRIX_MAP_TBL_TX0</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00772"></a>00772 {
<a name="l00773"></a>00773     <span class="keywordflow">if</span> (!(
<a name="l00774"></a>00774           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00775"></a>00775         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_TX0(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00776"></a>00776     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001B0ull) + ((offset) &amp; 7) * 32768;
<a name="l00777"></a>00777 }
<a name="l00778"></a>00778 <span class="preprocessor">#else</span>
<a name="l00779"></a><a class="code" href="cvmx-cprix-defs_8h.html#adb4ffa0f9a2bc5b610c0d50c71e82d95">00779</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_TX0(offset) (CVMX_ADD_IO_SEG(0x00011800D53001B0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00780"></a>00780 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00781"></a>00781 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00782"></a>00782 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a99341f101987c0276c2bc18f8ab36419">CVMX_CPRIX_MAP_TBL_TX1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00783"></a>00783 {
<a name="l00784"></a>00784     <span class="keywordflow">if</span> (!(
<a name="l00785"></a>00785           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00786"></a>00786         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_MAP_TBL_TX1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00787"></a>00787     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001B8ull) + ((offset) &amp; 7) * 32768;
<a name="l00788"></a>00788 }
<a name="l00789"></a>00789 <span class="preprocessor">#else</span>
<a name="l00790"></a><a class="code" href="cvmx-cprix-defs_8h.html#a99341f101987c0276c2bc18f8ab36419">00790</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_MAP_TBL_TX1(offset) (CVMX_ADD_IO_SEG(0x00011800D53001B8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00791"></a>00791 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00793"></a>00793 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a40fe27998c8b55111f7541d71717d930">CVMX_CPRIX_PHY_LOOP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00794"></a>00794 {
<a name="l00795"></a>00795     <span class="keywordflow">if</span> (!(
<a name="l00796"></a>00796           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00797"></a>00797         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_PHY_LOOP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00798"></a>00798     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300060ull) + ((offset) &amp; 7) * 32768;
<a name="l00799"></a>00799 }
<a name="l00800"></a>00800 <span class="preprocessor">#else</span>
<a name="l00801"></a><a class="code" href="cvmx-cprix-defs_8h.html#a40fe27998c8b55111f7541d71717d930">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_PHY_LOOP(offset) (CVMX_ADD_IO_SEG(0x00011800D5300060ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00803"></a>00803 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#ae7b534482a18a015d0e5bdc129089b46">CVMX_CPRIX_PRBS_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00805"></a>00805 {
<a name="l00806"></a>00806     <span class="keywordflow">if</span> (!(
<a name="l00807"></a>00807           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00808"></a>00808         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_PRBS_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00809"></a>00809     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300280ull) + ((offset) &amp; 7) * 32768;
<a name="l00810"></a>00810 }
<a name="l00811"></a>00811 <span class="preprocessor">#else</span>
<a name="l00812"></a><a class="code" href="cvmx-cprix-defs_8h.html#ae7b534482a18a015d0e5bdc129089b46">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_PRBS_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300280ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00813"></a>00813 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00815"></a>00815 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#af9c220f524432e7aaf0b49c7e7fe8c8b">CVMX_CPRIX_PRBS_STATUSX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> block_id)
<a name="l00816"></a>00816 {
<a name="l00817"></a>00817     <span class="keywordflow">if</span> (!(
<a name="l00818"></a>00818           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((offset &lt;= 1)) &amp;&amp; ((block_id &lt;= 5))))))
<a name="l00819"></a>00819         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_PRBS_STATUSX(%lu,%lu) is invalid on this chip\n&quot;</span>, offset, block_id);
<a name="l00820"></a>00820     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53002A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8;
<a name="l00821"></a>00821 }
<a name="l00822"></a>00822 <span class="preprocessor">#else</span>
<a name="l00823"></a><a class="code" href="cvmx-cprix-defs_8h.html#af9c220f524432e7aaf0b49c7e7fe8c8b">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_PRBS_STATUSX(offset, block_id) (CVMX_ADD_IO_SEG(0x00011800D53002A0ull) + (((offset) &amp; 1) + ((block_id) &amp; 7) * 0x1000ull) * 8)</span>
<a name="l00824"></a>00824 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00826"></a>00826 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#adfbedbaf26924009d8c3ce6b7f14c4cb">CVMX_CPRIX_ROUND_DELAY</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00827"></a>00827 {
<a name="l00828"></a>00828     <span class="keywordflow">if</span> (!(
<a name="l00829"></a>00829           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00830"></a>00830         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_ROUND_DELAY(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00831"></a>00831     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300098ull) + ((offset) &amp; 7) * 32768;
<a name="l00832"></a>00832 }
<a name="l00833"></a>00833 <span class="preprocessor">#else</span>
<a name="l00834"></a><a class="code" href="cvmx-cprix-defs_8h.html#adfbedbaf26924009d8c3ce6b7f14c4cb">00834</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_ROUND_DELAY(offset) (CVMX_ADD_IO_SEG(0x00011800D5300098ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00835"></a>00835 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a2568e89cf1fdd9cbd731c1be64278e43">CVMX_CPRIX_RX_BUF_RESYNC_CNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00838"></a>00838 {
<a name="l00839"></a>00839     <span class="keywordflow">if</span> (!(
<a name="l00840"></a>00840           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00841"></a>00841         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_BUF_RESYNC_CNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00842"></a>00842     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000E8ull) + ((offset) &amp; 7) * 32768;
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844 <span class="preprocessor">#else</span>
<a name="l00845"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2568e89cf1fdd9cbd731c1be64278e43">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_BUF_RESYNC_CNT(offset) (CVMX_ADD_IO_SEG(0x00011800D53000E8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00846"></a>00846 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a348a2efc48c17409e02346603324e3d2">CVMX_CPRIX_RX_BUF_THRES</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00849"></a>00849 {
<a name="l00850"></a>00850     <span class="keywordflow">if</span> (!(
<a name="l00851"></a>00851           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00852"></a>00852         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_BUF_THRES(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00853"></a>00853     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000E0ull) + ((offset) &amp; 7) * 32768;
<a name="l00854"></a>00854 }
<a name="l00855"></a>00855 <span class="preprocessor">#else</span>
<a name="l00856"></a><a class="code" href="cvmx-cprix-defs_8h.html#a348a2efc48c17409e02346603324e3d2">00856</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_BUF_THRES(offset) (CVMX_ADD_IO_SEG(0x00011800D53000E0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a1e41eaba17bec7ec3ef31f541129c19d">CVMX_CPRIX_RX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00860"></a>00860 {
<a name="l00861"></a>00861     <span class="keywordflow">if</span> (!(
<a name="l00862"></a>00862           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00863"></a>00863         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00864"></a>00864     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300020ull) + ((offset) &amp; 7) * 32768;
<a name="l00865"></a>00865 }
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="cvmx-cprix-defs_8h.html#a1e41eaba17bec7ec3ef31f541129c19d">00867</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300020ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00868"></a>00868 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00869"></a>00869 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a2dc1d917c81c6799aefcea8ed70f39f8">CVMX_CPRIX_RX_DELAY</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00871"></a>00871 {
<a name="l00872"></a>00872     <span class="keywordflow">if</span> (!(
<a name="l00873"></a>00873           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00874"></a>00874         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_DELAY(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00875"></a>00875     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300090ull) + ((offset) &amp; 7) * 32768;
<a name="l00876"></a>00876 }
<a name="l00877"></a>00877 <span class="preprocessor">#else</span>
<a name="l00878"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2dc1d917c81c6799aefcea8ed70f39f8">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_DELAY(offset) (CVMX_ADD_IO_SEG(0x00011800D5300090ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00881"></a>00881 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a46b4cdaa4395a28469cbbddb0115e381">CVMX_CPRIX_RX_DELAY_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00882"></a>00882 {
<a name="l00883"></a>00883     <span class="keywordflow">if</span> (!(
<a name="l00884"></a>00884           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00885"></a>00885         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_DELAY_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00886"></a>00886     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300088ull) + ((offset) &amp; 7) * 32768;
<a name="l00887"></a>00887 }
<a name="l00888"></a>00888 <span class="preprocessor">#else</span>
<a name="l00889"></a><a class="code" href="cvmx-cprix-defs_8h.html#a46b4cdaa4395a28469cbbddb0115e381">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_DELAY_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300088ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00890"></a>00890 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00891"></a>00891 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00892"></a>00892 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a74ff15a6fa2bfc65a9d0d25ae55bad71">CVMX_CPRIX_RX_SCR_SEED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00893"></a>00893 {
<a name="l00894"></a>00894     <span class="keywordflow">if</span> (!(
<a name="l00895"></a>00895           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00896"></a>00896         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_RX_SCR_SEED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00897"></a>00897     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000C0ull) + ((offset) &amp; 7) * 32768;
<a name="l00898"></a>00898 }
<a name="l00899"></a>00899 <span class="preprocessor">#else</span>
<a name="l00900"></a><a class="code" href="cvmx-cprix-defs_8h.html#a74ff15a6fa2bfc65a9d0d25ae55bad71">00900</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_RX_SCR_SEED(offset) (CVMX_ADD_IO_SEG(0x00011800D53000C0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00902"></a>00902 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00903"></a>00903 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a4a68db6ff7794ec80e2451d3081ab900">CVMX_CPRIX_SERDES_CONFIG</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00904"></a>00904 {
<a name="l00905"></a>00905     <span class="keywordflow">if</span> (!(
<a name="l00906"></a>00906           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00907"></a>00907         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_SERDES_CONFIG(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00908"></a>00908     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300100ull) + ((offset) &amp; 7) * 32768;
<a name="l00909"></a>00909 }
<a name="l00910"></a>00910 <span class="preprocessor">#else</span>
<a name="l00911"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4a68db6ff7794ec80e2451d3081ab900">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_SERDES_CONFIG(offset) (CVMX_ADD_IO_SEG(0x00011800D5300100ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00914"></a>00914 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a3968272f4446d4144f5407ce85696900">CVMX_CPRIX_START_OFFSET_RX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00915"></a>00915 {
<a name="l00916"></a>00916     <span class="keywordflow">if</span> (!(
<a name="l00917"></a>00917           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00918"></a>00918         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_START_OFFSET_RX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00919"></a>00919     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001D8ull) + ((offset) &amp; 7) * 32768;
<a name="l00920"></a>00920 }
<a name="l00921"></a>00921 <span class="preprocessor">#else</span>
<a name="l00922"></a><a class="code" href="cvmx-cprix-defs_8h.html#a3968272f4446d4144f5407ce85696900">00922</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_START_OFFSET_RX(offset) (CVMX_ADD_IO_SEG(0x00011800D53001D8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00923"></a>00923 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00925"></a>00925 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a744a34f3a4fe8b041b0941c9c3f2c18f">CVMX_CPRIX_START_OFFSET_TX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00926"></a>00926 {
<a name="l00927"></a>00927     <span class="keywordflow">if</span> (!(
<a name="l00928"></a>00928           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00929"></a>00929         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_START_OFFSET_TX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00930"></a>00930     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53001E0ull) + ((offset) &amp; 7) * 32768;
<a name="l00931"></a>00931 }
<a name="l00932"></a>00932 <span class="preprocessor">#else</span>
<a name="l00933"></a><a class="code" href="cvmx-cprix-defs_8h.html#a744a34f3a4fe8b041b0941c9c3f2c18f">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_START_OFFSET_TX(offset) (CVMX_ADD_IO_SEG(0x00011800D53001E0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00934"></a>00934 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00935"></a>00935 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a2c865675cecb68b7fbfe8696baa25c80">CVMX_CPRIX_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00937"></a>00937 {
<a name="l00938"></a>00938     <span class="keywordflow">if</span> (!(
<a name="l00939"></a>00939           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00940"></a>00940         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00941"></a>00941     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300008ull) + ((offset) &amp; 7) * 32768;
<a name="l00942"></a>00942 }
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2c865675cecb68b7fbfe8696baa25c80">00944</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800D5300008ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00945"></a>00945 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00947"></a>00947 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a75f5573637193b21da86aea107fa5902">CVMX_CPRIX_TX_CONTROL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00948"></a>00948 {
<a name="l00949"></a>00949     <span class="keywordflow">if</span> (!(
<a name="l00950"></a>00950           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00951"></a>00951         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_TX_CONTROL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00952"></a>00952     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000D8ull) + ((offset) &amp; 7) * 32768;
<a name="l00953"></a>00953 }
<a name="l00954"></a>00954 <span class="preprocessor">#else</span>
<a name="l00955"></a><a class="code" href="cvmx-cprix-defs_8h.html#a75f5573637193b21da86aea107fa5902">00955</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_TX_CONTROL(offset) (CVMX_ADD_IO_SEG(0x00011800D53000D8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00956"></a>00956 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00958"></a>00958 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a5027d8a8e190d4f1282d5763f151a348">CVMX_CPRIX_TX_CTRL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00959"></a>00959 {
<a name="l00960"></a>00960     <span class="keywordflow">if</span> (!(
<a name="l00961"></a>00961           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00962"></a>00962         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_TX_CTRL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00963"></a>00963     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D5300028ull) + ((offset) &amp; 7) * 32768;
<a name="l00964"></a>00964 }
<a name="l00965"></a>00965 <span class="preprocessor">#else</span>
<a name="l00966"></a><a class="code" href="cvmx-cprix-defs_8h.html#a5027d8a8e190d4f1282d5763f151a348">00966</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_TX_CTRL(offset) (CVMX_ADD_IO_SEG(0x00011800D5300028ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00967"></a>00967 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00968"></a>00968 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a6f614a717ecf6174e02c2ea4d1a594cf">CVMX_CPRIX_TX_PROT_VER</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00970"></a>00970 {
<a name="l00971"></a>00971     <span class="keywordflow">if</span> (!(
<a name="l00972"></a>00972           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00973"></a>00973         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_TX_PROT_VER(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00974"></a>00974     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000B0ull) + ((offset) &amp; 7) * 32768;
<a name="l00975"></a>00975 }
<a name="l00976"></a>00976 <span class="preprocessor">#else</span>
<a name="l00977"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6f614a717ecf6174e02c2ea4d1a594cf">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_TX_PROT_VER(offset) (CVMX_ADD_IO_SEG(0x00011800D53000B0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00978"></a>00978 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00979"></a>00979 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00980"></a>00980 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a17631f0923f5bfd90b84ab30e12a3fe2">CVMX_CPRIX_TX_SCR_SEED</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00981"></a>00981 {
<a name="l00982"></a>00982     <span class="keywordflow">if</span> (!(
<a name="l00983"></a>00983           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00984"></a>00984         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_TX_SCR_SEED(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00985"></a>00985     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000B8ull) + ((offset) &amp; 7) * 32768;
<a name="l00986"></a>00986 }
<a name="l00987"></a>00987 <span class="preprocessor">#else</span>
<a name="l00988"></a><a class="code" href="cvmx-cprix-defs_8h.html#a17631f0923f5bfd90b84ab30e12a3fe2">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_TX_SCR_SEED(offset) (CVMX_ADD_IO_SEG(0x00011800D53000B8ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l00989"></a>00989 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00990"></a>00990 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00991"></a>00991 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-cprix-defs_8h.html#a24786cb26e849014a4ec98aa1a84d05c">CVMX_CPRIX_TX_SYNC_DELAY</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00992"></a>00992 {
<a name="l00993"></a>00993     <span class="keywordflow">if</span> (!(
<a name="l00994"></a>00994           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 5)))))
<a name="l00995"></a>00995         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_CPRIX_TX_SYNC_DELAY(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00996"></a>00996     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800D53000D0ull) + ((offset) &amp; 7) * 32768;
<a name="l00997"></a>00997 }
<a name="l00998"></a>00998 <span class="preprocessor">#else</span>
<a name="l00999"></a><a class="code" href="cvmx-cprix-defs_8h.html#a24786cb26e849014a4ec98aa1a84d05c">00999</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_CPRIX_TX_SYNC_DELAY(offset) (CVMX_ADD_IO_SEG(0x00011800D53000D0ull) + ((offset) &amp; 7) * 32768)</span>
<a name="l01000"></a>01000 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l01001"></a>01001 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01002"></a>01002 <span class="comment">/**</span>
<a name="l01003"></a>01003 <span class="comment"> * cvmx_cpri#_bfn</span>
<a name="l01004"></a>01004 <span class="comment"> */</span>
<a name="l01005"></a><a class="code" href="unioncvmx__cprix__bfn.html">01005</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__bfn.html" title="cvmx_cpri::_bfn">cvmx_cprix_bfn</a> {
<a name="l01006"></a><a class="code" href="unioncvmx__cprix__bfn.html#a5b9b52fa5e01d23da626060567e48b4a">01006</a>     uint64_t <a class="code" href="unioncvmx__cprix__bfn.html#a5b9b52fa5e01d23da626060567e48b4a">u64</a>;
<a name="l01007"></a><a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html">01007</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html">cvmx_cprix_bfn_s</a> {
<a name="l01008"></a>01008 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01009"></a>01009 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#abb92195a9b0c2aab7c93d4c6471c4f01">reserved_12_63</a>               : 52;
<a name="l01010"></a>01010     uint64_t <a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#ab32927bcbe3eea950d231410f02e80b5">bfn</a>                          : 12; <span class="comment">/**&lt; Current BFN from BFN alignment state machine. */</span>
<a name="l01011"></a>01011 <span class="preprocessor">#else</span>
<a name="l01012"></a><a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#ab32927bcbe3eea950d231410f02e80b5">01012</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#ab32927bcbe3eea950d231410f02e80b5">bfn</a>                          : 12;
<a name="l01013"></a><a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#abb92195a9b0c2aab7c93d4c6471c4f01">01013</a>     uint64_t <a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html#abb92195a9b0c2aab7c93d4c6471c4f01">reserved_12_63</a>               : 52;
<a name="l01014"></a>01014 <span class="preprocessor">#endif</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__bfn.html#a9279a8ed9401bed1837a1d6bc7ef8973">s</a>;
<a name="l01016"></a><a class="code" href="unioncvmx__cprix__bfn.html#a8a840753c4ec31a19c69d72d76f78dd7">01016</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__bfn_1_1cvmx__cprix__bfn__s.html">cvmx_cprix_bfn_s</a>               <a class="code" href="unioncvmx__cprix__bfn.html#a8a840753c4ec31a19c69d72d76f78dd7">cnf75xx</a>;
<a name="l01017"></a>01017 };
<a name="l01018"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8f4849f5b3c9bb555c895f8fc692a030">01018</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__bfn.html" title="cvmx_cpri::_bfn">cvmx_cprix_bfn</a> <a class="code" href="unioncvmx__cprix__bfn.html" title="cvmx_cpri::_bfn">cvmx_cprix_bfn_t</a>;
<a name="l01019"></a>01019 <span class="comment"></span>
<a name="l01020"></a>01020 <span class="comment">/**</span>
<a name="l01021"></a>01021 <span class="comment"> * cvmx_cpri#_cm_config</span>
<a name="l01022"></a>01022 <span class="comment"> */</span>
<a name="l01023"></a><a class="code" href="unioncvmx__cprix__cm__config.html">01023</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__cm__config.html" title="cvmx_cpri::_cm_config">cvmx_cprix_cm_config</a> {
<a name="l01024"></a><a class="code" href="unioncvmx__cprix__cm__config.html#a149ac1aa00803957483d732c4b77524e">01024</a>     uint64_t <a class="code" href="unioncvmx__cprix__cm__config.html#a149ac1aa00803957483d732c4b77524e">u64</a>;
<a name="l01025"></a><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html">01025</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html">cvmx_cprix_cm_config_s</a> {
<a name="l01026"></a>01026 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01027"></a>01027 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a45ff99e9443ccbf993644563e3a5c54e">reserved_11_63</a>               : 53;
<a name="l01028"></a>01028     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a5562b16f691b41e6effd95a8274e0a38">tx_slow_cm_rate</a>              : 3;  <span class="comment">/**&lt; Reserved. CNF75XX does not support HDLC. */</span>
<a name="l01029"></a>01029     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ab2e05f9f93d27314110e5572b6cee626">reserved_6_7</a>                 : 2;
<a name="l01030"></a>01030     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ae4d17e75ccc73455e28965621ddc1a08">tx_fast_cm_ptr</a>               : 6;  <span class="comment">/**&lt; Pointer to first CPRI control word used for fast C&amp;M. This value will be inserted into</span>
<a name="l01031"></a>01031 <span class="comment">                                                         CPRI</span>
<a name="l01032"></a>01032 <span class="comment">                                                         control byte Z.194.0. */</span>
<a name="l01033"></a>01033 <span class="preprocessor">#else</span>
<a name="l01034"></a><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ae4d17e75ccc73455e28965621ddc1a08">01034</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ae4d17e75ccc73455e28965621ddc1a08">tx_fast_cm_ptr</a>               : 6;
<a name="l01035"></a><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ab2e05f9f93d27314110e5572b6cee626">01035</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#ab2e05f9f93d27314110e5572b6cee626">reserved_6_7</a>                 : 2;
<a name="l01036"></a><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a5562b16f691b41e6effd95a8274e0a38">01036</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a5562b16f691b41e6effd95a8274e0a38">tx_slow_cm_rate</a>              : 3;
<a name="l01037"></a><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a45ff99e9443ccbf993644563e3a5c54e">01037</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html#a45ff99e9443ccbf993644563e3a5c54e">reserved_11_63</a>               : 53;
<a name="l01038"></a>01038 <span class="preprocessor">#endif</span>
<a name="l01039"></a>01039 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__cm__config.html#a7657c9d8b766e5a958aac6ed3b1a00fd">s</a>;
<a name="l01040"></a><a class="code" href="unioncvmx__cprix__cm__config.html#adf53b9e18a08c2ae88408bc78de6c883">01040</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__cm__config_1_1cvmx__cprix__cm__config__s.html">cvmx_cprix_cm_config_s</a>         <a class="code" href="unioncvmx__cprix__cm__config.html#adf53b9e18a08c2ae88408bc78de6c883">cnf75xx</a>;
<a name="l01041"></a>01041 };
<a name="l01042"></a><a class="code" href="cvmx-cprix-defs_8h.html#ad21752a6e514ea3542f0aa70357d21d2">01042</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__cm__config.html" title="cvmx_cpri::_cm_config">cvmx_cprix_cm_config</a> <a class="code" href="unioncvmx__cprix__cm__config.html" title="cvmx_cpri::_cm_config">cvmx_cprix_cm_config_t</a>;
<a name="l01043"></a>01043 <span class="comment"></span>
<a name="l01044"></a>01044 <span class="comment">/**</span>
<a name="l01045"></a>01045 <span class="comment"> * cvmx_cpri#_cm_status</span>
<a name="l01046"></a>01046 <span class="comment"> *</span>
<a name="l01047"></a>01047 <span class="comment"> * This register reports the received C&amp;M channel configuration.</span>
<a name="l01048"></a>01048 <span class="comment"> *</span>
<a name="l01049"></a>01049 <span class="comment"> */</span>
<a name="l01050"></a><a class="code" href="unioncvmx__cprix__cm__status.html">01050</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__cm__status.html" title="cvmx_cpri::_cm_status">cvmx_cprix_cm_status</a> {
<a name="l01051"></a><a class="code" href="unioncvmx__cprix__cm__status.html#a99461a6e38002066e36d065e13be1bec">01051</a>     uint64_t <a class="code" href="unioncvmx__cprix__cm__status.html#a99461a6e38002066e36d065e13be1bec">u64</a>;
<a name="l01052"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html">01052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html">cvmx_cprix_cm_status_s</a> {
<a name="l01053"></a>01053 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a65afadd572e83e5897a917a4e9e857e1">reserved_12_63</a>               : 52;
<a name="l01055"></a>01055     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a7b82ad68b57fd4b88ed269434722be52">rx_slow_cm_rate_valid</a>        : 1;  <span class="comment">/**&lt; When set, indicates that a valid slow C&amp;M rate has been accepted. Note</span>
<a name="l01056"></a>01056 <span class="comment">                                                         that slow C&amp;M channel is not supported and recevied data will be</span>
<a name="l01057"></a>01057 <span class="comment">                                                         discarded. */</span>
<a name="l01058"></a>01058     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a443b029b06bf5a4ab6b0236abb4d70f2">rx_slow_cm_rate</a>              : 3;  <span class="comment">/**&lt; Accepted receive slow C&amp;M rate.</span>
<a name="l01059"></a>01059 <span class="comment">                                                         0x0 = No HDLC.</span>
<a name="l01060"></a>01060 <span class="comment">                                                         0x1 = 240 Kbit/s.</span>
<a name="l01061"></a>01061 <span class="comment">                                                         0x2 = 480 Kbit/s.</span>
<a name="l01062"></a>01062 <span class="comment">                                                         0x3 = 960 Kbit/s.</span>
<a name="l01063"></a>01063 <span class="comment">                                                         0x4 = 1920 Kbit/s.</span>
<a name="l01064"></a>01064 <span class="comment">                                                         0x5 = 2400 Kbit/s.</span>
<a name="l01065"></a>01065 <span class="comment">                                                         0x6 = Highest possible rate when line rate is greater than 3072 Mbps.</span>
<a name="l01066"></a>01066 <span class="comment">                                                         0x7 = Reserved. */</span>
<a name="l01067"></a>01067     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#ab60be28dd90ccf42cfcb5232ce10ee22">reserved_7_7</a>                 : 1;
<a name="l01068"></a>01068     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a102dc2e65db0d16db5f58cae12f0c4d6">rx_fast_cm_ptr_valid</a>         : 1;  <span class="comment">/**&lt; When set, indicates that a valid fast C&amp;M pointer has been accepted. */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a5334a73fabdf68a34042521eb14ebcc2">rx_fast_cm_ptr</a>               : 6;  <span class="comment">/**&lt; Accepted receive fast C&amp;M pointer. */</span>
<a name="l01070"></a>01070 <span class="preprocessor">#else</span>
<a name="l01071"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a5334a73fabdf68a34042521eb14ebcc2">01071</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a5334a73fabdf68a34042521eb14ebcc2">rx_fast_cm_ptr</a>               : 6;
<a name="l01072"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a102dc2e65db0d16db5f58cae12f0c4d6">01072</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a102dc2e65db0d16db5f58cae12f0c4d6">rx_fast_cm_ptr_valid</a>         : 1;
<a name="l01073"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#ab60be28dd90ccf42cfcb5232ce10ee22">01073</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#ab60be28dd90ccf42cfcb5232ce10ee22">reserved_7_7</a>                 : 1;
<a name="l01074"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a443b029b06bf5a4ab6b0236abb4d70f2">01074</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a443b029b06bf5a4ab6b0236abb4d70f2">rx_slow_cm_rate</a>              : 3;
<a name="l01075"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a7b82ad68b57fd4b88ed269434722be52">01075</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a7b82ad68b57fd4b88ed269434722be52">rx_slow_cm_rate_valid</a>        : 1;
<a name="l01076"></a><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a65afadd572e83e5897a917a4e9e857e1">01076</a>     uint64_t <a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html#a65afadd572e83e5897a917a4e9e857e1">reserved_12_63</a>               : 52;
<a name="l01077"></a>01077 <span class="preprocessor">#endif</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__cm__status.html#a8a955c466b2cd0c514907f92bc014bd2">s</a>;
<a name="l01079"></a><a class="code" href="unioncvmx__cprix__cm__status.html#a844bcdb923d8f32ce11be3fb70c55be2">01079</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__cm__status_1_1cvmx__cprix__cm__status__s.html">cvmx_cprix_cm_status_s</a>         <a class="code" href="unioncvmx__cprix__cm__status.html#a844bcdb923d8f32ce11be3fb70c55be2">cnf75xx</a>;
<a name="l01080"></a>01080 };
<a name="l01081"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2a7d59d106f0141f126bd235f80391b5">01081</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__cm__status.html" title="cvmx_cpri::_cm_status">cvmx_cprix_cm_status</a> <a class="code" href="unioncvmx__cprix__cm__status.html" title="cvmx_cpri::_cm_status">cvmx_cprix_cm_status_t</a>;
<a name="l01082"></a>01082 <span class="comment"></span>
<a name="l01083"></a>01083 <span class="comment">/**</span>
<a name="l01084"></a>01084 <span class="comment"> * cvmx_cpri#_config</span>
<a name="l01085"></a>01085 <span class="comment"> */</span>
<a name="l01086"></a><a class="code" href="unioncvmx__cprix__config.html">01086</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__config.html" title="cvmx_cpri::_config">cvmx_cprix_config</a> {
<a name="l01087"></a><a class="code" href="unioncvmx__cprix__config.html#a3fbf5e1130a1d5e4ad3a466e81c08135">01087</a>     uint64_t <a class="code" href="unioncvmx__cprix__config.html#a3fbf5e1130a1d5e4ad3a466e81c08135">u64</a>;
<a name="l01088"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html">01088</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html">cvmx_cprix_config_s</a> {
<a name="l01089"></a>01089 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae85cbffb41c2ad3c3b367be21208a51c">reserved_16_63</a>               : 48;
<a name="l01091"></a>01091     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae6d20ef0206e39158e5435706ba90048">ori_spec</a>                     : 1;  <span class="comment">/**&lt; ORI specification version used for RTWP mapping.</span>
<a name="l01092"></a>01092 <span class="comment">                                                         0 = ORI spec version 1.1.1.</span>
<a name="l01093"></a>01093 <span class="comment">                                                         1 = ORI spec version 4.1.1. */</span>
<a name="l01094"></a>01094     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b24e1ee9e80a9031384f56af7fbadf6">set_10_acks</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01095"></a>01095     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a6d0990ee3c24d5648d4a4e7d460e5d8b">rtwp_enable_rx</a>               : 1;  <span class="comment">/**&lt; When set, enables extraction of RTWP. */</span>
<a name="l01096"></a>01096     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac5fe7a65a32078c0ec3380a98b62be03">rtwp_enable_tx</a>               : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01097"></a>01097     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4da58ae7f7642a06a01df011c180fa44">cnt_6_reset</a>                  : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01098"></a>01098     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a30882c1ebd115927ba860d4ba067ff70">sync_pulse_in_re_mode</a>        : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01099"></a>01099     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a8d2399dac6c92f46c97a21dfb881d2d0">rx_enable_buffer</a>             : 1;  <span class="comment">/**&lt; 0 = Disable CPRI receiver.</span>
<a name="l01100"></a>01100 <span class="comment">                                                         1 = Enable CPRI receiver. */</span>
<a name="l01101"></a>01101     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4657f57c4b1e5f02b0c5dcae308d5c02">ethernet_idle_select</a>         : 1;  <span class="comment">/**&lt; Select whether to transmit zeros or ones on Ethernet channel when</span>
<a name="l01102"></a>01102 <span class="comment">                                                         idle. This only applies when [ETHERNET_MODE] = 1.</span>
<a name="l01103"></a>01103 <span class="comment">                                                         0 = Transmit zeros when idle.</span>
<a name="l01104"></a>01104 <span class="comment">                                                         1 = Transmit ones when idle. */</span>
<a name="l01105"></a>01105     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b48b262c48fbc8c9c256c8ccaa5eb69">rx_cm_select</a>                 : 1;  <span class="comment">/**&lt; Receiver control and management (C &amp; M) channel configuration.</span>
<a name="l01106"></a>01106 <span class="comment">                                                         0 = Use accepted values.</span>
<a name="l01107"></a>01107 <span class="comment">                                                         1 = Use TX configuration. */</span>
<a name="l01108"></a>01108     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a1ed2eaff81b23a37e3afb5f408512e48">ethernet_mode</a>                : 1;  <span class="comment">/**&lt; Select mapping of Fast C&amp;M Ethernet channel.</span>
<a name="l01109"></a>01109 <span class="comment">                                                         0 = Standard CPRI v.4.2 mode.</span>
<a name="l01110"></a>01110 <span class="comment">                                                         1 = Alternative IR mapping mode. */</span>
<a name="l01111"></a>01111     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a442abec8ff90f101768ff52c6506d5ae">tx_enable</a>                    : 1;  <span class="comment">/**&lt; 0 = Disable transmit operations.</span>
<a name="l01112"></a>01112 <span class="comment">                                                         1 = Enable transmit operations. */</span>
<a name="l01113"></a>01113     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac9a13923911a4d5d7fa87b1ccf08d443">loop_mode</a>                    : 3;  <span class="comment">/**&lt; N/A */</span>
<a name="l01114"></a>01114     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a159790ea83d85bc1eb43e84e9f90e1dd">sync_mode</a>                    : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01115"></a>01115     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac34b3ed8dceaa9e1a0b854e0939efa63">tx_ctrl_insert_en</a>            : 1;  <span class="comment">/**&lt; Global enable on CPRI control word insertion. This bit overrides the</span>
<a name="l01116"></a>01116 <span class="comment">                                                         insertion enables configured using the CPRI()_TX_CTRL register. When</span>
<a name="l01117"></a>01117 <span class="comment">                                                         [TX_CTRL_INSER_EN] is set to one, individual bytes must also be enabled</span>
<a name="l01118"></a>01118 <span class="comment">                                                         using CPRI()_TX_CTRL regiser. When cleared, none of the control words</span>
<a name="l01119"></a>01119 <span class="comment">                                                         specified by CPRI()_TX_CTRL are inserted in the transmitted frames. */</span>
<a name="l01120"></a>01120 <span class="preprocessor">#else</span>
<a name="l01121"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac34b3ed8dceaa9e1a0b854e0939efa63">01121</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac34b3ed8dceaa9e1a0b854e0939efa63">tx_ctrl_insert_en</a>            : 1;
<a name="l01122"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a159790ea83d85bc1eb43e84e9f90e1dd">01122</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a159790ea83d85bc1eb43e84e9f90e1dd">sync_mode</a>                    : 1;
<a name="l01123"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac9a13923911a4d5d7fa87b1ccf08d443">01123</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac9a13923911a4d5d7fa87b1ccf08d443">loop_mode</a>                    : 3;
<a name="l01124"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a442abec8ff90f101768ff52c6506d5ae">01124</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a442abec8ff90f101768ff52c6506d5ae">tx_enable</a>                    : 1;
<a name="l01125"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a1ed2eaff81b23a37e3afb5f408512e48">01125</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a1ed2eaff81b23a37e3afb5f408512e48">ethernet_mode</a>                : 1;
<a name="l01126"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b48b262c48fbc8c9c256c8ccaa5eb69">01126</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b48b262c48fbc8c9c256c8ccaa5eb69">rx_cm_select</a>                 : 1;
<a name="l01127"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4657f57c4b1e5f02b0c5dcae308d5c02">01127</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4657f57c4b1e5f02b0c5dcae308d5c02">ethernet_idle_select</a>         : 1;
<a name="l01128"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a8d2399dac6c92f46c97a21dfb881d2d0">01128</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a8d2399dac6c92f46c97a21dfb881d2d0">rx_enable_buffer</a>             : 1;
<a name="l01129"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a30882c1ebd115927ba860d4ba067ff70">01129</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a30882c1ebd115927ba860d4ba067ff70">sync_pulse_in_re_mode</a>        : 1;
<a name="l01130"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4da58ae7f7642a06a01df011c180fa44">01130</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4da58ae7f7642a06a01df011c180fa44">cnt_6_reset</a>                  : 1;
<a name="l01131"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac5fe7a65a32078c0ec3380a98b62be03">01131</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ac5fe7a65a32078c0ec3380a98b62be03">rtwp_enable_tx</a>               : 1;
<a name="l01132"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a6d0990ee3c24d5648d4a4e7d460e5d8b">01132</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a6d0990ee3c24d5648d4a4e7d460e5d8b">rtwp_enable_rx</a>               : 1;
<a name="l01133"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b24e1ee9e80a9031384f56af7fbadf6">01133</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#a4b24e1ee9e80a9031384f56af7fbadf6">set_10_acks</a>                  : 1;
<a name="l01134"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae6d20ef0206e39158e5435706ba90048">01134</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae6d20ef0206e39158e5435706ba90048">ori_spec</a>                     : 1;
<a name="l01135"></a><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae85cbffb41c2ad3c3b367be21208a51c">01135</a>     uint64_t <a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html#ae85cbffb41c2ad3c3b367be21208a51c">reserved_16_63</a>               : 48;
<a name="l01136"></a>01136 <span class="preprocessor">#endif</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__config.html#acb35b75cc8cec80abd2772d47728fffd">s</a>;
<a name="l01138"></a><a class="code" href="unioncvmx__cprix__config.html#ab4da6b82b9f5ad09419c4d4d00517746">01138</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__config_1_1cvmx__cprix__config__s.html">cvmx_cprix_config_s</a>            <a class="code" href="unioncvmx__cprix__config.html#ab4da6b82b9f5ad09419c4d4d00517746">cnf75xx</a>;
<a name="l01139"></a>01139 };
<a name="l01140"></a><a class="code" href="cvmx-cprix-defs_8h.html#a9b72291f64c5f688de84f154fcb3ef4c">01140</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__config.html" title="cvmx_cpri::_config">cvmx_cprix_config</a> <a class="code" href="unioncvmx__cprix__config.html" title="cvmx_cpri::_config">cvmx_cprix_config_t</a>;
<a name="l01141"></a>01141 <span class="comment"></span>
<a name="l01142"></a>01142 <span class="comment">/**</span>
<a name="l01143"></a>01143 <span class="comment"> * cvmx_cpri#_ctrl_index</span>
<a name="l01144"></a>01144 <span class="comment"> *</span>
<a name="l01145"></a>01145 <span class="comment"> * This register selects which control word will be read/written by accesses</span>
<a name="l01146"></a>01146 <span class="comment"> * to both the CPRI()_RX_CTRL and CPRI()_TX_CTRL registers.</span>
<a name="l01147"></a>01147 <span class="comment"> */</span>
<a name="l01148"></a><a class="code" href="unioncvmx__cprix__ctrl__index.html">01148</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ctrl__index.html" title="cvmx_cpri::_ctrl_index">cvmx_cprix_ctrl_index</a> {
<a name="l01149"></a><a class="code" href="unioncvmx__cprix__ctrl__index.html#a87573c3665628913c5a8410e6c68504a">01149</a>     uint64_t <a class="code" href="unioncvmx__cprix__ctrl__index.html#a87573c3665628913c5a8410e6c68504a">u64</a>;
<a name="l01150"></a><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html">01150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html">cvmx_cprix_ctrl_index_s</a> {
<a name="l01151"></a>01151 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01152"></a>01152 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a505458a763db256c98fbcb1d3ba0abb9">reserved_12_63</a>               : 52;
<a name="l01153"></a>01153     uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a40c9474f91400c84e1bac74a5e35b754">cpri_ctrl_sel</a>                : 4;  <span class="comment">/**&lt; Specifies the byte y within the control word Z.x.0. */</span>
<a name="l01154"></a>01154     uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a65dc0f51ec36d6ae13c0a18e8b260cd9">cpri_ctrl_indx</a>               : 8;  <span class="comment">/**&lt; Specifies the basic frame index &apos;x&apos; for the control word Z.x.0. */</span>
<a name="l01155"></a>01155 <span class="preprocessor">#else</span>
<a name="l01156"></a><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a65dc0f51ec36d6ae13c0a18e8b260cd9">01156</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a65dc0f51ec36d6ae13c0a18e8b260cd9">cpri_ctrl_indx</a>               : 8;
<a name="l01157"></a><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a40c9474f91400c84e1bac74a5e35b754">01157</a>     uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a40c9474f91400c84e1bac74a5e35b754">cpri_ctrl_sel</a>                : 4;
<a name="l01158"></a><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a505458a763db256c98fbcb1d3ba0abb9">01158</a>     uint64_t <a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html#a505458a763db256c98fbcb1d3ba0abb9">reserved_12_63</a>               : 52;
<a name="l01159"></a>01159 <span class="preprocessor">#endif</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__ctrl__index.html#aeb2bff95a995035ba8925090f66102a7">s</a>;
<a name="l01161"></a><a class="code" href="unioncvmx__cprix__ctrl__index.html#ac535e8e2b16bfaeb63bdd830ef09c509">01161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ctrl__index_1_1cvmx__cprix__ctrl__index__s.html">cvmx_cprix_ctrl_index_s</a>        <a class="code" href="unioncvmx__cprix__ctrl__index.html#ac535e8e2b16bfaeb63bdd830ef09c509">cnf75xx</a>;
<a name="l01162"></a>01162 };
<a name="l01163"></a><a class="code" href="cvmx-cprix-defs_8h.html#a008d83bd690c4822f771b4f9587e6166">01163</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ctrl__index.html" title="cvmx_cpri::_ctrl_index">cvmx_cprix_ctrl_index</a> <a class="code" href="unioncvmx__cprix__ctrl__index.html" title="cvmx_cpri::_ctrl_index">cvmx_cprix_ctrl_index_t</a>;
<a name="l01164"></a>01164 <span class="comment"></span>
<a name="l01165"></a>01165 <span class="comment">/**</span>
<a name="l01166"></a>01166 <span class="comment"> * cvmx_cpri#_eth_addr_lsb</span>
<a name="l01167"></a>01167 <span class="comment"> */</span>
<a name="l01168"></a><a class="code" href="unioncvmx__cprix__eth__addr__lsb.html">01168</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__addr__lsb.html" title="cvmx_cpri::_eth_addr_lsb">cvmx_cprix_eth_addr_lsb</a> {
<a name="l01169"></a><a class="code" href="unioncvmx__cprix__eth__addr__lsb.html#ab387833f1d5e02a3fc6cdf2878a33f01">01169</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__addr__lsb.html#ab387833f1d5e02a3fc6cdf2878a33f01">u64</a>;
<a name="l01170"></a><a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html">01170</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html">cvmx_cprix_eth_addr_lsb_s</a> {
<a name="l01171"></a>01171 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01172"></a>01172 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#afde490980b2e90c935aa8bef7a043e21">reserved_32_63</a>               : 32;
<a name="l01173"></a>01173     uint64_t <a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#acffbd129314d38cd4b6fa9ee6be568e1">mac_31_0</a>                     : 32; <span class="comment">/**&lt; Least signficant four bytes of local MAC address. */</span>
<a name="l01174"></a>01174 <span class="preprocessor">#else</span>
<a name="l01175"></a><a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#acffbd129314d38cd4b6fa9ee6be568e1">01175</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#acffbd129314d38cd4b6fa9ee6be568e1">mac_31_0</a>                     : 32;
<a name="l01176"></a><a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#afde490980b2e90c935aa8bef7a043e21">01176</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html#afde490980b2e90c935aa8bef7a043e21">reserved_32_63</a>               : 32;
<a name="l01177"></a>01177 <span class="preprocessor">#endif</span>
<a name="l01178"></a>01178 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__addr__lsb.html#ac05970d0ab31b3a1076bed6396515202">s</a>;
<a name="l01179"></a><a class="code" href="unioncvmx__cprix__eth__addr__lsb.html#a0defcd8d863b6e4fa4f175eee4d8ddb0">01179</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__addr__lsb_1_1cvmx__cprix__eth__addr__lsb__s.html">cvmx_cprix_eth_addr_lsb_s</a>      <a class="code" href="unioncvmx__cprix__eth__addr__lsb.html#a0defcd8d863b6e4fa4f175eee4d8ddb0">cnf75xx</a>;
<a name="l01180"></a>01180 };
<a name="l01181"></a><a class="code" href="cvmx-cprix-defs_8h.html#a94848e094a6bb287a1facb8b8c23b6b0">01181</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__addr__lsb.html" title="cvmx_cpri::_eth_addr_lsb">cvmx_cprix_eth_addr_lsb</a> <a class="code" href="unioncvmx__cprix__eth__addr__lsb.html" title="cvmx_cpri::_eth_addr_lsb">cvmx_cprix_eth_addr_lsb_t</a>;
<a name="l01182"></a>01182 <span class="comment"></span>
<a name="l01183"></a>01183 <span class="comment">/**</span>
<a name="l01184"></a>01184 <span class="comment"> * cvmx_cpri#_eth_addr_msb</span>
<a name="l01185"></a>01185 <span class="comment"> *</span>
<a name="l01186"></a>01186 <span class="comment"> * Ethernet MAC address (MSB)</span>
<a name="l01187"></a>01187 <span class="comment"> *</span>
<a name="l01188"></a>01188 <span class="comment"> */</span>
<a name="l01189"></a><a class="code" href="unioncvmx__cprix__eth__addr__msb.html">01189</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__addr__msb.html" title="cvmx_cpri::_eth_addr_msb">cvmx_cprix_eth_addr_msb</a> {
<a name="l01190"></a><a class="code" href="unioncvmx__cprix__eth__addr__msb.html#a79f2e56469d4284b6eedc39e882da314">01190</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__addr__msb.html#a79f2e56469d4284b6eedc39e882da314">u64</a>;
<a name="l01191"></a><a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html">01191</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html">cvmx_cprix_eth_addr_msb_s</a> {
<a name="l01192"></a>01192 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01193"></a>01193 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a0987929a2019d9313145a794c2df96ec">reserved_16_63</a>               : 48;
<a name="l01194"></a>01194     uint64_t <a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a56f3f94bf50b4195fc6794d809f91f6f">mac_47_32</a>                    : 16; <span class="comment">/**&lt; Most significant two bytes of local MAC address. */</span>
<a name="l01195"></a>01195 <span class="preprocessor">#else</span>
<a name="l01196"></a><a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a56f3f94bf50b4195fc6794d809f91f6f">01196</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a56f3f94bf50b4195fc6794d809f91f6f">mac_47_32</a>                    : 16;
<a name="l01197"></a><a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a0987929a2019d9313145a794c2df96ec">01197</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html#a0987929a2019d9313145a794c2df96ec">reserved_16_63</a>               : 48;
<a name="l01198"></a>01198 <span class="preprocessor">#endif</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__addr__msb.html#a658c0ba9bed884979761ec64b231af38">s</a>;
<a name="l01200"></a><a class="code" href="unioncvmx__cprix__eth__addr__msb.html#af5545baf922d38d63ac6a1f2372f1814">01200</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__addr__msb_1_1cvmx__cprix__eth__addr__msb__s.html">cvmx_cprix_eth_addr_msb_s</a>      <a class="code" href="unioncvmx__cprix__eth__addr__msb.html#af5545baf922d38d63ac6a1f2372f1814">cnf75xx</a>;
<a name="l01201"></a>01201 };
<a name="l01202"></a><a class="code" href="cvmx-cprix-defs_8h.html#a967ffc815af341a775fa9aa071db1cb7">01202</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__addr__msb.html" title="cvmx_cpri::_eth_addr_msb">cvmx_cprix_eth_addr_msb</a> <a class="code" href="unioncvmx__cprix__eth__addr__msb.html" title="cvmx_cpri::_eth_addr_msb">cvmx_cprix_eth_addr_msb_t</a>;
<a name="l01203"></a>01203 <span class="comment"></span>
<a name="l01204"></a>01204 <span class="comment">/**</span>
<a name="l01205"></a>01205 <span class="comment"> * cvmx_cpri#_eth_cnt_dmac_mism</span>
<a name="l01206"></a>01206 <span class="comment"> */</span>
<a name="l01207"></a><a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html">01207</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html" title="cvmx_cpri::_eth_cnt_dmac_mism">cvmx_cprix_eth_cnt_dmac_mism</a> {
<a name="l01208"></a><a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html#ae2ff5a01d3d3dc710f52023a70e7f77a">01208</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html#ae2ff5a01d3d3dc710f52023a70e7f77a">u64</a>;
<a name="l01209"></a><a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html">01209</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html">cvmx_cprix_eth_cnt_dmac_mism_s</a> {
<a name="l01210"></a>01210 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a116b1badf4cda95aee2c5780efefc46f">reserved_32_63</a>               : 32;
<a name="l01212"></a>01212     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a0d13a25088444422e72988d7a4c659f4">eth_cnt_dmac_mismatch</a>        : 32; <span class="comment">/**&lt; The number of received (and discarded) frames whose destination MAC</span>
<a name="l01213"></a>01213 <span class="comment">                                                         address did not match the local MAC address and didn&apos;t pass the</span>
<a name="l01214"></a>01214 <span class="comment">                                                         multicast or broadcast filters. */</span>
<a name="l01215"></a>01215 <span class="preprocessor">#else</span>
<a name="l01216"></a><a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a0d13a25088444422e72988d7a4c659f4">01216</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a0d13a25088444422e72988d7a4c659f4">eth_cnt_dmac_mismatch</a>        : 32;
<a name="l01217"></a><a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a116b1badf4cda95aee2c5780efefc46f">01217</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html#a116b1badf4cda95aee2c5780efefc46f">reserved_32_63</a>               : 32;
<a name="l01218"></a>01218 <span class="preprocessor">#endif</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html#a6933534d208cec94aa57edf75aec5d0d">s</a>;
<a name="l01220"></a><a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html#a61327544f4f90fffa3a730f16243956c">01220</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__dmac__mism_1_1cvmx__cprix__eth__cnt__dmac__mism__s.html">cvmx_cprix_eth_cnt_dmac_mism_s</a> <a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html#a61327544f4f90fffa3a730f16243956c">cnf75xx</a>;
<a name="l01221"></a>01221 };
<a name="l01222"></a><a class="code" href="cvmx-cprix-defs_8h.html#af75e74edecd6ce9d853af4b24a878034">01222</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html" title="cvmx_cpri::_eth_cnt_dmac_mism">cvmx_cprix_eth_cnt_dmac_mism</a> <a class="code" href="unioncvmx__cprix__eth__cnt__dmac__mism.html" title="cvmx_cpri::_eth_cnt_dmac_mism">cvmx_cprix_eth_cnt_dmac_mism_t</a>;
<a name="l01223"></a>01223 <span class="comment"></span>
<a name="l01224"></a>01224 <span class="comment">/**</span>
<a name="l01225"></a>01225 <span class="comment"> * cvmx_cpri#_eth_cnt_rx_frame</span>
<a name="l01226"></a>01226 <span class="comment"> */</span>
<a name="l01227"></a><a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html">01227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html" title="cvmx_cpri::_eth_cnt_rx_frame">cvmx_cprix_eth_cnt_rx_frame</a> {
<a name="l01228"></a><a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html#ac0133753dc2871df4ec795f0b4a31e89">01228</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html#ac0133753dc2871df4ec795f0b4a31e89">u64</a>;
<a name="l01229"></a><a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html">01229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html">cvmx_cprix_eth_cnt_rx_frame_s</a> {
<a name="l01230"></a>01230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01231"></a>01231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a70636eaa78fb178753ee1c4c91466aef">reserved_32_63</a>               : 32;
<a name="l01232"></a>01232     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a5043c8c7622fe73937cb4ff081898b9c">eth_cnt_rx_frame</a>             : 32; <span class="comment">/**&lt; Number of received frames. */</span>
<a name="l01233"></a>01233 <span class="preprocessor">#else</span>
<a name="l01234"></a><a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a5043c8c7622fe73937cb4ff081898b9c">01234</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a5043c8c7622fe73937cb4ff081898b9c">eth_cnt_rx_frame</a>             : 32;
<a name="l01235"></a><a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a70636eaa78fb178753ee1c4c91466aef">01235</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html#a70636eaa78fb178753ee1c4c91466aef">reserved_32_63</a>               : 32;
<a name="l01236"></a>01236 <span class="preprocessor">#endif</span>
<a name="l01237"></a>01237 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html#a3a9a34bf2ad709fe34ef108939ce83b5">s</a>;
<a name="l01238"></a><a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html#a39d8b5b716f033a0b4eb0584d187c7db">01238</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__rx__frame_1_1cvmx__cprix__eth__cnt__rx__frame__s.html">cvmx_cprix_eth_cnt_rx_frame_s</a>  <a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html#a39d8b5b716f033a0b4eb0584d187c7db">cnf75xx</a>;
<a name="l01239"></a>01239 };
<a name="l01240"></a><a class="code" href="cvmx-cprix-defs_8h.html#ac0204abec66c22eacb8edd3a59c37636">01240</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html" title="cvmx_cpri::_eth_cnt_rx_frame">cvmx_cprix_eth_cnt_rx_frame</a> <a class="code" href="unioncvmx__cprix__eth__cnt__rx__frame.html" title="cvmx_cpri::_eth_cnt_rx_frame">cvmx_cprix_eth_cnt_rx_frame_t</a>;
<a name="l01241"></a>01241 <span class="comment"></span>
<a name="l01242"></a>01242 <span class="comment">/**</span>
<a name="l01243"></a>01243 <span class="comment"> * cvmx_cpri#_eth_cnt_tx_frame</span>
<a name="l01244"></a>01244 <span class="comment"> */</span>
<a name="l01245"></a><a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html">01245</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html" title="cvmx_cpri::_eth_cnt_tx_frame">cvmx_cprix_eth_cnt_tx_frame</a> {
<a name="l01246"></a><a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html#a26a8b06a4b36a47d63e2dc3394d70c94">01246</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html#a26a8b06a4b36a47d63e2dc3394d70c94">u64</a>;
<a name="l01247"></a><a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html">01247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html">cvmx_cprix_eth_cnt_tx_frame_s</a> {
<a name="l01248"></a>01248 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01249"></a>01249 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#aed117976d2883e81c099014fb6957934">reserved_32_63</a>               : 32;
<a name="l01250"></a>01250     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#ae18f065ab7a6a036233e38af3fecbe3e">eth_cnt_tx_frame</a>             : 32; <span class="comment">/**&lt; Number of transmitted frames. */</span>
<a name="l01251"></a>01251 <span class="preprocessor">#else</span>
<a name="l01252"></a><a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#ae18f065ab7a6a036233e38af3fecbe3e">01252</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#ae18f065ab7a6a036233e38af3fecbe3e">eth_cnt_tx_frame</a>             : 32;
<a name="l01253"></a><a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#aed117976d2883e81c099014fb6957934">01253</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html#aed117976d2883e81c099014fb6957934">reserved_32_63</a>               : 32;
<a name="l01254"></a>01254 <span class="preprocessor">#endif</span>
<a name="l01255"></a>01255 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html#ac249dabb2b7f0a4f1c308b86974aab67">s</a>;
<a name="l01256"></a><a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html#a593e6b2c4f86143f10292c33f4c11613">01256</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__cnt__tx__frame_1_1cvmx__cprix__eth__cnt__tx__frame__s.html">cvmx_cprix_eth_cnt_tx_frame_s</a>  <a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html#a593e6b2c4f86143f10292c33f4c11613">cnf75xx</a>;
<a name="l01257"></a>01257 };
<a name="l01258"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0d1bfd127aab310763a359193072e9eb">01258</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html" title="cvmx_cpri::_eth_cnt_tx_frame">cvmx_cprix_eth_cnt_tx_frame</a> <a class="code" href="unioncvmx__cprix__eth__cnt__tx__frame.html" title="cvmx_cpri::_eth_cnt_tx_frame">cvmx_cprix_eth_cnt_tx_frame_t</a>;
<a name="l01259"></a>01259 <span class="comment"></span>
<a name="l01260"></a>01260 <span class="comment">/**</span>
<a name="l01261"></a>01261 <span class="comment"> * cvmx_cpri#_eth_config_1</span>
<a name="l01262"></a>01262 <span class="comment"> *</span>
<a name="l01263"></a>01263 <span class="comment"> * Ethernet configuration</span>
<a name="l01264"></a>01264 <span class="comment"> *</span>
<a name="l01265"></a>01265 <span class="comment"> */</span>
<a name="l01266"></a><a class="code" href="unioncvmx__cprix__eth__config__1.html">01266</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__1.html" title="cvmx_cpri::_eth_config_1">cvmx_cprix_eth_config_1</a> {
<a name="l01267"></a><a class="code" href="unioncvmx__cprix__eth__config__1.html#a9b1c23d08e2b3d95ed3b41efae1777fa">01267</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__config__1.html#a9b1c23d08e2b3d95ed3b41efae1777fa">u64</a>;
<a name="l01268"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html">01268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html">cvmx_cprix_eth_config_1_s</a> {
<a name="l01269"></a>01269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ad7ed8417789edecf3f51f477d4ead5bb">reserved_22_63</a>               : 42;
<a name="l01271"></a>01271     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa815d5a49abe3d020ace276e23d81720">crc_strip_en</a>                 : 1;  <span class="comment">/**&lt; When set, the CRC is stripped from incoming packets. */</span>
<a name="l01272"></a>01272     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a78d97ce49c7ddeefbf38e2e376dd5c30">mac_fail_pass_en</a>             : 1;  <span class="comment">/**&lt; Accept incoming packets that fail the unicast, multicast and broadcast</span>
<a name="l01273"></a>01273 <span class="comment">                                                         MAC checks.</span>
<a name="l01274"></a>01274 <span class="comment">                                                         0 = When [MAC_CHECK]=1, packets not passing any filter are discarded.</span>
<a name="l01275"></a>01275 <span class="comment">                                                         1 = When [MAC_CHECK]=1, packets that do not pass any filters are</span>
<a name="l01276"></a>01276 <span class="comment">                                                         accepted, and the failure is recorded by setting</span>
<a name="l01277"></a>01277 <span class="comment">                                                         RFIF_ETH_RX_WQE_S[DMAC_MISMATCH]=1 and</span>
<a name="l01278"></a>01278 <span class="comment">                                                         RFIF_ETH_RX_WQE_S[MAC_RES]=0x7. */</span>
<a name="l01279"></a>01279     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0d3dbbf606373cc61d6fc5dcc7f57d36">intr_tx_ready_block_en</a>       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01280"></a>01280     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ababf0eaa5f92cb7e61e0bd5749e4b7b2">intr_tx_abort_en</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01281"></a>01281     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3b8da2cc8da2f32d831c72881bb05ba7">intr_tx_ready_en</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01282"></a>01282     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a41bdb76c37eeafc587dad920945b08b6">intr_rx_ready_block_en</a>       : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01283"></a>01283     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ac3b27cab6f921ef9c7f5cbe4e9d2d6d6">intr_rx_ready_end_en</a>         : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01284"></a>01284     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#adf5bcc32a4de6f8971037d6fc1550f9d">intr_rx_abort_en</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01285"></a>01285     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a302786f6e2966724da92d1e25e8414fa">intr_rx_ready_en</a>             : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01286"></a>01286     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a6ac879f48a15088afe9aba40fb0e1588">intr_tx_en</a>                   : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01287"></a>01287     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a90bff00ec46a57377735bd40016c2c90">intr_rx_en</a>                   : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01288"></a>01288     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa73c7a791db59139c7001b8f0da3f11d">intr_en</a>                      : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l01289"></a>01289     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a36e82d3928422ea2a551306a11878977">rx_long_frame_en</a>             : 1;  <span class="comment">/**&lt; When set, enable reception of Ethernet frame longer than 1536 bytes.</span>
<a name="l01290"></a>01290 <span class="comment">                                                         Note that the RFIF RMAC does not support Ethernet frames longer than</span>
<a name="l01291"></a>01291 <span class="comment">                                                         1536 bytes. */</span>
<a name="l01292"></a>01292     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b02efd7b7aa80eaeda63bf20c709bb7">rx_preamble_abort_en</a>         : 1;  <span class="comment">/**&lt; When set, discard incoming frames with illegal preamble nibble for</span>
<a name="l01293"></a>01293 <span class="comment">                                                         receiving SFD. */</span>
<a name="l01294"></a>01294     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b1a646ec90ec39df6fd1137fc069e5f">broadcast_en</a>                 : 1;  <span class="comment">/**&lt; When [MAC_CHECK]=1, allow incoming broadcast packets. */</span>
<a name="l01295"></a>01295     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a7c4f0f353886b170b76b06de20d1c23b">multicast_flt_en</a>             : 1;  <span class="comment">/**&lt; When [MAC_CHECK]=1, enable the multicast filter. Refer to</span>
<a name="l01296"></a>01296 <span class="comment">                                                         CPRI()_ETH_HASH_TABLE for more details. */</span>
<a name="l01297"></a>01297     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#abfd164c0396149dc5ba60473d04a8c26">mac_check</a>                    : 1;  <span class="comment">/**&lt; When set, enable checking of the destination MAC address for received</span>
<a name="l01298"></a>01298 <span class="comment">                                                         packets.</span>
<a name="l01299"></a>01299 <span class="comment">                                                         When MAC_CHECK=1, packets with the DMAC set to the local MAC address</span>
<a name="l01300"></a>01300 <span class="comment">                                                         will be accepted. If [MULTICAST_FLT_EN]=1, then multicast packets that</span>
<a name="l01301"></a>01301 <span class="comment">                                                         are accepted by the mutlicast filter are also accepted. If</span>
<a name="l01302"></a>01302 <span class="comment">                                                         [BROADCAST_EN]=1, then broadcast packets are also accepted. All other</span>
<a name="l01303"></a>01303 <span class="comment">                                                         packets are discarded. */</span>
<a name="l01304"></a>01304     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3768df72d936a5d1f5a5f7806256bb17">length_check</a>                 : 1;  <span class="comment">/**&lt; When set, packets smaller than 64 bytes will be discarded. */</span>
<a name="l01305"></a>01305     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#af2cc0c76b9a08e68c6371cf3af538c7b">mac_reset</a>                    : 1;  <span class="comment">/**&lt; Ethernet MAC reset. */</span>
<a name="l01306"></a>01306     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ab9a170c997613da8a7745674d160c8e5">reserved_2_2</a>                 : 1;
<a name="l01307"></a>01307     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aca68a62701dccabdc8c9e4d898256553">little_endian_en</a>             : 1;  <span class="comment">/**&lt; Select the endianness for Ethernet receive and transmit data:</span>
<a name="l01308"></a>01308 <span class="comment">                                                         0 = Big-endian.</span>
<a name="l01309"></a>01309 <span class="comment">                                                         1 = Little-endian. */</span>
<a name="l01310"></a>01310     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ae793850bce42b5fce6f61d33b3d5a2f9">reserved_0_0</a>                 : 1;
<a name="l01311"></a>01311 <span class="preprocessor">#else</span>
<a name="l01312"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ae793850bce42b5fce6f61d33b3d5a2f9">01312</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ae793850bce42b5fce6f61d33b3d5a2f9">reserved_0_0</a>                 : 1;
<a name="l01313"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aca68a62701dccabdc8c9e4d898256553">01313</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aca68a62701dccabdc8c9e4d898256553">little_endian_en</a>             : 1;
<a name="l01314"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ab9a170c997613da8a7745674d160c8e5">01314</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ab9a170c997613da8a7745674d160c8e5">reserved_2_2</a>                 : 1;
<a name="l01315"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#af2cc0c76b9a08e68c6371cf3af538c7b">01315</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#af2cc0c76b9a08e68c6371cf3af538c7b">mac_reset</a>                    : 1;
<a name="l01316"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3768df72d936a5d1f5a5f7806256bb17">01316</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3768df72d936a5d1f5a5f7806256bb17">length_check</a>                 : 1;
<a name="l01317"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#abfd164c0396149dc5ba60473d04a8c26">01317</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#abfd164c0396149dc5ba60473d04a8c26">mac_check</a>                    : 1;
<a name="l01318"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a7c4f0f353886b170b76b06de20d1c23b">01318</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a7c4f0f353886b170b76b06de20d1c23b">multicast_flt_en</a>             : 1;
<a name="l01319"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b1a646ec90ec39df6fd1137fc069e5f">01319</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b1a646ec90ec39df6fd1137fc069e5f">broadcast_en</a>                 : 1;
<a name="l01320"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b02efd7b7aa80eaeda63bf20c709bb7">01320</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0b02efd7b7aa80eaeda63bf20c709bb7">rx_preamble_abort_en</a>         : 1;
<a name="l01321"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a36e82d3928422ea2a551306a11878977">01321</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a36e82d3928422ea2a551306a11878977">rx_long_frame_en</a>             : 1;
<a name="l01322"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa73c7a791db59139c7001b8f0da3f11d">01322</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa73c7a791db59139c7001b8f0da3f11d">intr_en</a>                      : 1;
<a name="l01323"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a90bff00ec46a57377735bd40016c2c90">01323</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a90bff00ec46a57377735bd40016c2c90">intr_rx_en</a>                   : 1;
<a name="l01324"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a6ac879f48a15088afe9aba40fb0e1588">01324</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a6ac879f48a15088afe9aba40fb0e1588">intr_tx_en</a>                   : 1;
<a name="l01325"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a302786f6e2966724da92d1e25e8414fa">01325</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a302786f6e2966724da92d1e25e8414fa">intr_rx_ready_en</a>             : 1;
<a name="l01326"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#adf5bcc32a4de6f8971037d6fc1550f9d">01326</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#adf5bcc32a4de6f8971037d6fc1550f9d">intr_rx_abort_en</a>             : 1;
<a name="l01327"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ac3b27cab6f921ef9c7f5cbe4e9d2d6d6">01327</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ac3b27cab6f921ef9c7f5cbe4e9d2d6d6">intr_rx_ready_end_en</a>         : 1;
<a name="l01328"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a41bdb76c37eeafc587dad920945b08b6">01328</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a41bdb76c37eeafc587dad920945b08b6">intr_rx_ready_block_en</a>       : 1;
<a name="l01329"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3b8da2cc8da2f32d831c72881bb05ba7">01329</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a3b8da2cc8da2f32d831c72881bb05ba7">intr_tx_ready_en</a>             : 1;
<a name="l01330"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ababf0eaa5f92cb7e61e0bd5749e4b7b2">01330</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ababf0eaa5f92cb7e61e0bd5749e4b7b2">intr_tx_abort_en</a>             : 1;
<a name="l01331"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0d3dbbf606373cc61d6fc5dcc7f57d36">01331</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a0d3dbbf606373cc61d6fc5dcc7f57d36">intr_tx_ready_block_en</a>       : 1;
<a name="l01332"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a78d97ce49c7ddeefbf38e2e376dd5c30">01332</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#a78d97ce49c7ddeefbf38e2e376dd5c30">mac_fail_pass_en</a>             : 1;
<a name="l01333"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa815d5a49abe3d020ace276e23d81720">01333</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#aa815d5a49abe3d020ace276e23d81720">crc_strip_en</a>                 : 1;
<a name="l01334"></a><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ad7ed8417789edecf3f51f477d4ead5bb">01334</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html#ad7ed8417789edecf3f51f477d4ead5bb">reserved_22_63</a>               : 42;
<a name="l01335"></a>01335 <span class="preprocessor">#endif</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__config__1.html#a954503248c0f90d511294933f5f7b570">s</a>;
<a name="l01337"></a><a class="code" href="unioncvmx__cprix__eth__config__1.html#a741e9bcfed8067baa855dbebb23a2dc2">01337</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__1_1_1cvmx__cprix__eth__config__1__s.html">cvmx_cprix_eth_config_1_s</a>      <a class="code" href="unioncvmx__cprix__eth__config__1.html#a741e9bcfed8067baa855dbebb23a2dc2">cnf75xx</a>;
<a name="l01338"></a>01338 };
<a name="l01339"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6568cc3366e204afefad95c3de2a8d55">01339</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__1.html" title="cvmx_cpri::_eth_config_1">cvmx_cprix_eth_config_1</a> <a class="code" href="unioncvmx__cprix__eth__config__1.html" title="cvmx_cpri::_eth_config_1">cvmx_cprix_eth_config_1_t</a>;
<a name="l01340"></a>01340 <span class="comment"></span>
<a name="l01341"></a>01341 <span class="comment">/**</span>
<a name="l01342"></a>01342 <span class="comment"> * cvmx_cpri#_eth_config_2</span>
<a name="l01343"></a>01343 <span class="comment"> */</span>
<a name="l01344"></a><a class="code" href="unioncvmx__cprix__eth__config__2.html">01344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__2.html" title="cvmx_cpri::_eth_config_2">cvmx_cprix_eth_config_2</a> {
<a name="l01345"></a><a class="code" href="unioncvmx__cprix__eth__config__2.html#a8f9f7e5efd4519e9da6b72eeb59acaf5">01345</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__config__2.html#a8f9f7e5efd4519e9da6b72eeb59acaf5">u64</a>;
<a name="l01346"></a><a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html">cvmx_cprix_eth_config_2_s</a> {
<a name="l01347"></a>01347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a0b012235864bb5b5f107e3cc3dc090f6">reserved_1_63</a>                : 63;
<a name="l01349"></a>01349     uint64_t <a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a2cf19379ebea92cf118064702040c622">crc_enable</a>                   : 1;  <span class="comment">/**&lt; When set, enable automatic insertion of Ethernet FCS at the end of</span>
<a name="l01350"></a>01350 <span class="comment">                                                         each frame. When cleared, software must include the FCS in each frame.</span>
<a name="l01351"></a>01351 <span class="comment">                                                         Note that when including the FCS manually, the bit order must be</span>
<a name="l01352"></a>01352 <span class="comment">                                                         reversed for the FCS bytes. */</span>
<a name="l01353"></a>01353 <span class="preprocessor">#else</span>
<a name="l01354"></a><a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a2cf19379ebea92cf118064702040c622">01354</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a2cf19379ebea92cf118064702040c622">crc_enable</a>                   : 1;
<a name="l01355"></a><a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a0b012235864bb5b5f107e3cc3dc090f6">01355</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html#a0b012235864bb5b5f107e3cc3dc090f6">reserved_1_63</a>                : 63;
<a name="l01356"></a>01356 <span class="preprocessor">#endif</span>
<a name="l01357"></a>01357 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__config__2.html#a389caaf8287a07a2674577f570bfee4b">s</a>;
<a name="l01358"></a><a class="code" href="unioncvmx__cprix__eth__config__2.html#ad14378347c5ec0eb2b886e4800380734">01358</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__2_1_1cvmx__cprix__eth__config__2__s.html">cvmx_cprix_eth_config_2_s</a>      <a class="code" href="unioncvmx__cprix__eth__config__2.html#ad14378347c5ec0eb2b886e4800380734">cnf75xx</a>;
<a name="l01359"></a>01359 };
<a name="l01360"></a><a class="code" href="cvmx-cprix-defs_8h.html#a1485b73835db545befb040705e96fec5">01360</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__2.html" title="cvmx_cpri::_eth_config_2">cvmx_cprix_eth_config_2</a> <a class="code" href="unioncvmx__cprix__eth__config__2.html" title="cvmx_cpri::_eth_config_2">cvmx_cprix_eth_config_2_t</a>;
<a name="l01361"></a>01361 <span class="comment"></span>
<a name="l01362"></a>01362 <span class="comment">/**</span>
<a name="l01363"></a>01363 <span class="comment"> * cvmx_cpri#_eth_config_3</span>
<a name="l01364"></a>01364 <span class="comment"> */</span>
<a name="l01365"></a><a class="code" href="unioncvmx__cprix__eth__config__3.html">01365</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__3.html" title="cvmx_cpri::_eth_config_3">cvmx_cprix_eth_config_3</a> {
<a name="l01366"></a><a class="code" href="unioncvmx__cprix__eth__config__3.html#ae85502219bc8a43bd14ddf3b71b2bbb4">01366</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__config__3.html#ae85502219bc8a43bd14ddf3b71b2bbb4">u64</a>;
<a name="l01367"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html">01367</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html">cvmx_cprix_eth_config_3_s</a> {
<a name="l01368"></a>01368 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01369"></a>01369 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ade7b0145cfd8ca0d420a733e9ade8feb">reserved_14_63</a>               : 50;
<a name="l01370"></a>01370     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ae74dff036f1212849c97a09c98340653">tx_start_thr</a>                 : 6;  <span class="comment">/**&lt; Transmit start threshold. When store-and-forward mode is not enabled, transmission</span>
<a name="l01371"></a>01371 <span class="comment">                                                         will start when the specified number of 32-bit words have been stored in the</span>
<a name="l01372"></a>01372 <span class="comment">                                                         transmit buffer. */</span>
<a name="l01373"></a>01373     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#adb1fcc76ab9e74a8d4936cd2d7149976">reserved_2_7</a>                 : 6;
<a name="l01374"></a>01374     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#aa4388282572881d492409b206d6160b0">rx_crc_en</a>                    : 1;  <span class="comment">/**&lt; When set, enables FCS validation of received packets (packets that</span>
<a name="l01375"></a>01375 <span class="comment">                                                         fail the check are discarded). When cleared, no validation is</span>
<a name="l01376"></a>01376 <span class="comment">                                                         performed and all packets are accepted. */</span>
<a name="l01377"></a>01377     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ad45e72f50ccd1dd20db776dbe587814a">tx_st_fwd</a>                    : 1;  <span class="comment">/**&lt; Select between store-and-forward and cut-through mode.</span>
<a name="l01378"></a>01378 <span class="comment">                                                         0 =  Cut-through mode. Transmission stars when the buffer fill-level</span>
<a name="l01379"></a>01379 <span class="comment">                                                         exceeds [TX_START_THR].</span>
<a name="l01380"></a>01380 <span class="comment">                                                         1 = Store-and-forward mode. Store a full packet before start of</span>
<a name="l01381"></a>01381 <span class="comment">                                                         transmission. Packets longer than transmit buffer (256 bytes) will be aborted. */</span>
<a name="l01382"></a>01382 <span class="preprocessor">#else</span>
<a name="l01383"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ad45e72f50ccd1dd20db776dbe587814a">01383</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ad45e72f50ccd1dd20db776dbe587814a">tx_st_fwd</a>                    : 1;
<a name="l01384"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#aa4388282572881d492409b206d6160b0">01384</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#aa4388282572881d492409b206d6160b0">rx_crc_en</a>                    : 1;
<a name="l01385"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#adb1fcc76ab9e74a8d4936cd2d7149976">01385</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#adb1fcc76ab9e74a8d4936cd2d7149976">reserved_2_7</a>                 : 6;
<a name="l01386"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ae74dff036f1212849c97a09c98340653">01386</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ae74dff036f1212849c97a09c98340653">tx_start_thr</a>                 : 6;
<a name="l01387"></a><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ade7b0145cfd8ca0d420a733e9ade8feb">01387</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html#ade7b0145cfd8ca0d420a733e9ade8feb">reserved_14_63</a>               : 50;
<a name="l01388"></a>01388 <span class="preprocessor">#endif</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__config__3.html#ab28b6dc0a60a434bf8e6565441b27194">s</a>;
<a name="l01390"></a><a class="code" href="unioncvmx__cprix__eth__config__3.html#a569784600d8c380ee49928e32791d0b9">01390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__config__3_1_1cvmx__cprix__eth__config__3__s.html">cvmx_cprix_eth_config_3_s</a>      <a class="code" href="unioncvmx__cprix__eth__config__3.html#a569784600d8c380ee49928e32791d0b9">cnf75xx</a>;
<a name="l01391"></a>01391 };
<a name="l01392"></a><a class="code" href="cvmx-cprix-defs_8h.html#a356afaae72eb46adae304d3d955a88ee">01392</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__config__3.html" title="cvmx_cpri::_eth_config_3">cvmx_cprix_eth_config_3</a> <a class="code" href="unioncvmx__cprix__eth__config__3.html" title="cvmx_cpri::_eth_config_3">cvmx_cprix_eth_config_3_t</a>;
<a name="l01393"></a>01393 <span class="comment"></span>
<a name="l01394"></a>01394 <span class="comment">/**</span>
<a name="l01395"></a>01395 <span class="comment"> * cvmx_cpri#_eth_hash_table</span>
<a name="l01396"></a>01396 <span class="comment"> *</span>
<a name="l01397"></a>01397 <span class="comment"> * This register configures the multicast filter hash table.</span>
<a name="l01398"></a>01398 <span class="comment"> *</span>
<a name="l01399"></a>01399 <span class="comment"> * When CPRI()_ETH_CONFIG_1[MAC_CHECK]=1 and</span>
<a name="l01400"></a>01400 <span class="comment"> * CPRI()_ETH_CONFIG_1[MULIT_CAST_FLT_EN]=1, received multicast packets are</span>
<a name="l01401"></a>01401 <span class="comment"> * filtered based on this hash table. Multicast packets must have bit 0 of</span>
<a name="l01402"></a>01402 <span class="comment"> * the least significant byte in the DMAC set to 1. The Ethernet CRC function</span>
<a name="l01403"></a>01403 <span class="comment"> * is then applied to the DMAC address, and the CRC value is used to select</span>
<a name="l01404"></a>01404 <span class="comment"> * one bit from [HASH]. If that bit is set, then the multicast packet is</span>
<a name="l01405"></a>01405 <span class="comment"> * accepted, otherwise the multicast packet is discarded.</span>
<a name="l01406"></a>01406 <span class="comment"> */</span>
<a name="l01407"></a><a class="code" href="unioncvmx__cprix__eth__hash__table.html">01407</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__hash__table.html" title="cvmx_cpri::_eth_hash_table">cvmx_cprix_eth_hash_table</a> {
<a name="l01408"></a><a class="code" href="unioncvmx__cprix__eth__hash__table.html#ac73e439ab902fb3115245d2f302c703c">01408</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__hash__table.html#ac73e439ab902fb3115245d2f302c703c">u64</a>;
<a name="l01409"></a><a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html">01409</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html">cvmx_cprix_eth_hash_table_s</a> {
<a name="l01410"></a>01410 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a04cb5913bf0a4bb5b79a17d144f82ee3">reserved_32_63</a>               : 32;
<a name="l01412"></a>01412     uint64_t <a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a7c288eec027d3110b4ac7a4ad4bbd8cf">hash</a>                         : 32; <span class="comment">/**&lt; When bit i is set, then multicast DMAC addresses with a CRC of i</span>
<a name="l01413"></a>01413 <span class="comment">                                                         are accepted by the filter. If the bit is cleared, matching DMAC</span>
<a name="l01414"></a>01414 <span class="comment">                                                         addresses are discarded. */</span>
<a name="l01415"></a>01415 <span class="preprocessor">#else</span>
<a name="l01416"></a><a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a7c288eec027d3110b4ac7a4ad4bbd8cf">01416</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a7c288eec027d3110b4ac7a4ad4bbd8cf">hash</a>                         : 32;
<a name="l01417"></a><a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a04cb5913bf0a4bb5b79a17d144f82ee3">01417</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html#a04cb5913bf0a4bb5b79a17d144f82ee3">reserved_32_63</a>               : 32;
<a name="l01418"></a>01418 <span class="preprocessor">#endif</span>
<a name="l01419"></a>01419 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__hash__table.html#add075eea639260c207302dac5cf2547f">s</a>;
<a name="l01420"></a><a class="code" href="unioncvmx__cprix__eth__hash__table.html#a504c777602aad4c4001e72c7b1dadd47">01420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__hash__table_1_1cvmx__cprix__eth__hash__table__s.html">cvmx_cprix_eth_hash_table_s</a>    <a class="code" href="unioncvmx__cprix__eth__hash__table.html#a504c777602aad4c4001e72c7b1dadd47">cnf75xx</a>;
<a name="l01421"></a>01421 };
<a name="l01422"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8297950525e8c09c177c278ebd0f4d7e">01422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__hash__table.html" title="cvmx_cpri::_eth_hash_table">cvmx_cprix_eth_hash_table</a> <a class="code" href="unioncvmx__cprix__eth__hash__table.html" title="cvmx_cpri::_eth_hash_table">cvmx_cprix_eth_hash_table_t</a>;
<a name="l01423"></a>01423 <span class="comment"></span>
<a name="l01424"></a>01424 <span class="comment">/**</span>
<a name="l01425"></a>01425 <span class="comment"> * cvmx_cpri#_eth_rx_control</span>
<a name="l01426"></a>01426 <span class="comment"> *</span>
<a name="l01427"></a>01427 <span class="comment"> * Ethernet receive control</span>
<a name="l01428"></a>01428 <span class="comment"> *</span>
<a name="l01429"></a>01429 <span class="comment"> */</span>
<a name="l01430"></a><a class="code" href="unioncvmx__cprix__eth__rx__control.html">01430</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__control.html" title="cvmx_cpri::_eth_rx_control">cvmx_cprix_eth_rx_control</a> {
<a name="l01431"></a><a class="code" href="unioncvmx__cprix__eth__rx__control.html#ac360d41236ad168a3dd4727a69761e61">01431</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__rx__control.html#ac360d41236ad168a3dd4727a69761e61">u64</a>;
<a name="l01432"></a><a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html">01432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html">cvmx_cprix_eth_rx_control_s</a> {
<a name="l01433"></a>01433 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#ab82a398bbf65fa138ba5e3e953be54a7">reserved_1_63</a>                : 63;
<a name="l01435"></a>01435     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#a77c39be311310377e02292240d5f84f0">rx_discard</a>                   : 1;  <span class="comment">/**&lt; 1 = Discard current Ethernet RX frame.</span>
<a name="l01436"></a>01436 <span class="comment">                                                         0 = Discard not enabled. */</span>
<a name="l01437"></a>01437 <span class="preprocessor">#else</span>
<a name="l01438"></a><a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#a77c39be311310377e02292240d5f84f0">01438</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#a77c39be311310377e02292240d5f84f0">rx_discard</a>                   : 1;
<a name="l01439"></a><a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#ab82a398bbf65fa138ba5e3e953be54a7">01439</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html#ab82a398bbf65fa138ba5e3e953be54a7">reserved_1_63</a>                : 63;
<a name="l01440"></a>01440 <span class="preprocessor">#endif</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__rx__control.html#a97d45c61c1e2a328da11cccd7de991f8">s</a>;
<a name="l01442"></a><a class="code" href="unioncvmx__cprix__eth__rx__control.html#a3ef1bd9f63a46b7d9d994a3f68362b35">01442</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__control_1_1cvmx__cprix__eth__rx__control__s.html">cvmx_cprix_eth_rx_control_s</a>    <a class="code" href="unioncvmx__cprix__eth__rx__control.html#a3ef1bd9f63a46b7d9d994a3f68362b35">cnf75xx</a>;
<a name="l01443"></a>01443 };
<a name="l01444"></a><a class="code" href="cvmx-cprix-defs_8h.html#a7fd3ea6c70ea568a1ba62ac9721b18eb">01444</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__control.html" title="cvmx_cpri::_eth_rx_control">cvmx_cprix_eth_rx_control</a> <a class="code" href="unioncvmx__cprix__eth__rx__control.html" title="cvmx_cpri::_eth_rx_control">cvmx_cprix_eth_rx_control_t</a>;
<a name="l01445"></a>01445 <span class="comment"></span>
<a name="l01446"></a>01446 <span class="comment">/**</span>
<a name="l01447"></a>01447 <span class="comment"> * cvmx_cpri#_eth_rx_data</span>
<a name="l01448"></a>01448 <span class="comment"> *</span>
<a name="l01449"></a>01449 <span class="comment"> * Ethernet receive data</span>
<a name="l01450"></a>01450 <span class="comment"> *</span>
<a name="l01451"></a>01451 <span class="comment"> */</span>
<a name="l01452"></a><a class="code" href="unioncvmx__cprix__eth__rx__data.html">01452</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__data.html" title="cvmx_cpri::_eth_rx_data">cvmx_cprix_eth_rx_data</a> {
<a name="l01453"></a><a class="code" href="unioncvmx__cprix__eth__rx__data.html#a7be7c9a58f483978a8593e5b7455b9f2">01453</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__rx__data.html#a7be7c9a58f483978a8593e5b7455b9f2">u64</a>;
<a name="l01454"></a><a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html">01454</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html">cvmx_cprix_eth_rx_data_s</a> {
<a name="l01455"></a>01455 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01456"></a>01456 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a23b3564f2ca307c69c4ab53988f8617c">reserved_32_63</a>               : 32;
<a name="l01457"></a>01457     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a49ec2d3e12093b5a62d52e5c065cbca5">rx_data</a>                      : 32; <span class="comment">/**&lt; Ethernet RX frame data. */</span>
<a name="l01458"></a>01458 <span class="preprocessor">#else</span>
<a name="l01459"></a><a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a49ec2d3e12093b5a62d52e5c065cbca5">01459</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a49ec2d3e12093b5a62d52e5c065cbca5">rx_data</a>                      : 32;
<a name="l01460"></a><a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a23b3564f2ca307c69c4ab53988f8617c">01460</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html#a23b3564f2ca307c69c4ab53988f8617c">reserved_32_63</a>               : 32;
<a name="l01461"></a>01461 <span class="preprocessor">#endif</span>
<a name="l01462"></a>01462 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__rx__data.html#a67a282a8b1eb579bfcd8ab4a3f912404">s</a>;
<a name="l01463"></a><a class="code" href="unioncvmx__cprix__eth__rx__data.html#ad1b46eeee90b65a4248606f6501cb332">01463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__data_1_1cvmx__cprix__eth__rx__data__s.html">cvmx_cprix_eth_rx_data_s</a>       <a class="code" href="unioncvmx__cprix__eth__rx__data.html#ad1b46eeee90b65a4248606f6501cb332">cnf75xx</a>;
<a name="l01464"></a>01464 };
<a name="l01465"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab4eb5960d480854fe422d6ab5450f797">01465</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__data.html" title="cvmx_cpri::_eth_rx_data">cvmx_cprix_eth_rx_data</a> <a class="code" href="unioncvmx__cprix__eth__rx__data.html" title="cvmx_cpri::_eth_rx_data">cvmx_cprix_eth_rx_data_t</a>;
<a name="l01466"></a>01466 <span class="comment"></span>
<a name="l01467"></a>01467 <span class="comment">/**</span>
<a name="l01468"></a>01468 <span class="comment"> * cvmx_cpri#_eth_rx_data_wait</span>
<a name="l01469"></a>01469 <span class="comment"> *</span>
<a name="l01470"></a>01470 <span class="comment"> * Ethernet receive data with wait-state</span>
<a name="l01471"></a>01471 <span class="comment"> *</span>
<a name="l01472"></a>01472 <span class="comment"> */</span>
<a name="l01473"></a><a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html">01473</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html" title="cvmx_cpri::_eth_rx_data_wait">cvmx_cprix_eth_rx_data_wait</a> {
<a name="l01474"></a><a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html#a497baaa3adc78fb9852b422fb0c7a60d">01474</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html#a497baaa3adc78fb9852b422fb0c7a60d">u64</a>;
<a name="l01475"></a><a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html">01475</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html">cvmx_cprix_eth_rx_data_wait_s</a> {
<a name="l01476"></a>01476 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01477"></a>01477 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#ae0c73f1e7e83b0273be906699b8b54ce">reserved_32_63</a>               : 32;
<a name="l01478"></a>01478     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#a8c70913f4e8e21158e68a788367b0826">rx_data</a>                      : 32; <span class="comment">/**&lt; Ethernet RX frame data.Wait states will be inserted until data is ready (or</span>
<a name="l01479"></a>01479 <span class="comment">                                                         the CPU time-out the operation). */</span>
<a name="l01480"></a>01480 <span class="preprocessor">#else</span>
<a name="l01481"></a><a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#a8c70913f4e8e21158e68a788367b0826">01481</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#a8c70913f4e8e21158e68a788367b0826">rx_data</a>                      : 32;
<a name="l01482"></a><a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#ae0c73f1e7e83b0273be906699b8b54ce">01482</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html#ae0c73f1e7e83b0273be906699b8b54ce">reserved_32_63</a>               : 32;
<a name="l01483"></a>01483 <span class="preprocessor">#endif</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html#ae8f4a9bb2cd8a2b511031cbd36f281af">s</a>;
<a name="l01485"></a><a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html#a58ad21ae074626ebf5c1f70a429bf273">01485</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__data__wait_1_1cvmx__cprix__eth__rx__data__wait__s.html">cvmx_cprix_eth_rx_data_wait_s</a>  <a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html#a58ad21ae074626ebf5c1f70a429bf273">cnf75xx</a>;
<a name="l01486"></a>01486 };
<a name="l01487"></a><a class="code" href="cvmx-cprix-defs_8h.html#a5d4552e895ba80f9ca7bdce001f839db">01487</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html" title="cvmx_cpri::_eth_rx_data_wait">cvmx_cprix_eth_rx_data_wait</a> <a class="code" href="unioncvmx__cprix__eth__rx__data__wait.html" title="cvmx_cpri::_eth_rx_data_wait">cvmx_cprix_eth_rx_data_wait_t</a>;
<a name="l01488"></a>01488 <span class="comment"></span>
<a name="l01489"></a>01489 <span class="comment">/**</span>
<a name="l01490"></a>01490 <span class="comment"> * cvmx_cpri#_eth_rx_ex_status</span>
<a name="l01491"></a>01491 <span class="comment"> *</span>
<a name="l01492"></a>01492 <span class="comment"> * Ethernet RX Extra Status</span>
<a name="l01493"></a>01493 <span class="comment"> *</span>
<a name="l01494"></a>01494 <span class="comment"> */</span>
<a name="l01495"></a><a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html">01495</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html" title="cvmx_cpri::_eth_rx_ex_status">cvmx_cprix_eth_rx_ex_status</a> {
<a name="l01496"></a><a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html#a4eb3e54a8636893550958de82a685797">01496</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html#a4eb3e54a8636893550958de82a685797">u64</a>;
<a name="l01497"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html">01497</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html">cvmx_cprix_eth_rx_ex_status_s</a> {
<a name="l01498"></a>01498 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab005944804ff299f56b22c7215902d92">reserved_11_63</a>               : 53;
<a name="l01500"></a>01500     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a50c00231998d9b692599791c34a753c4">mii_protocol_error</a>           : 1;  <span class="comment">/**&lt; 1 = Protocol error. 4B/5B decoding violation */</span>
<a name="l01501"></a>01501     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a130bf5907db10455e035558ecb5e8bc4">small_packet</a>                 : 1;  <span class="comment">/**&lt; 1 = Frame too short. Aborted. */</span>
<a name="l01502"></a>01502     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a43d529ee621ada75a0d08c03b624ff15">rx_ex_overflow</a>               : 1;  <span class="comment">/**&lt; 1 = RX buffer overflow */</span>
<a name="l01503"></a>01503     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab9dd7506623bb40fd82f516c82d50978">dmac_mismatch</a>                : 1;  <span class="comment">/**&lt; 1 = DMAC mismatch */</span>
<a name="l01504"></a>01504     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a2c70a8ed49fc3ca8d470adbf64da64f0">crc_error</a>                    : 1;  <span class="comment">/**&lt; 1 = CRC error */</span>
<a name="l01505"></a>01505     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a0b31cc13dad5684ecb301135e8ff52fa">reserved_5_5</a>                 : 1;
<a name="l01506"></a>01506     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a1819c43199d1d503798c0a35158b5890">rx_error</a>                     : 1;  <span class="comment">/**&lt; 1 = Abort from CPRI Layer */</span>
<a name="l01507"></a>01507     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a9f86ae115cdd422bd70969ce5ba1bf7e">long_frame</a>                   : 1;  <span class="comment">/**&lt; 1 = Long frame detected */</span>
<a name="l01508"></a>01508     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab7f67980a78b4054acf21ac6562c0b8d">short_frame</a>                  : 1;  <span class="comment">/**&lt; 1 = Short frame detected */</span>
<a name="l01509"></a>01509     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#afcd24e0c33d6f88587cb5b22a6c2974b">reserved_0_1</a>                 : 2;
<a name="l01510"></a>01510 <span class="preprocessor">#else</span>
<a name="l01511"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#afcd24e0c33d6f88587cb5b22a6c2974b">01511</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#afcd24e0c33d6f88587cb5b22a6c2974b">reserved_0_1</a>                 : 2;
<a name="l01512"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab7f67980a78b4054acf21ac6562c0b8d">01512</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab7f67980a78b4054acf21ac6562c0b8d">short_frame</a>                  : 1;
<a name="l01513"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a9f86ae115cdd422bd70969ce5ba1bf7e">01513</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a9f86ae115cdd422bd70969ce5ba1bf7e">long_frame</a>                   : 1;
<a name="l01514"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a1819c43199d1d503798c0a35158b5890">01514</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a1819c43199d1d503798c0a35158b5890">rx_error</a>                     : 1;
<a name="l01515"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a0b31cc13dad5684ecb301135e8ff52fa">01515</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a0b31cc13dad5684ecb301135e8ff52fa">reserved_5_5</a>                 : 1;
<a name="l01516"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a2c70a8ed49fc3ca8d470adbf64da64f0">01516</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a2c70a8ed49fc3ca8d470adbf64da64f0">crc_error</a>                    : 1;
<a name="l01517"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab9dd7506623bb40fd82f516c82d50978">01517</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab9dd7506623bb40fd82f516c82d50978">dmac_mismatch</a>                : 1;
<a name="l01518"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a43d529ee621ada75a0d08c03b624ff15">01518</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a43d529ee621ada75a0d08c03b624ff15">rx_ex_overflow</a>               : 1;
<a name="l01519"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a130bf5907db10455e035558ecb5e8bc4">01519</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a130bf5907db10455e035558ecb5e8bc4">small_packet</a>                 : 1;
<a name="l01520"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a50c00231998d9b692599791c34a753c4">01520</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#a50c00231998d9b692599791c34a753c4">mii_protocol_error</a>           : 1;
<a name="l01521"></a><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab005944804ff299f56b22c7215902d92">01521</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html#ab005944804ff299f56b22c7215902d92">reserved_11_63</a>               : 53;
<a name="l01522"></a>01522 <span class="preprocessor">#endif</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html#acac2f1268f3565c7d527c2cc71dc7c1d">s</a>;
<a name="l01524"></a><a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html#a2912378a81742f7078a08145bcdc2dd0">01524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__ex__status_1_1cvmx__cprix__eth__rx__ex__status__s.html">cvmx_cprix_eth_rx_ex_status_s</a>  <a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html#a2912378a81742f7078a08145bcdc2dd0">cnf75xx</a>;
<a name="l01525"></a>01525 };
<a name="l01526"></a><a class="code" href="cvmx-cprix-defs_8h.html#a117411478ee2bfceb92f2a2a0599075d">01526</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html" title="cvmx_cpri::_eth_rx_ex_status">cvmx_cprix_eth_rx_ex_status</a> <a class="code" href="unioncvmx__cprix__eth__rx__ex__status.html" title="cvmx_cpri::_eth_rx_ex_status">cvmx_cprix_eth_rx_ex_status_t</a>;
<a name="l01527"></a>01527 <span class="comment"></span>
<a name="l01528"></a>01528 <span class="comment">/**</span>
<a name="l01529"></a>01529 <span class="comment"> * cvmx_cpri#_eth_rx_status</span>
<a name="l01530"></a>01530 <span class="comment"> */</span>
<a name="l01531"></a><a class="code" href="unioncvmx__cprix__eth__rx__status.html">01531</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__status.html" title="cvmx_cpri::_eth_rx_status">cvmx_cprix_eth_rx_status</a> {
<a name="l01532"></a><a class="code" href="unioncvmx__cprix__eth__rx__status.html#a3c2a391e2fab4da4b5a950e88c1d592b">01532</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__rx__status.html#a3c2a391e2fab4da4b5a950e88c1d592b">u64</a>;
<a name="l01533"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html">01533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html">cvmx_cprix_eth_rx_status_s</a> {
<a name="l01534"></a>01534 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01535"></a>01535 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a812696d2735343a23851b05ee8797c3a">reserved_15_63</a>               : 49;
<a name="l01536"></a>01536     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a63c59895b08195651f99a294d2dec6a7">mac_status</a>                   : 2;  <span class="comment">/**&lt; &apos;&quot;00&quot; : Packet passed Unicast filter&quot;01&quot; : Packet passed Multicast filter&quot;10&quot;</span>
<a name="l01537"></a>01537 <span class="comment">                                                         : Packet passed Broadcast filter&quot;11&quot; : Forwarded packet did not pass filter.&apos; */</span>
<a name="l01538"></a>01538     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#abfccc7ecc36b1c473ea43190ec13fbcd">rx_crc_error</a>                 : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to CRC error. */</span>
<a name="l01539"></a>01539     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a3c953422190d906c054e86ef0b31fbf7">rx_empty</a>                     : 1;  <span class="comment">/**&lt; 1 = Read from empty buffer. */</span>
<a name="l01540"></a>01540     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a7df3841f0fb2e0f7a20a2d503429d816">rx_mii_error</a>                 : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to mii protocol error. */</span>
<a name="l01541"></a>01541     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a2023b4072e1ad3d1cc41c6b5b2c24c00">rx_small_packet</a>              : 1;  <span class="comment">/**&lt; 1 = Frame too short. Aborted. */</span>
<a name="l01542"></a>01542     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a1d25a63d699bde15cd1c40725813755c">rx_overflow</a>                  : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to Rx buffer overflow. */</span>
<a name="l01543"></a>01543     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a8c933f9653700940d535f9a9cec28739">rx_dmac_mismatch</a>             : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to DMAC mismatch. */</span>
<a name="l01544"></a>01544     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#acbad1fda0dfa666e3da5116762d16af0">rx_ready_block</a>               : 1;  <span class="comment">/**&lt; 1 : Guaranteed 2^WIDTH_ETH_BLOCK wordsEthernet RX data ready.0 : Not</span>
<a name="l01545"></a>01545 <span class="comment">                                                         ready. */</span>
<a name="l01546"></a>01546     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a42b811b62209a71d4df6980844c8ddc3">rx_ready_end</a>                 : 1;  <span class="comment">/**&lt; 1 : EOP ready in RX buffer.0 : EOP not ready in RX buffer. */</span>
<a name="l01547"></a>01547     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a6a6dcc3e86b9a7708dff62f3d5a1e420">rx_length</a>                    : 2;  <span class="comment">/**&lt; Length of last word in the packet.</span>
<a name="l01548"></a>01548 <span class="comment">                                                         0x0 means 1 valid byte.</span>
<a name="l01549"></a>01549 <span class="comment">                                                         0x1 means 2 valid bytes.</span>
<a name="l01550"></a>01550 <span class="comment">                                                         0x2 means 3 valid bytes.</span>
<a name="l01551"></a>01551 <span class="comment">                                                         0x3 means 4 valid bytes. */</span>
<a name="l01552"></a>01552     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#afefc38dddd796d4765182217045db975">rx_abort</a>                     : 1;  <span class="comment">/**&lt; 1 : Ethernet RX packet aborted.0 : Ethernet RX packet not aborted. */</span>
<a name="l01553"></a>01553     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a22e471b3be050585ba63f7dbfc4ac91f">rx_eof</a>                       : 1;  <span class="comment">/**&lt; 1 : Ethernet RX end of packet detected. Next word read will contain end</span>
<a name="l01554"></a>01554 <span class="comment">                                                         of packet.0 : Ethernet RX end of packet not detected. */</span>
<a name="l01555"></a>01555     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a62c9ad973468699fd1e39b47e3ca543f">rx_ready</a>                     : 1;  <span class="comment">/**&lt; 1 : Ethernet RX data ready.0 : Ethernet RX data not ready. */</span>
<a name="l01556"></a>01556 <span class="preprocessor">#else</span>
<a name="l01557"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a62c9ad973468699fd1e39b47e3ca543f">01557</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a62c9ad973468699fd1e39b47e3ca543f">rx_ready</a>                     : 1;
<a name="l01558"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a22e471b3be050585ba63f7dbfc4ac91f">01558</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a22e471b3be050585ba63f7dbfc4ac91f">rx_eof</a>                       : 1;
<a name="l01559"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#afefc38dddd796d4765182217045db975">01559</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#afefc38dddd796d4765182217045db975">rx_abort</a>                     : 1;
<a name="l01560"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a6a6dcc3e86b9a7708dff62f3d5a1e420">01560</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a6a6dcc3e86b9a7708dff62f3d5a1e420">rx_length</a>                    : 2;
<a name="l01561"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a42b811b62209a71d4df6980844c8ddc3">01561</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a42b811b62209a71d4df6980844c8ddc3">rx_ready_end</a>                 : 1;
<a name="l01562"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#acbad1fda0dfa666e3da5116762d16af0">01562</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#acbad1fda0dfa666e3da5116762d16af0">rx_ready_block</a>               : 1;
<a name="l01563"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a8c933f9653700940d535f9a9cec28739">01563</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a8c933f9653700940d535f9a9cec28739">rx_dmac_mismatch</a>             : 1;
<a name="l01564"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a1d25a63d699bde15cd1c40725813755c">01564</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a1d25a63d699bde15cd1c40725813755c">rx_overflow</a>                  : 1;
<a name="l01565"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a2023b4072e1ad3d1cc41c6b5b2c24c00">01565</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a2023b4072e1ad3d1cc41c6b5b2c24c00">rx_small_packet</a>              : 1;
<a name="l01566"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a7df3841f0fb2e0f7a20a2d503429d816">01566</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a7df3841f0fb2e0f7a20a2d503429d816">rx_mii_error</a>                 : 1;
<a name="l01567"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a3c953422190d906c054e86ef0b31fbf7">01567</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a3c953422190d906c054e86ef0b31fbf7">rx_empty</a>                     : 1;
<a name="l01568"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#abfccc7ecc36b1c473ea43190ec13fbcd">01568</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#abfccc7ecc36b1c473ea43190ec13fbcd">rx_crc_error</a>                 : 1;
<a name="l01569"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a63c59895b08195651f99a294d2dec6a7">01569</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a63c59895b08195651f99a294d2dec6a7">mac_status</a>                   : 2;
<a name="l01570"></a><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a812696d2735343a23851b05ee8797c3a">01570</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html#a812696d2735343a23851b05ee8797c3a">reserved_15_63</a>               : 49;
<a name="l01571"></a>01571 <span class="preprocessor">#endif</span>
<a name="l01572"></a>01572 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__rx__status.html#a0f61cbfd75de5f73cbf7d53aeeac330f">s</a>;
<a name="l01573"></a><a class="code" href="unioncvmx__cprix__eth__rx__status.html#a267295d3a65f377995e5864a4e8e2401">01573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__rx__status_1_1cvmx__cprix__eth__rx__status__s.html">cvmx_cprix_eth_rx_status_s</a>     <a class="code" href="unioncvmx__cprix__eth__rx__status.html#a267295d3a65f377995e5864a4e8e2401">cnf75xx</a>;
<a name="l01574"></a>01574 };
<a name="l01575"></a><a class="code" href="cvmx-cprix-defs_8h.html#a4a7ef74e7303a042306b4985712d39f5">01575</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__rx__status.html" title="cvmx_cpri::_eth_rx_status">cvmx_cprix_eth_rx_status</a> <a class="code" href="unioncvmx__cprix__eth__rx__status.html" title="cvmx_cpri::_eth_rx_status">cvmx_cprix_eth_rx_status_t</a>;
<a name="l01576"></a>01576 <span class="comment"></span>
<a name="l01577"></a>01577 <span class="comment">/**</span>
<a name="l01578"></a>01578 <span class="comment"> * cvmx_cpri#_eth_tx_control</span>
<a name="l01579"></a>01579 <span class="comment"> *</span>
<a name="l01580"></a>01580 <span class="comment"> * Ethernet transmit control</span>
<a name="l01581"></a>01581 <span class="comment"> *</span>
<a name="l01582"></a>01582 <span class="comment"> */</span>
<a name="l01583"></a><a class="code" href="unioncvmx__cprix__eth__tx__control.html">01583</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__control.html" title="cvmx_cpri::_eth_tx_control">cvmx_cprix_eth_tx_control</a> {
<a name="l01584"></a><a class="code" href="unioncvmx__cprix__eth__tx__control.html#abecddfea0df5daae6190d9991acee757">01584</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__tx__control.html#abecddfea0df5daae6190d9991acee757">u64</a>;
<a name="l01585"></a><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html">01585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html">cvmx_cprix_eth_tx_control_s</a> {
<a name="l01586"></a>01586 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01587"></a>01587 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a3eda6c61668643f2275ffc7ffa8a86c5">reserved_4_63</a>                : 60;
<a name="l01588"></a>01588     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#ada1ccfca4829d4aeff8097d16c2dc430">tx_length</a>                    : 2;  <span class="comment">/**&lt; Length of last word in the packet.</span>
<a name="l01589"></a>01589 <span class="comment">                                                         0x0 = means 1 valid bytes.</span>
<a name="l01590"></a>01590 <span class="comment">                                                         0x1 = means 2 valid</span>
<a name="l01591"></a>01591 <span class="comment">                                                         bytes.</span>
<a name="l01592"></a>01592 <span class="comment">                                                         0x2 = means 3 valid bytes.</span>
<a name="l01593"></a>01593 <span class="comment">                                                         0x3 = means 4 valid bytes.This field shall be</span>
<a name="l01594"></a>01594 <span class="comment">                                                         set when the tx_eof bit is asserted. */</span>
<a name="l01595"></a>01595     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a11498a69b7abfb40f555181b6d2da1b9">tx_discard</a>                   : 1;  <span class="comment">/**&lt; 1 = Discard TX packet.</span>
<a name="l01596"></a>01596 <span class="comment">                                                         0 = Do not discard TX packet */</span>
<a name="l01597"></a>01597     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a2e9776f9eea17cba121375c0d33f089f">tx_eop</a>                       : 1;  <span class="comment">/**&lt; 1 = Indicate that next write to TX_DATA or TX_DATA_WAIT registers will be</span>
<a name="l01598"></a>01598 <span class="comment">                                                         last word of the TX packet. Will hereafter be cleared.</span>
<a name="l01599"></a>01599 <span class="comment">                                                         0 = Not last word */</span>
<a name="l01600"></a>01600 <span class="preprocessor">#else</span>
<a name="l01601"></a><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a2e9776f9eea17cba121375c0d33f089f">01601</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a2e9776f9eea17cba121375c0d33f089f">tx_eop</a>                       : 1;
<a name="l01602"></a><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a11498a69b7abfb40f555181b6d2da1b9">01602</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a11498a69b7abfb40f555181b6d2da1b9">tx_discard</a>                   : 1;
<a name="l01603"></a><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#ada1ccfca4829d4aeff8097d16c2dc430">01603</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#ada1ccfca4829d4aeff8097d16c2dc430">tx_length</a>                    : 2;
<a name="l01604"></a><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a3eda6c61668643f2275ffc7ffa8a86c5">01604</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html#a3eda6c61668643f2275ffc7ffa8a86c5">reserved_4_63</a>                : 60;
<a name="l01605"></a>01605 <span class="preprocessor">#endif</span>
<a name="l01606"></a>01606 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__tx__control.html#ac6641b13b30ccee925363db9259662d8">s</a>;
<a name="l01607"></a><a class="code" href="unioncvmx__cprix__eth__tx__control.html#a2fdf08d04005d71b70a4b29b9cf7a6ad">01607</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__control_1_1cvmx__cprix__eth__tx__control__s.html">cvmx_cprix_eth_tx_control_s</a>    <a class="code" href="unioncvmx__cprix__eth__tx__control.html#a2fdf08d04005d71b70a4b29b9cf7a6ad">cnf75xx</a>;
<a name="l01608"></a>01608 };
<a name="l01609"></a><a class="code" href="cvmx-cprix-defs_8h.html#a763f13545efe7d14c8c46faceb24bfcd">01609</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__control.html" title="cvmx_cpri::_eth_tx_control">cvmx_cprix_eth_tx_control</a> <a class="code" href="unioncvmx__cprix__eth__tx__control.html" title="cvmx_cpri::_eth_tx_control">cvmx_cprix_eth_tx_control_t</a>;
<a name="l01610"></a>01610 <span class="comment"></span>
<a name="l01611"></a>01611 <span class="comment">/**</span>
<a name="l01612"></a>01612 <span class="comment"> * cvmx_cpri#_eth_tx_data</span>
<a name="l01613"></a>01613 <span class="comment"> *</span>
<a name="l01614"></a>01614 <span class="comment"> * Ethernet transmit data</span>
<a name="l01615"></a>01615 <span class="comment"> *</span>
<a name="l01616"></a>01616 <span class="comment"> */</span>
<a name="l01617"></a><a class="code" href="unioncvmx__cprix__eth__tx__data.html">01617</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__data.html" title="cvmx_cpri::_eth_tx_data">cvmx_cprix_eth_tx_data</a> {
<a name="l01618"></a><a class="code" href="unioncvmx__cprix__eth__tx__data.html#a71f601b5da913eb26228522f712dfaa1">01618</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__tx__data.html#a71f601b5da913eb26228522f712dfaa1">u64</a>;
<a name="l01619"></a><a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html">01619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html">cvmx_cprix_eth_tx_data_s</a> {
<a name="l01620"></a>01620 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac496b8e55b1db33ba67aba1064a764f7">reserved_32_63</a>               : 32;
<a name="l01622"></a>01622     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac4e859653f4711ad9f2def5c99009b7a">tx_data</a>                      : 32; <span class="comment">/**&lt; Ethernet TX frame data.&quot;When writing the last word of the frame, data must be</span>
<a name="l01623"></a>01623 <span class="comment">                                                         aligned to bit 31. &quot; */</span>
<a name="l01624"></a>01624 <span class="preprocessor">#else</span>
<a name="l01625"></a><a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac4e859653f4711ad9f2def5c99009b7a">01625</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac4e859653f4711ad9f2def5c99009b7a">tx_data</a>                      : 32;
<a name="l01626"></a><a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac496b8e55b1db33ba67aba1064a764f7">01626</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html#ac496b8e55b1db33ba67aba1064a764f7">reserved_32_63</a>               : 32;
<a name="l01627"></a>01627 <span class="preprocessor">#endif</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__tx__data.html#a11ad0bd4eb5b447557230a20c5c28c75">s</a>;
<a name="l01629"></a><a class="code" href="unioncvmx__cprix__eth__tx__data.html#a009978789aa0cdad7eed75dea8f9f644">01629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__data_1_1cvmx__cprix__eth__tx__data__s.html">cvmx_cprix_eth_tx_data_s</a>       <a class="code" href="unioncvmx__cprix__eth__tx__data.html#a009978789aa0cdad7eed75dea8f9f644">cnf75xx</a>;
<a name="l01630"></a>01630 };
<a name="l01631"></a><a class="code" href="cvmx-cprix-defs_8h.html#a28e46aaa1ca6dbeca6d11510f9ea21df">01631</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__data.html" title="cvmx_cpri::_eth_tx_data">cvmx_cprix_eth_tx_data</a> <a class="code" href="unioncvmx__cprix__eth__tx__data.html" title="cvmx_cpri::_eth_tx_data">cvmx_cprix_eth_tx_data_t</a>;
<a name="l01632"></a>01632 <span class="comment"></span>
<a name="l01633"></a>01633 <span class="comment">/**</span>
<a name="l01634"></a>01634 <span class="comment"> * cvmx_cpri#_eth_tx_data_wait</span>
<a name="l01635"></a>01635 <span class="comment"> *</span>
<a name="l01636"></a>01636 <span class="comment"> * Ethernet transmit data with wait-state</span>
<a name="l01637"></a>01637 <span class="comment"> *</span>
<a name="l01638"></a>01638 <span class="comment"> */</span>
<a name="l01639"></a><a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html">01639</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html" title="cvmx_cpri::_eth_tx_data_wait">cvmx_cprix_eth_tx_data_wait</a> {
<a name="l01640"></a><a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html#a6481c3608945eb6d1940b651d8d00c7f">01640</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html#a6481c3608945eb6d1940b651d8d00c7f">u64</a>;
<a name="l01641"></a><a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html">01641</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html">cvmx_cprix_eth_tx_data_wait_s</a> {
<a name="l01642"></a>01642 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01643"></a>01643 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#a87e2e68d7fe8159734e7a5da97adb98c">reserved_32_63</a>               : 32;
<a name="l01644"></a>01644     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#abe5468f835241ff5d84bfb791eea8e36">tx_data</a>                      : 32; <span class="comment">/**&lt; Ethernet TX frame data.Wait states will be inserted until transmitter is ready</span>
<a name="l01645"></a>01645 <span class="comment">                                                         to get data (or the CPU time-out the operation).&quot;When writing the last word</span>
<a name="l01646"></a>01646 <span class="comment">                                                         of the frame, data must be aligned to bit 31. &quot; */</span>
<a name="l01647"></a>01647 <span class="preprocessor">#else</span>
<a name="l01648"></a><a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#abe5468f835241ff5d84bfb791eea8e36">01648</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#abe5468f835241ff5d84bfb791eea8e36">tx_data</a>                      : 32;
<a name="l01649"></a><a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#a87e2e68d7fe8159734e7a5da97adb98c">01649</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html#a87e2e68d7fe8159734e7a5da97adb98c">reserved_32_63</a>               : 32;
<a name="l01650"></a>01650 <span class="preprocessor">#endif</span>
<a name="l01651"></a>01651 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html#ad74d478c45c8094704c1c5b5719e4164">s</a>;
<a name="l01652"></a><a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html#a5f1422b2a30d7fae66044d06cad3bdd7">01652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__data__wait_1_1cvmx__cprix__eth__tx__data__wait__s.html">cvmx_cprix_eth_tx_data_wait_s</a>  <a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html#a5f1422b2a30d7fae66044d06cad3bdd7">cnf75xx</a>;
<a name="l01653"></a>01653 };
<a name="l01654"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0943e769fcc278896af2107717403f10">01654</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html" title="cvmx_cpri::_eth_tx_data_wait">cvmx_cprix_eth_tx_data_wait</a> <a class="code" href="unioncvmx__cprix__eth__tx__data__wait.html" title="cvmx_cpri::_eth_tx_data_wait">cvmx_cprix_eth_tx_data_wait_t</a>;
<a name="l01655"></a>01655 <span class="comment"></span>
<a name="l01656"></a>01656 <span class="comment">/**</span>
<a name="l01657"></a>01657 <span class="comment"> * cvmx_cpri#_eth_tx_status</span>
<a name="l01658"></a>01658 <span class="comment"> *</span>
<a name="l01659"></a>01659 <span class="comment"> * Ethernet transmit status register</span>
<a name="l01660"></a>01660 <span class="comment"> *</span>
<a name="l01661"></a>01661 <span class="comment"> */</span>
<a name="l01662"></a><a class="code" href="unioncvmx__cprix__eth__tx__status.html">01662</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__status.html" title="cvmx_cpri::_eth_tx_status">cvmx_cprix_eth_tx_status</a> {
<a name="l01663"></a><a class="code" href="unioncvmx__cprix__eth__tx__status.html#a5da2b0ea98a1577e69f3ea27e9fff1ce">01663</a>     uint64_t <a class="code" href="unioncvmx__cprix__eth__tx__status.html#a5da2b0ea98a1577e69f3ea27e9fff1ce">u64</a>;
<a name="l01664"></a><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html">01664</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html">cvmx_cprix_eth_tx_status_s</a> {
<a name="l01665"></a>01665 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01666"></a>01666 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a881726b1b02e3af65a6d0e888040ce96">reserved_3_63</a>                : 61;
<a name="l01667"></a>01667     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7a089fecd7a746bf091fa6897385ac00">tx_ready_block</a>               : 1;  <span class="comment">/**&lt; 1 : Guaranteed ready to get2^WIDTH_ETH_BLOCK words of Ethernet TX data.0</span>
<a name="l01668"></a>01668 <span class="comment">                                                         : not ready. */</span>
<a name="l01669"></a>01669     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7dcc8e2959c20c531851690231d890af">tx_abort</a>                     : 1;  <span class="comment">/**&lt; 1 : Ethernet TX packet aborted.0 : Ethernet TX packet not aborted. */</span>
<a name="l01670"></a>01670     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a4f4744e12cda5a97036a8e667f4ff156">tx_ready</a>                     : 1;  <span class="comment">/**&lt; 1 : Ready to get Ethernet TX data.0 : Not ready to get Ethernet TX data */</span>
<a name="l01671"></a>01671 <span class="preprocessor">#else</span>
<a name="l01672"></a><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a4f4744e12cda5a97036a8e667f4ff156">01672</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a4f4744e12cda5a97036a8e667f4ff156">tx_ready</a>                     : 1;
<a name="l01673"></a><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7dcc8e2959c20c531851690231d890af">01673</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7dcc8e2959c20c531851690231d890af">tx_abort</a>                     : 1;
<a name="l01674"></a><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7a089fecd7a746bf091fa6897385ac00">01674</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a7a089fecd7a746bf091fa6897385ac00">tx_ready_block</a>               : 1;
<a name="l01675"></a><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a881726b1b02e3af65a6d0e888040ce96">01675</a>     uint64_t <a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html#a881726b1b02e3af65a6d0e888040ce96">reserved_3_63</a>                : 61;
<a name="l01676"></a>01676 <span class="preprocessor">#endif</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__eth__tx__status.html#ab00691cdc8189371145ffd5cec600c34">s</a>;
<a name="l01678"></a><a class="code" href="unioncvmx__cprix__eth__tx__status.html#a5a145386e52e6cf72273420d8dc09519">01678</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__eth__tx__status_1_1cvmx__cprix__eth__tx__status__s.html">cvmx_cprix_eth_tx_status_s</a>     <a class="code" href="unioncvmx__cprix__eth__tx__status.html#a5a145386e52e6cf72273420d8dc09519">cnf75xx</a>;
<a name="l01679"></a>01679 };
<a name="l01680"></a><a class="code" href="cvmx-cprix-defs_8h.html#aadb0fda7781860eeedec84fe06f73fd7">01680</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__eth__tx__status.html" title="cvmx_cpri::_eth_tx_status">cvmx_cprix_eth_tx_status</a> <a class="code" href="unioncvmx__cprix__eth__tx__status.html" title="cvmx_cpri::_eth_tx_status">cvmx_cprix_eth_tx_status_t</a>;
<a name="l01681"></a>01681 <span class="comment"></span>
<a name="l01682"></a>01682 <span class="comment">/**</span>
<a name="l01683"></a>01683 <span class="comment"> * cvmx_cpri#_ex_delay_config</span>
<a name="l01684"></a>01684 <span class="comment"> */</span>
<a name="l01685"></a><a class="code" href="unioncvmx__cprix__ex__delay__config.html">01685</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ex__delay__config.html" title="cvmx_cpri::_ex_delay_config">cvmx_cprix_ex_delay_config</a> {
<a name="l01686"></a><a class="code" href="unioncvmx__cprix__ex__delay__config.html#aedc5b77648238320edbebb2c5305ef64">01686</a>     uint64_t <a class="code" href="unioncvmx__cprix__ex__delay__config.html#aedc5b77648238320edbebb2c5305ef64">u64</a>;
<a name="l01687"></a><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html">01687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html">cvmx_cprix_ex_delay_config_s</a> {
<a name="l01688"></a>01688 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01689"></a>01689 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a6f79dc8af94726edeb9c08e272696943">reserved_22_63</a>               : 42;
<a name="l01690"></a>01690     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#ab87ef09ae02c34bb0fcad5bdb13cfba9">tx_ex_delay</a>                  : 6;  <span class="comment">/**&lt; Additional transmit delay in units of bit-periods. Valid range is 0 to 39. */</span>
<a name="l01691"></a>01691     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a60fc6be8947957410b6e434adbc89755">reserved_9_15</a>                : 7;
<a name="l01692"></a>01692     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#aa228589710ab1104d881343144698187">rx_ex_delay_period</a>           : 9;  <span class="comment">/**&lt; Integration period for extended delay measurement. The value programmed must</span>
<a name="l01693"></a>01693 <span class="comment">                                                         be one less than the integration period. */</span>
<a name="l01694"></a>01694 <span class="preprocessor">#else</span>
<a name="l01695"></a><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#aa228589710ab1104d881343144698187">01695</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#aa228589710ab1104d881343144698187">rx_ex_delay_period</a>           : 9;
<a name="l01696"></a><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a60fc6be8947957410b6e434adbc89755">01696</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a60fc6be8947957410b6e434adbc89755">reserved_9_15</a>                : 7;
<a name="l01697"></a><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#ab87ef09ae02c34bb0fcad5bdb13cfba9">01697</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#ab87ef09ae02c34bb0fcad5bdb13cfba9">tx_ex_delay</a>                  : 6;
<a name="l01698"></a><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a6f79dc8af94726edeb9c08e272696943">01698</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html#a6f79dc8af94726edeb9c08e272696943">reserved_22_63</a>               : 42;
<a name="l01699"></a>01699 <span class="preprocessor">#endif</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__ex__delay__config.html#af49366281cde389afbb3058cb347c1b3">s</a>;
<a name="l01701"></a><a class="code" href="unioncvmx__cprix__ex__delay__config.html#a9c6df9c8022e82d028b2d06fcc034370">01701</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ex__delay__config_1_1cvmx__cprix__ex__delay__config__s.html">cvmx_cprix_ex_delay_config_s</a>   <a class="code" href="unioncvmx__cprix__ex__delay__config.html#a9c6df9c8022e82d028b2d06fcc034370">cnf75xx</a>;
<a name="l01702"></a>01702 };
<a name="l01703"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa96885227c7dec1a49b7a219c0a4ead7">01703</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ex__delay__config.html" title="cvmx_cpri::_ex_delay_config">cvmx_cprix_ex_delay_config</a> <a class="code" href="unioncvmx__cprix__ex__delay__config.html" title="cvmx_cpri::_ex_delay_config">cvmx_cprix_ex_delay_config_t</a>;
<a name="l01704"></a>01704 <span class="comment"></span>
<a name="l01705"></a>01705 <span class="comment">/**</span>
<a name="l01706"></a>01706 <span class="comment"> * cvmx_cpri#_ex_delay_status</span>
<a name="l01707"></a>01707 <span class="comment"> */</span>
<a name="l01708"></a><a class="code" href="unioncvmx__cprix__ex__delay__status.html">01708</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ex__delay__status.html" title="cvmx_cpri::_ex_delay_status">cvmx_cprix_ex_delay_status</a> {
<a name="l01709"></a><a class="code" href="unioncvmx__cprix__ex__delay__status.html#a18e670542638f9c99c9a674ce841da4d">01709</a>     uint64_t <a class="code" href="unioncvmx__cprix__ex__delay__status.html#a18e670542638f9c99c9a674ce841da4d">u64</a>;
<a name="l01710"></a><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html">01710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html">cvmx_cprix_ex_delay_status_s</a> {
<a name="l01711"></a>01711 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01712"></a>01712 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a9186bb2c4260deefb28f35c8e0ff5d69">reserved_32_63</a>               : 32;
<a name="l01713"></a>01713     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a5d891c29a6f155532eb12d9b0c6d509b">rx_ex_buf_delay_valid</a>        : 1;  <span class="comment">/**&lt; Set to one each time a new valid measurement is available in</span>
<a name="l01714"></a>01714 <span class="comment">                                                         [RX_EX_BUF_DELAY]. */</span>
<a name="l01715"></a>01715     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#af689897b1ec4a3baf965295e9d33b4cd">reserved_19_30</a>               : 12;
<a name="l01716"></a>01716     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#adacb15807beb184f8c50e5ece32e9a6c">rx_ex_buf_delay</a>              : 19; <span class="comment">/**&lt; Result of extended delay measurement in units of 32-bit decoded words</span>
<a name="l01717"></a>01717 <span class="comment">                                                         (or 40 encoded bits at the line rate). */</span>
<a name="l01718"></a>01718 <span class="preprocessor">#else</span>
<a name="l01719"></a><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#adacb15807beb184f8c50e5ece32e9a6c">01719</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#adacb15807beb184f8c50e5ece32e9a6c">rx_ex_buf_delay</a>              : 19;
<a name="l01720"></a><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#af689897b1ec4a3baf965295e9d33b4cd">01720</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#af689897b1ec4a3baf965295e9d33b4cd">reserved_19_30</a>               : 12;
<a name="l01721"></a><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a5d891c29a6f155532eb12d9b0c6d509b">01721</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a5d891c29a6f155532eb12d9b0c6d509b">rx_ex_buf_delay_valid</a>        : 1;
<a name="l01722"></a><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a9186bb2c4260deefb28f35c8e0ff5d69">01722</a>     uint64_t <a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html#a9186bb2c4260deefb28f35c8e0ff5d69">reserved_32_63</a>               : 32;
<a name="l01723"></a>01723 <span class="preprocessor">#endif</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__ex__delay__status.html#a630dcf30a77551ae5280d59727b6d1d6">s</a>;
<a name="l01725"></a><a class="code" href="unioncvmx__cprix__ex__delay__status.html#a539b08bbc9240a33c46c69c1d5407a2d">01725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__ex__delay__status_1_1cvmx__cprix__ex__delay__status__s.html">cvmx_cprix_ex_delay_status_s</a>   <a class="code" href="unioncvmx__cprix__ex__delay__status.html#a539b08bbc9240a33c46c69c1d5407a2d">cnf75xx</a>;
<a name="l01726"></a>01726 };
<a name="l01727"></a><a class="code" href="cvmx-cprix-defs_8h.html#a191843537862d40832d2437867e3119a">01727</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__ex__delay__status.html" title="cvmx_cpri::_ex_delay_status">cvmx_cprix_ex_delay_status</a> <a class="code" href="unioncvmx__cprix__ex__delay__status.html" title="cvmx_cpri::_ex_delay_status">cvmx_cprix_ex_delay_status_t</a>;
<a name="l01728"></a>01728 <span class="comment"></span>
<a name="l01729"></a>01729 <span class="comment">/**</span>
<a name="l01730"></a>01730 <span class="comment"> * cvmx_cpri#_gsm_axc_config_sel</span>
<a name="l01731"></a>01731 <span class="comment"> */</span>
<a name="l01732"></a><a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html">01732</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html" title="cvmx_cpri::_gsm_axc_config_sel">cvmx_cprix_gsm_axc_config_sel</a> {
<a name="l01733"></a><a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html#aea47fe49623b6e012288a9e050ebc44f">01733</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html#aea47fe49623b6e012288a9e050ebc44f">u64</a>;
<a name="l01734"></a><a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html">01734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html">cvmx_cprix_gsm_axc_config_sel_s</a> {
<a name="l01735"></a>01735 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#a50d06608087c61dae8edebeb138a7d74">reserved_5_63</a>                : 59;
<a name="l01737"></a>01737     uint64_t <a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#af7d8c2705e69fb3cbc0932ebbc444cde">gsm_grp_config_axc</a>           : 5;  <span class="comment">/**&lt; AxC to map to the group/counter specified by</span>
<a name="l01738"></a>01738 <span class="comment">                                                         CPRI()_GSM_CNT_AXC_CONFIG[MAP_AXC_GSM]. */</span>
<a name="l01739"></a>01739 <span class="preprocessor">#else</span>
<a name="l01740"></a><a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#af7d8c2705e69fb3cbc0932ebbc444cde">01740</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#af7d8c2705e69fb3cbc0932ebbc444cde">gsm_grp_config_axc</a>           : 5;
<a name="l01741"></a><a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#a50d06608087c61dae8edebeb138a7d74">01741</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html#a50d06608087c61dae8edebeb138a7d74">reserved_5_63</a>                : 59;
<a name="l01742"></a>01742 <span class="preprocessor">#endif</span>
<a name="l01743"></a>01743 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html#a2bf916e85bcf904518a41b7cc3823d86">s</a>;
<a name="l01744"></a><a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html#afe170537e75001e10f4704ded4d4f85f">01744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__axc__config__sel_1_1cvmx__cprix__gsm__axc__config__sel__s.html">cvmx_cprix_gsm_axc_config_sel_s</a> <a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html#afe170537e75001e10f4704ded4d4f85f">cnf75xx</a>;
<a name="l01745"></a>01745 };
<a name="l01746"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0e413064c3f7645651eba18ab412ef5c">01746</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html" title="cvmx_cpri::_gsm_axc_config_sel">cvmx_cprix_gsm_axc_config_sel</a> <a class="code" href="unioncvmx__cprix__gsm__axc__config__sel.html" title="cvmx_cpri::_gsm_axc_config_sel">cvmx_cprix_gsm_axc_config_sel_t</a>;
<a name="l01747"></a>01747 <span class="comment"></span>
<a name="l01748"></a>01748 <span class="comment">/**</span>
<a name="l01749"></a>01749 <span class="comment"> * cvmx_cpri#_gsm_cnt_axc_config</span>
<a name="l01750"></a>01750 <span class="comment"> *</span>
<a name="l01751"></a>01751 <span class="comment"> * Map AxCs to counter.</span>
<a name="l01752"></a>01752 <span class="comment"> *</span>
<a name="l01753"></a>01753 <span class="comment"> */</span>
<a name="l01754"></a><a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html">01754</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html" title="cvmx_cpri::_gsm_cnt_axc_config">cvmx_cprix_gsm_cnt_axc_config</a> {
<a name="l01755"></a><a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html#a1276836ac18fce2327dbac16ded49bb8">01755</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html#a1276836ac18fce2327dbac16ded49bb8">u64</a>;
<a name="l01756"></a><a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html">01756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html">cvmx_cprix_gsm_cnt_axc_config_s</a> {
<a name="l01757"></a>01757 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#ac158e13e747af79c429ccf6ab704bde1">reserved_2_63</a>                : 62;
<a name="l01759"></a>01759     uint64_t <a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#a274a9e9ea68b3cfc7f67e032f2a4a385">map_axc_gsm</a>                  : 2;  <span class="comment">/**&lt; This field specifies the group/counter mapped to by AxC specified by</span>
<a name="l01760"></a>01760 <span class="comment">                                                         CPRI()_GSM_AXC_CONFIG_SEL.</span>
<a name="l01761"></a>01761 <span class="comment">                                                         When using mapping method 3 (i.e., CPRI()_GSM_CONFIG[GSM_CONFIG] =</span>
<a name="l01762"></a>01762 <span class="comment">                                                         0x2), only the AxC mapped to entry 0 of a group needs to be mapped in</span>
<a name="l01763"></a>01763 <span class="comment">                                                         this register. */</span>
<a name="l01764"></a>01764 <span class="preprocessor">#else</span>
<a name="l01765"></a><a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#a274a9e9ea68b3cfc7f67e032f2a4a385">01765</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#a274a9e9ea68b3cfc7f67e032f2a4a385">map_axc_gsm</a>                  : 2;
<a name="l01766"></a><a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#ac158e13e747af79c429ccf6ab704bde1">01766</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html#ac158e13e747af79c429ccf6ab704bde1">reserved_2_63</a>                : 62;
<a name="l01767"></a>01767 <span class="preprocessor">#endif</span>
<a name="l01768"></a>01768 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html#a8af6d6ef791052cd77e2655ce873e44e">s</a>;
<a name="l01769"></a><a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html#ace5c6caac69833093c0f2a5a2bbc98a1">01769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__cnt__axc__config_1_1cvmx__cprix__gsm__cnt__axc__config__s.html">cvmx_cprix_gsm_cnt_axc_config_s</a> <a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html#ace5c6caac69833093c0f2a5a2bbc98a1">cnf75xx</a>;
<a name="l01770"></a>01770 };
<a name="l01771"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab416ac0c611ae4eeefe5f848dab8e640">01771</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html" title="cvmx_cpri::_gsm_cnt_axc_config">cvmx_cprix_gsm_cnt_axc_config</a> <a class="code" href="unioncvmx__cprix__gsm__cnt__axc__config.html" title="cvmx_cpri::_gsm_cnt_axc_config">cvmx_cprix_gsm_cnt_axc_config_t</a>;
<a name="l01772"></a>01772 <span class="comment"></span>
<a name="l01773"></a>01773 <span class="comment">/**</span>
<a name="l01774"></a>01774 <span class="comment"> * cvmx_cpri#_gsm_config</span>
<a name="l01775"></a>01775 <span class="comment"> */</span>
<a name="l01776"></a><a class="code" href="unioncvmx__cprix__gsm__config.html">01776</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__config.html" title="cvmx_cpri::_gsm_config">cvmx_cprix_gsm_config</a> {
<a name="l01777"></a><a class="code" href="unioncvmx__cprix__gsm__config.html#a62d60636d331e5996b92bc2bdfbce54c">01777</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__config.html#a62d60636d331e5996b92bc2bdfbce54c">u64</a>;
<a name="l01778"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html">01778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html">cvmx_cprix_gsm_config_s</a> {
<a name="l01779"></a>01779 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a9a4811fe272790e1a0f117c2f65ceb6f">reserved_23_63</a>               : 41;
<a name="l01781"></a>01781     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a0c426e88834c6a023309ac60c74ac542">gsm_num_mapped_in_last</a>       : 6;  <span class="comment">/**&lt; Number of mapped bits in the last basic frame of [GSM_NUM_ZEROS]. */</span>
<a name="l01782"></a>01782     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a2a65458784d502b3209f75e01959ad19">gsm_num_zeros</a>                : 12; <span class="comment">/**&lt; When [GSM_CONFIG]=0x1, the number of initial basic frames (out of K)</span>
<a name="l01783"></a>01783 <span class="comment">                                                         containing zeros. The number of bits actually stuffed depends on the</span>
<a name="l01784"></a>01784 <span class="comment">                                                         number of bits configured for mapping in the map table. */</span>
<a name="l01785"></a>01785     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#ab18621c5e7f1da6566c564d1b92736e5">gsm_max_k</a>                    : 3;  <span class="comment">/**&lt; Maximum K value for the GSM counter as specified by table 5D of CPRI v5.0:</span>
<a name="l01786"></a>01786 <span class="comment">                                                         0x0 = 0x4.</span>
<a name="l01787"></a>01787 <span class="comment">                                                         0x1 = 0x180.</span>
<a name="l01788"></a>01788 <span class="comment">                                                         0x2 = 0x300.</span>
<a name="l01789"></a>01789 <span class="comment">                                                         0x3 = 0x1200.</span>
<a name="l01790"></a>01790 <span class="comment">                                                         0x4-0x7 = Reserved */</span>
<a name="l01791"></a>01791     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a58fd4032d4fe46aec013918b469130b7">gsm_config</a>                   : 2;  <span class="comment">/**&lt; GSM counter mapping method:</span>
<a name="l01792"></a>01792 <span class="comment">                                                         0x0 = No GSM mapping. Map table works in normal mode.</span>
<a name="l01793"></a>01793 <span class="comment">                                                         0x1 = GSM mapping method 1.</span>
<a name="l01794"></a>01794 <span class="comment">                                                         0x2 = GSM mapping method 3.</span>
<a name="l01795"></a>01795 <span class="comment">                                                         0x3 = Reserved. */</span>
<a name="l01796"></a>01796 <span class="preprocessor">#else</span>
<a name="l01797"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a58fd4032d4fe46aec013918b469130b7">01797</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a58fd4032d4fe46aec013918b469130b7">gsm_config</a>                   : 2;
<a name="l01798"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#ab18621c5e7f1da6566c564d1b92736e5">01798</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#ab18621c5e7f1da6566c564d1b92736e5">gsm_max_k</a>                    : 3;
<a name="l01799"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a2a65458784d502b3209f75e01959ad19">01799</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a2a65458784d502b3209f75e01959ad19">gsm_num_zeros</a>                : 12;
<a name="l01800"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a0c426e88834c6a023309ac60c74ac542">01800</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a0c426e88834c6a023309ac60c74ac542">gsm_num_mapped_in_last</a>       : 6;
<a name="l01801"></a><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a9a4811fe272790e1a0f117c2f65ceb6f">01801</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html#a9a4811fe272790e1a0f117c2f65ceb6f">reserved_23_63</a>               : 41;
<a name="l01802"></a>01802 <span class="preprocessor">#endif</span>
<a name="l01803"></a>01803 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__config.html#a5eff5769eff3c2eb31651175f7c9624d">s</a>;
<a name="l01804"></a><a class="code" href="unioncvmx__cprix__gsm__config.html#a767003c57b81ca2688393e1cdce3966b">01804</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__config_1_1cvmx__cprix__gsm__config__s.html">cvmx_cprix_gsm_config_s</a>        <a class="code" href="unioncvmx__cprix__gsm__config.html#a767003c57b81ca2688393e1cdce3966b">cnf75xx</a>;
<a name="l01805"></a>01805 };
<a name="l01806"></a><a class="code" href="cvmx-cprix-defs_8h.html#a3918dd122c2f0ad1b4b22a0e2e072bf4">01806</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__config.html" title="cvmx_cpri::_gsm_config">cvmx_cprix_gsm_config</a> <a class="code" href="unioncvmx__cprix__gsm__config.html" title="cvmx_cpri::_gsm_config">cvmx_cprix_gsm_config_t</a>;
<a name="l01807"></a>01807 <span class="comment"></span>
<a name="l01808"></a>01808 <span class="comment">/**</span>
<a name="l01809"></a>01809 <span class="comment"> * cvmx_cpri#_gsm_config_sel</span>
<a name="l01810"></a>01810 <span class="comment"> */</span>
<a name="l01811"></a><a class="code" href="unioncvmx__cprix__gsm__config__sel.html">01811</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__config__sel.html" title="cvmx_cpri::_gsm_config_sel">cvmx_cprix_gsm_config_sel</a> {
<a name="l01812"></a><a class="code" href="unioncvmx__cprix__gsm__config__sel.html#a8a8fad3e30e88ccd934b64f5138593bd">01812</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__config__sel.html#a8a8fad3e30e88ccd934b64f5138593bd">u64</a>;
<a name="l01813"></a><a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html">01813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html">cvmx_cprix_gsm_config_sel_s</a> {
<a name="l01814"></a>01814 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01815"></a>01815 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a4fb54020109019e4da2366ef9c503fc2">reserved_6_63</a>                : 58;
<a name="l01816"></a>01816     uint64_t <a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a1d8494d0acb009a736f044c8fd8b4a91">gsm_cnt</a>                      : 6;  <span class="comment">/**&lt; GSM counter to be configured in registers CPRI()_GSM_CONFIG and CPRI()_GSM_FREQ_CONFIG. */</span>
<a name="l01817"></a>01817 <span class="preprocessor">#else</span>
<a name="l01818"></a><a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a1d8494d0acb009a736f044c8fd8b4a91">01818</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a1d8494d0acb009a736f044c8fd8b4a91">gsm_cnt</a>                      : 6;
<a name="l01819"></a><a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a4fb54020109019e4da2366ef9c503fc2">01819</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html#a4fb54020109019e4da2366ef9c503fc2">reserved_6_63</a>                : 58;
<a name="l01820"></a>01820 <span class="preprocessor">#endif</span>
<a name="l01821"></a>01821 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__config__sel.html#a69c0e8b548c4fa1c88683a742fd1b197">s</a>;
<a name="l01822"></a><a class="code" href="unioncvmx__cprix__gsm__config__sel.html#ae5f7d07c2ecfa0515c07bd6e3dacbbc4">01822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__config__sel_1_1cvmx__cprix__gsm__config__sel__s.html">cvmx_cprix_gsm_config_sel_s</a>    <a class="code" href="unioncvmx__cprix__gsm__config__sel.html#ae5f7d07c2ecfa0515c07bd6e3dacbbc4">cnf75xx</a>;
<a name="l01823"></a>01823 };
<a name="l01824"></a><a class="code" href="cvmx-cprix-defs_8h.html#afd3daeb3ca73724095012621162d24d4">01824</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__config__sel.html" title="cvmx_cpri::_gsm_config_sel">cvmx_cprix_gsm_config_sel</a> <a class="code" href="unioncvmx__cprix__gsm__config__sel.html" title="cvmx_cpri::_gsm_config_sel">cvmx_cprix_gsm_config_sel_t</a>;
<a name="l01825"></a>01825 <span class="comment"></span>
<a name="l01826"></a>01826 <span class="comment">/**</span>
<a name="l01827"></a>01827 <span class="comment"> * cvmx_cpri#_gsm_freq_config</span>
<a name="l01828"></a>01828 <span class="comment"> *</span>
<a name="l01829"></a>01829 <span class="comment"> * This register configures the GSM counter used for mapping method 3 (i.e.,</span>
<a name="l01830"></a>01830 <span class="comment"> * when CPRI()_GSM_CONFIG[GSM_CONFIG]=0x2).</span>
<a name="l01831"></a>01831 <span class="comment"> */</span>
<a name="l01832"></a><a class="code" href="unioncvmx__cprix__gsm__freq__config.html">01832</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__freq__config.html" title="cvmx_cpri::_gsm_freq_config">cvmx_cprix_gsm_freq_config</a> {
<a name="l01833"></a><a class="code" href="unioncvmx__cprix__gsm__freq__config.html#ac8343081d297ed6cd41eb5161735ac64">01833</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__freq__config.html#ac8343081d297ed6cd41eb5161735ac64">u64</a>;
<a name="l01834"></a><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html">01834</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html">cvmx_cprix_gsm_freq_config_s</a> {
<a name="l01835"></a>01835 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01836"></a>01836 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a9a03ed355dbc543aa5a3d0eb7fec4231">reserved_29_63</a>               : 35;
<a name="l01837"></a>01837     uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a8a88b0928f57bdbd907d98b234e83064">gsm_fract</a>                    : 22; <span class="comment">/**&lt; Fractional part of counter for mapping method 3. Resolution is 2^(-22). */</span>
<a name="l01838"></a>01838     uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a537151f7831bf85afd58b873869ee192">gsm_integer</a>                  : 7;  <span class="comment">/**&lt; Integer part of counter for mapping method 3. */</span>
<a name="l01839"></a>01839 <span class="preprocessor">#else</span>
<a name="l01840"></a><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a537151f7831bf85afd58b873869ee192">01840</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a537151f7831bf85afd58b873869ee192">gsm_integer</a>                  : 7;
<a name="l01841"></a><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a8a88b0928f57bdbd907d98b234e83064">01841</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a8a88b0928f57bdbd907d98b234e83064">gsm_fract</a>                    : 22;
<a name="l01842"></a><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a9a03ed355dbc543aa5a3d0eb7fec4231">01842</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html#a9a03ed355dbc543aa5a3d0eb7fec4231">reserved_29_63</a>               : 35;
<a name="l01843"></a>01843 <span class="preprocessor">#endif</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__freq__config.html#a27b7b34578f68cf812dea91281befa7c">s</a>;
<a name="l01845"></a><a class="code" href="unioncvmx__cprix__gsm__freq__config.html#a2e251baf26b63ea549bc7e5f11c78d98">01845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__freq__config_1_1cvmx__cprix__gsm__freq__config__s.html">cvmx_cprix_gsm_freq_config_s</a>   <a class="code" href="unioncvmx__cprix__gsm__freq__config.html#a2e251baf26b63ea549bc7e5f11c78d98">cnf75xx</a>;
<a name="l01846"></a>01846 };
<a name="l01847"></a><a class="code" href="cvmx-cprix-defs_8h.html#a927855815f044d6ec4ec096d86689e3c">01847</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__freq__config.html" title="cvmx_cpri::_gsm_freq_config">cvmx_cprix_gsm_freq_config</a> <a class="code" href="unioncvmx__cprix__gsm__freq__config.html" title="cvmx_cpri::_gsm_freq_config">cvmx_cprix_gsm_freq_config_t</a>;
<a name="l01848"></a>01848 <span class="comment"></span>
<a name="l01849"></a>01849 <span class="comment">/**</span>
<a name="l01850"></a>01850 <span class="comment"> * cvmx_cpri#_gsm_grp_config</span>
<a name="l01851"></a>01851 <span class="comment"> *</span>
<a name="l01852"></a>01852 <span class="comment"> * These registers configure the GSM groups when using mapping method 3.</span>
<a name="l01853"></a>01853 <span class="comment"> *</span>
<a name="l01854"></a>01854 <span class="comment"> */</span>
<a name="l01855"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config.html">01855</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__grp__config.html" title="cvmx_cpri::_gsm_grp_config">cvmx_cprix_gsm_grp_config</a> {
<a name="l01856"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config.html#a235631bb8f5f793eec13b8128b40061d">01856</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__grp__config.html#a235631bb8f5f793eec13b8128b40061d">u64</a>;
<a name="l01857"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html">01857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html">cvmx_cprix_gsm_grp_config_s</a> {
<a name="l01858"></a>01858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01859"></a>01859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82160a06911718334af1cb7058bcb341">reserved_32_63</a>               : 32;
<a name="l01860"></a>01860     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ab4213059e1af64bacd3f113eca9c8156">map_gsm_axc_grp_3_7_11</a>       : 7;  <span class="comment">/**&lt; Map AxC to group gsm_grp_config, entry 3+4*gsm_grp_no. */</span>
<a name="l01861"></a>01861     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#add537231535ff5c4ad43f61212ef0fa4">map_gsm_axc_grp_en_3_7_11</a>    : 1;  <span class="comment">/**&lt; Enable AxC in field below in group. */</span>
<a name="l01862"></a>01862     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ac2994a9fecfa7de47e09d5613830c886">map_gsm_axc_grp_2_6_10</a>       : 7;  <span class="comment">/**&lt; Map AxC to group gsm_grp_config, entry 2+4*gsm_grp_no. */</span>
<a name="l01863"></a>01863     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82345d0294809807e2bc3106f52af281">map_gsm_axc_grp_en_2_6_10</a>    : 1;  <span class="comment">/**&lt; Enable AxC in field below in group. */</span>
<a name="l01864"></a>01864     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a7704d984973b727d76c79c51734fe895">map_gsm_axc_grp_1_5_9_13</a>     : 7;  <span class="comment">/**&lt; Map AxC to group gsm_grp_config, entry 1+4*gsm_grp_no. */</span>
<a name="l01865"></a>01865     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a0a75e502b13c1f80aa16a366da0fb4d4">map_gsm_axc_grp_en_1_5_9_13</a>  : 1;  <span class="comment">/**&lt; Enable AxC in field below in group. */</span>
<a name="l01866"></a>01866     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a3e7964cd5640ec0fd797d64e87f8130a">map_gsm_axc_grp_0_4_8_12</a>     : 7;  <span class="comment">/**&lt; Map AxC to group gsm_grp_config, entry 0+4*gsm_grp_no. */</span>
<a name="l01867"></a>01867     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ae1500d63b04478013b272b797abcd047">map_gsm_axc_grp_en_0_4_8_12</a>  : 1;  <span class="comment">/**&lt; Enable AxC in field below in group. */</span>
<a name="l01868"></a>01868 <span class="preprocessor">#else</span>
<a name="l01869"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ae1500d63b04478013b272b797abcd047">01869</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ae1500d63b04478013b272b797abcd047">map_gsm_axc_grp_en_0_4_8_12</a>  : 1;
<a name="l01870"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a3e7964cd5640ec0fd797d64e87f8130a">01870</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a3e7964cd5640ec0fd797d64e87f8130a">map_gsm_axc_grp_0_4_8_12</a>     : 7;
<a name="l01871"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a0a75e502b13c1f80aa16a366da0fb4d4">01871</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a0a75e502b13c1f80aa16a366da0fb4d4">map_gsm_axc_grp_en_1_5_9_13</a>  : 1;
<a name="l01872"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a7704d984973b727d76c79c51734fe895">01872</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a7704d984973b727d76c79c51734fe895">map_gsm_axc_grp_1_5_9_13</a>     : 7;
<a name="l01873"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82345d0294809807e2bc3106f52af281">01873</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82345d0294809807e2bc3106f52af281">map_gsm_axc_grp_en_2_6_10</a>    : 1;
<a name="l01874"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ac2994a9fecfa7de47e09d5613830c886">01874</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ac2994a9fecfa7de47e09d5613830c886">map_gsm_axc_grp_2_6_10</a>       : 7;
<a name="l01875"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#add537231535ff5c4ad43f61212ef0fa4">01875</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#add537231535ff5c4ad43f61212ef0fa4">map_gsm_axc_grp_en_3_7_11</a>    : 1;
<a name="l01876"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ab4213059e1af64bacd3f113eca9c8156">01876</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#ab4213059e1af64bacd3f113eca9c8156">map_gsm_axc_grp_3_7_11</a>       : 7;
<a name="l01877"></a><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82160a06911718334af1cb7058bcb341">01877</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html#a82160a06911718334af1cb7058bcb341">reserved_32_63</a>               : 32;
<a name="l01878"></a>01878 <span class="preprocessor">#endif</span>
<a name="l01879"></a>01879 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__grp__config.html#a084d58e9167ade97d5ce70f36b10ed29">s</a>;
<a name="l01880"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config.html#afad42e3def1cf0f6c2896c727666b79a">01880</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__grp__config_1_1cvmx__cprix__gsm__grp__config__s.html">cvmx_cprix_gsm_grp_config_s</a>    <a class="code" href="unioncvmx__cprix__gsm__grp__config.html#afad42e3def1cf0f6c2896c727666b79a">cnf75xx</a>;
<a name="l01881"></a>01881 };
<a name="l01882"></a><a class="code" href="cvmx-cprix-defs_8h.html#a60e09cdb6e74f294cfd42805bf77c5d8">01882</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__grp__config.html" title="cvmx_cpri::_gsm_grp_config">cvmx_cprix_gsm_grp_config</a> <a class="code" href="unioncvmx__cprix__gsm__grp__config.html" title="cvmx_cpri::_gsm_grp_config">cvmx_cprix_gsm_grp_config_t</a>;
<a name="l01883"></a>01883 <span class="comment"></span>
<a name="l01884"></a>01884 <span class="comment">/**</span>
<a name="l01885"></a>01885 <span class="comment"> * cvmx_cpri#_gsm_grp_config_sel</span>
<a name="l01886"></a>01886 <span class="comment"> */</span>
<a name="l01887"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html">01887</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html" title="cvmx_cpri::_gsm_grp_config_sel">cvmx_cprix_gsm_grp_config_sel</a> {
<a name="l01888"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html#ad5e2f58d44912aa3fa55ae47041370ed">01888</a>     uint64_t <a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html#ad5e2f58d44912aa3fa55ae47041370ed">u64</a>;
<a name="l01889"></a><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html">01889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html">cvmx_cprix_gsm_grp_config_sel_s</a> {
<a name="l01890"></a>01890 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01891"></a>01891 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#a890c21eb8c4dda8fe5659afc4df30cd8">reserved_5_63</a>                : 59;
<a name="l01892"></a>01892     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#af46b2178991e8551af1e05b950aa382b">gsm_grp_no</a>                   : 2;  <span class="comment">/**&lt; Sub-group of [GSM_GRP_CONFIG] to configure. Each group consists of 4 sub-groups</span>
<a name="l01893"></a>01893 <span class="comment">                                                         with 4, 4, 4, and 2 groups to configure. Up to 14 AxCs may be configured to</span>
<a name="l01894"></a>01894 <span class="comment">                                                         belong to a group. */</span>
<a name="l01895"></a>01895     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#adca3cb0b1ee420ef84907a9f3355675a">gsm_grp_config</a>               : 3;  <span class="comment">/**&lt; Mapping method 3 group (out of 6) to configure. */</span>
<a name="l01896"></a>01896 <span class="preprocessor">#else</span>
<a name="l01897"></a><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#adca3cb0b1ee420ef84907a9f3355675a">01897</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#adca3cb0b1ee420ef84907a9f3355675a">gsm_grp_config</a>               : 3;
<a name="l01898"></a><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#af46b2178991e8551af1e05b950aa382b">01898</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#af46b2178991e8551af1e05b950aa382b">gsm_grp_no</a>                   : 2;
<a name="l01899"></a><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#a890c21eb8c4dda8fe5659afc4df30cd8">01899</a>     uint64_t <a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html#a890c21eb8c4dda8fe5659afc4df30cd8">reserved_5_63</a>                : 59;
<a name="l01900"></a>01900 <span class="preprocessor">#endif</span>
<a name="l01901"></a>01901 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html#a6a7f0f8af028edcd9793c9f1ec7563a7">s</a>;
<a name="l01902"></a><a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html#ae0ff550a6c613a0699b9afc43c344740">01902</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__gsm__grp__config__sel_1_1cvmx__cprix__gsm__grp__config__sel__s.html">cvmx_cprix_gsm_grp_config_sel_s</a> <a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html#ae0ff550a6c613a0699b9afc43c344740">cnf75xx</a>;
<a name="l01903"></a>01903 };
<a name="l01904"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab8f30dee4f66a96276f3655a3158a169">01904</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html" title="cvmx_cpri::_gsm_grp_config_sel">cvmx_cprix_gsm_grp_config_sel</a> <a class="code" href="unioncvmx__cprix__gsm__grp__config__sel.html" title="cvmx_cpri::_gsm_grp_config_sel">cvmx_cprix_gsm_grp_config_sel_t</a>;
<a name="l01905"></a>01905 <span class="comment"></span>
<a name="l01906"></a>01906 <span class="comment">/**</span>
<a name="l01907"></a>01907 <span class="comment"> * cvmx_cpri#_hdlc_cnt_rx_frame</span>
<a name="l01908"></a>01908 <span class="comment"> *</span>
<a name="l01909"></a>01909 <span class="comment"> * HDLC received frames</span>
<a name="l01910"></a>01910 <span class="comment"> *</span>
<a name="l01911"></a>01911 <span class="comment"> */</span>
<a name="l01912"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html">01912</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html" title="cvmx_cpri::_hdlc_cnt_rx_frame">cvmx_cprix_hdlc_cnt_rx_frame</a> {
<a name="l01913"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html#a8986c344615953040e3dc114890bcee8">01913</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html#a8986c344615953040e3dc114890bcee8">u64</a>;
<a name="l01914"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html">01914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html">cvmx_cprix_hdlc_cnt_rx_frame_s</a> {
<a name="l01915"></a>01915 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01916"></a>01916 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#a8254106f0799f280738674402b7e99cb">reserved_32_63</a>               : 32;
<a name="l01917"></a>01917     uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#af7c980f9ac8a6422e3a796d26e2f77c7">hdlc_cnt_rx_frame</a>            : 32; <span class="comment">/**&lt; Number of received frames. */</span>
<a name="l01918"></a>01918 <span class="preprocessor">#else</span>
<a name="l01919"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#af7c980f9ac8a6422e3a796d26e2f77c7">01919</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#af7c980f9ac8a6422e3a796d26e2f77c7">hdlc_cnt_rx_frame</a>            : 32;
<a name="l01920"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#a8254106f0799f280738674402b7e99cb">01920</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html#a8254106f0799f280738674402b7e99cb">reserved_32_63</a>               : 32;
<a name="l01921"></a>01921 <span class="preprocessor">#endif</span>
<a name="l01922"></a>01922 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html#aee2144af306cfd6d823e80dc30eaa014">s</a>;
<a name="l01923"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html#adeff9675f8e68a5baba5512a47ca2e92">01923</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__cnt__rx__frame_1_1cvmx__cprix__hdlc__cnt__rx__frame__s.html">cvmx_cprix_hdlc_cnt_rx_frame_s</a> <a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html#adeff9675f8e68a5baba5512a47ca2e92">cnf75xx</a>;
<a name="l01924"></a>01924 };
<a name="l01925"></a><a class="code" href="cvmx-cprix-defs_8h.html#a7c4944d86a374973bd5c2ebccf341640">01925</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html" title="cvmx_cpri::_hdlc_cnt_rx_frame">cvmx_cprix_hdlc_cnt_rx_frame</a> <a class="code" href="unioncvmx__cprix__hdlc__cnt__rx__frame.html" title="cvmx_cpri::_hdlc_cnt_rx_frame">cvmx_cprix_hdlc_cnt_rx_frame_t</a>;
<a name="l01926"></a>01926 <span class="comment"></span>
<a name="l01927"></a>01927 <span class="comment">/**</span>
<a name="l01928"></a>01928 <span class="comment"> * cvmx_cpri#_hdlc_cnt_tx_frame</span>
<a name="l01929"></a>01929 <span class="comment"> *</span>
<a name="l01930"></a>01930 <span class="comment"> * HDLC transmitted frames</span>
<a name="l01931"></a>01931 <span class="comment"> *</span>
<a name="l01932"></a>01932 <span class="comment"> */</span>
<a name="l01933"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html">01933</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html" title="cvmx_cpri::_hdlc_cnt_tx_frame">cvmx_cprix_hdlc_cnt_tx_frame</a> {
<a name="l01934"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html#a2c19290941cb362781471b11cc255c3b">01934</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html#a2c19290941cb362781471b11cc255c3b">u64</a>;
<a name="l01935"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html">01935</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html">cvmx_cprix_hdlc_cnt_tx_frame_s</a> {
<a name="l01936"></a>01936 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01937"></a>01937 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a3b0f2b59b5b262c868be58842e4b907e">reserved_32_63</a>               : 32;
<a name="l01938"></a>01938     uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a7d594669b44053f6a08efe7a154ea6f3">hdlc_cnt_tx_frame</a>            : 32; <span class="comment">/**&lt; Number of transmitted frames. */</span>
<a name="l01939"></a>01939 <span class="preprocessor">#else</span>
<a name="l01940"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a7d594669b44053f6a08efe7a154ea6f3">01940</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a7d594669b44053f6a08efe7a154ea6f3">hdlc_cnt_tx_frame</a>            : 32;
<a name="l01941"></a><a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a3b0f2b59b5b262c868be58842e4b907e">01941</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html#a3b0f2b59b5b262c868be58842e4b907e">reserved_32_63</a>               : 32;
<a name="l01942"></a>01942 <span class="preprocessor">#endif</span>
<a name="l01943"></a>01943 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html#ae4d778a592a5d265384de2090f735b62">s</a>;
<a name="l01944"></a><a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html#aae1e923e37eebf825a78eaa83d5abec1">01944</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__cnt__tx__frame_1_1cvmx__cprix__hdlc__cnt__tx__frame__s.html">cvmx_cprix_hdlc_cnt_tx_frame_s</a> <a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html#aae1e923e37eebf825a78eaa83d5abec1">cnf75xx</a>;
<a name="l01945"></a>01945 };
<a name="l01946"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6d56ffc41e0a006d72552df2c8274840">01946</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html" title="cvmx_cpri::_hdlc_cnt_tx_frame">cvmx_cprix_hdlc_cnt_tx_frame</a> <a class="code" href="unioncvmx__cprix__hdlc__cnt__tx__frame.html" title="cvmx_cpri::_hdlc_cnt_tx_frame">cvmx_cprix_hdlc_cnt_tx_frame_t</a>;
<a name="l01947"></a>01947 <span class="comment"></span>
<a name="l01948"></a>01948 <span class="comment">/**</span>
<a name="l01949"></a>01949 <span class="comment"> * cvmx_cpri#_hdlc_config</span>
<a name="l01950"></a>01950 <span class="comment"> *</span>
<a name="l01951"></a>01951 <span class="comment"> * HDLC configuration</span>
<a name="l01952"></a>01952 <span class="comment"> *</span>
<a name="l01953"></a>01953 <span class="comment"> */</span>
<a name="l01954"></a><a class="code" href="unioncvmx__cprix__hdlc__config.html">01954</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config.html" title="cvmx_cpri::_hdlc_config">cvmx_cprix_hdlc_config</a> {
<a name="l01955"></a><a class="code" href="unioncvmx__cprix__hdlc__config.html#a3c9fb07c12cca4347ee23bddfce25106">01955</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__config.html#a3c9fb07c12cca4347ee23bddfce25106">u64</a>;
<a name="l01956"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html">01956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html">cvmx_cprix_hdlc_config_s</a> {
<a name="l01957"></a>01957 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01958"></a>01958 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad68aaf49ea2790bd8d49c013a61ea67e">reserved_20_63</a>               : 44;
<a name="l01959"></a>01959     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a5bba63680c32a4f21e45aeca350b91d4">intr_tx_ready_block_en</a>       : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for TX ready block.</span>
<a name="l01960"></a>01960 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01961"></a>01961     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad6d8a4b54b3adc5b92031bac62bcd049">intr_tx_abort_en</a>             : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for TX abort.</span>
<a name="l01962"></a>01962 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01963"></a>01963     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1f6e25e95887f15684cb1151925c8e1d">intr_tx_ready_en</a>             : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for TX ready.</span>
<a name="l01964"></a>01964 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01965"></a>01965     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a39196808a2f8cc670785776c5aab0ac1">intr_rx_ready_block_en</a>       : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for RX ready block.</span>
<a name="l01966"></a>01966 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01967"></a>01967     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#af73c50395031c54c8926ee4c09c54270">intr_rx_ready_end_en</a>         : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for RX ready end.</span>
<a name="l01968"></a>01968 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01969"></a>01969     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a309ffd5d82ae6afa5cd3588941b9f973">intr_rx_abort_en</a>             : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for RX abort.</span>
<a name="l01970"></a>01970 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01971"></a>01971     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a8fcdc564e10467d61c010b1503cc3cc9">intr_rx_ready_en</a>             : 1;  <span class="comment">/**&lt; 1 = Enable interrupt for RX ready.</span>
<a name="l01972"></a>01972 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01973"></a>01973     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a0a0a29fa0abbd36b81d51d53df39ef0c">intr_tx_en</a>                   : 1;  <span class="comment">/**&lt; 1 = HDLC TX interrupt enable.</span>
<a name="l01974"></a>01974 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01975"></a>01975     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1957d68f69e014b3b4a6ac190d01d77a">intr_rx_en</a>                   : 1;  <span class="comment">/**&lt; 1 : HDLC RX interrupt enable.</span>
<a name="l01976"></a>01976 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01977"></a>01977     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a575cbce898bbac09ffdecb2eb2e6bc11">intr_en</a>                      : 1;  <span class="comment">/**&lt; 1 = HDLC global interrupt enable.</span>
<a name="l01978"></a>01978 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01979"></a>01979     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a3fcab1358e0e0cbe9e7f4ba2d6cee3f0">reserved_5_9</a>                 : 5;
<a name="l01980"></a>01980     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a47732f9898bc30f36e11d6b5bd90a470">length_check</a>                 : 1;  <span class="comment">/**&lt; 1 = Enable discard of RX packet fragments (packets with length less than</span>
<a name="l01981"></a>01981 <span class="comment">                                                         64 bytes).</span>
<a name="l01982"></a>01982 <span class="comment">                                                         0 = Not enabled. */</span>
<a name="l01983"></a>01983     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad972037053408aa14414b5c8e816e59e">reserved_2_3</a>                 : 2;
<a name="l01984"></a>01984     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9c3425619f733c0e4d96d8f2f331fc48">little_endian_en</a>             : 1;  <span class="comment">/**&lt; 1 = Use little endian byte data representation for HDLC receive and transmit</span>
<a name="l01985"></a>01985 <span class="comment">                                                         data.</span>
<a name="l01986"></a>01986 <span class="comment">                                                         0 = Use big endian byte data representation for HDLC receive and transmit</span>
<a name="l01987"></a>01987 <span class="comment">                                                         data. */</span>
<a name="l01988"></a>01988     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9181595bad9cae0d5557e5aa56c7eafd">reserved_0_0</a>                 : 1;
<a name="l01989"></a>01989 <span class="preprocessor">#else</span>
<a name="l01990"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9181595bad9cae0d5557e5aa56c7eafd">01990</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9181595bad9cae0d5557e5aa56c7eafd">reserved_0_0</a>                 : 1;
<a name="l01991"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9c3425619f733c0e4d96d8f2f331fc48">01991</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a9c3425619f733c0e4d96d8f2f331fc48">little_endian_en</a>             : 1;
<a name="l01992"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad972037053408aa14414b5c8e816e59e">01992</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad972037053408aa14414b5c8e816e59e">reserved_2_3</a>                 : 2;
<a name="l01993"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a47732f9898bc30f36e11d6b5bd90a470">01993</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a47732f9898bc30f36e11d6b5bd90a470">length_check</a>                 : 1;
<a name="l01994"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a3fcab1358e0e0cbe9e7f4ba2d6cee3f0">01994</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a3fcab1358e0e0cbe9e7f4ba2d6cee3f0">reserved_5_9</a>                 : 5;
<a name="l01995"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a575cbce898bbac09ffdecb2eb2e6bc11">01995</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a575cbce898bbac09ffdecb2eb2e6bc11">intr_en</a>                      : 1;
<a name="l01996"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1957d68f69e014b3b4a6ac190d01d77a">01996</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1957d68f69e014b3b4a6ac190d01d77a">intr_rx_en</a>                   : 1;
<a name="l01997"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a0a0a29fa0abbd36b81d51d53df39ef0c">01997</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a0a0a29fa0abbd36b81d51d53df39ef0c">intr_tx_en</a>                   : 1;
<a name="l01998"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a8fcdc564e10467d61c010b1503cc3cc9">01998</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a8fcdc564e10467d61c010b1503cc3cc9">intr_rx_ready_en</a>             : 1;
<a name="l01999"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a309ffd5d82ae6afa5cd3588941b9f973">01999</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a309ffd5d82ae6afa5cd3588941b9f973">intr_rx_abort_en</a>             : 1;
<a name="l02000"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#af73c50395031c54c8926ee4c09c54270">02000</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#af73c50395031c54c8926ee4c09c54270">intr_rx_ready_end_en</a>         : 1;
<a name="l02001"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a39196808a2f8cc670785776c5aab0ac1">02001</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a39196808a2f8cc670785776c5aab0ac1">intr_rx_ready_block_en</a>       : 1;
<a name="l02002"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1f6e25e95887f15684cb1151925c8e1d">02002</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a1f6e25e95887f15684cb1151925c8e1d">intr_tx_ready_en</a>             : 1;
<a name="l02003"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad6d8a4b54b3adc5b92031bac62bcd049">02003</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad6d8a4b54b3adc5b92031bac62bcd049">intr_tx_abort_en</a>             : 1;
<a name="l02004"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a5bba63680c32a4f21e45aeca350b91d4">02004</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#a5bba63680c32a4f21e45aeca350b91d4">intr_tx_ready_block_en</a>       : 1;
<a name="l02005"></a><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad68aaf49ea2790bd8d49c013a61ea67e">02005</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html#ad68aaf49ea2790bd8d49c013a61ea67e">reserved_20_63</a>               : 44;
<a name="l02006"></a>02006 <span class="preprocessor">#endif</span>
<a name="l02007"></a>02007 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__config.html#af8aa025ec4aa14296c617e2f50b56dab">s</a>;
<a name="l02008"></a><a class="code" href="unioncvmx__cprix__hdlc__config.html#ad13dc8dc81f6d129fa1d6a9180046aaa">02008</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config_1_1cvmx__cprix__hdlc__config__s.html">cvmx_cprix_hdlc_config_s</a>       <a class="code" href="unioncvmx__cprix__hdlc__config.html#ad13dc8dc81f6d129fa1d6a9180046aaa">cnf75xx</a>;
<a name="l02009"></a>02009 };
<a name="l02010"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0e4727d91744b5c32c43112893123ade">02010</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config.html" title="cvmx_cpri::_hdlc_config">cvmx_cprix_hdlc_config</a> <a class="code" href="unioncvmx__cprix__hdlc__config.html" title="cvmx_cpri::_hdlc_config">cvmx_cprix_hdlc_config_t</a>;
<a name="l02011"></a>02011 <span class="comment"></span>
<a name="l02012"></a>02012 <span class="comment">/**</span>
<a name="l02013"></a>02013 <span class="comment"> * cvmx_cpri#_hdlc_config_2</span>
<a name="l02014"></a>02014 <span class="comment"> *</span>
<a name="l02015"></a>02015 <span class="comment"> * HDLC configuration 2</span>
<a name="l02016"></a>02016 <span class="comment"> *</span>
<a name="l02017"></a>02017 <span class="comment"> */</span>
<a name="l02018"></a><a class="code" href="unioncvmx__cprix__hdlc__config__2.html">02018</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config__2.html" title="cvmx_cpri::_hdlc_config_2">cvmx_cprix_hdlc_config_2</a> {
<a name="l02019"></a><a class="code" href="unioncvmx__cprix__hdlc__config__2.html#a0421b4b4360eede32181fa133f3b203f">02019</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__config__2.html#a0421b4b4360eede32181fa133f3b203f">u64</a>;
<a name="l02020"></a><a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html">02020</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html">cvmx_cprix_hdlc_config_2_s</a> {
<a name="l02021"></a>02021 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02022"></a>02022 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#ad4009db73eaf813e9aa2a67241964f61">reserved_1_63</a>                : 63;
<a name="l02023"></a>02023     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#a4171b6f5c1000a280336ea5517efca13">crc_enable</a>                   : 1;  <span class="comment">/**&lt; &apos;&quot;1 = Enable insertion of HDLC CRC at the end of the frame. If the bit is</span>
<a name="l02024"></a>02024 <span class="comment">                                                         not set, the CRC must be included in the injected frame. &quot;</span>
<a name="l02025"></a>02025 <span class="comment">                                                         0 = not enabled.&apos; */</span>
<a name="l02026"></a>02026 <span class="preprocessor">#else</span>
<a name="l02027"></a><a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#a4171b6f5c1000a280336ea5517efca13">02027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#a4171b6f5c1000a280336ea5517efca13">crc_enable</a>                   : 1;
<a name="l02028"></a><a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#ad4009db73eaf813e9aa2a67241964f61">02028</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html#ad4009db73eaf813e9aa2a67241964f61">reserved_1_63</a>                : 63;
<a name="l02029"></a>02029 <span class="preprocessor">#endif</span>
<a name="l02030"></a>02030 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__config__2.html#a765ce93167863a89017052b98fc00475">s</a>;
<a name="l02031"></a><a class="code" href="unioncvmx__cprix__hdlc__config__2.html#af4e9e1aec6d9d3872d59e57fb8b64afb">02031</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config__2_1_1cvmx__cprix__hdlc__config__2__s.html">cvmx_cprix_hdlc_config_2_s</a>     <a class="code" href="unioncvmx__cprix__hdlc__config__2.html#af4e9e1aec6d9d3872d59e57fb8b64afb">cnf75xx</a>;
<a name="l02032"></a>02032 };
<a name="l02033"></a><a class="code" href="cvmx-cprix-defs_8h.html#a1d12b5d9576bd8ea07dd6783d743ada1">02033</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config__2.html" title="cvmx_cpri::_hdlc_config_2">cvmx_cprix_hdlc_config_2</a> <a class="code" href="unioncvmx__cprix__hdlc__config__2.html" title="cvmx_cpri::_hdlc_config_2">cvmx_cprix_hdlc_config_2_t</a>;
<a name="l02034"></a>02034 <span class="comment"></span>
<a name="l02035"></a>02035 <span class="comment">/**</span>
<a name="l02036"></a>02036 <span class="comment"> * cvmx_cpri#_hdlc_config_3</span>
<a name="l02037"></a>02037 <span class="comment"> *</span>
<a name="l02038"></a>02038 <span class="comment"> * HDLC configuration 3</span>
<a name="l02039"></a>02039 <span class="comment"> *</span>
<a name="l02040"></a>02040 <span class="comment"> */</span>
<a name="l02041"></a><a class="code" href="unioncvmx__cprix__hdlc__config__3.html">02041</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config__3.html" title="cvmx_cpri::_hdlc_config_3">cvmx_cprix_hdlc_config_3</a> {
<a name="l02042"></a><a class="code" href="unioncvmx__cprix__hdlc__config__3.html#a947ca836af40453c2897e02252df1340">02042</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__config__3.html#a947ca836af40453c2897e02252df1340">u64</a>;
<a name="l02043"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html">02043</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html">cvmx_cprix_hdlc_config_3_s</a> {
<a name="l02044"></a>02044 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02045"></a>02045 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#abc587195cc7d572160841b66d62c3ee7">reserved_11_63</a>               : 53;
<a name="l02046"></a>02046     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a65782e99ae18a3b3d358103ed720249e">tx_start_thr</a>                 : 3;  <span class="comment">/**&lt; Transmit start threshold.When store-and-forward mode is not enabled transmission</span>
<a name="l02047"></a>02047 <span class="comment">                                                         will start when the specified number of 32-bit words have been stored in the</span>
<a name="l02048"></a>02048 <span class="comment">                                                         transmit buffer.X is equal to generic WIDTH_HDLC_BUFFor our use, WIDTH_HDLC_BUF       :</span>
<a name="l02049"></a>02049 <span class="comment">                                                         in integer := 2; */</span>
<a name="l02050"></a>02050     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#aabf8af27800c4bac858eb73dcea0b7ee">reserved_2_7</a>                 : 6;
<a name="l02051"></a>02051     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a1e11b2615fc9ff7a293cf88d3d43932c">rx_crc_en</a>                    : 1;  <span class="comment">/**&lt; &apos;&quot;1 = Enable FCS validation of received packets. If check fails, packet will</span>
<a name="l02052"></a>02052 <span class="comment">                                                         be discarded. &quot;</span>
<a name="l02053"></a>02053 <span class="comment">                                                         0 = No FCS validation. All packets are accepted.&apos; */</span>
<a name="l02054"></a>02054     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#ac66e8b55dfcc51231a6bd0402917e900">tx_st_fwd</a>                    : 1;  <span class="comment">/**&lt; 1 = Transmit store-and-forward mode. Store a full packet before start of</span>
<a name="l02055"></a>02055 <span class="comment">                                                         transmission. Packets longer than transmit buffer will be aborted.</span>
<a name="l02056"></a>02056 <span class="comment">                                                         0 = Cut-through mode. Transmission will start when buffer fill level exceeds tx_start_thr. */</span>
<a name="l02057"></a>02057 <span class="preprocessor">#else</span>
<a name="l02058"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#ac66e8b55dfcc51231a6bd0402917e900">02058</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#ac66e8b55dfcc51231a6bd0402917e900">tx_st_fwd</a>                    : 1;
<a name="l02059"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a1e11b2615fc9ff7a293cf88d3d43932c">02059</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a1e11b2615fc9ff7a293cf88d3d43932c">rx_crc_en</a>                    : 1;
<a name="l02060"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#aabf8af27800c4bac858eb73dcea0b7ee">02060</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#aabf8af27800c4bac858eb73dcea0b7ee">reserved_2_7</a>                 : 6;
<a name="l02061"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a65782e99ae18a3b3d358103ed720249e">02061</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#a65782e99ae18a3b3d358103ed720249e">tx_start_thr</a>                 : 3;
<a name="l02062"></a><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#abc587195cc7d572160841b66d62c3ee7">02062</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html#abc587195cc7d572160841b66d62c3ee7">reserved_11_63</a>               : 53;
<a name="l02063"></a>02063 <span class="preprocessor">#endif</span>
<a name="l02064"></a>02064 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__config__3.html#a7111ccc693b09fa4d9a4c98a71044e4f">s</a>;
<a name="l02065"></a><a class="code" href="unioncvmx__cprix__hdlc__config__3.html#a3a4dba9bd1e39c194a4d90210ee9a188">02065</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__config__3_1_1cvmx__cprix__hdlc__config__3__s.html">cvmx_cprix_hdlc_config_3_s</a>     <a class="code" href="unioncvmx__cprix__hdlc__config__3.html#a3a4dba9bd1e39c194a4d90210ee9a188">cnf75xx</a>;
<a name="l02066"></a>02066 };
<a name="l02067"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0a1b7d0b0c9224166a502834b262ae11">02067</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__config__3.html" title="cvmx_cpri::_hdlc_config_3">cvmx_cprix_hdlc_config_3</a> <a class="code" href="unioncvmx__cprix__hdlc__config__3.html" title="cvmx_cpri::_hdlc_config_3">cvmx_cprix_hdlc_config_3_t</a>;
<a name="l02068"></a>02068 <span class="comment"></span>
<a name="l02069"></a>02069 <span class="comment">/**</span>
<a name="l02070"></a>02070 <span class="comment"> * cvmx_cpri#_hdlc_rx_control</span>
<a name="l02071"></a>02071 <span class="comment"> *</span>
<a name="l02072"></a>02072 <span class="comment"> * HDLC receive control</span>
<a name="l02073"></a>02073 <span class="comment"> *</span>
<a name="l02074"></a>02074 <span class="comment"> */</span>
<a name="l02075"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__control.html">02075</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__control.html" title="cvmx_cpri::_hdlc_rx_control">cvmx_cprix_hdlc_rx_control</a> {
<a name="l02076"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__control.html#a79458a9a7fdbbbebcb6b99c719f0e77b">02076</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__rx__control.html#a79458a9a7fdbbbebcb6b99c719f0e77b">u64</a>;
<a name="l02077"></a><a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html">02077</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html">cvmx_cprix_hdlc_rx_control_s</a> {
<a name="l02078"></a>02078 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02079"></a>02079 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#a4d97db17dee2efcb7276eec4bfb8c51d">reserved_1_63</a>                : 63;
<a name="l02080"></a>02080     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#af6985f193096aa30ce28ad4c8ec4a6a1">rx_discard</a>                   : 1;  <span class="comment">/**&lt; 1 = Discard current HDLC RX frame.</span>
<a name="l02081"></a>02081 <span class="comment">                                                         0 = Do not discard. */</span>
<a name="l02082"></a>02082 <span class="preprocessor">#else</span>
<a name="l02083"></a><a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#af6985f193096aa30ce28ad4c8ec4a6a1">02083</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#af6985f193096aa30ce28ad4c8ec4a6a1">rx_discard</a>                   : 1;
<a name="l02084"></a><a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#a4d97db17dee2efcb7276eec4bfb8c51d">02084</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html#a4d97db17dee2efcb7276eec4bfb8c51d">reserved_1_63</a>                : 63;
<a name="l02085"></a>02085 <span class="preprocessor">#endif</span>
<a name="l02086"></a>02086 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__rx__control.html#aace6578af396d75f7aede7dcfcfc647a">s</a>;
<a name="l02087"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__control.html#a1ae74a3d2d5ea8898125a7ae9d311513">02087</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__control_1_1cvmx__cprix__hdlc__rx__control__s.html">cvmx_cprix_hdlc_rx_control_s</a>   <a class="code" href="unioncvmx__cprix__hdlc__rx__control.html#a1ae74a3d2d5ea8898125a7ae9d311513">cnf75xx</a>;
<a name="l02088"></a>02088 };
<a name="l02089"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab02268c56b5da206484dc88656e8b4e7">02089</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__control.html" title="cvmx_cpri::_hdlc_rx_control">cvmx_cprix_hdlc_rx_control</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__control.html" title="cvmx_cpri::_hdlc_rx_control">cvmx_cprix_hdlc_rx_control_t</a>;
<a name="l02090"></a>02090 <span class="comment"></span>
<a name="l02091"></a>02091 <span class="comment">/**</span>
<a name="l02092"></a>02092 <span class="comment"> * cvmx_cpri#_hdlc_rx_data</span>
<a name="l02093"></a>02093 <span class="comment"> *</span>
<a name="l02094"></a>02094 <span class="comment"> * HDLC receive data</span>
<a name="l02095"></a>02095 <span class="comment"> *</span>
<a name="l02096"></a>02096 <span class="comment"> */</span>
<a name="l02097"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data.html">02097</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__data.html" title="cvmx_cpri::_hdlc_rx_data">cvmx_cprix_hdlc_rx_data</a> {
<a name="l02098"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data.html#a34bcc64a7104920c064c2a7ce4cdc4db">02098</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__rx__data.html#a34bcc64a7104920c064c2a7ce4cdc4db">u64</a>;
<a name="l02099"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html">02099</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html">cvmx_cprix_hdlc_rx_data_s</a> {
<a name="l02100"></a>02100 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02101"></a>02101 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#ab1e3e880561fb07309300a4156e7326f">reserved_32_63</a>               : 32;
<a name="l02102"></a>02102     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#aa69647e6754d4d04e0b7d79b0cca8f1c">rx_data</a>                      : 32; <span class="comment">/**&lt; HDLC RX frame data. */</span>
<a name="l02103"></a>02103 <span class="preprocessor">#else</span>
<a name="l02104"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#aa69647e6754d4d04e0b7d79b0cca8f1c">02104</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#aa69647e6754d4d04e0b7d79b0cca8f1c">rx_data</a>                      : 32;
<a name="l02105"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#ab1e3e880561fb07309300a4156e7326f">02105</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html#ab1e3e880561fb07309300a4156e7326f">reserved_32_63</a>               : 32;
<a name="l02106"></a>02106 <span class="preprocessor">#endif</span>
<a name="l02107"></a>02107 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__rx__data.html#ace11670188dcf827c27d1945abbaf7bb">s</a>;
<a name="l02108"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data.html#aab72ee83101dad4e37b7c1143967c07d">02108</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__data_1_1cvmx__cprix__hdlc__rx__data__s.html">cvmx_cprix_hdlc_rx_data_s</a>      <a class="code" href="unioncvmx__cprix__hdlc__rx__data.html#aab72ee83101dad4e37b7c1143967c07d">cnf75xx</a>;
<a name="l02109"></a>02109 };
<a name="l02110"></a><a class="code" href="cvmx-cprix-defs_8h.html#a79b044c1b8d080e8dbc4af713713ab5e">02110</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__data.html" title="cvmx_cpri::_hdlc_rx_data">cvmx_cprix_hdlc_rx_data</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__data.html" title="cvmx_cpri::_hdlc_rx_data">cvmx_cprix_hdlc_rx_data_t</a>;
<a name="l02111"></a>02111 <span class="comment"></span>
<a name="l02112"></a>02112 <span class="comment">/**</span>
<a name="l02113"></a>02113 <span class="comment"> * cvmx_cpri#_hdlc_rx_data_wait</span>
<a name="l02114"></a>02114 <span class="comment"> *</span>
<a name="l02115"></a>02115 <span class="comment"> * HDLC receive data with wait-state</span>
<a name="l02116"></a>02116 <span class="comment"> *</span>
<a name="l02117"></a>02117 <span class="comment"> */</span>
<a name="l02118"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html">02118</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html" title="cvmx_cpri::_hdlc_rx_data_wait">cvmx_cprix_hdlc_rx_data_wait</a> {
<a name="l02119"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html#aa2635e4e99a11f647f37e74bab113843">02119</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html#aa2635e4e99a11f647f37e74bab113843">u64</a>;
<a name="l02120"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html">02120</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html">cvmx_cprix_hdlc_rx_data_wait_s</a> {
<a name="l02121"></a>02121 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02122"></a>02122 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ae1371083da7e2f4bbc93555c6e796ec3">reserved_32_63</a>               : 32;
<a name="l02123"></a>02123     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ac23dc85dd283fed9a261c161f0dc4c77">rx_data</a>                      : 32; <span class="comment">/**&lt; HDLC RX frame data.Wait states will be inserted until data is ready (or the</span>
<a name="l02124"></a>02124 <span class="comment">                                                         CPU time-out the operation). */</span>
<a name="l02125"></a>02125 <span class="preprocessor">#else</span>
<a name="l02126"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ac23dc85dd283fed9a261c161f0dc4c77">02126</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ac23dc85dd283fed9a261c161f0dc4c77">rx_data</a>                      : 32;
<a name="l02127"></a><a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ae1371083da7e2f4bbc93555c6e796ec3">02127</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html#ae1371083da7e2f4bbc93555c6e796ec3">reserved_32_63</a>               : 32;
<a name="l02128"></a>02128 <span class="preprocessor">#endif</span>
<a name="l02129"></a>02129 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html#a8416873bb0cdfecc40793bb73644ca84">s</a>;
<a name="l02130"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html#a5112bf49fa671ae11da216caeb173d4d">02130</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__data__wait_1_1cvmx__cprix__hdlc__rx__data__wait__s.html">cvmx_cprix_hdlc_rx_data_wait_s</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html#a5112bf49fa671ae11da216caeb173d4d">cnf75xx</a>;
<a name="l02131"></a>02131 };
<a name="l02132"></a><a class="code" href="cvmx-cprix-defs_8h.html#a6306aa8c21f241889669f63544ae1d9b">02132</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html" title="cvmx_cpri::_hdlc_rx_data_wait">cvmx_cprix_hdlc_rx_data_wait</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__data__wait.html" title="cvmx_cpri::_hdlc_rx_data_wait">cvmx_cprix_hdlc_rx_data_wait_t</a>;
<a name="l02133"></a>02133 <span class="comment"></span>
<a name="l02134"></a>02134 <span class="comment">/**</span>
<a name="l02135"></a>02135 <span class="comment"> * cvmx_cpri#_hdlc_rx_ex_status</span>
<a name="l02136"></a>02136 <span class="comment"> *</span>
<a name="l02137"></a>02137 <span class="comment"> * HDLC extra receive status.</span>
<a name="l02138"></a>02138 <span class="comment"> *</span>
<a name="l02139"></a>02139 <span class="comment"> */</span>
<a name="l02140"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html">02140</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html" title="cvmx_cpri::_hdlc_rx_ex_status">cvmx_cprix_hdlc_rx_ex_status</a> {
<a name="l02141"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html#a5be990369c329a8ee3e902fea95762ea">02141</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html#a5be990369c329a8ee3e902fea95762ea">u64</a>;
<a name="l02142"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html">02142</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html">cvmx_cprix_hdlc_rx_ex_status_s</a> {
<a name="l02143"></a>02143 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02144"></a>02144 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a4d8f294e9fbb349ca69489084f7cd9a1">reserved_11_63</a>               : 53;
<a name="l02145"></a>02145     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#adb099d48c7ace576ec915065e2da7667">mii_protocol_error</a>           : 1;  <span class="comment">/**&lt; 1 = Protocol error. */</span>
<a name="l02146"></a>02146     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#af027a34e892d8e0bcf3023af707ed762">reserved_9_9</a>                 : 1;
<a name="l02147"></a>02147     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae7097da7305181e388b0e7dd5d982632">rx_ex_overflow</a>               : 1;  <span class="comment">/**&lt; 1 = RX buffer overflow. */</span>
<a name="l02148"></a>02148     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae4e3a061a99ad7a6705aaedef42c94ee">reserved_7_7</a>                 : 1;
<a name="l02149"></a>02149     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a93482975f6da29250d9e7a2d39ee2c82">crc_error</a>                    : 1;  <span class="comment">/**&lt; 1 = CRC error. */</span>
<a name="l02150"></a>02150     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#aef6a52e8fff5595a098423873232f874">reserved_5_5</a>                 : 1;
<a name="l02151"></a>02151     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a5046d1cb3a75195d3c1aaf93a0eb9f0c">rx_error</a>                     : 1;  <span class="comment">/**&lt; 1 = Abort from CPRI Layer. */</span>
<a name="l02152"></a>02152     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ad2da42b8741d1696dde2702d07f24e41">reserved_0_3</a>                 : 4;
<a name="l02153"></a>02153 <span class="preprocessor">#else</span>
<a name="l02154"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ad2da42b8741d1696dde2702d07f24e41">02154</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ad2da42b8741d1696dde2702d07f24e41">reserved_0_3</a>                 : 4;
<a name="l02155"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a5046d1cb3a75195d3c1aaf93a0eb9f0c">02155</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a5046d1cb3a75195d3c1aaf93a0eb9f0c">rx_error</a>                     : 1;
<a name="l02156"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#aef6a52e8fff5595a098423873232f874">02156</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#aef6a52e8fff5595a098423873232f874">reserved_5_5</a>                 : 1;
<a name="l02157"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a93482975f6da29250d9e7a2d39ee2c82">02157</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a93482975f6da29250d9e7a2d39ee2c82">crc_error</a>                    : 1;
<a name="l02158"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae4e3a061a99ad7a6705aaedef42c94ee">02158</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae4e3a061a99ad7a6705aaedef42c94ee">reserved_7_7</a>                 : 1;
<a name="l02159"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae7097da7305181e388b0e7dd5d982632">02159</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#ae7097da7305181e388b0e7dd5d982632">rx_ex_overflow</a>               : 1;
<a name="l02160"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#af027a34e892d8e0bcf3023af707ed762">02160</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#af027a34e892d8e0bcf3023af707ed762">reserved_9_9</a>                 : 1;
<a name="l02161"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#adb099d48c7ace576ec915065e2da7667">02161</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#adb099d48c7ace576ec915065e2da7667">mii_protocol_error</a>           : 1;
<a name="l02162"></a><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a4d8f294e9fbb349ca69489084f7cd9a1">02162</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html#a4d8f294e9fbb349ca69489084f7cd9a1">reserved_11_63</a>               : 53;
<a name="l02163"></a>02163 <span class="preprocessor">#endif</span>
<a name="l02164"></a>02164 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html#aa0af227d3beb167a1682afa68efcb4ec">s</a>;
<a name="l02165"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html#a8d31c5a10a78f0b50a602d103283f729">02165</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__ex__status_1_1cvmx__cprix__hdlc__rx__ex__status__s.html">cvmx_cprix_hdlc_rx_ex_status_s</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html#a8d31c5a10a78f0b50a602d103283f729">cnf75xx</a>;
<a name="l02166"></a>02166 };
<a name="l02167"></a><a class="code" href="cvmx-cprix-defs_8h.html#a56146a1da94027b00bc17e4b300cced7">02167</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html" title="cvmx_cpri::_hdlc_rx_ex_status">cvmx_cprix_hdlc_rx_ex_status</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__ex__status.html" title="cvmx_cpri::_hdlc_rx_ex_status">cvmx_cprix_hdlc_rx_ex_status_t</a>;
<a name="l02168"></a>02168 <span class="comment"></span>
<a name="l02169"></a>02169 <span class="comment">/**</span>
<a name="l02170"></a>02170 <span class="comment"> * cvmx_cpri#_hdlc_rx_status</span>
<a name="l02171"></a>02171 <span class="comment"> *</span>
<a name="l02172"></a>02172 <span class="comment"> * HDLC receive status</span>
<a name="l02173"></a>02173 <span class="comment"> *</span>
<a name="l02174"></a>02174 <span class="comment"> */</span>
<a name="l02175"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__status.html">02175</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__status.html" title="cvmx_cpri::_hdlc_rx_status">cvmx_cprix_hdlc_rx_status</a> {
<a name="l02176"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__status.html#acaebd70885f01adada5e975427cfccb5">02176</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__rx__status.html#acaebd70885f01adada5e975427cfccb5">u64</a>;
<a name="l02177"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html">02177</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html">cvmx_cprix_hdlc_rx_status_s</a> {
<a name="l02178"></a>02178 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02179"></a>02179 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a14df7e98930c762f5fdfe5e5301e1056">reserved_13_63</a>               : 51;
<a name="l02180"></a>02180     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae163fcfae9a86e76e54cd194a239e456">rx_crc_error</a>                 : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to CRC error. */</span>
<a name="l02181"></a>02181     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a93d0da2bdf226c4f8b76a0387b29dc97">rx_empty</a>                     : 1;  <span class="comment">/**&lt; 1 = Read from empty buffer. */</span>
<a name="l02182"></a>02182     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afacda223d5c162358153e14cbebca020">rx_mii_error</a>                 : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to mii protocol error. */</span>
<a name="l02183"></a>02183     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a331bcac363fe153ed5c855fb12b5d9de">reserved_9_9</a>                 : 1;
<a name="l02184"></a>02184     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a1c044b23d8a9aa313531e7db29f8c1ce">rx_overflow</a>                  : 1;  <span class="comment">/**&lt; 1 = Frame aborted due to Rx buffer overflow. */</span>
<a name="l02185"></a>02185     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a90133bd5e1e3a35f88aa913c78a08081">reserved_7_7</a>                 : 1;
<a name="l02186"></a>02186     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae3b3b7a92c144d83c7ba10cfc201776f">rx_ready_block</a>               : 1;  <span class="comment">/**&lt; 1 = Guaranteed 2^WIDTH_HDLC_BLOCK words HDLC RX data ready.</span>
<a name="l02187"></a>02187 <span class="comment">                                                         0 = Not ready. */</span>
<a name="l02188"></a>02188     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afb4647ed6bd55ecd1e97e86ecb3f0c12">rx_ready_end</a>                 : 1;  <span class="comment">/**&lt; 1 = EOP ready in RX buffer.</span>
<a name="l02189"></a>02189 <span class="comment">                                                         0 = Not ready. */</span>
<a name="l02190"></a>02190     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a936e58f1745ccccf3f34e2a3fc6f79bc">rx_length</a>                    : 2;  <span class="comment">/**&lt; Length of last word in the packet.</span>
<a name="l02191"></a>02191 <span class="comment">                                                         0x0 means 1 valid byte.</span>
<a name="l02192"></a>02192 <span class="comment">                                                         0x1 means 2 valid bytes.</span>
<a name="l02193"></a>02193 <span class="comment">                                                         0x2 means 3 valid bytes.</span>
<a name="l02194"></a>02194 <span class="comment">                                                         0x3 means 4 valid bytes. */</span>
<a name="l02195"></a>02195     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#aec52fe7f1e932fe928342822c7aa9ebb">rx_abort</a>                     : 1;  <span class="comment">/**&lt; 1 = HDLC RX packet aborted.</span>
<a name="l02196"></a>02196 <span class="comment">                                                         0 = Not aborted. */</span>
<a name="l02197"></a>02197     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a2ddaff3e80d46093e30ac168ee948495">rx_eof</a>                       : 1;  <span class="comment">/**&lt; 1 = HDLC RX end of packet.</span>
<a name="l02198"></a>02198 <span class="comment">                                                         0 = Not EOP. */</span>
<a name="l02199"></a>02199     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a4ce562d8f407f71a0e95ab0783458e6e">rx_ready</a>                     : 1;  <span class="comment">/**&lt; 1 = HDLC RX data ready.</span>
<a name="l02200"></a>02200 <span class="comment">                                                         0 = Not ready . */</span>
<a name="l02201"></a>02201 <span class="preprocessor">#else</span>
<a name="l02202"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a4ce562d8f407f71a0e95ab0783458e6e">02202</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a4ce562d8f407f71a0e95ab0783458e6e">rx_ready</a>                     : 1;
<a name="l02203"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a2ddaff3e80d46093e30ac168ee948495">02203</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a2ddaff3e80d46093e30ac168ee948495">rx_eof</a>                       : 1;
<a name="l02204"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#aec52fe7f1e932fe928342822c7aa9ebb">02204</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#aec52fe7f1e932fe928342822c7aa9ebb">rx_abort</a>                     : 1;
<a name="l02205"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a936e58f1745ccccf3f34e2a3fc6f79bc">02205</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a936e58f1745ccccf3f34e2a3fc6f79bc">rx_length</a>                    : 2;
<a name="l02206"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afb4647ed6bd55ecd1e97e86ecb3f0c12">02206</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afb4647ed6bd55ecd1e97e86ecb3f0c12">rx_ready_end</a>                 : 1;
<a name="l02207"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae3b3b7a92c144d83c7ba10cfc201776f">02207</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae3b3b7a92c144d83c7ba10cfc201776f">rx_ready_block</a>               : 1;
<a name="l02208"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a90133bd5e1e3a35f88aa913c78a08081">02208</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a90133bd5e1e3a35f88aa913c78a08081">reserved_7_7</a>                 : 1;
<a name="l02209"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a1c044b23d8a9aa313531e7db29f8c1ce">02209</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a1c044b23d8a9aa313531e7db29f8c1ce">rx_overflow</a>                  : 1;
<a name="l02210"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a331bcac363fe153ed5c855fb12b5d9de">02210</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a331bcac363fe153ed5c855fb12b5d9de">reserved_9_9</a>                 : 1;
<a name="l02211"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afacda223d5c162358153e14cbebca020">02211</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#afacda223d5c162358153e14cbebca020">rx_mii_error</a>                 : 1;
<a name="l02212"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a93d0da2bdf226c4f8b76a0387b29dc97">02212</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a93d0da2bdf226c4f8b76a0387b29dc97">rx_empty</a>                     : 1;
<a name="l02213"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae163fcfae9a86e76e54cd194a239e456">02213</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#ae163fcfae9a86e76e54cd194a239e456">rx_crc_error</a>                 : 1;
<a name="l02214"></a><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a14df7e98930c762f5fdfe5e5301e1056">02214</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html#a14df7e98930c762f5fdfe5e5301e1056">reserved_13_63</a>               : 51;
<a name="l02215"></a>02215 <span class="preprocessor">#endif</span>
<a name="l02216"></a>02216 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__rx__status.html#a8e9aa4d59f5a8250c9fdff38b9d5b2fe">s</a>;
<a name="l02217"></a><a class="code" href="unioncvmx__cprix__hdlc__rx__status.html#ac8facb13d73a0590c7b048b3ab7df27a">02217</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__rx__status_1_1cvmx__cprix__hdlc__rx__status__s.html">cvmx_cprix_hdlc_rx_status_s</a>    <a class="code" href="unioncvmx__cprix__hdlc__rx__status.html#ac8facb13d73a0590c7b048b3ab7df27a">cnf75xx</a>;
<a name="l02218"></a>02218 };
<a name="l02219"></a><a class="code" href="cvmx-cprix-defs_8h.html#a55553c99c4751d51fc642d9164325979">02219</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__rx__status.html" title="cvmx_cpri::_hdlc_rx_status">cvmx_cprix_hdlc_rx_status</a> <a class="code" href="unioncvmx__cprix__hdlc__rx__status.html" title="cvmx_cpri::_hdlc_rx_status">cvmx_cprix_hdlc_rx_status_t</a>;
<a name="l02220"></a>02220 <span class="comment"></span>
<a name="l02221"></a>02221 <span class="comment">/**</span>
<a name="l02222"></a>02222 <span class="comment"> * cvmx_cpri#_hdlc_tx_control</span>
<a name="l02223"></a>02223 <span class="comment"> *</span>
<a name="l02224"></a>02224 <span class="comment"> * HDLC transmit control</span>
<a name="l02225"></a>02225 <span class="comment"> *</span>
<a name="l02226"></a>02226 <span class="comment"> */</span>
<a name="l02227"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__control.html">02227</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__control.html" title="cvmx_cpri::_hdlc_tx_control">cvmx_cprix_hdlc_tx_control</a> {
<a name="l02228"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__control.html#a19a9f62a439d4978cd08ffe4cbe837a6">02228</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__tx__control.html#a19a9f62a439d4978cd08ffe4cbe837a6">u64</a>;
<a name="l02229"></a><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html">02229</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html">cvmx_cprix_hdlc_tx_control_s</a> {
<a name="l02230"></a>02230 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02231"></a>02231 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#adcb642c724dce1886d4624e239609e87">reserved_4_63</a>                : 60;
<a name="l02232"></a>02232     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a4201736615ed41fa5cee3982dbaeee6f">tx_length</a>                    : 2;  <span class="comment">/**&lt; Length of last word in the packet.</span>
<a name="l02233"></a>02233 <span class="comment">                                                         0x0 = means 1 valid bytes.</span>
<a name="l02234"></a>02234 <span class="comment">                                                         0x1 = means 2 valid</span>
<a name="l02235"></a>02235 <span class="comment">                                                         bytes.</span>
<a name="l02236"></a>02236 <span class="comment">                                                         0x2 = means 3 valid bytes.</span>
<a name="l02237"></a>02237 <span class="comment">                                                         0x3 = means 4 valid bytes.This field shall be</span>
<a name="l02238"></a>02238 <span class="comment">                                                         set when the tx_eof bit is asserted. */</span>
<a name="l02239"></a>02239     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a90b00b3544a9368842cd6e1ab469c7b5">tx_discard</a>                   : 1;  <span class="comment">/**&lt; 1 = Discard TX packet.</span>
<a name="l02240"></a>02240 <span class="comment">                                                         0 = Do not discard. */</span>
<a name="l02241"></a>02241     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#ae38820d8340a00cf7d044d115acb0129">tx_eop</a>                       : 1;  <span class="comment">/**&lt; 1 = Indicate that next write to TX_DATA or TX_DATA_WAIT registers will be</span>
<a name="l02242"></a>02242 <span class="comment">                                                         last word of the TX packet. Will hereafter be cleared.</span>
<a name="l02243"></a>02243 <span class="comment">                                                         0 = not last word. */</span>
<a name="l02244"></a>02244 <span class="preprocessor">#else</span>
<a name="l02245"></a><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#ae38820d8340a00cf7d044d115acb0129">02245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#ae38820d8340a00cf7d044d115acb0129">tx_eop</a>                       : 1;
<a name="l02246"></a><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a90b00b3544a9368842cd6e1ab469c7b5">02246</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a90b00b3544a9368842cd6e1ab469c7b5">tx_discard</a>                   : 1;
<a name="l02247"></a><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a4201736615ed41fa5cee3982dbaeee6f">02247</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#a4201736615ed41fa5cee3982dbaeee6f">tx_length</a>                    : 2;
<a name="l02248"></a><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#adcb642c724dce1886d4624e239609e87">02248</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html#adcb642c724dce1886d4624e239609e87">reserved_4_63</a>                : 60;
<a name="l02249"></a>02249 <span class="preprocessor">#endif</span>
<a name="l02250"></a>02250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__tx__control.html#a529ed833ff73ddb1940fddb3a9c51258">s</a>;
<a name="l02251"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__control.html#a3afcfdf4070ccdefa8786d1b4bdb5b43">02251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__control_1_1cvmx__cprix__hdlc__tx__control__s.html">cvmx_cprix_hdlc_tx_control_s</a>   <a class="code" href="unioncvmx__cprix__hdlc__tx__control.html#a3afcfdf4070ccdefa8786d1b4bdb5b43">cnf75xx</a>;
<a name="l02252"></a>02252 };
<a name="l02253"></a><a class="code" href="cvmx-cprix-defs_8h.html#a9e519ed7aec638c6fd475d4685ebefa1">02253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__control.html" title="cvmx_cpri::_hdlc_tx_control">cvmx_cprix_hdlc_tx_control</a> <a class="code" href="unioncvmx__cprix__hdlc__tx__control.html" title="cvmx_cpri::_hdlc_tx_control">cvmx_cprix_hdlc_tx_control_t</a>;
<a name="l02254"></a>02254 <span class="comment"></span>
<a name="l02255"></a>02255 <span class="comment">/**</span>
<a name="l02256"></a>02256 <span class="comment"> * cvmx_cpri#_hdlc_tx_data</span>
<a name="l02257"></a>02257 <span class="comment"> *</span>
<a name="l02258"></a>02258 <span class="comment"> * HDLC transmit data</span>
<a name="l02259"></a>02259 <span class="comment"> *</span>
<a name="l02260"></a>02260 <span class="comment"> */</span>
<a name="l02261"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data.html">02261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__data.html" title="cvmx_cpri::_hdlc_tx_data">cvmx_cprix_hdlc_tx_data</a> {
<a name="l02262"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data.html#aca4dee6496e913044e59ce47c394599d">02262</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__tx__data.html#aca4dee6496e913044e59ce47c394599d">u64</a>;
<a name="l02263"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html">02263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html">cvmx_cprix_hdlc_tx_data_s</a> {
<a name="l02264"></a>02264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02265"></a>02265 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#afde6d969ccd8a7eb7bd7e777a24caa18">reserved_32_63</a>               : 32;
<a name="l02266"></a>02266     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#aac2213a01e777f84a38daedddd9dafc4">tx_data</a>                      : 32; <span class="comment">/**&lt; HDLC TX frame data.&quot;When writing the last word of the frame, data must be aligned</span>
<a name="l02267"></a>02267 <span class="comment">                                                         to bit 31 in big endian  mode and bit 0 in little endian. &quot; */</span>
<a name="l02268"></a>02268 <span class="preprocessor">#else</span>
<a name="l02269"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#aac2213a01e777f84a38daedddd9dafc4">02269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#aac2213a01e777f84a38daedddd9dafc4">tx_data</a>                      : 32;
<a name="l02270"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#afde6d969ccd8a7eb7bd7e777a24caa18">02270</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html#afde6d969ccd8a7eb7bd7e777a24caa18">reserved_32_63</a>               : 32;
<a name="l02271"></a>02271 <span class="preprocessor">#endif</span>
<a name="l02272"></a>02272 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__tx__data.html#aff9512a543274b76376b0443080675f9">s</a>;
<a name="l02273"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data.html#aeee70f1aec4ced3ad5dc70e29eb0c1eb">02273</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__data_1_1cvmx__cprix__hdlc__tx__data__s.html">cvmx_cprix_hdlc_tx_data_s</a>      <a class="code" href="unioncvmx__cprix__hdlc__tx__data.html#aeee70f1aec4ced3ad5dc70e29eb0c1eb">cnf75xx</a>;
<a name="l02274"></a>02274 };
<a name="l02275"></a><a class="code" href="cvmx-cprix-defs_8h.html#afb1cd463802f98f8d7696f99bf67f1f7">02275</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__data.html" title="cvmx_cpri::_hdlc_tx_data">cvmx_cprix_hdlc_tx_data</a> <a class="code" href="unioncvmx__cprix__hdlc__tx__data.html" title="cvmx_cpri::_hdlc_tx_data">cvmx_cprix_hdlc_tx_data_t</a>;
<a name="l02276"></a>02276 <span class="comment"></span>
<a name="l02277"></a>02277 <span class="comment">/**</span>
<a name="l02278"></a>02278 <span class="comment"> * cvmx_cpri#_hdlc_tx_data_wait</span>
<a name="l02279"></a>02279 <span class="comment"> *</span>
<a name="l02280"></a>02280 <span class="comment"> * HDLC transmit data with wait-state</span>
<a name="l02281"></a>02281 <span class="comment"> *</span>
<a name="l02282"></a>02282 <span class="comment"> */</span>
<a name="l02283"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html">02283</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html" title="cvmx_cpri::_hdlc_tx_data_wait">cvmx_cprix_hdlc_tx_data_wait</a> {
<a name="l02284"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html#ab55a938fd5aebc9b1905b15007cb81bb">02284</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html#ab55a938fd5aebc9b1905b15007cb81bb">u64</a>;
<a name="l02285"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html">02285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html">cvmx_cprix_hdlc_tx_data_wait_s</a> {
<a name="l02286"></a>02286 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02287"></a>02287 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a019f9208a7a0146e8f023dabed96dfb5">reserved_32_63</a>               : 32;
<a name="l02288"></a>02288     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a5b486a68bdd74e21cd2935611e00e464">tx_data</a>                      : 32; <span class="comment">/**&lt; HDLC TX frame data.Wait states will be inserted until transmitter is ready to</span>
<a name="l02289"></a>02289 <span class="comment">                                                         get data (or the CPU time-out the operation).&quot;When writing the last word of</span>
<a name="l02290"></a>02290 <span class="comment">                                                         the frame, data must be aligned to bit 31 in big-endian  mode and bit 0 in little-</span>
<a name="l02291"></a>02291 <span class="comment">                                                         endian. &quot; */</span>
<a name="l02292"></a>02292 <span class="preprocessor">#else</span>
<a name="l02293"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a5b486a68bdd74e21cd2935611e00e464">02293</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a5b486a68bdd74e21cd2935611e00e464">tx_data</a>                      : 32;
<a name="l02294"></a><a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a019f9208a7a0146e8f023dabed96dfb5">02294</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html#a019f9208a7a0146e8f023dabed96dfb5">reserved_32_63</a>               : 32;
<a name="l02295"></a>02295 <span class="preprocessor">#endif</span>
<a name="l02296"></a>02296 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html#a485de6ed6cd6f0c7b4055db6572970f4">s</a>;
<a name="l02297"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html#a009e5c239af07011359895b110a050d6">02297</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__data__wait_1_1cvmx__cprix__hdlc__tx__data__wait__s.html">cvmx_cprix_hdlc_tx_data_wait_s</a> <a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html#a009e5c239af07011359895b110a050d6">cnf75xx</a>;
<a name="l02298"></a>02298 };
<a name="l02299"></a><a class="code" href="cvmx-cprix-defs_8h.html#acb11797678ca0ef84f43b94272c0174c">02299</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html" title="cvmx_cpri::_hdlc_tx_data_wait">cvmx_cprix_hdlc_tx_data_wait</a> <a class="code" href="unioncvmx__cprix__hdlc__tx__data__wait.html" title="cvmx_cpri::_hdlc_tx_data_wait">cvmx_cprix_hdlc_tx_data_wait_t</a>;
<a name="l02300"></a>02300 <span class="comment"></span>
<a name="l02301"></a>02301 <span class="comment">/**</span>
<a name="l02302"></a>02302 <span class="comment"> * cvmx_cpri#_hdlc_tx_status</span>
<a name="l02303"></a>02303 <span class="comment"> *</span>
<a name="l02304"></a>02304 <span class="comment"> * HDLC transmit status</span>
<a name="l02305"></a>02305 <span class="comment"> *</span>
<a name="l02306"></a>02306 <span class="comment"> */</span>
<a name="l02307"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__status.html">02307</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__status.html" title="cvmx_cpri::_hdlc_tx_status">cvmx_cprix_hdlc_tx_status</a> {
<a name="l02308"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__status.html#afce8e4d5566096c7c712bb3409cea1da">02308</a>     uint64_t <a class="code" href="unioncvmx__cprix__hdlc__tx__status.html#afce8e4d5566096c7c712bb3409cea1da">u64</a>;
<a name="l02309"></a><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html">02309</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html">cvmx_cprix_hdlc_tx_status_s</a> {
<a name="l02310"></a>02310 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02311"></a>02311 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#ab72263c016e92fe3eeb1cdeeb03b00f4">reserved_3_63</a>                : 61;
<a name="l02312"></a>02312     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a294f62f635d6fb91838a258e74eb3518">tx_ready_block</a>               : 1;  <span class="comment">/**&lt; 1 = Guaranteed to get 2^WIDTH_HDLC_BLOCK words of HDLC TX data.</span>
<a name="l02313"></a>02313 <span class="comment">                                                         0 = Not ready. */</span>
<a name="l02314"></a>02314     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#af3c6453da59f83280744698e8892523a">tx_abort</a>                     : 1;  <span class="comment">/**&lt; HDLC TX packet aborted.</span>
<a name="l02315"></a>02315 <span class="comment">                                                         0 = Not aborted. */</span>
<a name="l02316"></a>02316     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a5f729fe28491ae6b2f6c4a34375e9275">tx_ready</a>                     : 1;  <span class="comment">/**&lt; 1 = Ready to get HDLC TX data.</span>
<a name="l02317"></a>02317 <span class="comment">                                                         0 = Not ready. */</span>
<a name="l02318"></a>02318 <span class="preprocessor">#else</span>
<a name="l02319"></a><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a5f729fe28491ae6b2f6c4a34375e9275">02319</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a5f729fe28491ae6b2f6c4a34375e9275">tx_ready</a>                     : 1;
<a name="l02320"></a><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#af3c6453da59f83280744698e8892523a">02320</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#af3c6453da59f83280744698e8892523a">tx_abort</a>                     : 1;
<a name="l02321"></a><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a294f62f635d6fb91838a258e74eb3518">02321</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#a294f62f635d6fb91838a258e74eb3518">tx_ready_block</a>               : 1;
<a name="l02322"></a><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#ab72263c016e92fe3eeb1cdeeb03b00f4">02322</a>     uint64_t <a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html#ab72263c016e92fe3eeb1cdeeb03b00f4">reserved_3_63</a>                : 61;
<a name="l02323"></a>02323 <span class="preprocessor">#endif</span>
<a name="l02324"></a>02324 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hdlc__tx__status.html#ab921e3a913abadefda0472e7bceeb16f">s</a>;
<a name="l02325"></a><a class="code" href="unioncvmx__cprix__hdlc__tx__status.html#abf3b9cdaadf76ba21b09b764ae06cc0a">02325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hdlc__tx__status_1_1cvmx__cprix__hdlc__tx__status__s.html">cvmx_cprix_hdlc_tx_status_s</a>    <a class="code" href="unioncvmx__cprix__hdlc__tx__status.html#abf3b9cdaadf76ba21b09b764ae06cc0a">cnf75xx</a>;
<a name="l02326"></a>02326 };
<a name="l02327"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8c4ed8015404775429b9af8f425ad14a">02327</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hdlc__tx__status.html" title="cvmx_cpri::_hdlc_tx_status">cvmx_cprix_hdlc_tx_status</a> <a class="code" href="unioncvmx__cprix__hdlc__tx__status.html" title="cvmx_cpri::_hdlc_tx_status">cvmx_cprix_hdlc_tx_status_t</a>;
<a name="l02328"></a>02328 <span class="comment"></span>
<a name="l02329"></a>02329 <span class="comment">/**</span>
<a name="l02330"></a>02330 <span class="comment"> * cvmx_cpri#_hfn</span>
<a name="l02331"></a>02331 <span class="comment"> */</span>
<a name="l02332"></a><a class="code" href="unioncvmx__cprix__hfn.html">02332</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hfn.html" title="cvmx_cpri::_hfn">cvmx_cprix_hfn</a> {
<a name="l02333"></a><a class="code" href="unioncvmx__cprix__hfn.html#ac01f99a625067d4ea903778bbece6d4e">02333</a>     uint64_t <a class="code" href="unioncvmx__cprix__hfn.html#ac01f99a625067d4ea903778bbece6d4e">u64</a>;
<a name="l02334"></a><a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html">02334</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html">cvmx_cprix_hfn_s</a> {
<a name="l02335"></a>02335 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02336"></a>02336 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#a5093244574efb95de4df9b1505f3688b">reserved_8_63</a>                : 56;
<a name="l02337"></a>02337     uint64_t <a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#ac399b472faf80e5c66d8b4094d046a85">hfn</a>                          : 8;  <span class="comment">/**&lt; Current hyperframe number (HFN) from alignment receive state machine. */</span>
<a name="l02338"></a>02338 <span class="preprocessor">#else</span>
<a name="l02339"></a><a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#ac399b472faf80e5c66d8b4094d046a85">02339</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#ac399b472faf80e5c66d8b4094d046a85">hfn</a>                          : 8;
<a name="l02340"></a><a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#a5093244574efb95de4df9b1505f3688b">02340</a>     uint64_t <a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html#a5093244574efb95de4df9b1505f3688b">reserved_8_63</a>                : 56;
<a name="l02341"></a>02341 <span class="preprocessor">#endif</span>
<a name="l02342"></a>02342 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hfn.html#ab9a2b8055f7d5cf4ce24526544d9a59d">s</a>;
<a name="l02343"></a><a class="code" href="unioncvmx__cprix__hfn.html#a95ebff5345db987a1f4aa595b9e5ceb6">02343</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hfn_1_1cvmx__cprix__hfn__s.html">cvmx_cprix_hfn_s</a>               <a class="code" href="unioncvmx__cprix__hfn.html#a95ebff5345db987a1f4aa595b9e5ceb6">cnf75xx</a>;
<a name="l02344"></a>02344 };
<a name="l02345"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab948c858e2630e3407b77ffa46ccc131">02345</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hfn.html" title="cvmx_cpri::_hfn">cvmx_cprix_hfn</a> <a class="code" href="unioncvmx__cprix__hfn.html" title="cvmx_cpri::_hfn">cvmx_cprix_hfn_t</a>;
<a name="l02346"></a>02346 <span class="comment"></span>
<a name="l02347"></a>02347 <span class="comment">/**</span>
<a name="l02348"></a>02348 <span class="comment"> * cvmx_cpri#_hw_reset</span>
<a name="l02349"></a>02349 <span class="comment"> *</span>
<a name="l02350"></a>02350 <span class="comment"> * This register is used to transmit a reset request to the RE. A reset</span>
<a name="l02351"></a>02351 <span class="comment"> * request will be generated when both [RESET_GEN_EN] and [RESET_GEN_FORCE]</span>
<a name="l02352"></a>02352 <span class="comment"> * are set to 1. The reset request will be held as long as [RESET_GEN_FORCE]</span>
<a name="l02353"></a>02353 <span class="comment"> * is set and until a reset acknowledgement has been received from the RE.</span>
<a name="l02354"></a>02354 <span class="comment"> *</span>
<a name="l02355"></a>02355 <span class="comment"> * The reset request can be aborted by clearing [RESET_GEN_EN].</span>
<a name="l02356"></a>02356 <span class="comment"> */</span>
<a name="l02357"></a><a class="code" href="unioncvmx__cprix__hw__reset.html">02357</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hw__reset.html" title="cvmx_cpri::_hw_reset">cvmx_cprix_hw_reset</a> {
<a name="l02358"></a><a class="code" href="unioncvmx__cprix__hw__reset.html#ad64fd01399f4328dac6313415b87e083">02358</a>     uint64_t <a class="code" href="unioncvmx__cprix__hw__reset.html#ad64fd01399f4328dac6313415b87e083">u64</a>;
<a name="l02359"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html">02359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html">cvmx_cprix_hw_reset_s</a> {
<a name="l02360"></a>02360 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02361"></a>02361 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac67262a3ca2adc262510a8f71d58ba2b">reserved_8_63</a>                : 56;
<a name="l02362"></a>02362     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#aa9d89e6a974eba3be1f314ffcf9e7c9a">reset_gen_done_hold</a>          : 1;  <span class="comment">/**&lt; Latched value of [RESET_GEN_DONE].</span>
<a name="l02363"></a>02363 <span class="comment">                                                         0 : Reset requested not completed.</span>
<a name="l02364"></a>02364 <span class="comment">                                                         1 : Reset request completed since last read. The request completes</span>
<a name="l02365"></a>02365 <span class="comment">                                                         when the acknowledgement has been received. */</span>
<a name="l02366"></a>02366     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af88d6904d684bfdd375a38d2cb30c9f8">reset_gen_done</a>               : 1;  <span class="comment">/**&lt; Indicates that transmitter has finished the reset request.</span>
<a name="l02367"></a>02367 <span class="comment">                                                         0 = Reset request not done.</span>
<a name="l02368"></a>02368 <span class="comment">                                                         1 = Reset request completed.</span>
<a name="l02369"></a>02369 <span class="comment">                                                         Note that the reset request completes when the reset acknowledgement</span>
<a name="l02370"></a>02370 <span class="comment">                                                         has been received. This bit will remain asserted until bit 0 of</span>
<a name="l02371"></a>02371 <span class="comment">                                                         Z.130.0 is cleared for three of the last five received hyperframes.</span>
<a name="l02372"></a>02372 <span class="comment">                                                         The reset completion state will be latched in [RESET_GEN_DONE_HOLD] in</span>
<a name="l02373"></a>02373 <span class="comment">                                                         case this bit is cleared before software reads the completion state. */</span>
<a name="l02374"></a>02374     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af5f9f7d34b9589bce4514872abe23787">reset_detect_hold</a>            : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02375"></a>02375     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a793a6369efbbf470de0da9f1a6b6d6af">reset_detect</a>                 : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02376"></a>02376     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a899e6bee8c7c9ecacc02c9ed6783fc82">reserved_3_3</a>                 : 1;
<a name="l02377"></a>02377     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac209328efe24bcad25af96a47ab0affb">reset_out_en</a>                 : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02378"></a>02378     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a1b154f3c54d67fd96ac4bb1e225980a2">reset_gen_force</a>              : 1;  <span class="comment">/**&lt; Force generation of a reset request on the CPRI transmitter.</span>
<a name="l02379"></a>02379 <span class="comment">                                                         0 = Disable reset request.</span>
<a name="l02380"></a>02380 <span class="comment">                                                         1 = Force reset request. */</span>
<a name="l02381"></a>02381     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a871edb3a0bbfff02f09d6daf7aed38cf">reset_gen_en</a>                 : 1;  <span class="comment">/**&lt; Enable generation of reset requests on the CPRI transmitter using</span>
<a name="l02382"></a>02382 <span class="comment">                                                         dedicated control word Z.130.0. When enabled, [RESET_GEN_FORCE] can be</span>
<a name="l02383"></a>02383 <span class="comment">                                                         used to generate reset requests.</span>
<a name="l02384"></a>02384 <span class="comment">                                                         0 = Disable reset request.</span>
<a name="l02385"></a>02385 <span class="comment">                                                         1 = Enable reset request. */</span>
<a name="l02386"></a>02386 <span class="preprocessor">#else</span>
<a name="l02387"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a871edb3a0bbfff02f09d6daf7aed38cf">02387</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a871edb3a0bbfff02f09d6daf7aed38cf">reset_gen_en</a>                 : 1;
<a name="l02388"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a1b154f3c54d67fd96ac4bb1e225980a2">02388</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a1b154f3c54d67fd96ac4bb1e225980a2">reset_gen_force</a>              : 1;
<a name="l02389"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac209328efe24bcad25af96a47ab0affb">02389</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac209328efe24bcad25af96a47ab0affb">reset_out_en</a>                 : 1;
<a name="l02390"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a899e6bee8c7c9ecacc02c9ed6783fc82">02390</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a899e6bee8c7c9ecacc02c9ed6783fc82">reserved_3_3</a>                 : 1;
<a name="l02391"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a793a6369efbbf470de0da9f1a6b6d6af">02391</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#a793a6369efbbf470de0da9f1a6b6d6af">reset_detect</a>                 : 1;
<a name="l02392"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af5f9f7d34b9589bce4514872abe23787">02392</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af5f9f7d34b9589bce4514872abe23787">reset_detect_hold</a>            : 1;
<a name="l02393"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af88d6904d684bfdd375a38d2cb30c9f8">02393</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#af88d6904d684bfdd375a38d2cb30c9f8">reset_gen_done</a>               : 1;
<a name="l02394"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#aa9d89e6a974eba3be1f314ffcf9e7c9a">02394</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#aa9d89e6a974eba3be1f314ffcf9e7c9a">reset_gen_done_hold</a>          : 1;
<a name="l02395"></a><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac67262a3ca2adc262510a8f71d58ba2b">02395</a>     uint64_t <a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html#ac67262a3ca2adc262510a8f71d58ba2b">reserved_8_63</a>                : 56;
<a name="l02396"></a>02396 <span class="preprocessor">#endif</span>
<a name="l02397"></a>02397 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__hw__reset.html#a81b7fd16cd9cfd357c35dffaf369b33e">s</a>;
<a name="l02398"></a><a class="code" href="unioncvmx__cprix__hw__reset.html#a7fdebeaaa7ef482d4d23fcb3787608a0">02398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__hw__reset_1_1cvmx__cprix__hw__reset__s.html">cvmx_cprix_hw_reset_s</a>          <a class="code" href="unioncvmx__cprix__hw__reset.html#a7fdebeaaa7ef482d4d23fcb3787608a0">cnf75xx</a>;
<a name="l02399"></a>02399 };
<a name="l02400"></a><a class="code" href="cvmx-cprix-defs_8h.html#aba46eea52dfbf8e95bacf31cf98935c7">02400</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__hw__reset.html" title="cvmx_cpri::_hw_reset">cvmx_cprix_hw_reset</a> <a class="code" href="unioncvmx__cprix__hw__reset.html" title="cvmx_cpri::_hw_reset">cvmx_cprix_hw_reset_t</a>;
<a name="l02401"></a>02401 <span class="comment"></span>
<a name="l02402"></a>02402 <span class="comment">/**</span>
<a name="l02403"></a>02403 <span class="comment"> * cvmx_cpri#_intr</span>
<a name="l02404"></a>02404 <span class="comment"> */</span>
<a name="l02405"></a><a class="code" href="unioncvmx__cprix__intr.html">02405</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__intr.html" title="cvmx_cpri::_intr">cvmx_cprix_intr</a> {
<a name="l02406"></a><a class="code" href="unioncvmx__cprix__intr.html#a94b30e668d36e113c6b756059e8a235d">02406</a>     uint64_t <a class="code" href="unioncvmx__cprix__intr.html#a94b30e668d36e113c6b756059e8a235d">u64</a>;
<a name="l02407"></a><a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html">02407</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html">cvmx_cprix_intr_s</a> {
<a name="l02408"></a>02408 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02409"></a>02409 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#afc113149e2f3243817269cebb53b0b22">reserved_1_63</a>                : 63;
<a name="l02410"></a>02410     uint64_t <a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#aa48951fff77110faa918b06a32eecba7">intr_en</a>                      : 1;  <span class="comment">/**&lt; CPRI module interrupt assert.1 : Assert Global Interrupt.0 :  De-assert</span>
<a name="l02411"></a>02411 <span class="comment">                                                         Global Interrupt.Remark that there are separate interrupt enables for Ethernet</span>
<a name="l02412"></a>02412 <span class="comment">                                                         and HDLC modules. */</span>
<a name="l02413"></a>02413 <span class="preprocessor">#else</span>
<a name="l02414"></a><a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#aa48951fff77110faa918b06a32eecba7">02414</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#aa48951fff77110faa918b06a32eecba7">intr_en</a>                      : 1;
<a name="l02415"></a><a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#afc113149e2f3243817269cebb53b0b22">02415</a>     uint64_t <a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html#afc113149e2f3243817269cebb53b0b22">reserved_1_63</a>                : 63;
<a name="l02416"></a>02416 <span class="preprocessor">#endif</span>
<a name="l02417"></a>02417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__intr.html#aa0c43ff0a21c1ffc4d0212e9bf198bfc">s</a>;
<a name="l02418"></a><a class="code" href="unioncvmx__cprix__intr.html#a2388a8a0616c266bca7f1cb7e94c4bc1">02418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__intr_1_1cvmx__cprix__intr__s.html">cvmx_cprix_intr_s</a>              <a class="code" href="unioncvmx__cprix__intr.html#a2388a8a0616c266bca7f1cb7e94c4bc1">cnf75xx</a>;
<a name="l02419"></a>02419 };
<a name="l02420"></a><a class="code" href="cvmx-cprix-defs_8h.html#af35a1da5ba87f796e4cabf3d49ae00f5">02420</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__intr.html" title="cvmx_cpri::_intr">cvmx_cprix_intr</a> <a class="code" href="unioncvmx__cprix__intr.html" title="cvmx_cpri::_intr">cvmx_cprix_intr_t</a>;
<a name="l02421"></a>02421 <span class="comment"></span>
<a name="l02422"></a>02422 <span class="comment">/**</span>
<a name="l02423"></a>02423 <span class="comment"> * cvmx_cpri#_iq_rx_buf_status#</span>
<a name="l02424"></a>02424 <span class="comment"> */</span>
<a name="l02425"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html">02425</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html" title="cvmx_cpri::_iq_rx_buf_status#">cvmx_cprix_iq_rx_buf_statusx</a> {
<a name="l02426"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html#ab0d288af6e7212772a3898aa0df1da44">02426</a>     uint64_t <a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html#ab0d288af6e7212772a3898aa0df1da44">u64</a>;
<a name="l02427"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html">02427</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html">cvmx_cprix_iq_rx_buf_statusx_s</a> {
<a name="l02428"></a>02428 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02429"></a>02429 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a10ce14f7632362ad7caf7447d07b6c6c">reserved_32_63</a>               : 32;
<a name="l02430"></a>02430     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a1d2a5894139b5cb64616266e0f875e65">buffer_rx_underflow</a>          : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer underflow. */</span>
<a name="l02431"></a>02431     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a459613dff517a0060bb7d72f083db635">buffer_rx_overflow</a>           : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer overflow. */</span>
<a name="l02432"></a>02432 <span class="preprocessor">#else</span>
<a name="l02433"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a459613dff517a0060bb7d72f083db635">02433</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a459613dff517a0060bb7d72f083db635">buffer_rx_overflow</a>           : 16;
<a name="l02434"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a1d2a5894139b5cb64616266e0f875e65">02434</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a1d2a5894139b5cb64616266e0f875e65">buffer_rx_underflow</a>          : 16;
<a name="l02435"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a10ce14f7632362ad7caf7447d07b6c6c">02435</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html#a10ce14f7632362ad7caf7447d07b6c6c">reserved_32_63</a>               : 32;
<a name="l02436"></a>02436 <span class="preprocessor">#endif</span>
<a name="l02437"></a>02437 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html#ae8a903c2a73eff45b799e878720aa10d">s</a>;
<a name="l02438"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html#a08eefb97834d54c3bacf5d9a38c499b6">02438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__rx__buf__statusx_1_1cvmx__cprix__iq__rx__buf__statusx__s.html">cvmx_cprix_iq_rx_buf_statusx_s</a> <a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html#a08eefb97834d54c3bacf5d9a38c499b6">cnf75xx</a>;
<a name="l02439"></a>02439 };
<a name="l02440"></a><a class="code" href="cvmx-cprix-defs_8h.html#a57ecc54fec1ff5dc2e429d5895695bd8">02440</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html" title="cvmx_cpri::_iq_rx_buf_status#">cvmx_cprix_iq_rx_buf_statusx</a> <a class="code" href="unioncvmx__cprix__iq__rx__buf__statusx.html" title="cvmx_cpri::_iq_rx_buf_status#">cvmx_cprix_iq_rx_buf_statusx_t</a>;
<a name="l02441"></a>02441 <span class="comment"></span>
<a name="l02442"></a>02442 <span class="comment">/**</span>
<a name="l02443"></a>02443 <span class="comment"> * cvmx_cpri#_iq_rx_buf_sync_status#</span>
<a name="l02444"></a>02444 <span class="comment"> */</span>
<a name="l02445"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html">02445</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html" title="cvmx_cpri::_iq_rx_buf_sync_status#">cvmx_cprix_iq_rx_buf_sync_statusx</a> {
<a name="l02446"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html#a55a6e4e7320b4baf0f51ffe0844b936b">02446</a>     uint64_t <a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html#a55a6e4e7320b4baf0f51ffe0844b936b">u64</a>;
<a name="l02447"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html">02447</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html">cvmx_cprix_iq_rx_buf_sync_statusx_s</a> {
<a name="l02448"></a>02448 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02449"></a>02449 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#abd4be60d85266f5d9d62bdb4670dce48">reserved_32_63</a>               : 32;
<a name="l02450"></a>02450     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#a0e1701abeec8ce66457c871e1aa785f2">buffer_rx_wr_sync_error</a>      : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer write</span>
<a name="l02451"></a>02451 <span class="comment">                                                         synchronization errors. */</span>
<a name="l02452"></a>02452     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#ae031b259d279f28a0b5f83be5cc5af1e">buffer_rx_rd_sync_error</a>      : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer read</span>
<a name="l02453"></a>02453 <span class="comment">                                                         synchronization errors. */</span>
<a name="l02454"></a>02454 <span class="preprocessor">#else</span>
<a name="l02455"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#ae031b259d279f28a0b5f83be5cc5af1e">02455</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#ae031b259d279f28a0b5f83be5cc5af1e">buffer_rx_rd_sync_error</a>      : 16;
<a name="l02456"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#a0e1701abeec8ce66457c871e1aa785f2">02456</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#a0e1701abeec8ce66457c871e1aa785f2">buffer_rx_wr_sync_error</a>      : 16;
<a name="l02457"></a><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#abd4be60d85266f5d9d62bdb4670dce48">02457</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html#abd4be60d85266f5d9d62bdb4670dce48">reserved_32_63</a>               : 32;
<a name="l02458"></a>02458 <span class="preprocessor">#endif</span>
<a name="l02459"></a>02459 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html#a8e780fb7be02582b40f4c66e3b47c59a">s</a>;
<a name="l02460"></a><a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html#a6571a1277a2b3f9d5f82febf842f7589">02460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__rx__buf__sync__statusx_1_1cvmx__cprix__iq__rx__buf__sync__statusx__s.html">cvmx_cprix_iq_rx_buf_sync_statusx_s</a> <a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html#a6571a1277a2b3f9d5f82febf842f7589">cnf75xx</a>;
<a name="l02461"></a>02461 };
<a name="l02462"></a><a class="code" href="cvmx-cprix-defs_8h.html#a27bcb55e2fe7bb090478f000ddfc9ae4">02462</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html" title="cvmx_cpri::_iq_rx_buf_sync_status#">cvmx_cprix_iq_rx_buf_sync_statusx</a> <a class="code" href="unioncvmx__cprix__iq__rx__buf__sync__statusx.html" title="cvmx_cpri::_iq_rx_buf_sync_status#">cvmx_cprix_iq_rx_buf_sync_statusx_t</a>;
<a name="l02463"></a>02463 <span class="comment"></span>
<a name="l02464"></a>02464 <span class="comment">/**</span>
<a name="l02465"></a>02465 <span class="comment"> * cvmx_cpri#_iq_tx_buf_status#</span>
<a name="l02466"></a>02466 <span class="comment"> */</span>
<a name="l02467"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html">02467</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html" title="cvmx_cpri::_iq_tx_buf_status#">cvmx_cprix_iq_tx_buf_statusx</a> {
<a name="l02468"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html#a68111507e42b16232a5aaf27e4f4177d">02468</a>     uint64_t <a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html#a68111507e42b16232a5aaf27e4f4177d">u64</a>;
<a name="l02469"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html">02469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html">cvmx_cprix_iq_tx_buf_statusx_s</a> {
<a name="l02470"></a>02470 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02471"></a>02471 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a235d116627ab4c1fc571bc5818169545">reserved_32_63</a>               : 32;
<a name="l02472"></a>02472     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a563d497b3563e3044f526b1af2c17f69">buffer_tx_underflow</a>          : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer underflow. */</span>
<a name="l02473"></a>02473     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a979e29d4affe89c04935d98b94d3989e">buffer_tx_overflow</a>           : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer overflow. */</span>
<a name="l02474"></a>02474 <span class="preprocessor">#else</span>
<a name="l02475"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a979e29d4affe89c04935d98b94d3989e">02475</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a979e29d4affe89c04935d98b94d3989e">buffer_tx_overflow</a>           : 16;
<a name="l02476"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a563d497b3563e3044f526b1af2c17f69">02476</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a563d497b3563e3044f526b1af2c17f69">buffer_tx_underflow</a>          : 16;
<a name="l02477"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a235d116627ab4c1fc571bc5818169545">02477</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html#a235d116627ab4c1fc571bc5818169545">reserved_32_63</a>               : 32;
<a name="l02478"></a>02478 <span class="preprocessor">#endif</span>
<a name="l02479"></a>02479 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html#a3a1aab90a3e5da039239f99d2d6fa693">s</a>;
<a name="l02480"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html#acb5efe70e79a1937f246c769c976eaab">02480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__tx__buf__statusx_1_1cvmx__cprix__iq__tx__buf__statusx__s.html">cvmx_cprix_iq_tx_buf_statusx_s</a> <a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html#acb5efe70e79a1937f246c769c976eaab">cnf75xx</a>;
<a name="l02481"></a>02481 };
<a name="l02482"></a><a class="code" href="cvmx-cprix-defs_8h.html#aae32e6ef1956b749ae475408787d2218">02482</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html" title="cvmx_cpri::_iq_tx_buf_status#">cvmx_cprix_iq_tx_buf_statusx</a> <a class="code" href="unioncvmx__cprix__iq__tx__buf__statusx.html" title="cvmx_cpri::_iq_tx_buf_status#">cvmx_cprix_iq_tx_buf_statusx_t</a>;
<a name="l02483"></a>02483 <span class="comment"></span>
<a name="l02484"></a>02484 <span class="comment">/**</span>
<a name="l02485"></a>02485 <span class="comment"> * cvmx_cpri#_iq_tx_buf_sync_status#</span>
<a name="l02486"></a>02486 <span class="comment"> *</span>
<a name="l02487"></a>02487 <span class="comment"> * TX MAP transmitter FIFO sync buffering status.</span>
<a name="l02488"></a>02488 <span class="comment"> *</span>
<a name="l02489"></a>02489 <span class="comment"> */</span>
<a name="l02490"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html">02490</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html" title="cvmx_cpri::_iq_tx_buf_sync_status#">cvmx_cprix_iq_tx_buf_sync_statusx</a> {
<a name="l02491"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html#a75a94cae2d53a80579d47acf87132a53">02491</a>     uint64_t <a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html#a75a94cae2d53a80579d47acf87132a53">u64</a>;
<a name="l02492"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html">02492</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html">cvmx_cprix_iq_tx_buf_sync_statusx_s</a> {
<a name="l02493"></a>02493 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02494"></a>02494 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#ae6574f3eee84ae1965fd56af149c9a05">reserved_32_63</a>               : 32;
<a name="l02495"></a>02495     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#abe7502fd25a7b45628097388cf000bc7">buffer_tx_wr_sync_error</a>      : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer write</span>
<a name="l02496"></a>02496 <span class="comment">                                                         synchronization errors. */</span>
<a name="l02497"></a>02497     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#a12b6785543351d4b0c4f58189503ddbc">buffer_tx_rd_sync_error</a>      : 16; <span class="comment">/**&lt; One bit per AxC interface, with set bits indicating buffer read</span>
<a name="l02498"></a>02498 <span class="comment">                                                         synchronization errors. */</span>
<a name="l02499"></a>02499 <span class="preprocessor">#else</span>
<a name="l02500"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#a12b6785543351d4b0c4f58189503ddbc">02500</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#a12b6785543351d4b0c4f58189503ddbc">buffer_tx_rd_sync_error</a>      : 16;
<a name="l02501"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#abe7502fd25a7b45628097388cf000bc7">02501</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#abe7502fd25a7b45628097388cf000bc7">buffer_tx_wr_sync_error</a>      : 16;
<a name="l02502"></a><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#ae6574f3eee84ae1965fd56af149c9a05">02502</a>     uint64_t <a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html#ae6574f3eee84ae1965fd56af149c9a05">reserved_32_63</a>               : 32;
<a name="l02503"></a>02503 <span class="preprocessor">#endif</span>
<a name="l02504"></a>02504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html#af779263da4e592ee178ba0323ce454ae">s</a>;
<a name="l02505"></a><a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html#aaf5db0b5aa77b7894b70ef3e9161ba7b">02505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__iq__tx__buf__sync__statusx_1_1cvmx__cprix__iq__tx__buf__sync__statusx__s.html">cvmx_cprix_iq_tx_buf_sync_statusx_s</a> <a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html#aaf5db0b5aa77b7894b70ef3e9161ba7b">cnf75xx</a>;
<a name="l02506"></a>02506 };
<a name="l02507"></a><a class="code" href="cvmx-cprix-defs_8h.html#abe58dd40d3177e57f0b75ae01a89e955">02507</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html" title="cvmx_cpri::_iq_tx_buf_sync_status#">cvmx_cprix_iq_tx_buf_sync_statusx</a> <a class="code" href="unioncvmx__cprix__iq__tx__buf__sync__statusx.html" title="cvmx_cpri::_iq_tx_buf_sync_status#">cvmx_cprix_iq_tx_buf_sync_statusx_t</a>;
<a name="l02508"></a>02508 <span class="comment"></span>
<a name="l02509"></a>02509 <span class="comment">/**</span>
<a name="l02510"></a>02510 <span class="comment"> * cvmx_cpri#_lcv</span>
<a name="l02511"></a>02511 <span class="comment"> */</span>
<a name="l02512"></a><a class="code" href="unioncvmx__cprix__lcv.html">02512</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__lcv.html" title="cvmx_cpri::_lcv">cvmx_cprix_lcv</a> {
<a name="l02513"></a><a class="code" href="unioncvmx__cprix__lcv.html#a99dbaba916b365eac6001df915dd327c">02513</a>     uint64_t <a class="code" href="unioncvmx__cprix__lcv.html#a99dbaba916b365eac6001df915dd327c">u64</a>;
<a name="l02514"></a><a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html">02514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html">cvmx_cprix_lcv_s</a> {
<a name="l02515"></a>02515 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02516"></a>02516 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a8bd2dfefe89d95adb7775a827d7d8366">reserved_32_63</a>               : 32;
<a name="l02517"></a>02517     uint64_t <a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a577c1754f73b84247b13c4958b654bbb">cnt_lcv</a>                      : 32; <span class="comment">/**&lt; Detected number of line code violation indications from the 8b/10b</span>
<a name="l02518"></a>02518 <span class="comment">                                                         decoding block. The counter will saturate at 0xFFFFFFFF. */</span>
<a name="l02519"></a>02519 <span class="preprocessor">#else</span>
<a name="l02520"></a><a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a577c1754f73b84247b13c4958b654bbb">02520</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a577c1754f73b84247b13c4958b654bbb">cnt_lcv</a>                      : 32;
<a name="l02521"></a><a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a8bd2dfefe89d95adb7775a827d7d8366">02521</a>     uint64_t <a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html#a8bd2dfefe89d95adb7775a827d7d8366">reserved_32_63</a>               : 32;
<a name="l02522"></a>02522 <span class="preprocessor">#endif</span>
<a name="l02523"></a>02523 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__lcv.html#a8b653683d32993496dc2f21c01f9f2a4">s</a>;
<a name="l02524"></a><a class="code" href="unioncvmx__cprix__lcv.html#a9b92f701dfa0c1b554d5b5d39b012c81">02524</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__lcv_1_1cvmx__cprix__lcv__s.html">cvmx_cprix_lcv_s</a>               <a class="code" href="unioncvmx__cprix__lcv.html#a9b92f701dfa0c1b554d5b5d39b012c81">cnf75xx</a>;
<a name="l02525"></a>02525 };
<a name="l02526"></a><a class="code" href="cvmx-cprix-defs_8h.html#ab501a0e6c660c2118dcfabecb737975c">02526</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__lcv.html" title="cvmx_cpri::_lcv">cvmx_cprix_lcv</a> <a class="code" href="unioncvmx__cprix__lcv.html" title="cvmx_cpri::_lcv">cvmx_cprix_lcv_t</a>;
<a name="l02527"></a>02527 <span class="comment"></span>
<a name="l02528"></a>02528 <span class="comment">/**</span>
<a name="l02529"></a>02529 <span class="comment"> * cvmx_cpri#_map_config</span>
<a name="l02530"></a>02530 <span class="comment"> */</span>
<a name="l02531"></a><a class="code" href="unioncvmx__cprix__map__config.html">02531</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__config.html" title="cvmx_cpri::_map_config">cvmx_cprix_map_config</a> {
<a name="l02532"></a><a class="code" href="unioncvmx__cprix__map__config.html#a29b12e83808c898705003f92a33cc5d9">02532</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__config.html#a29b12e83808c898705003f92a33cc5d9">u64</a>;
<a name="l02533"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html">02533</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html">cvmx_cprix_map_config_s</a> {
<a name="l02534"></a>02534 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02535"></a>02535 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ab5e2842563a5600c396f2fd870507b26">reserved_8_63</a>                : 56;
<a name="l02536"></a>02536     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ae8859305142ff7fcc89f63b729477ef2">cpri_map_tx_tr_mode</a>          : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02537"></a>02537     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0ef0568be93b56defb1dd8c526ccff7b">cpri_map_rx_tr_mode</a>          : 1;  <span class="comment">/**&lt; N/A */</span>
<a name="l02538"></a>02538     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a91699f786b684e3b1aa536bce1c84482">map_interleave_mode</a>          : 1;  <span class="comment">/**&lt; 0 = I/Q data is bit-interleaved on the map interface. CPRI block does</span>
<a name="l02539"></a>02539 <span class="comment">                                                         not perform interleaving.</span>
<a name="l02540"></a>02540 <span class="comment">                                                         1 = I and Q data are separated on the map interface, and CPRI block</span>
<a name="l02541"></a>02541 <span class="comment">                                                         performs interleaving.</span>
<a name="l02542"></a>02542 <span class="comment">                                                         Must be set to 1 for correct operation, the RFIF RMAC does not perform</span>
<a name="l02543"></a>02543 <span class="comment">                                                         interleaving. */</span>
<a name="l02544"></a>02544     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0f73daddd5701dec593f3c19f4fb5aff">reserved_2_4</a>                 : 3;
<a name="l02545"></a>02545     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a9953c53b7871b4f2486a081b985aaf14">map_mode</a>                     : 2;  <span class="comment">/**&lt; Select the AxC mapping mode. Set to 0x0 while changing the AxC</span>
<a name="l02546"></a>02546 <span class="comment">                                                         mapping. Once the entire mapping has been programmed, set to 0x1 to</span>
<a name="l02547"></a>02547 <span class="comment">                                                         start using the new mapping. The values 0x2 and 0x3 are reserved. */</span>
<a name="l02548"></a>02548 <span class="preprocessor">#else</span>
<a name="l02549"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a9953c53b7871b4f2486a081b985aaf14">02549</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a9953c53b7871b4f2486a081b985aaf14">map_mode</a>                     : 2;
<a name="l02550"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0f73daddd5701dec593f3c19f4fb5aff">02550</a>     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0f73daddd5701dec593f3c19f4fb5aff">reserved_2_4</a>                 : 3;
<a name="l02551"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a91699f786b684e3b1aa536bce1c84482">02551</a>     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a91699f786b684e3b1aa536bce1c84482">map_interleave_mode</a>          : 1;
<a name="l02552"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0ef0568be93b56defb1dd8c526ccff7b">02552</a>     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#a0ef0568be93b56defb1dd8c526ccff7b">cpri_map_rx_tr_mode</a>          : 1;
<a name="l02553"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ae8859305142ff7fcc89f63b729477ef2">02553</a>     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ae8859305142ff7fcc89f63b729477ef2">cpri_map_tx_tr_mode</a>          : 1;
<a name="l02554"></a><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ab5e2842563a5600c396f2fd870507b26">02554</a>     uint64_t <a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html#ab5e2842563a5600c396f2fd870507b26">reserved_8_63</a>                : 56;
<a name="l02555"></a>02555 <span class="preprocessor">#endif</span>
<a name="l02556"></a>02556 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__config.html#ac8d181537a4474ee06556f8214bff770">s</a>;
<a name="l02557"></a><a class="code" href="unioncvmx__cprix__map__config.html#a880e2be5b2dc601b80f4f27f999b56a4">02557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__config_1_1cvmx__cprix__map__config__s.html">cvmx_cprix_map_config_s</a>        <a class="code" href="unioncvmx__cprix__map__config.html#a880e2be5b2dc601b80f4f27f999b56a4">cnf75xx</a>;
<a name="l02558"></a>02558 };
<a name="l02559"></a><a class="code" href="cvmx-cprix-defs_8h.html#a63ef25e82b7d2d4e4e651421180ff3c8">02559</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__config.html" title="cvmx_cpri::_map_config">cvmx_cprix_map_config</a> <a class="code" href="unioncvmx__cprix__map__config.html" title="cvmx_cpri::_map_config">cvmx_cprix_map_config_t</a>;
<a name="l02560"></a>02560 <span class="comment"></span>
<a name="l02561"></a>02561 <span class="comment">/**</span>
<a name="l02562"></a>02562 <span class="comment"> * cvmx_cpri#_map_k_select_rx#</span>
<a name="l02563"></a>02563 <span class="comment"> *</span>
<a name="l02564"></a>02564 <span class="comment"> * This register selects which K value is used for each 32-bit segment in the</span>
<a name="l02565"></a>02565 <span class="comment"> * recieve AxC mapping table. Each register selects the K value for 32</span>
<a name="l02566"></a>02566 <span class="comment"> * segments from 32*[b] to 32*([b]+1)-1.</span>
<a name="l02567"></a>02567 <span class="comment"> *</span>
<a name="l02568"></a>02568 <span class="comment"> * Note that the K value indicates the number of basic frames spanned by each</span>
<a name="l02569"></a>02569 <span class="comment"> * AxC container block.</span>
<a name="l02570"></a>02570 <span class="comment"> */</span>
<a name="l02571"></a><a class="code" href="unioncvmx__cprix__map__k__select__rxx.html">02571</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__k__select__rxx.html" title="cvmx_cpri::_map_k_select_rx#">cvmx_cprix_map_k_select_rxx</a> {
<a name="l02572"></a><a class="code" href="unioncvmx__cprix__map__k__select__rxx.html#ab467d399463b066b8a1a5fd83e19142c">02572</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__k__select__rxx.html#ab467d399463b066b8a1a5fd83e19142c">u64</a>;
<a name="l02573"></a><a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html">02573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html">cvmx_cprix_map_k_select_rxx_s</a> {
<a name="l02574"></a>02574 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02575"></a>02575 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a2e61ead8df396c92c49e955226a4f935">reserved_32_63</a>               : 32;
<a name="l02576"></a>02576     uint64_t <a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a9ff08ac246e52f50e58a3425f5edfd97">map_k_select_rx</a>              : 32; <span class="comment">/**&lt; Each bit i selects the K value use for the AxC(s) mapped in mapping table segment</span>
<a name="l02577"></a>02577 <span class="comment">                                                         i+b*[32].</span>
<a name="l02578"></a>02578 <span class="comment">                                                         0 = Use CPRI()_MAP_TBL_CONFIG[K0].</span>
<a name="l02579"></a>02579 <span class="comment">                                                         1 = Use CPRI()_MAP_TBL_CONFIG[K1]. */</span>
<a name="l02580"></a>02580 <span class="preprocessor">#else</span>
<a name="l02581"></a><a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a9ff08ac246e52f50e58a3425f5edfd97">02581</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a9ff08ac246e52f50e58a3425f5edfd97">map_k_select_rx</a>              : 32;
<a name="l02582"></a><a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a2e61ead8df396c92c49e955226a4f935">02582</a>     uint64_t <a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html#a2e61ead8df396c92c49e955226a4f935">reserved_32_63</a>               : 32;
<a name="l02583"></a>02583 <span class="preprocessor">#endif</span>
<a name="l02584"></a>02584 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__k__select__rxx.html#a864d632e4976e6223a9f5f63426891a4">s</a>;
<a name="l02585"></a><a class="code" href="unioncvmx__cprix__map__k__select__rxx.html#ade34be71a135e008deb7457f28e0bd37">02585</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__k__select__rxx_1_1cvmx__cprix__map__k__select__rxx__s.html">cvmx_cprix_map_k_select_rxx_s</a>  <a class="code" href="unioncvmx__cprix__map__k__select__rxx.html#ade34be71a135e008deb7457f28e0bd37">cnf75xx</a>;
<a name="l02586"></a>02586 };
<a name="l02587"></a><a class="code" href="cvmx-cprix-defs_8h.html#a25e23261505218b3415f02ef5b276b81">02587</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__k__select__rxx.html" title="cvmx_cpri::_map_k_select_rx#">cvmx_cprix_map_k_select_rxx</a> <a class="code" href="unioncvmx__cprix__map__k__select__rxx.html" title="cvmx_cpri::_map_k_select_rx#">cvmx_cprix_map_k_select_rxx_t</a>;
<a name="l02588"></a>02588 <span class="comment"></span>
<a name="l02589"></a>02589 <span class="comment">/**</span>
<a name="l02590"></a>02590 <span class="comment"> * cvmx_cpri#_map_k_select_tx#</span>
<a name="l02591"></a>02591 <span class="comment"> *</span>
<a name="l02592"></a>02592 <span class="comment"> * This register selects which K value is used for each 32-bit segment in the</span>
<a name="l02593"></a>02593 <span class="comment"> * recieve AxC mapping table. Each register selects the K value for 32</span>
<a name="l02594"></a>02594 <span class="comment"> * segments from 32*[b] to 32*([b]+1)-1.</span>
<a name="l02595"></a>02595 <span class="comment"> *</span>
<a name="l02596"></a>02596 <span class="comment"> * Note that the K value indicates the number of basic frames spanned by each</span>
<a name="l02597"></a>02597 <span class="comment"> * AxC container block.</span>
<a name="l02598"></a>02598 <span class="comment"> */</span>
<a name="l02599"></a><a class="code" href="unioncvmx__cprix__map__k__select__txx.html">02599</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__k__select__txx.html" title="cvmx_cpri::_map_k_select_tx#">cvmx_cprix_map_k_select_txx</a> {
<a name="l02600"></a><a class="code" href="unioncvmx__cprix__map__k__select__txx.html#a59980c6ab9e0cb881371b2d363f2c136">02600</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__k__select__txx.html#a59980c6ab9e0cb881371b2d363f2c136">u64</a>;
<a name="l02601"></a><a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html">02601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html">cvmx_cprix_map_k_select_txx_s</a> {
<a name="l02602"></a>02602 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02603"></a>02603 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a06e5d77846d662343426ee51d3c455fd">reserved_32_63</a>               : 32;
<a name="l02604"></a>02604     uint64_t <a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a255ce3e4be09136cc189b1298972f80b">map_k_select_tx</a>              : 32; <span class="comment">/**&lt; Each bit i selects the K value use for the AxC(s) mapped in mapping table segment</span>
<a name="l02605"></a>02605 <span class="comment">                                                         i+b*[32].</span>
<a name="l02606"></a>02606 <span class="comment">                                                         0 = Use CPRI()_MAP_TBL_CONFIG[K0].</span>
<a name="l02607"></a>02607 <span class="comment">                                                         1 = Use CPRI()_MAP_TBL_CONFIG[K1]. */</span>
<a name="l02608"></a>02608 <span class="preprocessor">#else</span>
<a name="l02609"></a><a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a255ce3e4be09136cc189b1298972f80b">02609</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a255ce3e4be09136cc189b1298972f80b">map_k_select_tx</a>              : 32;
<a name="l02610"></a><a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a06e5d77846d662343426ee51d3c455fd">02610</a>     uint64_t <a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html#a06e5d77846d662343426ee51d3c455fd">reserved_32_63</a>               : 32;
<a name="l02611"></a>02611 <span class="preprocessor">#endif</span>
<a name="l02612"></a>02612 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__k__select__txx.html#aaff6e34d7dad2bbdbc7d63b6adde9ad9">s</a>;
<a name="l02613"></a><a class="code" href="unioncvmx__cprix__map__k__select__txx.html#ad65c7bf66cf0c40501c8aceb9018065d">02613</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__k__select__txx_1_1cvmx__cprix__map__k__select__txx__s.html">cvmx_cprix_map_k_select_txx_s</a>  <a class="code" href="unioncvmx__cprix__map__k__select__txx.html#ad65c7bf66cf0c40501c8aceb9018065d">cnf75xx</a>;
<a name="l02614"></a>02614 };
<a name="l02615"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa55033b615496390fb5b31f81dbc1a10">02615</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__k__select__txx.html" title="cvmx_cpri::_map_k_select_tx#">cvmx_cprix_map_k_select_txx</a> <a class="code" href="unioncvmx__cprix__map__k__select__txx.html" title="cvmx_cpri::_map_k_select_tx#">cvmx_cprix_map_k_select_txx_t</a>;
<a name="l02616"></a>02616 <span class="comment"></span>
<a name="l02617"></a>02617 <span class="comment">/**</span>
<a name="l02618"></a>02618 <span class="comment"> * cvmx_cpri#_map_offset_rx</span>
<a name="l02619"></a>02619 <span class="comment"> *</span>
<a name="l02620"></a>02620 <span class="comment"> * This register controls the receive map offset. The RFIF register</span>
<a name="l02621"></a>02621 <span class="comment"> * RFIF_RETARD should be used to control receiver synchronization and this</span>
<a name="l02622"></a>02622 <span class="comment"> * register should be left at its default value.</span>
<a name="l02623"></a>02623 <span class="comment"> */</span>
<a name="l02624"></a><a class="code" href="unioncvmx__cprix__map__offset__rx.html">02624</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__offset__rx.html" title="cvmx_cpri::_map_offset_rx">cvmx_cprix_map_offset_rx</a> {
<a name="l02625"></a><a class="code" href="unioncvmx__cprix__map__offset__rx.html#a41937bfe808814afd475a1a76cfb4f01">02625</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__offset__rx.html#a41937bfe808814afd475a1a76cfb4f01">u64</a>;
<a name="l02626"></a><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html">02626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html">cvmx_cprix_map_offset_rx_s</a> {
<a name="l02627"></a>02627 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02628"></a>02628 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#a25f2dd809f809b2dd2e941999314e121">reserved_17_63</a>               : 47;
<a name="l02629"></a>02629     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#ab31af3c0427cb6ddeebe00253a2422b1">map_rx_hf_resync</a>             : 1;  <span class="comment">/**&lt; This bit enables synchronization every hyperframe instead of every radio frame.</span>
<a name="l02630"></a>02630 <span class="comment">                                                         When this bit is set, [MAP_RX_OFFSET_Z] is ignored. */</span>
<a name="l02631"></a>02631     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af323d9a91ff35617c8e7decbe9ec0005">map_rx_offset_z</a>              : 8;  <span class="comment">/**&lt; Hyperframe number for start of RX side AxC container block. */</span>
<a name="l02632"></a>02632     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af1f5f066bf29549db95b3e39246ddc0c">map_rx_offset_x</a>              : 8;  <span class="comment">/**&lt; Basic frame number for start of RX side AxC container block. */</span>
<a name="l02633"></a>02633 <span class="preprocessor">#else</span>
<a name="l02634"></a><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af1f5f066bf29549db95b3e39246ddc0c">02634</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af1f5f066bf29549db95b3e39246ddc0c">map_rx_offset_x</a>              : 8;
<a name="l02635"></a><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af323d9a91ff35617c8e7decbe9ec0005">02635</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#af323d9a91ff35617c8e7decbe9ec0005">map_rx_offset_z</a>              : 8;
<a name="l02636"></a><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#ab31af3c0427cb6ddeebe00253a2422b1">02636</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#ab31af3c0427cb6ddeebe00253a2422b1">map_rx_hf_resync</a>             : 1;
<a name="l02637"></a><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#a25f2dd809f809b2dd2e941999314e121">02637</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html#a25f2dd809f809b2dd2e941999314e121">reserved_17_63</a>               : 47;
<a name="l02638"></a>02638 <span class="preprocessor">#endif</span>
<a name="l02639"></a>02639 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__offset__rx.html#a9f875a995673549b5d6351bcaacccd88">s</a>;
<a name="l02640"></a><a class="code" href="unioncvmx__cprix__map__offset__rx.html#a9823fe2d700676975b3f7a78faf536af">02640</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__offset__rx_1_1cvmx__cprix__map__offset__rx__s.html">cvmx_cprix_map_offset_rx_s</a>     <a class="code" href="unioncvmx__cprix__map__offset__rx.html#a9823fe2d700676975b3f7a78faf536af">cnf75xx</a>;
<a name="l02641"></a>02641 };
<a name="l02642"></a><a class="code" href="cvmx-cprix-defs_8h.html#a02cc7b72900e08f4a85091dcff094f5c">02642</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__offset__rx.html" title="cvmx_cpri::_map_offset_rx">cvmx_cprix_map_offset_rx</a> <a class="code" href="unioncvmx__cprix__map__offset__rx.html" title="cvmx_cpri::_map_offset_rx">cvmx_cprix_map_offset_rx_t</a>;
<a name="l02643"></a>02643 <span class="comment"></span>
<a name="l02644"></a>02644 <span class="comment">/**</span>
<a name="l02645"></a>02645 <span class="comment"> * cvmx_cpri#_map_offset_tx</span>
<a name="l02646"></a>02646 <span class="comment"> *</span>
<a name="l02647"></a>02647 <span class="comment"> * This register determines the alignment of the transmitter RFP relative to</span>
<a name="l02648"></a>02648 <span class="comment"> * the CPRI hyperframe and basic frame numbers.</span>
<a name="l02649"></a>02649 <span class="comment"> */</span>
<a name="l02650"></a><a class="code" href="unioncvmx__cprix__map__offset__tx.html">02650</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__offset__tx.html" title="cvmx_cpri::_map_offset_tx">cvmx_cprix_map_offset_tx</a> {
<a name="l02651"></a><a class="code" href="unioncvmx__cprix__map__offset__tx.html#aacd3a99064bbe49169d7fcf54276bb64">02651</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__offset__tx.html#aacd3a99064bbe49169d7fcf54276bb64">u64</a>;
<a name="l02652"></a><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html">02652</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html">cvmx_cprix_map_offset_tx_s</a> {
<a name="l02653"></a>02653 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02654"></a>02654 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#ab972bc37968abfbfcaa9dc834b0b232e">reserved_17_63</a>               : 47;
<a name="l02655"></a>02655     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a9f4d9a7b02f96956b990282b743abdd3">map_tx_hf_resync</a>             : 1;  <span class="comment">/**&lt; This bit enables synchronization every hyperframe instead of every radio frame.</span>
<a name="l02656"></a>02656 <span class="comment">                                                         When this bit is set [MAP_TX_OFFSET_Z] will be ignored. */</span>
<a name="l02657"></a>02657     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a77bf3844fef334d7a299d4dc51873636">map_tx_offset_z</a>              : 8;  <span class="comment">/**&lt; Hyperframe number for start of TX side A&amp;C container block. */</span>
<a name="l02658"></a>02658     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a142b53aa0f6aa4d6fdadff540c071713">map_tx_offset_x</a>              : 8;  <span class="comment">/**&lt; Basic frame number for start of TX side A&amp;C container block. */</span>
<a name="l02659"></a>02659 <span class="preprocessor">#else</span>
<a name="l02660"></a><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a142b53aa0f6aa4d6fdadff540c071713">02660</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a142b53aa0f6aa4d6fdadff540c071713">map_tx_offset_x</a>              : 8;
<a name="l02661"></a><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a77bf3844fef334d7a299d4dc51873636">02661</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a77bf3844fef334d7a299d4dc51873636">map_tx_offset_z</a>              : 8;
<a name="l02662"></a><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a9f4d9a7b02f96956b990282b743abdd3">02662</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#a9f4d9a7b02f96956b990282b743abdd3">map_tx_hf_resync</a>             : 1;
<a name="l02663"></a><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#ab972bc37968abfbfcaa9dc834b0b232e">02663</a>     uint64_t <a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html#ab972bc37968abfbfcaa9dc834b0b232e">reserved_17_63</a>               : 47;
<a name="l02664"></a>02664 <span class="preprocessor">#endif</span>
<a name="l02665"></a>02665 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__offset__tx.html#ae0207d7cb7d6011c476072390a5811c2">s</a>;
<a name="l02666"></a><a class="code" href="unioncvmx__cprix__map__offset__tx.html#a3b318c4ec450715f6959363056859ecb">02666</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__offset__tx_1_1cvmx__cprix__map__offset__tx__s.html">cvmx_cprix_map_offset_tx_s</a>     <a class="code" href="unioncvmx__cprix__map__offset__tx.html#a3b318c4ec450715f6959363056859ecb">cnf75xx</a>;
<a name="l02667"></a>02667 };
<a name="l02668"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa00d2f718e6164f3eac8515e4d775319">02668</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__offset__tx.html" title="cvmx_cpri::_map_offset_tx">cvmx_cprix_map_offset_tx</a> <a class="code" href="unioncvmx__cprix__map__offset__tx.html" title="cvmx_cpri::_map_offset_tx">cvmx_cprix_map_offset_tx_t</a>;
<a name="l02669"></a>02669 <span class="comment"></span>
<a name="l02670"></a>02670 <span class="comment">/**</span>
<a name="l02671"></a>02671 <span class="comment"> * cvmx_cpri#_map_smpl_cfg_rx</span>
<a name="l02672"></a>02672 <span class="comment"> *</span>
<a name="l02673"></a>02673 <span class="comment"> * This register configures AxC sample with used for the reciever AxC</span>
<a name="l02674"></a>02674 <span class="comment"> * mapping.</span>
<a name="l02675"></a>02675 <span class="comment"> *</span>
<a name="l02676"></a>02676 <span class="comment"> * To read the current sample width for an AxC, first write this register</span>
<a name="l02677"></a>02677 <span class="comment"> * with [AXC] set to the desired AxC, and [CFG] cleared to zero. Then read</span>
<a name="l02678"></a>02678 <span class="comment"> * back the [WIDTH] value.</span>
<a name="l02679"></a>02679 <span class="comment"> */</span>
<a name="l02680"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html">02680</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html" title="cvmx_cpri::_map_smpl_cfg_rx">cvmx_cprix_map_smpl_cfg_rx</a> {
<a name="l02681"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html#a3650ac2988cd81b4ff13e8c71bf13c76">02681</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html#a3650ac2988cd81b4ff13e8c71bf13c76">u64</a>;
<a name="l02682"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html">02682</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html">cvmx_cprix_map_smpl_cfg_rx_s</a> {
<a name="l02683"></a>02683 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02684"></a>02684 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad14dbf46b2ac28d5cbdb3b56e6c56370">reserved_13_63</a>               : 51;
<a name="l02685"></a>02685     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a837faee13acb79bdb79c898e1cd0fa4c">axc</a>                          : 5;  <span class="comment">/**&lt; Select the AxC. */</span>
<a name="l02686"></a>02686     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a252de2e4f51ed9c4a6d5315fe2539222">cfg</a>                          : 1;  <span class="comment">/**&lt; When this bit is written, the sample width for [AXC] will be updated</span>
<a name="l02687"></a>02687 <span class="comment">                                                         to [WIDTH]. The bit is cleared after the write. When this bit is</span>
<a name="l02688"></a>02688 <span class="comment">                                                         clear, no action is taken on the write. */</span>
<a name="l02689"></a>02689     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#adbc06f38c2ff73084b350bf581e29811">reserved_5_6</a>                 : 2;
<a name="l02690"></a>02690     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad1f43405eb14c897fe7a65ade1fb3c88">width</a>                        : 5;  <span class="comment">/**&lt; AxC sample width. */</span>
<a name="l02691"></a>02691 <span class="preprocessor">#else</span>
<a name="l02692"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad1f43405eb14c897fe7a65ade1fb3c88">02692</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad1f43405eb14c897fe7a65ade1fb3c88">width</a>                        : 5;
<a name="l02693"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#adbc06f38c2ff73084b350bf581e29811">02693</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#adbc06f38c2ff73084b350bf581e29811">reserved_5_6</a>                 : 2;
<a name="l02694"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a252de2e4f51ed9c4a6d5315fe2539222">02694</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a252de2e4f51ed9c4a6d5315fe2539222">cfg</a>                          : 1;
<a name="l02695"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a837faee13acb79bdb79c898e1cd0fa4c">02695</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#a837faee13acb79bdb79c898e1cd0fa4c">axc</a>                          : 5;
<a name="l02696"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad14dbf46b2ac28d5cbdb3b56e6c56370">02696</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html#ad14dbf46b2ac28d5cbdb3b56e6c56370">reserved_13_63</a>               : 51;
<a name="l02697"></a>02697 <span class="preprocessor">#endif</span>
<a name="l02698"></a>02698 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html#a61d9c5477f0fc1d4bb7092713c450b82">s</a>;
<a name="l02699"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html#a82589b1481328d2d710ed8b06336c0fb">02699</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__smpl__cfg__rx_1_1cvmx__cprix__map__smpl__cfg__rx__s.html">cvmx_cprix_map_smpl_cfg_rx_s</a>   <a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html#a82589b1481328d2d710ed8b06336c0fb">cnf75xx</a>;
<a name="l02700"></a>02700 };
<a name="l02701"></a><a class="code" href="cvmx-cprix-defs_8h.html#a457da0b53f151289be1f83862a3af41f">02701</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html" title="cvmx_cpri::_map_smpl_cfg_rx">cvmx_cprix_map_smpl_cfg_rx</a> <a class="code" href="unioncvmx__cprix__map__smpl__cfg__rx.html" title="cvmx_cpri::_map_smpl_cfg_rx">cvmx_cprix_map_smpl_cfg_rx_t</a>;
<a name="l02702"></a>02702 <span class="comment"></span>
<a name="l02703"></a>02703 <span class="comment">/**</span>
<a name="l02704"></a>02704 <span class="comment"> * cvmx_cpri#_map_smpl_cfg_tx</span>
<a name="l02705"></a>02705 <span class="comment"> *</span>
<a name="l02706"></a>02706 <span class="comment"> * This register configures AxC sample with used for the transmit AxC</span>
<a name="l02707"></a>02707 <span class="comment"> * mapping.</span>
<a name="l02708"></a>02708 <span class="comment"> *</span>
<a name="l02709"></a>02709 <span class="comment"> * To read the current sample width for an AxC, first write this register</span>
<a name="l02710"></a>02710 <span class="comment"> * with [AXC] set to the desired AxC, and [CFG] cleared to zero. Then read</span>
<a name="l02711"></a>02711 <span class="comment"> * back the [WIDTH] value.</span>
<a name="l02712"></a>02712 <span class="comment"> */</span>
<a name="l02713"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html">02713</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html" title="cvmx_cpri::_map_smpl_cfg_tx">cvmx_cprix_map_smpl_cfg_tx</a> {
<a name="l02714"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html#aa1002f9144362b23c384409d95100aa1">02714</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html#aa1002f9144362b23c384409d95100aa1">u64</a>;
<a name="l02715"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html">02715</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html">cvmx_cprix_map_smpl_cfg_tx_s</a> {
<a name="l02716"></a>02716 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02717"></a>02717 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a7552d5282e395503e8415ef6d70c33c4">reserved_13_63</a>               : 51;
<a name="l02718"></a>02718     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a03bb65643fb4bdfe8e8c27ef2805cfcb">axc</a>                          : 5;  <span class="comment">/**&lt; Select the AxC. */</span>
<a name="l02719"></a>02719     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a8085ba746643c02e88319cbb92a55770">cfg</a>                          : 1;  <span class="comment">/**&lt; When this bit is written, the sample width for [AXC] will be updated</span>
<a name="l02720"></a>02720 <span class="comment">                                                         to [WIDTH]. The bit is cleared after the write. When this bit is</span>
<a name="l02721"></a>02721 <span class="comment">                                                         clear, no action is taken on the write. */</span>
<a name="l02722"></a>02722     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a878ff1fa054688cee97e1c482fcb43d8">reserved_5_6</a>                 : 2;
<a name="l02723"></a>02723     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a92c83216d4939f975bbb7bc99c766922">width</a>                        : 5;  <span class="comment">/**&lt; AxC sample width. */</span>
<a name="l02724"></a>02724 <span class="preprocessor">#else</span>
<a name="l02725"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a92c83216d4939f975bbb7bc99c766922">02725</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a92c83216d4939f975bbb7bc99c766922">width</a>                        : 5;
<a name="l02726"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a878ff1fa054688cee97e1c482fcb43d8">02726</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a878ff1fa054688cee97e1c482fcb43d8">reserved_5_6</a>                 : 2;
<a name="l02727"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a8085ba746643c02e88319cbb92a55770">02727</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a8085ba746643c02e88319cbb92a55770">cfg</a>                          : 1;
<a name="l02728"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a03bb65643fb4bdfe8e8c27ef2805cfcb">02728</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a03bb65643fb4bdfe8e8c27ef2805cfcb">axc</a>                          : 5;
<a name="l02729"></a><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a7552d5282e395503e8415ef6d70c33c4">02729</a>     uint64_t <a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html#a7552d5282e395503e8415ef6d70c33c4">reserved_13_63</a>               : 51;
<a name="l02730"></a>02730 <span class="preprocessor">#endif</span>
<a name="l02731"></a>02731 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html#af87e2c201a9e6c51383b06e71507ff92">s</a>;
<a name="l02732"></a><a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html#aeaf26819c79f6bf3f0cbda0c405f122b">02732</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__smpl__cfg__tx_1_1cvmx__cprix__map__smpl__cfg__tx__s.html">cvmx_cprix_map_smpl_cfg_tx_s</a>   <a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html#aeaf26819c79f6bf3f0cbda0c405f122b">cnf75xx</a>;
<a name="l02733"></a>02733 };
<a name="l02734"></a><a class="code" href="cvmx-cprix-defs_8h.html#a18b004dd5b2fe78bd9d2a05ad49442d0">02734</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html" title="cvmx_cpri::_map_smpl_cfg_tx">cvmx_cprix_map_smpl_cfg_tx</a> <a class="code" href="unioncvmx__cprix__map__smpl__cfg__tx.html" title="cvmx_cpri::_map_smpl_cfg_tx">cvmx_cprix_map_smpl_cfg_tx_t</a>;
<a name="l02735"></a>02735 <span class="comment"></span>
<a name="l02736"></a>02736 <span class="comment">/**</span>
<a name="l02737"></a>02737 <span class="comment"> * cvmx_cpri#_map_tbl_config</span>
<a name="l02738"></a>02738 <span class="comment"> *</span>
<a name="l02739"></a>02739 <span class="comment"> * This register stores two possible K values that can be used for mapping</span>
<a name="l02740"></a>02740 <span class="comment"> * AxCs. The K parameter specifies the number of basic frames spanned by an</span>
<a name="l02741"></a>02741 <span class="comment"> * AxC container block.</span>
<a name="l02742"></a>02742 <span class="comment"> *</span>
<a name="l02743"></a>02743 <span class="comment"> * The AxC mapping selects between using [K0] or [K1] using the</span>
<a name="l02744"></a>02744 <span class="comment"> * CPRI()_MAP_K_SELECT_RX and CPRI()_MAP_K_SELECT_TX register.</span>
<a name="l02745"></a>02745 <span class="comment"> */</span>
<a name="l02746"></a><a class="code" href="unioncvmx__cprix__map__tbl__config.html">02746</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__config.html" title="cvmx_cpri::_map_tbl_config">cvmx_cprix_map_tbl_config</a> {
<a name="l02747"></a><a class="code" href="unioncvmx__cprix__map__tbl__config.html#a533c51220fe595e14960cec49ea7a860">02747</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__config.html#a533c51220fe595e14960cec49ea7a860">u64</a>;
<a name="l02748"></a><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html">02748</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html">cvmx_cprix_map_tbl_config_s</a> {
<a name="l02749"></a>02749 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02750"></a>02750 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#aba33e0a219cd20d33d03012a6251165b">reserved_22_63</a>               : 42;
<a name="l02751"></a>02751     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a95902eea220e0f37298a73b7fb31b4c8">k1</a>                           : 6;  <span class="comment">/**&lt; Number of basic frames in an AxC container block. */</span>
<a name="l02752"></a>02752     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a53c3bc5a52182cf4592cd7a51e763a7e">reserved_6_15</a>                : 10;
<a name="l02753"></a>02753     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#ae9d695c227dd3966fc1733ecba992a99">k0</a>                           : 6;  <span class="comment">/**&lt; Number of basic frames in an AxC container block. */</span>
<a name="l02754"></a>02754 <span class="preprocessor">#else</span>
<a name="l02755"></a><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#ae9d695c227dd3966fc1733ecba992a99">02755</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#ae9d695c227dd3966fc1733ecba992a99">k0</a>                           : 6;
<a name="l02756"></a><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a53c3bc5a52182cf4592cd7a51e763a7e">02756</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a53c3bc5a52182cf4592cd7a51e763a7e">reserved_6_15</a>                : 10;
<a name="l02757"></a><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a95902eea220e0f37298a73b7fb31b4c8">02757</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#a95902eea220e0f37298a73b7fb31b4c8">k1</a>                           : 6;
<a name="l02758"></a><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#aba33e0a219cd20d33d03012a6251165b">02758</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html#aba33e0a219cd20d33d03012a6251165b">reserved_22_63</a>               : 42;
<a name="l02759"></a>02759 <span class="preprocessor">#endif</span>
<a name="l02760"></a>02760 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__config.html#aa3d206bd8e8bde6d963cbd345e1474f5">s</a>;
<a name="l02761"></a><a class="code" href="unioncvmx__cprix__map__tbl__config.html#ac2e6e65f90166486ccf465cd5c6b9391">02761</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__config_1_1cvmx__cprix__map__tbl__config__s.html">cvmx_cprix_map_tbl_config_s</a>    <a class="code" href="unioncvmx__cprix__map__tbl__config.html#ac2e6e65f90166486ccf465cd5c6b9391">cnf75xx</a>;
<a name="l02762"></a>02762 };
<a name="l02763"></a><a class="code" href="cvmx-cprix-defs_8h.html#a8890faff5abd0b69493b9309159fcffb">02763</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__config.html" title="cvmx_cpri::_map_tbl_config">cvmx_cprix_map_tbl_config</a> <a class="code" href="unioncvmx__cprix__map__tbl__config.html" title="cvmx_cpri::_map_tbl_config">cvmx_cprix_map_tbl_config_t</a>;
<a name="l02764"></a>02764 <span class="comment"></span>
<a name="l02765"></a>02765 <span class="comment">/**</span>
<a name="l02766"></a>02766 <span class="comment"> * cvmx_cpri#_map_tbl_index</span>
<a name="l02767"></a>02767 <span class="comment"> *</span>
<a name="l02768"></a>02768 <span class="comment"> * This register specifies which mapping table segment will be read/written by</span>
<a name="l02769"></a>02769 <span class="comment"> * accesses to any of the registers:</span>
<a name="l02770"></a>02770 <span class="comment"> * * CPRI()_MAP_TBL_RX0</span>
<a name="l02771"></a>02771 <span class="comment"> * * CPRI()_MAP_TBL_RX1</span>
<a name="l02772"></a>02772 <span class="comment"> * * CPRI()_MAP_TBL_TX0</span>
<a name="l02773"></a>02773 <span class="comment"> * * CPRI()_MAP_TBL_TX1</span>
<a name="l02774"></a>02774 <span class="comment"> *</span>
<a name="l02775"></a>02775 <span class="comment"> * Note that a write to CPRI()_MAP_TBL_RX1 or CPRI()_MAP_TBL_TX1 will</span>
<a name="l02776"></a>02776 <span class="comment"> * automatically increment this register to one.</span>
<a name="l02777"></a>02777 <span class="comment"> */</span>
<a name="l02778"></a><a class="code" href="unioncvmx__cprix__map__tbl__index.html">02778</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__index.html" title="cvmx_cpri::_map_tbl_index">cvmx_cprix_map_tbl_index</a> {
<a name="l02779"></a><a class="code" href="unioncvmx__cprix__map__tbl__index.html#a3218ef2dda6e4293f9c8573994ea0041">02779</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__index.html#a3218ef2dda6e4293f9c8573994ea0041">u64</a>;
<a name="l02780"></a><a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html">02780</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html">cvmx_cprix_map_tbl_index_s</a> {
<a name="l02781"></a>02781 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02782"></a>02782 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#a40a2055493f10b00d95994efe0b8e770">reserved_11_63</a>               : 53;
<a name="l02783"></a>02783     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#ad978311ee24dcfced73195e1966c951c">map_conf_index</a>               : 11; <span class="comment">/**&lt; Mapping table index. */</span>
<a name="l02784"></a>02784 <span class="preprocessor">#else</span>
<a name="l02785"></a><a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#ad978311ee24dcfced73195e1966c951c">02785</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#ad978311ee24dcfced73195e1966c951c">map_conf_index</a>               : 11;
<a name="l02786"></a><a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#a40a2055493f10b00d95994efe0b8e770">02786</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html#a40a2055493f10b00d95994efe0b8e770">reserved_11_63</a>               : 53;
<a name="l02787"></a>02787 <span class="preprocessor">#endif</span>
<a name="l02788"></a>02788 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__index.html#abc030f44d3a28885cd41ce25d5e613b1">s</a>;
<a name="l02789"></a><a class="code" href="unioncvmx__cprix__map__tbl__index.html#ac3f7237634fcb7636bd91e96422375e4">02789</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__index_1_1cvmx__cprix__map__tbl__index__s.html">cvmx_cprix_map_tbl_index_s</a>     <a class="code" href="unioncvmx__cprix__map__tbl__index.html#ac3f7237634fcb7636bd91e96422375e4">cnf75xx</a>;
<a name="l02790"></a>02790 };
<a name="l02791"></a><a class="code" href="cvmx-cprix-defs_8h.html#aefb92c6cccde2e25786e54707cd6ebb7">02791</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__index.html" title="cvmx_cpri::_map_tbl_index">cvmx_cprix_map_tbl_index</a> <a class="code" href="unioncvmx__cprix__map__tbl__index.html" title="cvmx_cpri::_map_tbl_index">cvmx_cprix_map_tbl_index_t</a>;
<a name="l02792"></a>02792 <span class="comment"></span>
<a name="l02793"></a>02793 <span class="comment">/**</span>
<a name="l02794"></a>02794 <span class="comment"> * cvmx_cpri#_map_tbl_rx0</span>
<a name="l02795"></a>02795 <span class="comment"> */</span>
<a name="l02796"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx0.html">02796</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__rx0.html" title="cvmx_cpri::_map_tbl_rx0">cvmx_cprix_map_tbl_rx0</a> {
<a name="l02797"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx0.html#abe59feb2aeeb115f542eeb85f7499940">02797</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__rx0.html#abe59feb2aeeb115f542eeb85f7499940">u64</a>;
<a name="l02798"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html">02798</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html">cvmx_cprix_map_tbl_rx0_s</a> {
<a name="l02799"></a>02799 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02800"></a>02800 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ad300c2ed475bf9804f5f875efeced89e">reserved_32_63</a>               : 32;
<a name="l02801"></a>02801     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ab49560a360d8832dc782644dad132246">width1</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 1 divided by two. */</span>
<a name="l02802"></a>02802     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a3ee33df24dac68017fc82e85001a40c4">reserved_25_26</a>               : 2;
<a name="l02803"></a>02803     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac0a4e0e744a9279434ac93b828e725b3">position1</a>                    : 3;  <span class="comment">/**&lt; Start position of entry 1 divided by two. The start position is</span>
<a name="l02804"></a>02804 <span class="comment">                                                         relative to bit 0xA (e.g., [POSITION1] = 1 results in entry 1 starting</span>
<a name="l02805"></a>02805 <span class="comment">                                                         at bit 0xC). */</span>
<a name="l02806"></a>02806     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac5cbf0d26b2bab048bc70913a479a71a">axc1</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 1. */</span>
<a name="l02807"></a>02807     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a398d39abae4a28ead13941d46b37e006">enable1</a>                      : 1;  <span class="comment">/**&lt; Enable entry 1. */</span>
<a name="l02808"></a>02808     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac44b4b9ccf865d1cfc25a3e1f743e38f">width0</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 0 divided by two. */</span>
<a name="l02809"></a>02809     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#aa10cb2bc92391c2cf49ce059bf5979b8">reserved_9_10</a>                : 2;
<a name="l02810"></a>02810     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a05e62cd137b3e293597a8ae592171500">position0</a>                    : 3;  <span class="comment">/**&lt; Start position of entry 0 divided by two. The start position is</span>
<a name="l02811"></a>02811 <span class="comment">                                                         relative to bit 0x0 (e.g., [POSITION0] = 1 results in entry 0 starting</span>
<a name="l02812"></a>02812 <span class="comment">                                                         at bit 0x2). */</span>
<a name="l02813"></a>02813     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac01a1b69381e6d636347afd583a7e075">axc0</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 0. */</span>
<a name="l02814"></a>02814     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a2969f03922f78018943d978a751f3ea2">enable0</a>                      : 1;  <span class="comment">/**&lt; Enable entry 0. */</span>
<a name="l02815"></a>02815 <span class="preprocessor">#else</span>
<a name="l02816"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a2969f03922f78018943d978a751f3ea2">02816</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a2969f03922f78018943d978a751f3ea2">enable0</a>                      : 1;
<a name="l02817"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac01a1b69381e6d636347afd583a7e075">02817</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac01a1b69381e6d636347afd583a7e075">axc0</a>                         : 5;
<a name="l02818"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a05e62cd137b3e293597a8ae592171500">02818</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a05e62cd137b3e293597a8ae592171500">position0</a>                    : 3;
<a name="l02819"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#aa10cb2bc92391c2cf49ce059bf5979b8">02819</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#aa10cb2bc92391c2cf49ce059bf5979b8">reserved_9_10</a>                : 2;
<a name="l02820"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac44b4b9ccf865d1cfc25a3e1f743e38f">02820</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac44b4b9ccf865d1cfc25a3e1f743e38f">width0</a>                       : 5;
<a name="l02821"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a398d39abae4a28ead13941d46b37e006">02821</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a398d39abae4a28ead13941d46b37e006">enable1</a>                      : 1;
<a name="l02822"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac5cbf0d26b2bab048bc70913a479a71a">02822</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac5cbf0d26b2bab048bc70913a479a71a">axc1</a>                         : 5;
<a name="l02823"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac0a4e0e744a9279434ac93b828e725b3">02823</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ac0a4e0e744a9279434ac93b828e725b3">position1</a>                    : 3;
<a name="l02824"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a3ee33df24dac68017fc82e85001a40c4">02824</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#a3ee33df24dac68017fc82e85001a40c4">reserved_25_26</a>               : 2;
<a name="l02825"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ab49560a360d8832dc782644dad132246">02825</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ab49560a360d8832dc782644dad132246">width1</a>                       : 5;
<a name="l02826"></a><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ad300c2ed475bf9804f5f875efeced89e">02826</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html#ad300c2ed475bf9804f5f875efeced89e">reserved_32_63</a>               : 32;
<a name="l02827"></a>02827 <span class="preprocessor">#endif</span>
<a name="l02828"></a>02828 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__rx0.html#afb3d5251e8bf50355df9cb8b75886c44">s</a>;
<a name="l02829"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx0.html#a79c7219954b0c5d92f90d74ed3883485">02829</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__rx0_1_1cvmx__cprix__map__tbl__rx0__s.html">cvmx_cprix_map_tbl_rx0_s</a>       <a class="code" href="unioncvmx__cprix__map__tbl__rx0.html#a79c7219954b0c5d92f90d74ed3883485">cnf75xx</a>;
<a name="l02830"></a>02830 };
<a name="l02831"></a><a class="code" href="cvmx-cprix-defs_8h.html#aa035a71a1b58d012db053173a927ae3a">02831</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__rx0.html" title="cvmx_cpri::_map_tbl_rx0">cvmx_cprix_map_tbl_rx0</a> <a class="code" href="unioncvmx__cprix__map__tbl__rx0.html" title="cvmx_cpri::_map_tbl_rx0">cvmx_cprix_map_tbl_rx0_t</a>;
<a name="l02832"></a>02832 <span class="comment"></span>
<a name="l02833"></a>02833 <span class="comment">/**</span>
<a name="l02834"></a>02834 <span class="comment"> * cvmx_cpri#_map_tbl_rx1</span>
<a name="l02835"></a>02835 <span class="comment"> *</span>
<a name="l02836"></a>02836 <span class="comment"> * The receive mapping table configuration for entry 2 in the segment selected by</span>
<a name="l02837"></a>02837 <span class="comment"> * CPRI()_MAP_TBL_INDEX.</span>
<a name="l02838"></a>02838 <span class="comment"> *</span>
<a name="l02839"></a>02839 <span class="comment"> * When this register is written, CPRI()_MAP_TBL_INDEX automatically</span>
<a name="l02840"></a>02840 <span class="comment"> * increments by one.</span>
<a name="l02841"></a>02841 <span class="comment"> */</span>
<a name="l02842"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx1.html">02842</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__rx1.html" title="cvmx_cpri::_map_tbl_rx1">cvmx_cprix_map_tbl_rx1</a> {
<a name="l02843"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx1.html#a3b17bbb7f789403efaf2cdf7451b4497">02843</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__rx1.html#a3b17bbb7f789403efaf2cdf7451b4497">u64</a>;
<a name="l02844"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html">02844</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html">cvmx_cprix_map_tbl_rx1_s</a> {
<a name="l02845"></a>02845 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02846"></a>02846 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a68bec89cb5e9f24173422df3ccfd9b74">reserved_16_63</a>               : 48;
<a name="l02847"></a>02847     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a806f668943b84e908c414e222d5e74db">width2</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 2 divided by two. */</span>
<a name="l02848"></a>02848     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#af10d67207e8ede79fd95f6966ee99618">reserved_9_10</a>                : 2;
<a name="l02849"></a>02849     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#afb3fbade9a6fb426a97fe0c98d277aa6">position2</a>                    : 3;  <span class="comment">/**&lt; Start position of entry 2 divided by two. The start position is</span>
<a name="l02850"></a>02850 <span class="comment">                                                         relative to bit 0x14 (e.g., [POSITION2] = 1 results in entry 2 starting</span>
<a name="l02851"></a>02851 <span class="comment">                                                         at bit 0x16). */</span>
<a name="l02852"></a>02852     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a0c9df53b9c4447ed80544a4d3a0fd625">axc2</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 2. */</span>
<a name="l02853"></a>02853     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#ac58f6ed648b4de4f3637a6bf087e7467">enable2</a>                      : 1;  <span class="comment">/**&lt; Enable entry 2. */</span>
<a name="l02854"></a>02854 <span class="preprocessor">#else</span>
<a name="l02855"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#ac58f6ed648b4de4f3637a6bf087e7467">02855</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#ac58f6ed648b4de4f3637a6bf087e7467">enable2</a>                      : 1;
<a name="l02856"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a0c9df53b9c4447ed80544a4d3a0fd625">02856</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a0c9df53b9c4447ed80544a4d3a0fd625">axc2</a>                         : 5;
<a name="l02857"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#afb3fbade9a6fb426a97fe0c98d277aa6">02857</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#afb3fbade9a6fb426a97fe0c98d277aa6">position2</a>                    : 3;
<a name="l02858"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#af10d67207e8ede79fd95f6966ee99618">02858</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#af10d67207e8ede79fd95f6966ee99618">reserved_9_10</a>                : 2;
<a name="l02859"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a806f668943b84e908c414e222d5e74db">02859</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a806f668943b84e908c414e222d5e74db">width2</a>                       : 5;
<a name="l02860"></a><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a68bec89cb5e9f24173422df3ccfd9b74">02860</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html#a68bec89cb5e9f24173422df3ccfd9b74">reserved_16_63</a>               : 48;
<a name="l02861"></a>02861 <span class="preprocessor">#endif</span>
<a name="l02862"></a>02862 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__rx1.html#a6477290623c322aee60c6be931229d2c">s</a>;
<a name="l02863"></a><a class="code" href="unioncvmx__cprix__map__tbl__rx1.html#a0cb19f8cbe97b30336d49e020e753b1e">02863</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__rx1_1_1cvmx__cprix__map__tbl__rx1__s.html">cvmx_cprix_map_tbl_rx1_s</a>       <a class="code" href="unioncvmx__cprix__map__tbl__rx1.html#a0cb19f8cbe97b30336d49e020e753b1e">cnf75xx</a>;
<a name="l02864"></a>02864 };
<a name="l02865"></a><a class="code" href="cvmx-cprix-defs_8h.html#a7e22631bee23796f20c75abd30d0cae2">02865</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__rx1.html" title="cvmx_cpri::_map_tbl_rx1">cvmx_cprix_map_tbl_rx1</a> <a class="code" href="unioncvmx__cprix__map__tbl__rx1.html" title="cvmx_cpri::_map_tbl_rx1">cvmx_cprix_map_tbl_rx1_t</a>;
<a name="l02866"></a>02866 <span class="comment"></span>
<a name="l02867"></a>02867 <span class="comment">/**</span>
<a name="l02868"></a>02868 <span class="comment"> * cvmx_cpri#_map_tbl_tx0</span>
<a name="l02869"></a>02869 <span class="comment"> */</span>
<a name="l02870"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx0.html">02870</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__tx0.html" title="cvmx_cpri::_map_tbl_tx0">cvmx_cprix_map_tbl_tx0</a> {
<a name="l02871"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx0.html#ab7de87d22a63456bacc02ce93a871897">02871</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__tx0.html#ab7de87d22a63456bacc02ce93a871897">u64</a>;
<a name="l02872"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html">02872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html">cvmx_cprix_map_tbl_tx0_s</a> {
<a name="l02873"></a>02873 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02874"></a>02874 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a519b53f1bfe8395173c33bddb32c4b04">reserved_32_63</a>               : 32;
<a name="l02875"></a>02875     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a984568d2c756b0776e10e21a3eebe2be">width1</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 1 divided by two. */</span>
<a name="l02876"></a>02876     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a83b2d2ce8f1d5dd97c7c0a2d761c807d">position1</a>                    : 5;  <span class="comment">/**&lt; Start position of entry 1 divided by two. The start position is</span>
<a name="l02877"></a>02877 <span class="comment">                                                         relative to bit 0xA (e.g., [POSITION1] = 1 results in entry 1 starting</span>
<a name="l02878"></a>02878 <span class="comment">                                                         at bit 0xC). */</span>
<a name="l02879"></a>02879     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aa8505b623283b8bc54394df415c51b84">axc1</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 1. */</span>
<a name="l02880"></a>02880     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a919a9fd7716f8bbe36a795a4e77c1cf1">enable1</a>                      : 1;  <span class="comment">/**&lt; Enable entry 1. */</span>
<a name="l02881"></a>02881     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aefb4adbbfa297a51b3e3a6474a0d0c02">width0</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 0 divided by two. */</span>
<a name="l02882"></a>02882     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#add501a4ced56c8401fb7a049006ac754">position0</a>                    : 5;  <span class="comment">/**&lt; Start position of entry 0 divided by two. The start position is</span>
<a name="l02883"></a>02883 <span class="comment">                                                         relative to bit 0x0 (e.g., [POSITION0] = 1 results in entry 0 starting</span>
<a name="l02884"></a>02884 <span class="comment">                                                         at bit 0x2). */</span>
<a name="l02885"></a>02885     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a07e2deaac61884281e245d1fedccc778">axc0</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 0. */</span>
<a name="l02886"></a>02886     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#af7dcdb209297955c09f104d5a17a4875">enable0</a>                      : 1;  <span class="comment">/**&lt; Enable entry 0. */</span>
<a name="l02887"></a>02887 <span class="preprocessor">#else</span>
<a name="l02888"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#af7dcdb209297955c09f104d5a17a4875">02888</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#af7dcdb209297955c09f104d5a17a4875">enable0</a>                      : 1;
<a name="l02889"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a07e2deaac61884281e245d1fedccc778">02889</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a07e2deaac61884281e245d1fedccc778">axc0</a>                         : 5;
<a name="l02890"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#add501a4ced56c8401fb7a049006ac754">02890</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#add501a4ced56c8401fb7a049006ac754">position0</a>                    : 5;
<a name="l02891"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aefb4adbbfa297a51b3e3a6474a0d0c02">02891</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aefb4adbbfa297a51b3e3a6474a0d0c02">width0</a>                       : 5;
<a name="l02892"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a919a9fd7716f8bbe36a795a4e77c1cf1">02892</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a919a9fd7716f8bbe36a795a4e77c1cf1">enable1</a>                      : 1;
<a name="l02893"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aa8505b623283b8bc54394df415c51b84">02893</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#aa8505b623283b8bc54394df415c51b84">axc1</a>                         : 5;
<a name="l02894"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a83b2d2ce8f1d5dd97c7c0a2d761c807d">02894</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a83b2d2ce8f1d5dd97c7c0a2d761c807d">position1</a>                    : 5;
<a name="l02895"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a984568d2c756b0776e10e21a3eebe2be">02895</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a984568d2c756b0776e10e21a3eebe2be">width1</a>                       : 5;
<a name="l02896"></a><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a519b53f1bfe8395173c33bddb32c4b04">02896</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html#a519b53f1bfe8395173c33bddb32c4b04">reserved_32_63</a>               : 32;
<a name="l02897"></a>02897 <span class="preprocessor">#endif</span>
<a name="l02898"></a>02898 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__tx0.html#ad7fe2b7ac775317a1fb5d0e1e52b8e8d">s</a>;
<a name="l02899"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx0.html#ae79575dab2bd392f31fe44b7b34a35f9">02899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__tx0_1_1cvmx__cprix__map__tbl__tx0__s.html">cvmx_cprix_map_tbl_tx0_s</a>       <a class="code" href="unioncvmx__cprix__map__tbl__tx0.html#ae79575dab2bd392f31fe44b7b34a35f9">cnf75xx</a>;
<a name="l02900"></a>02900 };
<a name="l02901"></a><a class="code" href="cvmx-cprix-defs_8h.html#a5afcbede22bb809ebb5d4cdf8d68cce0">02901</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__tx0.html" title="cvmx_cpri::_map_tbl_tx0">cvmx_cprix_map_tbl_tx0</a> <a class="code" href="unioncvmx__cprix__map__tbl__tx0.html" title="cvmx_cpri::_map_tbl_tx0">cvmx_cprix_map_tbl_tx0_t</a>;
<a name="l02902"></a>02902 <span class="comment"></span>
<a name="l02903"></a>02903 <span class="comment">/**</span>
<a name="l02904"></a>02904 <span class="comment"> * cvmx_cpri#_map_tbl_tx1</span>
<a name="l02905"></a>02905 <span class="comment"> *</span>
<a name="l02906"></a>02906 <span class="comment"> * The transmit mapping table configuration for entry 2 in the segment selected by</span>
<a name="l02907"></a>02907 <span class="comment"> * CPRI()_MAP_TBL_INDEX.</span>
<a name="l02908"></a>02908 <span class="comment"> *</span>
<a name="l02909"></a>02909 <span class="comment"> * When this register is written, CPRI()_MAP_TBL_INDEX automatically</span>
<a name="l02910"></a>02910 <span class="comment"> * increments by one.</span>
<a name="l02911"></a>02911 <span class="comment"> */</span>
<a name="l02912"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx1.html">02912</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__tx1.html" title="cvmx_cpri::_map_tbl_tx1">cvmx_cprix_map_tbl_tx1</a> {
<a name="l02913"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx1.html#aee94afcb3ead3f41196cde5cbc07ead3">02913</a>     uint64_t <a class="code" href="unioncvmx__cprix__map__tbl__tx1.html#aee94afcb3ead3f41196cde5cbc07ead3">u64</a>;
<a name="l02914"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html">02914</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html">cvmx_cprix_map_tbl_tx1_s</a> {
<a name="l02915"></a>02915 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02916"></a>02916 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a6e4060b12f9a22da8bdb0131fb45100d">reserved_16_63</a>               : 48;
<a name="l02917"></a>02917     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a8aa56b397f49fb85cf08ebfd258c20fb">width2</a>                       : 5;  <span class="comment">/**&lt; Bit width of entry 2 divided by two. */</span>
<a name="l02918"></a>02918     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a53b1e94948fe2878e969954cf8d7359b">position2</a>                    : 5;  <span class="comment">/**&lt; Start position of entry 2 divided by two. The start position is</span>
<a name="l02919"></a>02919 <span class="comment">                                                         relative to bit 0x14 (e.g., [POSITION2] = 1 results in entry 2 starting</span>
<a name="l02920"></a>02920 <span class="comment">                                                         at bit 0x16). */</span>
<a name="l02921"></a>02921     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a49746037bde9806df82815f2429d7f19">axc2</a>                         : 5;  <span class="comment">/**&lt; AxC number mapped by entry 2. */</span>
<a name="l02922"></a>02922     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a5c13ac0b2e277b7cd442985eb33ec4a5">enable2</a>                      : 1;  <span class="comment">/**&lt; Enable entry 2. */</span>
<a name="l02923"></a>02923 <span class="preprocessor">#else</span>
<a name="l02924"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a5c13ac0b2e277b7cd442985eb33ec4a5">02924</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a5c13ac0b2e277b7cd442985eb33ec4a5">enable2</a>                      : 1;
<a name="l02925"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a49746037bde9806df82815f2429d7f19">02925</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a49746037bde9806df82815f2429d7f19">axc2</a>                         : 5;
<a name="l02926"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a53b1e94948fe2878e969954cf8d7359b">02926</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a53b1e94948fe2878e969954cf8d7359b">position2</a>                    : 5;
<a name="l02927"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a8aa56b397f49fb85cf08ebfd258c20fb">02927</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a8aa56b397f49fb85cf08ebfd258c20fb">width2</a>                       : 5;
<a name="l02928"></a><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a6e4060b12f9a22da8bdb0131fb45100d">02928</a>     uint64_t <a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html#a6e4060b12f9a22da8bdb0131fb45100d">reserved_16_63</a>               : 48;
<a name="l02929"></a>02929 <span class="preprocessor">#endif</span>
<a name="l02930"></a>02930 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__map__tbl__tx1.html#a0b89a50b92ef95d928e7da1f65165fdf">s</a>;
<a name="l02931"></a><a class="code" href="unioncvmx__cprix__map__tbl__tx1.html#a2e8eabebd2af8c6ed0502a88623f9fb2">02931</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__map__tbl__tx1_1_1cvmx__cprix__map__tbl__tx1__s.html">cvmx_cprix_map_tbl_tx1_s</a>       <a class="code" href="unioncvmx__cprix__map__tbl__tx1.html#a2e8eabebd2af8c6ed0502a88623f9fb2">cnf75xx</a>;
<a name="l02932"></a>02932 };
<a name="l02933"></a><a class="code" href="cvmx-cprix-defs_8h.html#a630842b9956023f7da717a184cb51472">02933</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__map__tbl__tx1.html" title="cvmx_cpri::_map_tbl_tx1">cvmx_cprix_map_tbl_tx1</a> <a class="code" href="unioncvmx__cprix__map__tbl__tx1.html" title="cvmx_cpri::_map_tbl_tx1">cvmx_cprix_map_tbl_tx1_t</a>;
<a name="l02934"></a>02934 <span class="comment"></span>
<a name="l02935"></a>02935 <span class="comment">/**</span>
<a name="l02936"></a>02936 <span class="comment"> * cvmx_cpri#_phy_loop</span>
<a name="l02937"></a>02937 <span class="comment"> *</span>
<a name="l02938"></a>02938 <span class="comment"> * Loopback is only available in slave port mode (not supported in CNF75XX).</span>
<a name="l02939"></a>02939 <span class="comment"> *</span>
<a name="l02940"></a>02940 <span class="comment"> */</span>
<a name="l02941"></a><a class="code" href="unioncvmx__cprix__phy__loop.html">02941</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__phy__loop.html" title="cvmx_cpri::_phy_loop">cvmx_cprix_phy_loop</a> {
<a name="l02942"></a><a class="code" href="unioncvmx__cprix__phy__loop.html#a1ed0143e92c080158a6f22985a90d79c">02942</a>     uint64_t <a class="code" href="unioncvmx__cprix__phy__loop.html#a1ed0143e92c080158a6f22985a90d79c">u64</a>;
<a name="l02943"></a><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html">02943</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html">cvmx_cprix_phy_loop_s</a> {
<a name="l02944"></a>02944 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02945"></a>02945 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#ac110f4c9d1b20b4b8a1cb46760a77afb">reserved_5_63</a>                : 59;
<a name="l02946"></a>02946     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a9520142cc493d9d6603cf5f15f687a73">loop_resync</a>                  : 1;  <span class="comment">/**&lt; Reset resynchronization  detected. This will typically happen when receive clock</span>
<a name="l02947"></a>02947 <span class="comment">                                                         and system clock do not have exact same frequency.1 : Resynchronization</span>
<a name="l02948"></a>02948 <span class="comment">                                                         detected.0 : Resynchronization not detected. */</span>
<a name="l02949"></a>02949     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a1c9f82dd81d779d449c6552435a2be4c">reserved_2_3</a>                 : 2;
<a name="l02950"></a>02950     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a140f9c891167cdcc7f5ddadbba738608">loop_mode</a>                    : 2;  <span class="comment">/**&lt; PHY loop mode configuration:&quot;00&quot; : No loop.&quot;01&quot; : Parallel 10bits Loop before</span>
<a name="l02951"></a>02951 <span class="comment">                                                         8b10b decoding.&quot;10&quot; : Parallel 8bits Loop after 8b10b decoding.&quot;11&quot; : not used. */</span>
<a name="l02952"></a>02952 <span class="preprocessor">#else</span>
<a name="l02953"></a><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a140f9c891167cdcc7f5ddadbba738608">02953</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a140f9c891167cdcc7f5ddadbba738608">loop_mode</a>                    : 2;
<a name="l02954"></a><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a1c9f82dd81d779d449c6552435a2be4c">02954</a>     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a1c9f82dd81d779d449c6552435a2be4c">reserved_2_3</a>                 : 2;
<a name="l02955"></a><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a9520142cc493d9d6603cf5f15f687a73">02955</a>     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#a9520142cc493d9d6603cf5f15f687a73">loop_resync</a>                  : 1;
<a name="l02956"></a><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#ac110f4c9d1b20b4b8a1cb46760a77afb">02956</a>     uint64_t <a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html#ac110f4c9d1b20b4b8a1cb46760a77afb">reserved_5_63</a>                : 59;
<a name="l02957"></a>02957 <span class="preprocessor">#endif</span>
<a name="l02958"></a>02958 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__phy__loop.html#ac57eb5642cb0926a86130784a52d6a32">s</a>;
<a name="l02959"></a><a class="code" href="unioncvmx__cprix__phy__loop.html#a90c307087d8387b8eb2bc69d4cfcc148">02959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__phy__loop_1_1cvmx__cprix__phy__loop__s.html">cvmx_cprix_phy_loop_s</a>          <a class="code" href="unioncvmx__cprix__phy__loop.html#a90c307087d8387b8eb2bc69d4cfcc148">cnf75xx</a>;
<a name="l02960"></a>02960 };
<a name="l02961"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2a7c8c192129892bb5fae799dfb1eef9">02961</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__phy__loop.html" title="cvmx_cpri::_phy_loop">cvmx_cprix_phy_loop</a> <a class="code" href="unioncvmx__cprix__phy__loop.html" title="cvmx_cpri::_phy_loop">cvmx_cprix_phy_loop_t</a>;
<a name="l02962"></a>02962 <span class="comment"></span>
<a name="l02963"></a>02963 <span class="comment">/**</span>
<a name="l02964"></a>02964 <span class="comment"> * cvmx_cpri#_prbs_config</span>
<a name="l02965"></a>02965 <span class="comment"> *</span>
<a name="l02966"></a>02966 <span class="comment"> * This register configures transmission and validation of PRBS patterns. The</span>
<a name="l02967"></a>02967 <span class="comment"> * PRBS patterns can be used for diagnostics with external loop-backs, or to</span>
<a name="l02968"></a>02968 <span class="comment"> * support manual receiver tunning if necessary.</span>
<a name="l02969"></a>02969 <span class="comment"> *</span>
<a name="l02970"></a>02970 <span class="comment"> * When [PRBS_MODE] is set to any value other than 0x0, the transmitted IQ</span>
<a name="l02971"></a>02971 <span class="comment"> * samples for all AxCs will be replaced with a test pattern. When configured, the AxC</span>
<a name="l02972"></a>02972 <span class="comment"> * sample width must be set to 8-bits, and the AxC mapping must be configured</span>
<a name="l02973"></a>02973 <span class="comment"> * accordingly.</span>
<a name="l02974"></a>02974 <span class="comment"> *</span>
<a name="l02975"></a>02975 <span class="comment"> * On the receive side, CPRI will validate the received test pattern and</span>
<a name="l02976"></a>02976 <span class="comment"> * record the validation status in CPRI()_PRBS_STATUS.</span>
<a name="l02977"></a>02977 <span class="comment"> */</span>
<a name="l02978"></a><a class="code" href="unioncvmx__cprix__prbs__config.html">02978</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__prbs__config.html" title="cvmx_cpri::_prbs_config">cvmx_cprix_prbs_config</a> {
<a name="l02979"></a><a class="code" href="unioncvmx__cprix__prbs__config.html#a26a67774190ddfef489a78fb98ea7fe7">02979</a>     uint64_t <a class="code" href="unioncvmx__cprix__prbs__config.html#a26a67774190ddfef489a78fb98ea7fe7">u64</a>;
<a name="l02980"></a><a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html">02980</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html">cvmx_cprix_prbs_config_s</a> {
<a name="l02981"></a>02981 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l02982"></a>02982 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#aa464fe0dae5c87fdcc66ed0fc5ed892f">reserved_2_63</a>                : 62;
<a name="l02983"></a>02983     uint64_t <a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#a61bdfc8958e95bea8665faf1617088a8">prbs_mode</a>                    : 2;  <span class="comment">/**&lt; Select the PRBS test pattern:</span>
<a name="l02984"></a>02984 <span class="comment">                                                         0x0 : Normal mode (I/Q samples).</span>
<a name="l02985"></a>02985 <span class="comment">                                                         0x1 : Incrementing pattern from 0 through 2559, transmitted as a</span>
<a name="l02986"></a>02986 <span class="comment">                                                         16-bit value using both the I and Q part.</span>
<a name="l02987"></a>02987 <span class="comment">                                                         0x2 : PRBS 2**23-1 inverted. Separate PRBS sequences are mapped into I</span>
<a name="l02988"></a>02988 <span class="comment">                                                         and Q samples.</span>
<a name="l02989"></a>02989 <span class="comment">                                                         0x3 : All zeros.</span>
<a name="l02990"></a>02990 <span class="comment">                                                         Note that the PRBS mode is common for all AxC interfaces. */</span>
<a name="l02991"></a>02991 <span class="preprocessor">#else</span>
<a name="l02992"></a><a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#a61bdfc8958e95bea8665faf1617088a8">02992</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#a61bdfc8958e95bea8665faf1617088a8">prbs_mode</a>                    : 2;
<a name="l02993"></a><a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#aa464fe0dae5c87fdcc66ed0fc5ed892f">02993</a>     uint64_t <a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html#aa464fe0dae5c87fdcc66ed0fc5ed892f">reserved_2_63</a>                : 62;
<a name="l02994"></a>02994 <span class="preprocessor">#endif</span>
<a name="l02995"></a>02995 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__prbs__config.html#ae37d3a87fb4acc89f29681b403fb135c">s</a>;
<a name="l02996"></a><a class="code" href="unioncvmx__cprix__prbs__config.html#a1245e04558475f57b6033a3f09119e8a">02996</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__prbs__config_1_1cvmx__cprix__prbs__config__s.html">cvmx_cprix_prbs_config_s</a>       <a class="code" href="unioncvmx__cprix__prbs__config.html#a1245e04558475f57b6033a3f09119e8a">cnf75xx</a>;
<a name="l02997"></a>02997 };
<a name="l02998"></a><a class="code" href="cvmx-cprix-defs_8h.html#aea2fe12b928ad366d42f6079bfd89774">02998</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__prbs__config.html" title="cvmx_cpri::_prbs_config">cvmx_cprix_prbs_config</a> <a class="code" href="unioncvmx__cprix__prbs__config.html" title="cvmx_cpri::_prbs_config">cvmx_cprix_prbs_config_t</a>;
<a name="l02999"></a>02999 <span class="comment"></span>
<a name="l03000"></a>03000 <span class="comment">/**</span>
<a name="l03001"></a>03001 <span class="comment"> * cvmx_cpri#_prbs_status#</span>
<a name="l03002"></a>03002 <span class="comment"> *</span>
<a name="l03003"></a>03003 <span class="comment"> * This register reports whether the receive PRBS pattern was valid or had any errors.</span>
<a name="l03004"></a>03004 <span class="comment"> * CPRI()_PRBS_STATUS(0) reports status for AxCs 0-15, and CPRI()_PRBS_STATUS(1) reports status</span>
<a name="l03005"></a>03005 <span class="comment"> * for AxCs 16-31.</span>
<a name="l03006"></a>03006 <span class="comment"> * [PRBS_ERROR] indicates which AxCs had errors since the last read of the register, and</span>
<a name="l03007"></a>03007 <span class="comment"> * [PRBS_VALID] indicats which AxCs have activity on the receive interface.</span>
<a name="l03008"></a>03008 <span class="comment"> * Correct reception of the PRBS pattern is indicated for AxCs with the [PRBS_VALID] bit set and</span>
<a name="l03009"></a>03009 <span class="comment"> * the [PRBS_ERROR] bit cleared.</span>
<a name="l03010"></a>03010 <span class="comment"> * The valid and error bits are latched in between reads. Thus, it possible for both the error</span>
<a name="l03011"></a>03011 <span class="comment"> * and valid bits to be set for the same AxC (when there were old errors for an AxC that is now</span>
<a name="l03012"></a>03012 <span class="comment"> * valid, or vice-versa). In such cases, software should re-read the register to determine the</span>
<a name="l03013"></a>03013 <span class="comment"> * latest status.</span>
<a name="l03014"></a>03014 <span class="comment"> */</span>
<a name="l03015"></a><a class="code" href="unioncvmx__cprix__prbs__statusx.html">03015</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__prbs__statusx.html" title="cvmx_cpri::_prbs_status#">cvmx_cprix_prbs_statusx</a> {
<a name="l03016"></a><a class="code" href="unioncvmx__cprix__prbs__statusx.html#a0a82a3cc680484628c1574813b73fd5f">03016</a>     uint64_t <a class="code" href="unioncvmx__cprix__prbs__statusx.html#a0a82a3cc680484628c1574813b73fd5f">u64</a>;
<a name="l03017"></a><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html">03017</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html">cvmx_cprix_prbs_statusx_s</a> {
<a name="l03018"></a>03018 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03019"></a>03019 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#aa329907c3d8621e525bcddb2149cf6bc">reserved_32_63</a>               : 32;
<a name="l03020"></a>03020     uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#ae49a068013499dc04150a531e8f9f90a">prbs_error</a>                   : 16; <span class="comment">/**&lt; One bit per AxC indicates PRBS error detected on the receive map interface.</span>
<a name="l03021"></a>03021 <span class="comment">                                                         0 : No PRBS errors since last register read.</span>
<a name="l03022"></a>03022 <span class="comment">                                                         1 : PRBS error since last regiser read. */</span>
<a name="l03023"></a>03023     uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#a1ca90eeb6f863d94dffe7166033fd356">prbs_valid</a>                   : 16; <span class="comment">/**&lt; One bit per AxC indicates activity on the receive map interface.</span>
<a name="l03024"></a>03024 <span class="comment">                                                         0 : Not valid indication.</span>
<a name="l03025"></a>03025 <span class="comment">                                                         1 : Valid indication. */</span>
<a name="l03026"></a>03026 <span class="preprocessor">#else</span>
<a name="l03027"></a><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#a1ca90eeb6f863d94dffe7166033fd356">03027</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#a1ca90eeb6f863d94dffe7166033fd356">prbs_valid</a>                   : 16;
<a name="l03028"></a><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#ae49a068013499dc04150a531e8f9f90a">03028</a>     uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#ae49a068013499dc04150a531e8f9f90a">prbs_error</a>                   : 16;
<a name="l03029"></a><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#aa329907c3d8621e525bcddb2149cf6bc">03029</a>     uint64_t <a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html#aa329907c3d8621e525bcddb2149cf6bc">reserved_32_63</a>               : 32;
<a name="l03030"></a>03030 <span class="preprocessor">#endif</span>
<a name="l03031"></a>03031 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__prbs__statusx.html#a292df4d3429ef7cc0bfa755ae54b96b2">s</a>;
<a name="l03032"></a><a class="code" href="unioncvmx__cprix__prbs__statusx.html#af592fc92f24228599a2b95a7a72e364d">03032</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__prbs__statusx_1_1cvmx__cprix__prbs__statusx__s.html">cvmx_cprix_prbs_statusx_s</a>      <a class="code" href="unioncvmx__cprix__prbs__statusx.html#af592fc92f24228599a2b95a7a72e364d">cnf75xx</a>;
<a name="l03033"></a>03033 };
<a name="l03034"></a><a class="code" href="cvmx-cprix-defs_8h.html#a991836e94088b62c7f37dfd21cc4ee0a">03034</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__prbs__statusx.html" title="cvmx_cpri::_prbs_status#">cvmx_cprix_prbs_statusx</a> <a class="code" href="unioncvmx__cprix__prbs__statusx.html" title="cvmx_cpri::_prbs_status#">cvmx_cprix_prbs_statusx_t</a>;
<a name="l03035"></a>03035 <span class="comment"></span>
<a name="l03036"></a>03036 <span class="comment">/**</span>
<a name="l03037"></a>03037 <span class="comment"> * cvmx_cpri#_round_delay</span>
<a name="l03038"></a>03038 <span class="comment"> */</span>
<a name="l03039"></a><a class="code" href="unioncvmx__cprix__round__delay.html">03039</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__round__delay.html" title="cvmx_cpri::_round_delay">cvmx_cprix_round_delay</a> {
<a name="l03040"></a><a class="code" href="unioncvmx__cprix__round__delay.html#a0dec7ec29f6d78c366d592aa976bcafb">03040</a>     uint64_t <a class="code" href="unioncvmx__cprix__round__delay.html#a0dec7ec29f6d78c366d592aa976bcafb">u64</a>;
<a name="l03041"></a><a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html">03041</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html">cvmx_cprix_round_delay_s</a> {
<a name="l03042"></a>03042 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03043"></a>03043 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a54e8bc828a99b0515bfef78ac47b72e6">reserved_20_63</a>               : 44;
<a name="l03044"></a>03044     uint64_t <a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a6567e206d7fe162639528448b7abd572">rx_round_trip_delay</a>          : 20; <span class="comment">/**&lt; Measured round trip delay in clock periods of the main clock between</span>
<a name="l03045"></a>03045 <span class="comment">                                                         the CPRI TX RFP and the CPRI RX RFP. The delay value has a resolution</span>
<a name="l03046"></a>03046 <span class="comment">                                                         of 40 encoded bits (i.e., with 8b/10b encoding). */</span>
<a name="l03047"></a>03047 <span class="preprocessor">#else</span>
<a name="l03048"></a><a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a6567e206d7fe162639528448b7abd572">03048</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a6567e206d7fe162639528448b7abd572">rx_round_trip_delay</a>          : 20;
<a name="l03049"></a><a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a54e8bc828a99b0515bfef78ac47b72e6">03049</a>     uint64_t <a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html#a54e8bc828a99b0515bfef78ac47b72e6">reserved_20_63</a>               : 44;
<a name="l03050"></a>03050 <span class="preprocessor">#endif</span>
<a name="l03051"></a>03051 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__round__delay.html#a6c6886df066bb0d39300e621bbf74bb7">s</a>;
<a name="l03052"></a><a class="code" href="unioncvmx__cprix__round__delay.html#af9d999742b2ade8af0ad3bcfae2e8e23">03052</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__round__delay_1_1cvmx__cprix__round__delay__s.html">cvmx_cprix_round_delay_s</a>       <a class="code" href="unioncvmx__cprix__round__delay.html#af9d999742b2ade8af0ad3bcfae2e8e23">cnf75xx</a>;
<a name="l03053"></a>03053 };
<a name="l03054"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0889bf89e266bddcaed4cfd2bdb83fbf">03054</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__round__delay.html" title="cvmx_cpri::_round_delay">cvmx_cprix_round_delay</a> <a class="code" href="unioncvmx__cprix__round__delay.html" title="cvmx_cpri::_round_delay">cvmx_cprix_round_delay_t</a>;
<a name="l03055"></a>03055 <span class="comment"></span>
<a name="l03056"></a>03056 <span class="comment">/**</span>
<a name="l03057"></a>03057 <span class="comment"> * cvmx_cpri#_rx_buf_resync_cnt</span>
<a name="l03058"></a>03058 <span class="comment"> */</span>
<a name="l03059"></a><a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html">03059</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html" title="cvmx_cpri::_rx_buf_resync_cnt">cvmx_cprix_rx_buf_resync_cnt</a> {
<a name="l03060"></a><a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html#ab6ed7617ed052f3f2955c83f90bb9709">03060</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html#ab6ed7617ed052f3f2955c83f90bb9709">u64</a>;
<a name="l03061"></a><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html">03061</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html">cvmx_cprix_rx_buf_resync_cnt_s</a> {
<a name="l03062"></a>03062 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03063"></a>03063 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#aa2080a39c2fb379d7c28311c3ab3b193">reserved_32_63</a>               : 32;
<a name="l03064"></a>03064     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a1240b0e547bedcf741191667cfd1d750">resync_max_cnt</a>               : 16; <span class="comment">/**&lt; Number of times the buffer has reset due to fill level</span>
<a name="l03065"></a>03065 <span class="comment">                                                         becoming more than CPRI()_RX_BUF_THRESHOLDS[MAX_THRESHOLD]. */</span>
<a name="l03066"></a>03066     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a398b5444d5c066d50a323c2a070ed75e">resync_min_cnt</a>               : 16; <span class="comment">/**&lt; Number of times the buffer has reset due to fill level</span>
<a name="l03067"></a>03067 <span class="comment">                                                         becoming less than CPRI()_RX_BUF_THRESHOLDS[MIN_THRESHOLD]. */</span>
<a name="l03068"></a>03068 <span class="preprocessor">#else</span>
<a name="l03069"></a><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a398b5444d5c066d50a323c2a070ed75e">03069</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a398b5444d5c066d50a323c2a070ed75e">resync_min_cnt</a>               : 16;
<a name="l03070"></a><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a1240b0e547bedcf741191667cfd1d750">03070</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#a1240b0e547bedcf741191667cfd1d750">resync_max_cnt</a>               : 16;
<a name="l03071"></a><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#aa2080a39c2fb379d7c28311c3ab3b193">03071</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html#aa2080a39c2fb379d7c28311c3ab3b193">reserved_32_63</a>               : 32;
<a name="l03072"></a>03072 <span class="preprocessor">#endif</span>
<a name="l03073"></a>03073 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html#abe6e36b6809057db532fd47bf8cce8e7">s</a>;
<a name="l03074"></a><a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html#adadfffb7790a9f69dd945e973ee7cae5">03074</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__buf__resync__cnt_1_1cvmx__cprix__rx__buf__resync__cnt__s.html">cvmx_cprix_rx_buf_resync_cnt_s</a> <a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html#adadfffb7790a9f69dd945e973ee7cae5">cnf75xx</a>;
<a name="l03075"></a>03075 };
<a name="l03076"></a><a class="code" href="cvmx-cprix-defs_8h.html#abbe7764f0a44ff6f789e745d04f666ef">03076</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html" title="cvmx_cpri::_rx_buf_resync_cnt">cvmx_cprix_rx_buf_resync_cnt</a> <a class="code" href="unioncvmx__cprix__rx__buf__resync__cnt.html" title="cvmx_cpri::_rx_buf_resync_cnt">cvmx_cprix_rx_buf_resync_cnt_t</a>;
<a name="l03077"></a>03077 <span class="comment"></span>
<a name="l03078"></a>03078 <span class="comment">/**</span>
<a name="l03079"></a>03079 <span class="comment"> * cvmx_cpri#_rx_buf_thres</span>
<a name="l03080"></a>03080 <span class="comment"> *</span>
<a name="l03081"></a>03081 <span class="comment"> * This register specifies thresholds for the receiver buffer fill level.</span>
<a name="l03082"></a>03082 <span class="comment"> * When the buffer level goes beyond either fill level, it will re-align to</span>
<a name="l03083"></a>03083 <span class="comment"> * the level specified by CPRI()_RX_DELAY_CTRL[RX_BUF_INT_DELAY].</span>
<a name="l03084"></a>03084 <span class="comment"> *</span>
<a name="l03085"></a>03085 <span class="comment"> * Automatic resynchronization events are counted in CPRI(0..5)_RX_BUF_RESYNC_CNT.</span>
<a name="l03086"></a>03086 <span class="comment"> *</span>
<a name="l03087"></a>03087 <span class="comment"> * Buffer levels are specified in 32-bit decoded words (i.e., after 8b/10b</span>
<a name="l03088"></a>03088 <span class="comment"> * decoding).</span>
<a name="l03089"></a>03089 <span class="comment"> */</span>
<a name="l03090"></a><a class="code" href="unioncvmx__cprix__rx__buf__thres.html">03090</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__buf__thres.html" title="cvmx_cpri::_rx_buf_thres">cvmx_cprix_rx_buf_thres</a> {
<a name="l03091"></a><a class="code" href="unioncvmx__cprix__rx__buf__thres.html#a91721881eb11377893450eafffc13fc5">03091</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__buf__thres.html#a91721881eb11377893450eafffc13fc5">u64</a>;
<a name="l03092"></a><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html">03092</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html">cvmx_cprix_rx_buf_thres_s</a> {
<a name="l03093"></a>03093 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03094"></a>03094 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a2896510a53222e5b0f9088b5de93a888">reserved_26_63</a>               : 38;
<a name="l03095"></a>03095     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a6b75461b9604ca2697ce1550104d9b9d">max_threshold</a>                : 10; <span class="comment">/**&lt; The maximum fill level at which the buffer can operate.</span>
<a name="l03096"></a>03096 <span class="comment">                                                         If the fill level goes above this, the buffer will resync. */</span>
<a name="l03097"></a>03097     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#acb4eaee51aa8ecd92bf471f33b526983">reserved_10_15</a>               : 6;
<a name="l03098"></a>03098     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a93375551d55385618ec80986199fb6d7">min_threshold</a>                : 10; <span class="comment">/**&lt; The minimum fill level at which the buffer can operate.</span>
<a name="l03099"></a>03099 <span class="comment">                                                         If the fill level goes below this, the buffer will resync */</span>
<a name="l03100"></a>03100 <span class="preprocessor">#else</span>
<a name="l03101"></a><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a93375551d55385618ec80986199fb6d7">03101</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a93375551d55385618ec80986199fb6d7">min_threshold</a>                : 10;
<a name="l03102"></a><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#acb4eaee51aa8ecd92bf471f33b526983">03102</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#acb4eaee51aa8ecd92bf471f33b526983">reserved_10_15</a>               : 6;
<a name="l03103"></a><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a6b75461b9604ca2697ce1550104d9b9d">03103</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a6b75461b9604ca2697ce1550104d9b9d">max_threshold</a>                : 10;
<a name="l03104"></a><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a2896510a53222e5b0f9088b5de93a888">03104</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html#a2896510a53222e5b0f9088b5de93a888">reserved_26_63</a>               : 38;
<a name="l03105"></a>03105 <span class="preprocessor">#endif</span>
<a name="l03106"></a>03106 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__buf__thres.html#a2915201d007f5361ef8ba6c39d9f1904">s</a>;
<a name="l03107"></a><a class="code" href="unioncvmx__cprix__rx__buf__thres.html#af95445b6be041f2d2f11952492e4fb9a">03107</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__buf__thres_1_1cvmx__cprix__rx__buf__thres__s.html">cvmx_cprix_rx_buf_thres_s</a>      <a class="code" href="unioncvmx__cprix__rx__buf__thres.html#af95445b6be041f2d2f11952492e4fb9a">cnf75xx</a>;
<a name="l03108"></a>03108 };
<a name="l03109"></a><a class="code" href="cvmx-cprix-defs_8h.html#afe7aa44938bf880e4e96d91136829970">03109</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__buf__thres.html" title="cvmx_cpri::_rx_buf_thres">cvmx_cprix_rx_buf_thres</a> <a class="code" href="unioncvmx__cprix__rx__buf__thres.html" title="cvmx_cpri::_rx_buf_thres">cvmx_cprix_rx_buf_thres_t</a>;
<a name="l03110"></a>03110 <span class="comment"></span>
<a name="l03111"></a>03111 <span class="comment">/**</span>
<a name="l03112"></a>03112 <span class="comment"> * cvmx_cpri#_rx_ctrl</span>
<a name="l03113"></a>03113 <span class="comment"> */</span>
<a name="l03114"></a><a class="code" href="unioncvmx__cprix__rx__ctrl.html">03114</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__ctrl.html" title="cvmx_cpri::_rx_ctrl">cvmx_cprix_rx_ctrl</a> {
<a name="l03115"></a><a class="code" href="unioncvmx__cprix__rx__ctrl.html#a36f589f918f248e6803da54ba1f48e79">03115</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__ctrl.html#a36f589f918f248e6803da54ba1f48e79">u64</a>;
<a name="l03116"></a><a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html">03116</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html">cvmx_cprix_rx_ctrl_s</a> {
<a name="l03117"></a>03117 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03118"></a>03118 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#a61bc0f2c9fc86faca2b46f5aecd88fe1">reserved_8_63</a>                : 56;
<a name="l03119"></a>03119     uint64_t <a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#aa16bf6dde89d8c0a7a3081b964be113e">rx_control_data</a>              : 8;  <span class="comment">/**&lt; Reads the last received CPRI control byte from byte y in CPRI</span>
<a name="l03120"></a>03120 <span class="comment">                                                         hyper frame position Z.x.0, where x is specified by</span>
<a name="l03121"></a>03121 <span class="comment">                                                         CPRI()_CTRL_INDEX[CPRI_CTRL_INDEX], and y is specified by</span>
<a name="l03122"></a>03122 <span class="comment">                                                         CPRI()_CTRL_INDEX[CPRI_CTRL_SEL]. */</span>
<a name="l03123"></a>03123 <span class="preprocessor">#else</span>
<a name="l03124"></a><a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#aa16bf6dde89d8c0a7a3081b964be113e">03124</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#aa16bf6dde89d8c0a7a3081b964be113e">rx_control_data</a>              : 8;
<a name="l03125"></a><a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#a61bc0f2c9fc86faca2b46f5aecd88fe1">03125</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html#a61bc0f2c9fc86faca2b46f5aecd88fe1">reserved_8_63</a>                : 56;
<a name="l03126"></a>03126 <span class="preprocessor">#endif</span>
<a name="l03127"></a>03127 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__ctrl.html#a8c4fe0006fdba6e2add38d2c72fd540e">s</a>;
<a name="l03128"></a><a class="code" href="unioncvmx__cprix__rx__ctrl.html#ae584be4514b8c61283a024e8c478b871">03128</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__ctrl_1_1cvmx__cprix__rx__ctrl__s.html">cvmx_cprix_rx_ctrl_s</a>           <a class="code" href="unioncvmx__cprix__rx__ctrl.html#ae584be4514b8c61283a024e8c478b871">cnf75xx</a>;
<a name="l03129"></a>03129 };
<a name="l03130"></a><a class="code" href="cvmx-cprix-defs_8h.html#a2aa95d18abbc53bccaeddc78f3fccc3f">03130</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__ctrl.html" title="cvmx_cpri::_rx_ctrl">cvmx_cprix_rx_ctrl</a> <a class="code" href="unioncvmx__cprix__rx__ctrl.html" title="cvmx_cpri::_rx_ctrl">cvmx_cprix_rx_ctrl_t</a>;
<a name="l03131"></a>03131 <span class="comment"></span>
<a name="l03132"></a>03132 <span class="comment">/**</span>
<a name="l03133"></a>03133 <span class="comment"> * cvmx_cpri#_rx_delay</span>
<a name="l03134"></a>03134 <span class="comment"> */</span>
<a name="l03135"></a><a class="code" href="unioncvmx__cprix__rx__delay.html">03135</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__delay.html" title="cvmx_cpri::_rx_delay">cvmx_cprix_rx_delay</a> {
<a name="l03136"></a><a class="code" href="unioncvmx__cprix__rx__delay.html#aea6fe216fcbd0a952befe99f9ad5a2ed">03136</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__delay.html#aea6fe216fcbd0a952befe99f9ad5a2ed">u64</a>;
<a name="l03137"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html">03137</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html">cvmx_cprix_rx_delay_s</a> {
<a name="l03138"></a>03138 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03139"></a>03139 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a029fd8e2732faf4a24ad357900e11e5e">reserved_23_63</a>               : 41;
<a name="l03140"></a>03140     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a58e5874e0f7673c57652385262d49af6">rx_align_delay</a>               : 7;  <span class="comment">/**&lt; Bit delay in 8b10b comma alignment. The resolution is bit periods</span>
<a name="l03141"></a>03141 <span class="comment">                                                         before 8b/10b decoding. The maximum value is 39. */</span>
<a name="l03142"></a>03142     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a245d6a259f14a2859ae125b038dfbd4f">reserved_12_15</a>               : 4;
<a name="l03143"></a>03143     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a4330fd5e04e5a019ae87c8e1300c6ba7">rx_buf_delay</a>                 : 10; <span class="comment">/**&lt; Current receive buffer delay, with resolution of 32-bit words after 8b/10b</span>
<a name="l03144"></a>03144 <span class="comment">                                                         decoding. */</span>
<a name="l03145"></a>03145     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a24d626089260f80aa936bc2609161d27">rx_byte_delay</a>                : 2;  <span class="comment">/**&lt; Byte alignment delay, with a resolution of 8-bit words after 8b/10b decoding. */</span>
<a name="l03146"></a>03146 <span class="preprocessor">#else</span>
<a name="l03147"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a24d626089260f80aa936bc2609161d27">03147</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a24d626089260f80aa936bc2609161d27">rx_byte_delay</a>                : 2;
<a name="l03148"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a4330fd5e04e5a019ae87c8e1300c6ba7">03148</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a4330fd5e04e5a019ae87c8e1300c6ba7">rx_buf_delay</a>                 : 10;
<a name="l03149"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a245d6a259f14a2859ae125b038dfbd4f">03149</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a245d6a259f14a2859ae125b038dfbd4f">reserved_12_15</a>               : 4;
<a name="l03150"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a58e5874e0f7673c57652385262d49af6">03150</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a58e5874e0f7673c57652385262d49af6">rx_align_delay</a>               : 7;
<a name="l03151"></a><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a029fd8e2732faf4a24ad357900e11e5e">03151</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html#a029fd8e2732faf4a24ad357900e11e5e">reserved_23_63</a>               : 41;
<a name="l03152"></a>03152 <span class="preprocessor">#endif</span>
<a name="l03153"></a>03153 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__delay.html#a04c4fb17a8dfe92b20187fff3156ee4b">s</a>;
<a name="l03154"></a><a class="code" href="unioncvmx__cprix__rx__delay.html#a7bc1d72a7369b26638eef59b6ec8f4e6">03154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__delay_1_1cvmx__cprix__rx__delay__s.html">cvmx_cprix_rx_delay_s</a>          <a class="code" href="unioncvmx__cprix__rx__delay.html#a7bc1d72a7369b26638eef59b6ec8f4e6">cnf75xx</a>;
<a name="l03155"></a>03155 };
<a name="l03156"></a><a class="code" href="cvmx-cprix-defs_8h.html#a161700d3025d13f7a72105859e9f6dc5">03156</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__delay.html" title="cvmx_cpri::_rx_delay">cvmx_cprix_rx_delay</a> <a class="code" href="unioncvmx__cprix__rx__delay.html" title="cvmx_cpri::_rx_delay">cvmx_cprix_rx_delay_t</a>;
<a name="l03157"></a>03157 <span class="comment"></span>
<a name="l03158"></a>03158 <span class="comment">/**</span>
<a name="l03159"></a>03159 <span class="comment"> * cvmx_cpri#_rx_delay_ctrl</span>
<a name="l03160"></a>03160 <span class="comment"> */</span>
<a name="l03161"></a><a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html">03161</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html" title="cvmx_cpri::_rx_delay_ctrl">cvmx_cprix_rx_delay_ctrl</a> {
<a name="l03162"></a><a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html#a2d94438e49229161e9296c6f121af3d2">03162</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html#a2d94438e49229161e9296c6f121af3d2">u64</a>;
<a name="l03163"></a><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html">03163</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html">cvmx_cprix_rx_delay_ctrl_s</a> {
<a name="l03164"></a>03164 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03165"></a>03165 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a59fb12444714e2533cbb4c054eb3934a">reserved_17_63</a>               : 47;
<a name="l03166"></a>03166     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#aab512b84c2d461b3c838ea70f56438d6">rx_buf_resync</a>                : 1;  <span class="comment">/**&lt; Write one to force re-alignment of the receive buffer to the delay</span>
<a name="l03167"></a>03167 <span class="comment">                                                         specified by [RX_BUF_INT_DELAY]. */</span>
<a name="l03168"></a>03168     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a2565967db6fd13b05c9ac4ec1c84e641">reserved_10_15</a>               : 6;
<a name="l03169"></a>03169     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#af055372d7676216f6c24d8dd5303bcce">rx_buf_int_delay</a>             : 10; <span class="comment">/**&lt; Receive buffer will always be re-aligned with this initial buffer</span>
<a name="l03170"></a>03170 <span class="comment">                                                         delay. The delay is specified in number of 32-bit words (after 8b/10b</span>
<a name="l03171"></a>03171 <span class="comment">                                                         decoding). If the buffer fill level reaches the upper or lower</span>
<a name="l03172"></a>03172 <span class="comment">                                                         thresholds specified in CPRI(0..5)_RX_BUF_THRES, then the receive</span>
<a name="l03173"></a>03173 <span class="comment">                                                         buffer will automatically force re-alignment to [RX_BUF_INT_DELAY]. */</span>
<a name="l03174"></a>03174 <span class="preprocessor">#else</span>
<a name="l03175"></a><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#af055372d7676216f6c24d8dd5303bcce">03175</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#af055372d7676216f6c24d8dd5303bcce">rx_buf_int_delay</a>             : 10;
<a name="l03176"></a><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a2565967db6fd13b05c9ac4ec1c84e641">03176</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a2565967db6fd13b05c9ac4ec1c84e641">reserved_10_15</a>               : 6;
<a name="l03177"></a><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#aab512b84c2d461b3c838ea70f56438d6">03177</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#aab512b84c2d461b3c838ea70f56438d6">rx_buf_resync</a>                : 1;
<a name="l03178"></a><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a59fb12444714e2533cbb4c054eb3934a">03178</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html#a59fb12444714e2533cbb4c054eb3934a">reserved_17_63</a>               : 47;
<a name="l03179"></a>03179 <span class="preprocessor">#endif</span>
<a name="l03180"></a>03180 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html#a39253e160b346c948f37a7bfe8574588">s</a>;
<a name="l03181"></a><a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html#afb1f56dadf35e5ea00681cee38171e4f">03181</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__delay__ctrl_1_1cvmx__cprix__rx__delay__ctrl__s.html">cvmx_cprix_rx_delay_ctrl_s</a>     <a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html#afb1f56dadf35e5ea00681cee38171e4f">cnf75xx</a>;
<a name="l03182"></a>03182 };
<a name="l03183"></a><a class="code" href="cvmx-cprix-defs_8h.html#a261d5c6052a474360f4f62f71c10508f">03183</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html" title="cvmx_cpri::_rx_delay_ctrl">cvmx_cprix_rx_delay_ctrl</a> <a class="code" href="unioncvmx__cprix__rx__delay__ctrl.html" title="cvmx_cpri::_rx_delay_ctrl">cvmx_cprix_rx_delay_ctrl_t</a>;
<a name="l03184"></a>03184 <span class="comment"></span>
<a name="l03185"></a>03185 <span class="comment">/**</span>
<a name="l03186"></a>03186 <span class="comment"> * cvmx_cpri#_rx_scr_seed</span>
<a name="l03187"></a>03187 <span class="comment"> */</span>
<a name="l03188"></a><a class="code" href="unioncvmx__cprix__rx__scr__seed.html">03188</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__scr__seed.html" title="cvmx_cpri::_rx_scr_seed">cvmx_cprix_rx_scr_seed</a> {
<a name="l03189"></a><a class="code" href="unioncvmx__cprix__rx__scr__seed.html#a00d62a42487c52f4bd014658505de0d5">03189</a>     uint64_t <a class="code" href="unioncvmx__cprix__rx__scr__seed.html#a00d62a42487c52f4bd014658505de0d5">u64</a>;
<a name="l03190"></a><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html">03190</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html">cvmx_cprix_rx_scr_seed_s</a> {
<a name="l03191"></a>03191 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03192"></a>03192 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a38c223ebdae355232f961097f353f562">reserved_32_63</a>               : 32;
<a name="l03193"></a>03193     uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a496293f14867c23cd542a87b13c6038c">rx_scr_ena</a>                   : 1;  <span class="comment">/**&lt; When set, indicates that scrambling is enabled in the received CPRI</span>
<a name="l03194"></a>03194 <span class="comment">                                                         stream. The setting is detected from the recevied protocol version. */</span>
<a name="l03195"></a>03195     uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a9a717c7f6408d584b9c87ef22c0ec54d">rx_scr_seed</a>                  : 31; <span class="comment">/**&lt; The receiver scrambler seed value, as detected from incoming data.</span>
<a name="l03196"></a>03196 <span class="comment">                                                         This seed is only valid when [RX_SCR_ENA]=1. */</span>
<a name="l03197"></a>03197 <span class="preprocessor">#else</span>
<a name="l03198"></a><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a9a717c7f6408d584b9c87ef22c0ec54d">03198</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a9a717c7f6408d584b9c87ef22c0ec54d">rx_scr_seed</a>                  : 31;
<a name="l03199"></a><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a496293f14867c23cd542a87b13c6038c">03199</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a496293f14867c23cd542a87b13c6038c">rx_scr_ena</a>                   : 1;
<a name="l03200"></a><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a38c223ebdae355232f961097f353f562">03200</a>     uint64_t <a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html#a38c223ebdae355232f961097f353f562">reserved_32_63</a>               : 32;
<a name="l03201"></a>03201 <span class="preprocessor">#endif</span>
<a name="l03202"></a>03202 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__rx__scr__seed.html#a28bd3216c8d30cf056308a47570fc98f">s</a>;
<a name="l03203"></a><a class="code" href="unioncvmx__cprix__rx__scr__seed.html#aa910ec9d0632a3660e00b3292ce72a24">03203</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__rx__scr__seed_1_1cvmx__cprix__rx__scr__seed__s.html">cvmx_cprix_rx_scr_seed_s</a>       <a class="code" href="unioncvmx__cprix__rx__scr__seed.html#aa910ec9d0632a3660e00b3292ce72a24">cnf75xx</a>;
<a name="l03204"></a>03204 };
<a name="l03205"></a><a class="code" href="cvmx-cprix-defs_8h.html#acd75da41d4b484203f869d586d21cd3b">03205</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__rx__scr__seed.html" title="cvmx_cpri::_rx_scr_seed">cvmx_cprix_rx_scr_seed</a> <a class="code" href="unioncvmx__cprix__rx__scr__seed.html" title="cvmx_cpri::_rx_scr_seed">cvmx_cprix_rx_scr_seed_t</a>;
<a name="l03206"></a>03206 <span class="comment"></span>
<a name="l03207"></a>03207 <span class="comment">/**</span>
<a name="l03208"></a>03208 <span class="comment"> * cvmx_cpri#_serdes_config</span>
<a name="l03209"></a>03209 <span class="comment"> */</span>
<a name="l03210"></a><a class="code" href="unioncvmx__cprix__serdes__config.html">03210</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__serdes__config.html" title="cvmx_cpri::_serdes_config">cvmx_cprix_serdes_config</a> {
<a name="l03211"></a><a class="code" href="unioncvmx__cprix__serdes__config.html#a2b1ce25dc6b6f8b2e3f7af07af48956e">03211</a>     uint64_t <a class="code" href="unioncvmx__cprix__serdes__config.html#a2b1ce25dc6b6f8b2e3f7af07af48956e">u64</a>;
<a name="l03212"></a><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html">03212</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html">cvmx_cprix_serdes_config_s</a> {
<a name="l03213"></a>03213 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03214"></a>03214 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ab23bb7c55a13129256202d10ebd8aceb">reserved_2_63</a>                : 62;
<a name="l03215"></a>03215     uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ae7d00548a56bf971db3b14616e566b6f">swap_serdes_rx</a>               : 1;  <span class="comment">/**&lt; When set, swap the bit order on the SerDes receive interface. */</span>
<a name="l03216"></a>03216     uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#a65ace7c36344b8b9a27ea6c00aee9c28">swap_serdes_tx</a>               : 1;  <span class="comment">/**&lt; When set, swap the bit order on the SerDes transmit interface. */</span>
<a name="l03217"></a>03217 <span class="preprocessor">#else</span>
<a name="l03218"></a><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#a65ace7c36344b8b9a27ea6c00aee9c28">03218</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#a65ace7c36344b8b9a27ea6c00aee9c28">swap_serdes_tx</a>               : 1;
<a name="l03219"></a><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ae7d00548a56bf971db3b14616e566b6f">03219</a>     uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ae7d00548a56bf971db3b14616e566b6f">swap_serdes_rx</a>               : 1;
<a name="l03220"></a><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ab23bb7c55a13129256202d10ebd8aceb">03220</a>     uint64_t <a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html#ab23bb7c55a13129256202d10ebd8aceb">reserved_2_63</a>                : 62;
<a name="l03221"></a>03221 <span class="preprocessor">#endif</span>
<a name="l03222"></a>03222 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__serdes__config.html#a4bf0603d996a52e65030b6fc52556e45">s</a>;
<a name="l03223"></a><a class="code" href="unioncvmx__cprix__serdes__config.html#a5b2827201fc4ff90bd9bb20776069e77">03223</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__serdes__config_1_1cvmx__cprix__serdes__config__s.html">cvmx_cprix_serdes_config_s</a>     <a class="code" href="unioncvmx__cprix__serdes__config.html#a5b2827201fc4ff90bd9bb20776069e77">cnf75xx</a>;
<a name="l03224"></a>03224 };
<a name="l03225"></a><a class="code" href="cvmx-cprix-defs_8h.html#a3a51bde3d13065355687d6e616fad994">03225</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__serdes__config.html" title="cvmx_cpri::_serdes_config">cvmx_cprix_serdes_config</a> <a class="code" href="unioncvmx__cprix__serdes__config.html" title="cvmx_cpri::_serdes_config">cvmx_cprix_serdes_config_t</a>;
<a name="l03226"></a>03226 <span class="comment"></span>
<a name="l03227"></a>03227 <span class="comment">/**</span>
<a name="l03228"></a>03228 <span class="comment"> * cvmx_cpri#_start_offset_rx</span>
<a name="l03229"></a>03229 <span class="comment"> *</span>
<a name="l03230"></a>03230 <span class="comment"> * This register controls when the received CPRI samples are sent to the RFIF</span>
<a name="l03231"></a>03231 <span class="comment"> * RMAC. Receive timing alignment should be controlled using the RFIF_RETARD</span>
<a name="l03232"></a>03232 <span class="comment"> * register, and this register should be left at its default value.</span>
<a name="l03233"></a>03233 <span class="comment"> */</span>
<a name="l03234"></a><a class="code" href="unioncvmx__cprix__start__offset__rx.html">03234</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__start__offset__rx.html" title="cvmx_cpri::_start_offset_rx">cvmx_cprix_start_offset_rx</a> {
<a name="l03235"></a><a class="code" href="unioncvmx__cprix__start__offset__rx.html#a38188f2db9f7a9b540de84ddba2fe7eb">03235</a>     uint64_t <a class="code" href="unioncvmx__cprix__start__offset__rx.html#a38188f2db9f7a9b540de84ddba2fe7eb">u64</a>;
<a name="l03236"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html">03236</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html">cvmx_cprix_start_offset_rx_s</a> {
<a name="l03237"></a>03237 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03238"></a>03238 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ab4334f75f987d7ec7846c97fddd0f03c">reserved_25_63</a>               : 39;
<a name="l03239"></a>03239     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c92ae2cd510a69b93b3f30a7135154a">start_rx_hf_resync</a>           : 1;  <span class="comment">/**&lt; This bit enables synchronization every hyperframe instead of every radio frame.</span>
<a name="l03240"></a>03240 <span class="comment">                                                         When this bit is set, [START_RX_OFFSET_Z] will be ignored. */</span>
<a name="l03241"></a>03241     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a8fa00d6e28bfeecaeff45aa17a7bba93">reserved_22_23</a>               : 2;
<a name="l03242"></a>03242     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ac4197c77a8666285ca1964a096f552e4">start_rx_offset_seq</a>          : 6;  <span class="comment">/**&lt; Sequence number for start of cpri_rx_start synchronization output. Valid values</span>
<a name="l03243"></a>03243 <span class="comment">                                                         are 0 to 4*RATE-1. */</span>
<a name="l03244"></a>03244     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c9efc25ab9cd80ab070bbe0068e3f1d">start_rx_offset_z</a>            : 8;  <span class="comment">/**&lt; Hyperframe  number  for  start  of  cpri_rx_start synchronization output. */</span>
<a name="l03245"></a>03245     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#aca7a1ba4a299aaa6e67fdef6fe4ab0fb">start_rx_offset_x</a>            : 8;  <span class="comment">/**&lt; Basic frame number for start of cpri_rx_start synchronization output. */</span>
<a name="l03246"></a>03246 <span class="preprocessor">#else</span>
<a name="l03247"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#aca7a1ba4a299aaa6e67fdef6fe4ab0fb">03247</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#aca7a1ba4a299aaa6e67fdef6fe4ab0fb">start_rx_offset_x</a>            : 8;
<a name="l03248"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c9efc25ab9cd80ab070bbe0068e3f1d">03248</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c9efc25ab9cd80ab070bbe0068e3f1d">start_rx_offset_z</a>            : 8;
<a name="l03249"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ac4197c77a8666285ca1964a096f552e4">03249</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ac4197c77a8666285ca1964a096f552e4">start_rx_offset_seq</a>          : 6;
<a name="l03250"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a8fa00d6e28bfeecaeff45aa17a7bba93">03250</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a8fa00d6e28bfeecaeff45aa17a7bba93">reserved_22_23</a>               : 2;
<a name="l03251"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c92ae2cd510a69b93b3f30a7135154a">03251</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#a0c92ae2cd510a69b93b3f30a7135154a">start_rx_hf_resync</a>           : 1;
<a name="l03252"></a><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ab4334f75f987d7ec7846c97fddd0f03c">03252</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html#ab4334f75f987d7ec7846c97fddd0f03c">reserved_25_63</a>               : 39;
<a name="l03253"></a>03253 <span class="preprocessor">#endif</span>
<a name="l03254"></a>03254 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__start__offset__rx.html#aceb9a17bc30cc2db9a228101b018a03a">s</a>;
<a name="l03255"></a><a class="code" href="unioncvmx__cprix__start__offset__rx.html#a5f7ea7b913c06a8e2270d3b26d5dbb1b">03255</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__start__offset__rx_1_1cvmx__cprix__start__offset__rx__s.html">cvmx_cprix_start_offset_rx_s</a>   <a class="code" href="unioncvmx__cprix__start__offset__rx.html#a5f7ea7b913c06a8e2270d3b26d5dbb1b">cnf75xx</a>;
<a name="l03256"></a>03256 };
<a name="l03257"></a><a class="code" href="cvmx-cprix-defs_8h.html#aff978f569f53e4a1fa94bb11d640e89c">03257</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__start__offset__rx.html" title="cvmx_cpri::_start_offset_rx">cvmx_cprix_start_offset_rx</a> <a class="code" href="unioncvmx__cprix__start__offset__rx.html" title="cvmx_cpri::_start_offset_rx">cvmx_cprix_start_offset_rx_t</a>;
<a name="l03258"></a>03258 <span class="comment"></span>
<a name="l03259"></a>03259 <span class="comment">/**</span>
<a name="l03260"></a>03260 <span class="comment"> * cvmx_cpri#_start_offset_tx</span>
<a name="l03261"></a>03261 <span class="comment"> *</span>
<a name="l03262"></a>03262 <span class="comment"> * This register controls when CPRI requests TX samples from the RFIF RMAC</span>
<a name="l03263"></a>03263 <span class="comment"> * relative to the TX RFP. This register should be programmed to request</span>
<a name="l03264"></a>03264 <span class="comment"> * samples 4 basic frames before the time specified in CPRI()_MAP_OFFSET_TX.</span>
<a name="l03265"></a>03265 <span class="comment"> *</span>
<a name="l03266"></a>03266 <span class="comment"> * For example, if CPRI()_MAP_OFFSET_TX[MAP_TX_OFFSET_Z]=0 and</span>
<a name="l03267"></a>03267 <span class="comment"> * CPRI()_MAP_OFFSET_TX[MAP_TX_OFFSET_X]=0, then software should program</span>
<a name="l03268"></a>03268 <span class="comment"> * [START_TX_OFFSET_Z]=149 and [START_TX_OFFSET_X]=251.</span>
<a name="l03269"></a>03269 <span class="comment"> */</span>
<a name="l03270"></a><a class="code" href="unioncvmx__cprix__start__offset__tx.html">03270</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__start__offset__tx.html" title="cvmx_cpri::_start_offset_tx">cvmx_cprix_start_offset_tx</a> {
<a name="l03271"></a><a class="code" href="unioncvmx__cprix__start__offset__tx.html#a7fdc6c4266a60cca59310a2f85db8f4b">03271</a>     uint64_t <a class="code" href="unioncvmx__cprix__start__offset__tx.html#a7fdc6c4266a60cca59310a2f85db8f4b">u64</a>;
<a name="l03272"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html">03272</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html">cvmx_cprix_start_offset_tx_s</a> {
<a name="l03273"></a>03273 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03274"></a>03274 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a6f7e400fdcb9c57ef32e3e8361738159">reserved_25_63</a>               : 39;
<a name="l03275"></a>03275     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a59bdbaff59ac4c124404ae02b148c042">start_tx_hf_resync</a>           : 1;  <span class="comment">/**&lt; This bit enables synchronization every hyperframe instead of every radio frame.</span>
<a name="l03276"></a>03276 <span class="comment">                                                         When this bit is set, [START_TX_OFFSET_Z] will be ignored. */</span>
<a name="l03277"></a>03277     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a00f2d5e1c9795aeb413a5229bf3ca142">reserved_22_23</a>               : 2;
<a name="l03278"></a>03278     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#ae01a83e73021e8139b9a69dad62cda3b">start_tx_offset_seq</a>          : 6;  <span class="comment">/**&lt; Sequence  number  when CPRI should start requesting TX samples from</span>
<a name="l03279"></a>03279 <span class="comment">                                                         RFIF RMAC.  Valid values are 0 to 4*RATE-1. */</span>
<a name="l03280"></a>03280     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#aca6fbfa89c83c4a2c342872c56add040">start_tx_offset_z</a>            : 8;  <span class="comment">/**&lt; Hyperframe  number  when CPRI should start requesting TX samples from</span>
<a name="l03281"></a>03281 <span class="comment">                                                         RFIF RMAC. */</span>
<a name="l03282"></a>03282     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a97508250afae0fc7728e1d7902ac5b53">start_tx_offset_x</a>            : 8;  <span class="comment">/**&lt; Basic frame  number  when CPRI should start requesting TX samples from</span>
<a name="l03283"></a>03283 <span class="comment">                                                         RFIF RMAC. */</span>
<a name="l03284"></a>03284 <span class="preprocessor">#else</span>
<a name="l03285"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a97508250afae0fc7728e1d7902ac5b53">03285</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a97508250afae0fc7728e1d7902ac5b53">start_tx_offset_x</a>            : 8;
<a name="l03286"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#aca6fbfa89c83c4a2c342872c56add040">03286</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#aca6fbfa89c83c4a2c342872c56add040">start_tx_offset_z</a>            : 8;
<a name="l03287"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#ae01a83e73021e8139b9a69dad62cda3b">03287</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#ae01a83e73021e8139b9a69dad62cda3b">start_tx_offset_seq</a>          : 6;
<a name="l03288"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a00f2d5e1c9795aeb413a5229bf3ca142">03288</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a00f2d5e1c9795aeb413a5229bf3ca142">reserved_22_23</a>               : 2;
<a name="l03289"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a59bdbaff59ac4c124404ae02b148c042">03289</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a59bdbaff59ac4c124404ae02b148c042">start_tx_hf_resync</a>           : 1;
<a name="l03290"></a><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a6f7e400fdcb9c57ef32e3e8361738159">03290</a>     uint64_t <a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html#a6f7e400fdcb9c57ef32e3e8361738159">reserved_25_63</a>               : 39;
<a name="l03291"></a>03291 <span class="preprocessor">#endif</span>
<a name="l03292"></a>03292 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__start__offset__tx.html#a8bbae6f03fb93fc2e029406b4863788c">s</a>;
<a name="l03293"></a><a class="code" href="unioncvmx__cprix__start__offset__tx.html#a3f19f1567da383ac06a96594f49910ce">03293</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__start__offset__tx_1_1cvmx__cprix__start__offset__tx__s.html">cvmx_cprix_start_offset_tx_s</a>   <a class="code" href="unioncvmx__cprix__start__offset__tx.html#a3f19f1567da383ac06a96594f49910ce">cnf75xx</a>;
<a name="l03294"></a>03294 };
<a name="l03295"></a><a class="code" href="cvmx-cprix-defs_8h.html#a903393323601695e3ae1b50fac2b898e">03295</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__start__offset__tx.html" title="cvmx_cpri::_start_offset_tx">cvmx_cprix_start_offset_tx</a> <a class="code" href="unioncvmx__cprix__start__offset__tx.html" title="cvmx_cpri::_start_offset_tx">cvmx_cprix_start_offset_tx_t</a>;
<a name="l03296"></a>03296 <span class="comment"></span>
<a name="l03297"></a>03297 <span class="comment">/**</span>
<a name="l03298"></a>03298 <span class="comment"> * cvmx_cpri#_status</span>
<a name="l03299"></a>03299 <span class="comment"> */</span>
<a name="l03300"></a><a class="code" href="unioncvmx__cprix__status.html">03300</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__status.html" title="cvmx_cpri::_status">cvmx_cprix_status</a> {
<a name="l03301"></a><a class="code" href="unioncvmx__cprix__status.html#ae1660499b7b90f8ee4c7265edcde1d85">03301</a>     uint64_t <a class="code" href="unioncvmx__cprix__status.html#ae1660499b7b90f8ee4c7265edcde1d85">u64</a>;
<a name="l03302"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html">03302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html">cvmx_cprix_status_s</a> {
<a name="l03303"></a>03303 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03304"></a>03304 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac2e519e3dc84b813a09b1ff6e18b1755">reserved_12_63</a>               : 52;
<a name="l03305"></a>03305     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a976f11a344954057accc61419dc6019a">rx_rfp_hold</a>                  : 1;  <span class="comment">/**&lt; Radio frame pulse received. This bit will be asserted every 10 ms.</span>
<a name="l03306"></a>03306 <span class="comment">                                                         0 : RFP has not been detected since last read.</span>
<a name="l03307"></a>03307 <span class="comment">                                                         1 : RFP has been detected since last read. */</span>
<a name="l03308"></a>03308     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#afdbdc7054960a945146a479b43ebf204">rx_freq_alarm_hold</a>           : 1;  <span class="comment">/**&lt; When this bit is set, it indicates that the CPRI receive clock is not</span>
<a name="l03309"></a>03309 <span class="comment">                                                         synchronous with the CPRI clock (which runs at SerDes lane rate / 40).</span>
<a name="l03310"></a>03310 <span class="comment">                                                         This bit is cleared on a read, and re-asserted each time the phase of</span>
<a name="l03311"></a>03311 <span class="comment">                                                         the receive clock has changed more than 4 clock periods of the CPRI</span>
<a name="l03312"></a>03312 <span class="comment">                                                         clock in a 10 ms period. */</span>
<a name="l03313"></a>03313     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a5856622b2171af76130f6a74b98434f1">rx_state_hold</a>                : 1;  <span class="comment">/**&lt; Receive state hold register.</span>
<a name="l03314"></a>03314 <span class="comment">                                                         0 = Loss of SYNC has not occurred.</span>
<a name="l03315"></a>03315 <span class="comment">                                                         1 = Loss of SYNC has occurred (i.e., [RX_STATE] has been 0 since last</span>
<a name="l03316"></a>03316 <span class="comment">                                                         read of CPRI()_STATUS). */</span>
<a name="l03317"></a>03317     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ab551f79891a68e4ff4405d2e21a1c926">rx_los_hold</a>                  : 1;  <span class="comment">/**&lt; Receive loss-of-signal (LOS) hold register.</span>
<a name="l03318"></a>03318 <span class="comment">                                                         0 = LOS has not occured.</span>
<a name="l03319"></a>03319 <span class="comment">                                                         1 = LOS has occured since last read of CPRI()_STATUS. */</span>
<a name="l03320"></a>03320     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a47393222a02a346cba671a551d2599f8">reserved_4_7</a>                 : 4;
<a name="l03321"></a>03321     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac0fef032b61a39a8a621742e7fd3c009">rx_bfn_state</a>                 : 1;  <span class="comment">/**&lt; Radio frame alignment state:</span>
<a name="l03322"></a>03322 <span class="comment">                                                         0 = BFN alignment not detected.</span>
<a name="l03323"></a>03323 <span class="comment">                                                         1 = BFN alignment detected. */</span>
<a name="l03324"></a>03324     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a60f051ff57da62000ee3937f58737193">rx_hfn_state</a>                 : 1;  <span class="comment">/**&lt; Hyper-frame number alignment state:</span>
<a name="l03325"></a>03325 <span class="comment">                                                         0 = HFN alignment not detected.</span>
<a name="l03326"></a>03326 <span class="comment">                                                         1 = HFN alignment detected. */</span>
<a name="l03327"></a>03327     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a13e7927276121be3e8ab54596c3c3f74">rx_state</a>                     : 1;  <span class="comment">/**&lt; Overal receive synchronization state. When set, indicates that the</span>
<a name="l03328"></a>03328 <span class="comment">                                                         receive state, HFN state, and BFN state are all okay. This bit is</span>
<a name="l03329"></a>03329 <span class="comment">                                                         updated continuously, and any loss of synchronization is latched in</span>
<a name="l03330"></a>03330 <span class="comment">                                                         [RX_STATE_HOLD].</span>
<a name="l03331"></a>03331 <span class="comment">                                                         0 = No global receive SYNC.</span>
<a name="l03332"></a>03332 <span class="comment">                                                         1 = Global receive state is SYNC. */</span>
<a name="l03333"></a>03333     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#aa84d1c8b75bb356ffe9a8b4e29b1c60f">rx_los</a>                       : 1;  <span class="comment">/**&lt; Receive LOS (loss of signal) indication. Indicates either excessive 8B/10B violations</span>
<a name="l03334"></a>03334 <span class="comment">                                                         (&gt;15) or external indication of loss of signal from optical module</span>
<a name="l03335"></a>03335 <span class="comment">                                                         0 = LOS not detected.</span>
<a name="l03336"></a>03336 <span class="comment">                                                         1 = LOS detected. */</span>
<a name="l03337"></a>03337 <span class="preprocessor">#else</span>
<a name="l03338"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#aa84d1c8b75bb356ffe9a8b4e29b1c60f">03338</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#aa84d1c8b75bb356ffe9a8b4e29b1c60f">rx_los</a>                       : 1;
<a name="l03339"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a13e7927276121be3e8ab54596c3c3f74">03339</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a13e7927276121be3e8ab54596c3c3f74">rx_state</a>                     : 1;
<a name="l03340"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a60f051ff57da62000ee3937f58737193">03340</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a60f051ff57da62000ee3937f58737193">rx_hfn_state</a>                 : 1;
<a name="l03341"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac0fef032b61a39a8a621742e7fd3c009">03341</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac0fef032b61a39a8a621742e7fd3c009">rx_bfn_state</a>                 : 1;
<a name="l03342"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a47393222a02a346cba671a551d2599f8">03342</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a47393222a02a346cba671a551d2599f8">reserved_4_7</a>                 : 4;
<a name="l03343"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ab551f79891a68e4ff4405d2e21a1c926">03343</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ab551f79891a68e4ff4405d2e21a1c926">rx_los_hold</a>                  : 1;
<a name="l03344"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a5856622b2171af76130f6a74b98434f1">03344</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a5856622b2171af76130f6a74b98434f1">rx_state_hold</a>                : 1;
<a name="l03345"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#afdbdc7054960a945146a479b43ebf204">03345</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#afdbdc7054960a945146a479b43ebf204">rx_freq_alarm_hold</a>           : 1;
<a name="l03346"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a976f11a344954057accc61419dc6019a">03346</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#a976f11a344954057accc61419dc6019a">rx_rfp_hold</a>                  : 1;
<a name="l03347"></a><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac2e519e3dc84b813a09b1ff6e18b1755">03347</a>     uint64_t <a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html#ac2e519e3dc84b813a09b1ff6e18b1755">reserved_12_63</a>               : 52;
<a name="l03348"></a>03348 <span class="preprocessor">#endif</span>
<a name="l03349"></a>03349 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__status.html#a15083ec940e52a503166d898d9150fa2">s</a>;
<a name="l03350"></a><a class="code" href="unioncvmx__cprix__status.html#ac40db5394a9be8d61e5cac6223ed407c">03350</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__status_1_1cvmx__cprix__status__s.html">cvmx_cprix_status_s</a>            <a class="code" href="unioncvmx__cprix__status.html#ac40db5394a9be8d61e5cac6223ed407c">cnf75xx</a>;
<a name="l03351"></a>03351 };
<a name="l03352"></a><a class="code" href="cvmx-cprix-defs_8h.html#ac5c824f1453691df7714283bd6e5da78">03352</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__status.html" title="cvmx_cpri::_status">cvmx_cprix_status</a> <a class="code" href="unioncvmx__cprix__status.html" title="cvmx_cpri::_status">cvmx_cprix_status_t</a>;
<a name="l03353"></a>03353 <span class="comment"></span>
<a name="l03354"></a>03354 <span class="comment">/**</span>
<a name="l03355"></a>03355 <span class="comment"> * cvmx_cpri#_tx_control</span>
<a name="l03356"></a>03356 <span class="comment"> */</span>
<a name="l03357"></a><a class="code" href="unioncvmx__cprix__tx__control.html">03357</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__control.html" title="cvmx_cpri::_tx_control">cvmx_cprix_tx_control</a> {
<a name="l03358"></a><a class="code" href="unioncvmx__cprix__tx__control.html#afce1995060fb45babfcc9d84da557a24">03358</a>     uint64_t <a class="code" href="unioncvmx__cprix__tx__control.html#afce1995060fb45babfcc9d84da557a24">u64</a>;
<a name="l03359"></a><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html">03359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html">cvmx_cprix_tx_control_s</a> {
<a name="l03360"></a>03360 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03361"></a>03361 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a54c3a8879e62edacabbab244e4280e83">reserved_3_63</a>                : 61;
<a name="l03362"></a>03362     uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a6ce794fb2012689fd0eb28efb471fcca">tx_rfp_tolerance</a>             : 2;  <span class="comment">/**&lt; Set tolerance for the transmit RFP pulse. If the synchronization pulse</span>
<a name="l03363"></a>03363 <span class="comment">                                                         does not coincide with the internal frame counters within the allowed</span>
<a name="l03364"></a>03364 <span class="comment">                                                         tolerance, then the internal frame counters are updated automatically.</span>
<a name="l03365"></a>03365 <span class="comment">                                                         0x0 = No tolerance. Syncrhonization pulse must coincide with internal</span>
<a name="l03366"></a>03366 <span class="comment">                                                         counters.</span>
<a name="l03367"></a>03367 <span class="comment">                                                         0x1 = Tolerance of +/- 1 cycle.</span>
<a name="l03368"></a>03368 <span class="comment">                                                         0x2 = Tolerance of +/- 2 cycle.</span>
<a name="l03369"></a>03369 <span class="comment">                                                         0x3 = Tolerance of +/- 3 cycle. */</span>
<a name="l03370"></a>03370     uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#ab68e5b324a6a2b774083cea12f891ccb">tx_reset_bfn</a>                 : 1;  <span class="comment">/**&lt; Set CPRI TX BFN (radio frame number) value to 0 starting at the next radio frame boundary.</span>
<a name="l03371"></a>03371 <span class="comment">                                                         This bit will clear after each write. */</span>
<a name="l03372"></a>03372 <span class="preprocessor">#else</span>
<a name="l03373"></a><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#ab68e5b324a6a2b774083cea12f891ccb">03373</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#ab68e5b324a6a2b774083cea12f891ccb">tx_reset_bfn</a>                 : 1;
<a name="l03374"></a><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a6ce794fb2012689fd0eb28efb471fcca">03374</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a6ce794fb2012689fd0eb28efb471fcca">tx_rfp_tolerance</a>             : 2;
<a name="l03375"></a><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a54c3a8879e62edacabbab244e4280e83">03375</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html#a54c3a8879e62edacabbab244e4280e83">reserved_3_63</a>                : 61;
<a name="l03376"></a>03376 <span class="preprocessor">#endif</span>
<a name="l03377"></a>03377 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__tx__control.html#a573238cd87bc054f9f6222f47b6b8d92">s</a>;
<a name="l03378"></a><a class="code" href="unioncvmx__cprix__tx__control.html#a4ad7f0fccc0c3e19a95a5961152f1cff">03378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__control_1_1cvmx__cprix__tx__control__s.html">cvmx_cprix_tx_control_s</a>        <a class="code" href="unioncvmx__cprix__tx__control.html#a4ad7f0fccc0c3e19a95a5961152f1cff">cnf75xx</a>;
<a name="l03379"></a>03379 };
<a name="l03380"></a><a class="code" href="cvmx-cprix-defs_8h.html#a03df4d09f024fc092defa9365fdc9807">03380</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__control.html" title="cvmx_cpri::_tx_control">cvmx_cprix_tx_control</a> <a class="code" href="unioncvmx__cprix__tx__control.html" title="cvmx_cpri::_tx_control">cvmx_cprix_tx_control_t</a>;
<a name="l03381"></a>03381 <span class="comment"></span>
<a name="l03382"></a>03382 <span class="comment">/**</span>
<a name="l03383"></a>03383 <span class="comment"> * cvmx_cpri#_tx_ctrl</span>
<a name="l03384"></a>03384 <span class="comment"> *</span>
<a name="l03385"></a>03385 <span class="comment"> * CPRI transmit control words</span>
<a name="l03386"></a>03386 <span class="comment"> *</span>
<a name="l03387"></a>03387 <span class="comment"> */</span>
<a name="l03388"></a><a class="code" href="unioncvmx__cprix__tx__ctrl.html">03388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__ctrl.html" title="cvmx_cpri::_tx_ctrl">cvmx_cprix_tx_ctrl</a> {
<a name="l03389"></a><a class="code" href="unioncvmx__cprix__tx__ctrl.html#a926b628e0635e7848af745e8bae0c739">03389</a>     uint64_t <a class="code" href="unioncvmx__cprix__tx__ctrl.html#a926b628e0635e7848af745e8bae0c739">u64</a>;
<a name="l03390"></a><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html">03390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html">cvmx_cprix_tx_ctrl_s</a> {
<a name="l03391"></a>03391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03392"></a>03392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a7d68a0a5b8883fbfe536375f5c252e4d">reserved_9_63</a>                : 55;
<a name="l03393"></a>03393     uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#ae9bfbfd4b54297766e1d9b878e953892">tx_control_insert</a>            : 1;  <span class="comment">/**&lt; Enable insertion of this control byte in subsequent transmissions.</span>
<a name="l03394"></a>03394 <span class="comment">                                                         Note that CPRI()_CONFIG[TX_CTRL_INSERT_EN] must also be set to 1</span>
<a name="l03395"></a>03395 <span class="comment">                                                         before this control word will be transmitted.</span>
<a name="l03396"></a>03396 <span class="comment">                                                         0 = Disable control word transmission.</span>
<a name="l03397"></a>03397 <span class="comment">                                                         1 = Enable control word transmission. */</span>
<a name="l03398"></a>03398     uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a317507f624260ae0d06858bd3892278f">tx_control_data</a>              : 8;  <span class="comment">/**&lt; Specifies the CPRI control byte to by transmitted at byte y in CPRI</span>
<a name="l03399"></a>03399 <span class="comment">                                                         hyper frame position Z.x.0, where x is specified by</span>
<a name="l03400"></a>03400 <span class="comment">                                                         CPRI()_CTRL_INDEX[CPRI_CTRL_INDEX], and y is specified by</span>
<a name="l03401"></a>03401 <span class="comment">                                                         CPRI()_CTRL_INDEX[CPRI_CTRL_SEL]. */</span>
<a name="l03402"></a>03402 <span class="preprocessor">#else</span>
<a name="l03403"></a><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a317507f624260ae0d06858bd3892278f">03403</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a317507f624260ae0d06858bd3892278f">tx_control_data</a>              : 8;
<a name="l03404"></a><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#ae9bfbfd4b54297766e1d9b878e953892">03404</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#ae9bfbfd4b54297766e1d9b878e953892">tx_control_insert</a>            : 1;
<a name="l03405"></a><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a7d68a0a5b8883fbfe536375f5c252e4d">03405</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html#a7d68a0a5b8883fbfe536375f5c252e4d">reserved_9_63</a>                : 55;
<a name="l03406"></a>03406 <span class="preprocessor">#endif</span>
<a name="l03407"></a>03407 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__tx__ctrl.html#ae95e145ed3d407ce510f9fa9993c26db">s</a>;
<a name="l03408"></a><a class="code" href="unioncvmx__cprix__tx__ctrl.html#a9991ae42de8bce5c0b1fe4aa11034de6">03408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__ctrl_1_1cvmx__cprix__tx__ctrl__s.html">cvmx_cprix_tx_ctrl_s</a>           <a class="code" href="unioncvmx__cprix__tx__ctrl.html#a9991ae42de8bce5c0b1fe4aa11034de6">cnf75xx</a>;
<a name="l03409"></a>03409 };
<a name="l03410"></a><a class="code" href="cvmx-cprix-defs_8h.html#a24bfebe42cce0b1ce3da06cc17e40b39">03410</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__ctrl.html" title="cvmx_cpri::_tx_ctrl">cvmx_cprix_tx_ctrl</a> <a class="code" href="unioncvmx__cprix__tx__ctrl.html" title="cvmx_cpri::_tx_ctrl">cvmx_cprix_tx_ctrl_t</a>;
<a name="l03411"></a>03411 <span class="comment"></span>
<a name="l03412"></a>03412 <span class="comment">/**</span>
<a name="l03413"></a>03413 <span class="comment"> * cvmx_cpri#_tx_prot_ver</span>
<a name="l03414"></a>03414 <span class="comment"> */</span>
<a name="l03415"></a><a class="code" href="unioncvmx__cprix__tx__prot__ver.html">03415</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__prot__ver.html" title="cvmx_cpri::_tx_prot_ver">cvmx_cprix_tx_prot_ver</a> {
<a name="l03416"></a><a class="code" href="unioncvmx__cprix__tx__prot__ver.html#ae6db0b3db41d76f98a17e5ba1b1adf8b">03416</a>     uint64_t <a class="code" href="unioncvmx__cprix__tx__prot__ver.html#ae6db0b3db41d76f98a17e5ba1b1adf8b">u64</a>;
<a name="l03417"></a><a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html">03417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html">cvmx_cprix_tx_prot_ver_s</a> {
<a name="l03418"></a>03418 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03419"></a>03419 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#a6fb5ea3a01cffe9a4fb9d955d7961fee">reserved_8_63</a>                : 56;
<a name="l03420"></a>03420     uint64_t <a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#ac5608d5d22e04a50b0c494b77449f059">tx_prot_ver</a>                  : 8;  <span class="comment">/**&lt; Transmit protocol and version mapped into Z.2.0. Note that scrambling is disabled for</span>
<a name="l03421"></a>03421 <span class="comment">                                                         values</span>
<a name="l03422"></a>03422 <span class="comment">                                                         less than 0x2, and scrambling can never be enabled for line rates of 3.072 Gbps or less. */</span>
<a name="l03423"></a>03423 <span class="preprocessor">#else</span>
<a name="l03424"></a><a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#ac5608d5d22e04a50b0c494b77449f059">03424</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#ac5608d5d22e04a50b0c494b77449f059">tx_prot_ver</a>                  : 8;
<a name="l03425"></a><a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#a6fb5ea3a01cffe9a4fb9d955d7961fee">03425</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html#a6fb5ea3a01cffe9a4fb9d955d7961fee">reserved_8_63</a>                : 56;
<a name="l03426"></a>03426 <span class="preprocessor">#endif</span>
<a name="l03427"></a>03427 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__tx__prot__ver.html#a809c1538eab22b197ef034c68b960471">s</a>;
<a name="l03428"></a><a class="code" href="unioncvmx__cprix__tx__prot__ver.html#a72bf9e5ad9577c0425b544f47e41cb4c">03428</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__prot__ver_1_1cvmx__cprix__tx__prot__ver__s.html">cvmx_cprix_tx_prot_ver_s</a>       <a class="code" href="unioncvmx__cprix__tx__prot__ver.html#a72bf9e5ad9577c0425b544f47e41cb4c">cnf75xx</a>;
<a name="l03429"></a>03429 };
<a name="l03430"></a><a class="code" href="cvmx-cprix-defs_8h.html#a0c2be83f7637ad391b9574e2254c4fc1">03430</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__prot__ver.html" title="cvmx_cpri::_tx_prot_ver">cvmx_cprix_tx_prot_ver</a> <a class="code" href="unioncvmx__cprix__tx__prot__ver.html" title="cvmx_cpri::_tx_prot_ver">cvmx_cprix_tx_prot_ver_t</a>;
<a name="l03431"></a>03431 <span class="comment"></span>
<a name="l03432"></a>03432 <span class="comment">/**</span>
<a name="l03433"></a>03433 <span class="comment"> * cvmx_cpri#_tx_scr_seed</span>
<a name="l03434"></a>03434 <span class="comment"> *</span>
<a name="l03435"></a>03435 <span class="comment"> * Transmit scrambler seed</span>
<a name="l03436"></a>03436 <span class="comment"> *</span>
<a name="l03437"></a>03437 <span class="comment"> */</span>
<a name="l03438"></a><a class="code" href="unioncvmx__cprix__tx__scr__seed.html">03438</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__scr__seed.html" title="cvmx_cpri::_tx_scr_seed">cvmx_cprix_tx_scr_seed</a> {
<a name="l03439"></a><a class="code" href="unioncvmx__cprix__tx__scr__seed.html#a4db71ab92795bfa4fd08f5d4c3f9271b">03439</a>     uint64_t <a class="code" href="unioncvmx__cprix__tx__scr__seed.html#a4db71ab92795bfa4fd08f5d4c3f9271b">u64</a>;
<a name="l03440"></a><a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html">03440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html">cvmx_cprix_tx_scr_seed_s</a> {
<a name="l03441"></a>03441 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03442"></a>03442 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a785f3ac6cc35549cfcd66f306bd5172b">reserved_31_63</a>               : 33;
<a name="l03443"></a>03443     uint64_t <a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a35ff6299985a35853fdc7f20b58c2f01">tx_scr_seed</a>                  : 31; <span class="comment">/**&lt; Seed for TX scrambler. Setting the seed to 0x0 disables the scrambler.</span>
<a name="l03444"></a>03444 <span class="comment">                                                         Scrambling is automatically disabled when</span>
<a name="l03445"></a>03445 <span class="comment">                                                         CPRI()_TX_PROT_VER[TX_PROT_VER]=1, and scrambling must be disabled if</span>
<a name="l03446"></a>03446 <span class="comment">                                                         the line rate is lower than 4.915 Gbps. */</span>
<a name="l03447"></a>03447 <span class="preprocessor">#else</span>
<a name="l03448"></a><a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a35ff6299985a35853fdc7f20b58c2f01">03448</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a35ff6299985a35853fdc7f20b58c2f01">tx_scr_seed</a>                  : 31;
<a name="l03449"></a><a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a785f3ac6cc35549cfcd66f306bd5172b">03449</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html#a785f3ac6cc35549cfcd66f306bd5172b">reserved_31_63</a>               : 33;
<a name="l03450"></a>03450 <span class="preprocessor">#endif</span>
<a name="l03451"></a>03451 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__tx__scr__seed.html#aaf784c97b573aa84008b3b2d895c4e02">s</a>;
<a name="l03452"></a><a class="code" href="unioncvmx__cprix__tx__scr__seed.html#a2db013cb145407f431955142695f4205">03452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__scr__seed_1_1cvmx__cprix__tx__scr__seed__s.html">cvmx_cprix_tx_scr_seed_s</a>       <a class="code" href="unioncvmx__cprix__tx__scr__seed.html#a2db013cb145407f431955142695f4205">cnf75xx</a>;
<a name="l03453"></a>03453 };
<a name="l03454"></a><a class="code" href="cvmx-cprix-defs_8h.html#ae91a6e3c2b4fdc893bfe09645ae62251">03454</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__scr__seed.html" title="cvmx_cpri::_tx_scr_seed">cvmx_cprix_tx_scr_seed</a> <a class="code" href="unioncvmx__cprix__tx__scr__seed.html" title="cvmx_cpri::_tx_scr_seed">cvmx_cprix_tx_scr_seed_t</a>;
<a name="l03455"></a>03455 <span class="comment"></span>
<a name="l03456"></a>03456 <span class="comment">/**</span>
<a name="l03457"></a>03457 <span class="comment"> * cvmx_cpri#_tx_sync_delay</span>
<a name="l03458"></a>03458 <span class="comment"> */</span>
<a name="l03459"></a><a class="code" href="unioncvmx__cprix__tx__sync__delay.html">03459</a> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__sync__delay.html" title="cvmx_cpri::_tx_sync_delay">cvmx_cprix_tx_sync_delay</a> {
<a name="l03460"></a><a class="code" href="unioncvmx__cprix__tx__sync__delay.html#a32b4ba8145b20bb7ae7b7af1921ed187">03460</a>     uint64_t <a class="code" href="unioncvmx__cprix__tx__sync__delay.html#a32b4ba8145b20bb7ae7b7af1921ed187">u64</a>;
<a name="l03461"></a><a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html">03461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html">cvmx_cprix_tx_sync_delay_s</a> {
<a name="l03462"></a>03462 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l03463"></a>03463 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#acfa4fd96db77bf08057076ebeefe7d07">reserved_16_63</a>               : 48;
<a name="l03464"></a>03464     uint64_t <a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#a9cc2c4cdacc7e7e2fc6d91427203a4cf">tx_rfp_sync_delay</a>            : 16; <span class="comment">/**&lt; Internal delay for radio frame synchronization pulse. Delay is programmed in</span>
<a name="l03465"></a>03465 <span class="comment">                                                         CPRI clock cycles (the CPRI clock runs at 1/40 of the SerDes lane rate). */</span>
<a name="l03466"></a>03466 <span class="preprocessor">#else</span>
<a name="l03467"></a><a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#a9cc2c4cdacc7e7e2fc6d91427203a4cf">03467</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#a9cc2c4cdacc7e7e2fc6d91427203a4cf">tx_rfp_sync_delay</a>            : 16;
<a name="l03468"></a><a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#acfa4fd96db77bf08057076ebeefe7d07">03468</a>     uint64_t <a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html#acfa4fd96db77bf08057076ebeefe7d07">reserved_16_63</a>               : 48;
<a name="l03469"></a>03469 <span class="preprocessor">#endif</span>
<a name="l03470"></a>03470 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__cprix__tx__sync__delay.html#a608af55e5759626d510520320415bd7a">s</a>;
<a name="l03471"></a><a class="code" href="unioncvmx__cprix__tx__sync__delay.html#a50dfa216c024c86d623daf71b81d5fb3">03471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__cprix__tx__sync__delay_1_1cvmx__cprix__tx__sync__delay__s.html">cvmx_cprix_tx_sync_delay_s</a>     <a class="code" href="unioncvmx__cprix__tx__sync__delay.html#a50dfa216c024c86d623daf71b81d5fb3">cnf75xx</a>;
<a name="l03472"></a>03472 };
<a name="l03473"></a><a class="code" href="cvmx-cprix-defs_8h.html#a71eae5769d01e027d1f40b62bfa8ac1d">03473</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__cprix__tx__sync__delay.html" title="cvmx_cpri::_tx_sync_delay">cvmx_cprix_tx_sync_delay</a> <a class="code" href="unioncvmx__cprix__tx__sync__delay.html" title="cvmx_cpri::_tx_sync_delay">cvmx_cprix_tx_sync_delay_t</a>;
<a name="l03474"></a>03474 
<a name="l03475"></a>03475 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
