0.7
2020.2
Oct 13 2023
20:21:30
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem0.v,1717926401,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem1.v,1717926401,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_master_gmem2.v,1717926401,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_axi_slave_control.v,1717926401,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detection_unit.v,1717926401,systemVerilog,,,,AESL_deadlock_detect_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_detector.v,1717926401,systemVerilog,,,,AESL_deadlock_detector,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/AESL_deadlock_report_unit.v,1717926401,systemVerilog,,,,AESL_deadlock_report_unit,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/csv_file_dump.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/dataflow_monitor.sv,1717926401,systemVerilog,/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_fifo_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_process_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/nodf_module_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/seq_loop_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/upc_loop_interface.svh,,/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/dump_file_agent.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/csv_file_dump.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/sample_agent.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/loop_sample_agent.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/sample_manager.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/nodf_module_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/nodf_module_monitor.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_fifo_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_fifo_monitor.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_process_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_process_monitor.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/seq_loop_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/seq_loop_monitor.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/upc_loop_interface.svh;/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_fifo_interface.svh,1717926401,verilog,,,,df_fifo_intf,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_fifo_monitor.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_process_interface.svh,1717926401,verilog,,,,df_process_intf,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/df_process_monitor.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/dump_file_agent.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/fifo_para.vh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/loop_sample_agent.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.autotb.v,1717926401,systemVerilog,,,/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/fifo_para.vh,apatb_merge_sort_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort.v,1717862301,systemVerilog,,,,merge_sort,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_control_s_axi.v,1717862302,systemVerilog,,,,merge_sort_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_entry_proc.v,1717862281,systemVerilog,,,,merge_sort_entry_proc,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w64_d6_S.v,1717862301,systemVerilog,,,,merge_sort_fifo_w64_d6_S;merge_sort_fifo_w64_d6_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A.v,1717862286,systemVerilog,,,,merge_sort_fifo_w8_d1024_A;merge_sort_fifo_w8_d1024_A_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x.v,1717862292,systemVerilog,,,,merge_sort_fifo_w8_d1024_A_x;merge_sort_fifo_w8_d1024_A_x_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d1024_A_x0.v,1717862300,systemVerilog,,,,merge_sort_fifo_w8_d1024_A_x0;merge_sort_fifo_w8_d1024_A_x0_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_fifo_w8_d2_S.v,1717862301,systemVerilog,,,,merge_sort_fifo_w8_d2_S;merge_sort_fifo_w8_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe.v,1717862302,systemVerilog,,,,merge_sort_flow_control_loop_pipe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_flow_control_loop_pipe_sequential_init.v,1717862302,systemVerilog,,,,merge_sort_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_fifoout.v,1717862302,systemVerilog,,,,merge_sort_frp_fifoout,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_frp_pipeline_valid.v,1717862302,systemVerilog,,,,merge_sort_frp_pipeline_valid,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem0_m_axi.v,1717862301,systemVerilog,,,,merge_sort_gmem0_m_axi;merge_sort_gmem0_m_axi_burst_converter;merge_sort_gmem0_m_axi_fifo;merge_sort_gmem0_m_axi_load;merge_sort_gmem0_m_axi_mem;merge_sort_gmem0_m_axi_read;merge_sort_gmem0_m_axi_reg_slice;merge_sort_gmem0_m_axi_srl;merge_sort_gmem0_m_axi_store;merge_sort_gmem0_m_axi_throttle;merge_sort_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem1_m_axi.v,1717862301,systemVerilog,,,,merge_sort_gmem1_m_axi;merge_sort_gmem1_m_axi_burst_converter;merge_sort_gmem1_m_axi_fifo;merge_sort_gmem1_m_axi_load;merge_sort_gmem1_m_axi_mem;merge_sort_gmem1_m_axi_read;merge_sort_gmem1_m_axi_reg_slice;merge_sort_gmem1_m_axi_srl;merge_sort_gmem1_m_axi_store;merge_sort_gmem1_m_axi_throttle;merge_sort_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_gmem2_m_axi.v,1717862301,systemVerilog,,,,merge_sort_gmem2_m_axi;merge_sort_gmem2_m_axi_burst_converter;merge_sort_gmem2_m_axi_fifo;merge_sort_gmem2_m_axi_load;merge_sort_gmem2_m_axi_mem;merge_sort_gmem2_m_axi_read;merge_sort_gmem2_m_axi_reg_slice;merge_sort_gmem2_m_axi_srl;merge_sort_gmem2_m_axi_store;merge_sort_gmem2_m_axi_throttle;merge_sort_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative.v,1717862300,systemVerilog,,,,merge_sort_merge_sort_iterative,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1.v,1717862286,systemVerilog,,,,merge_sort_merge_sort_iterative_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer.v,1717862282,systemVerilog,,,,merge_sort_merge_sort_iterative_1_Pipeline_buffer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_buffer_write.v,1717862285,systemVerilog,,,,merge_sort_merge_sort_iterative_1_Pipeline_buffer_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_left_right.v,1717862284,systemVerilog,,,,merge_sort_merge_sort_iterative_1_Pipeline_left_right,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_merge.v,1717862284,systemVerilog,,,,merge_sort_merge_sort_iterative_1_Pipeline_merge,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_1_Pipeline_output.v,1717862286,systemVerilog,,,,merge_sort_merge_sort_iterative_1_Pipeline_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2.v,1717862292,systemVerilog,,,,merge_sort_merge_sort_iterative_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer.v,1717862287,systemVerilog,,,,merge_sort_merge_sort_iterative_2_Pipeline_buffer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_buffer_write.v,1717862290,systemVerilog,,,,merge_sort_merge_sort_iterative_2_Pipeline_buffer_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_left_right.v,1717862289,systemVerilog,,,,merge_sort_merge_sort_iterative_2_Pipeline_left_right,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_merge.v,1717862290,systemVerilog,,,,merge_sort_merge_sort_iterative_2_Pipeline_merge,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_2_Pipeline_output.v,1717862291,systemVerilog,,,,merge_sort_merge_sort_iterative_2_Pipeline_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer.v,1717862294,systemVerilog,,,,merge_sort_merge_sort_iterative_Pipeline_buffer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_buffer_write.v,1717862297,systemVerilog,,,,merge_sort_merge_sort_iterative_Pipeline_buffer_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_left_right.v,1717862296,systemVerilog,,,,merge_sort_merge_sort_iterative_Pipeline_left_right,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_merge.v,1717862296,systemVerilog,,,,merge_sort_merge_sort_iterative_Pipeline_merge,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_merge_sort_iterative_Pipeline_output.v,1717862299,systemVerilog,,,,merge_sort_merge_sort_iterative_Pipeline_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input.v,1717862281,systemVerilog,,,,merge_sort_read_input,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_read_input_3.v,1717862281,systemVerilog,,,,merge_sort_read_input_3,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_1025_9_8_1_1.v,1717862286,systemVerilog,,,,merge_sort_sparsemux_1025_9_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_sparsemux_2049_10_8_1_1.v,1717862284,systemVerilog,,,,merge_sort_sparsemux_2049_10_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_1_U0.v,1717862301,systemVerilog,,,,merge_sort_start_for_merge_sort_iterative_1_U0;merge_sort_start_for_merge_sort_iterative_1_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_2_U0.v,1717862301,systemVerilog,,,,merge_sort_start_for_merge_sort_iterative_2_U0;merge_sort_start_for_merge_sort_iterative_2_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_merge_sort_iterative_U0.v,1717862301,systemVerilog,,,,merge_sort_start_for_merge_sort_iterative_U0;merge_sort_start_for_merge_sort_iterative_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_output_U0.v,1717862301,systemVerilog,,,,merge_sort_start_for_write_output_U0;merge_sort_start_for_write_output_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_start_for_write_tmp_U0.v,1717862301,systemVerilog,,,,merge_sort_start_for_write_tmp_U0;merge_sort_start_for_write_tmp_U0_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_output.v,1717862301,systemVerilog,,,,merge_sort_write_output,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp.v,1717862293,systemVerilog,,,,merge_sort_write_tmp,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1.v,1717862292,systemVerilog,,,,merge_sort_write_tmp_Pipeline_VITIS_LOOP_108_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2.v,1717862293,systemVerilog,,,,merge_sort_write_tmp_Pipeline_VITIS_LOOP_113_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_21;floating_point_v7_1_16;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/nodf_module_interface.svh,1717926401,verilog,,,,nodf_module_intf,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/nodf_module_monitor.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/sample_agent.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/sample_manager.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/seq_loop_interface.svh,1717926401,verilog,,,,seq_loop_intf,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/seq_loop_monitor.svh,1717926401,verilog,,,,,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/upc_loop_interface.svh,1717926401,verilog,,,,upc_loop_intf,,,,,,,,
/home/claxl/Documents/Double/merge_sort_double/merge_sort_double/hls/sim/verilog/upc_loop_monitor.svh,1717926401,verilog,,,,,,,,,,,,
