

================================================================
== Vitis HLS Report for 'Block_entry12_proc'
================================================================
* Date:           Mon Aug 29 12:25:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  2.529 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     44|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |bPassThruHcr2_fu_30_p2  |       and|   0|  0|   2|           1|           1|
    |icmp_ln115_1_fu_24_p2   |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln115_fu_18_p2     |      icmp|   0|  0|  11|           8|           2|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  26|          18|           6|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|    2|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |ap_return_preg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------+-----+-----+------------+--------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ap_return     |  out|    1|  ap_ctrl_hs|  Block_entry12_proc|  return value|
|ColorModeOut  |   in|    8|     ap_none|        ColorModeOut|       pointer|
+--------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.52>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %ColorModeOut, void "   --->   Operation 2 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ColorModeOut_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %ColorModeOut" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115]   --->   Operation 3 'read' 'ColorModeOut_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (1.55ns)   --->   "%icmp_ln115 = icmp_ne  i8 %ColorModeOut_read, i8 2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115]   --->   Operation 4 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 5 [1/1] (1.55ns)   --->   "%icmp_ln115_1 = icmp_ne  i8 %ColorModeOut_read, i8 3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115]   --->   Operation 5 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.97ns)   --->   "%bPassThruHcr2 = and i1 %icmp_ln115_1, i1 %icmp_ln115" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115]   --->   Operation 6 'and' 'bPassThruHcr2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln115 = ret i1 %bPassThruHcr2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:115]   --->   Operation 7 'ret' 'ret_ln115' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ColorModeOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0 (specstablecontent) [ 00]
ColorModeOut_read     (read             ) [ 00]
icmp_ln115            (icmp             ) [ 00]
icmp_ln115_1          (icmp             ) [ 00]
bPassThruHcr2         (and              ) [ 00]
ret_ln115             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ColorModeOut">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ColorModeOut"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="ColorModeOut_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="8" slack="0"/>
<pin id="14" dir="0" index="1" bw="8" slack="0"/>
<pin id="15" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ColorModeOut_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="icmp_ln115_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="8" slack="0"/>
<pin id="20" dir="0" index="1" bw="8" slack="0"/>
<pin id="21" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="icmp_ln115_1_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="8" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115_1/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="bPassThruHcr2_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="bPassThruHcr2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="6" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="12" pin="2"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="8" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="12" pin="2"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="10" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="24" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="18" pin="2"/><net_sink comp="30" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ColorModeOut | {}
 - Input state : 
	Port: Block_entry12_proc : ColorModeOut | {1 }
  - Chain level:
	State 1
		bPassThruHcr2 : 1
		ret_ln115 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln115_fu_18       |    0    |    11   |
|          |      icmp_ln115_1_fu_24      |    0    |    11   |
|----------|------------------------------|---------|---------|
|    and   |      bPassThruHcr2_fu_30     |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | ColorModeOut_read_read_fu_12 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    24   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   24   |
+-----------+--------+--------+
