[0, 0, :Nw_NonRF, 0, :mib_recalc_40ms, %{}]
[0, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0}]
[0, 1, :Nw_Tx, 0, :sync_pss, %{cell_number: 0}]
[0, 0, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 0, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[0, 5, :Nw_Tx, 0, :sync_sss, %{cell_group_number: 0, cell_number: 0}]
[0, 4, :Nw_Tx, 0, :pcfich, %{}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
[1, 0, :Nw_Tx, 0, :mib, %{bw: 0, number_enodeb_tx_ant: 1, phich_mode: 0, phich_ng: 0, total_no_carriers: 72}]
