Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado2018.3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9d07a5b7895d4601b87db33b7355c7f0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pipelinetb_behav xil_defaultlib.pipelinetb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'spo' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM.v:29]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 32 for port 'address' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v:108]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'data' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'a' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM_out.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'spo' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/ROM_out.v:30]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 6 for port 'a' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v:128]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'spo' [C:/OTHERS/vivado_study/pipeline/exp.srcs/sources_1/imports/new/main_test_pipeline.v:132]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.test_ROM_distributed
Compiling module xil_defaultlib.ROM
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_output
Compiling module xil_defaultlib.ROM_out
Compiling module xil_defaultlib.floprc(WIDTH=7)
Compiling module xil_defaultlib.flopr(width=13)
Compiling module xil_defaultlib.conditional
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.flopenr(width=32)
Compiling module xil_defaultlib.adder(width=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.flopr(width=151)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.if_zero_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopr(width=68)
Compiling module xil_defaultlib.eqcmp(WIDTH=4)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.arm
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.top
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.verify_RAM
Compiling module xil_defaultlib.ila
Compiling module xil_defaultlib.main_test_pipeline
Compiling module xil_defaultlib.pipelinetb
Compiling module xil_defaultlib.glbl
Built simulation snapshot pipelinetb_behav
