
# Program: Catapult University Version
# Version: 10.0a/269363
#    File: Nlview netlist

module new "conv:core_core:fsm" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-2 -attr oid 1 -attr @path {/conv/conv:core/conv:core_core:fsm/clk}
load port {rst} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-3 -attr oid 2 -attr @path {/conv/conv:core/conv:core_core:fsm/rst}
load portBus fsm_output(10:0) output 11 {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-4 -attr oid 3 -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load port {main.C#0_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/main.C#0_tr0}
load port {for.C#0_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for.C#0_tr0}
load port {for:for:for:for.C#3_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for:for:for:for.C#3_tr0}
load port {for:for:for.C#1_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for:for:for.C#1_tr0}
load port {for:for.C#0_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for:for.C#0_tr0}
load port {for.C#1_tr0} input -symbol left_portin noname -attr @path {/conv/conv:core/conv:core_core:fsm/for.C#1_tr0}
load net {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-5 -attr oid 4 -attr vt d
load net {clk} -port {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-6 -attr oid 5
load net {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-7 -attr oid 6 -attr vt d
load net {rst} -port {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-8 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load netBundle {fsm_output} 11 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-9 -attr oid 8 -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/conv/conv:core/conv:core_core:fsm/fsm_output}
load net {main.C#0_tr0} -attr vt d
load net {main.C#0_tr0} -port {main.C#0_tr0}
load net {for.C#0_tr0} -attr vt d
load net {for.C#0_tr0} -port {for.C#0_tr0}
load net {for:for:for:for.C#3_tr0} -attr vt d
load net {for:for:for:for.C#3_tr0} -port {for:for:for:for.C#3_tr0}
load net {for:for:for.C#1_tr0} -attr vt d
load net {for:for:for.C#1_tr0} -port {for:for:for.C#1_tr0}
load net {for:for.C#0_tr0} -attr vt d
load net {for:for.C#0_tr0} -port {for:for.C#0_tr0}
load net {for.C#1_tr0} -attr vt d
load net {for.C#1_tr0} -port {for.C#1_tr0}
### END MODULE 

module new "conv:core" "orig" \
 -symlib {ad68db91-82a1-4cdb-95d9-8a12818377b1-19 conv__FPA200_iiT2PA17_iPA216_l v1} \
 -symlib {ad68db91-82a1-4cdb-95d9-8a12818377b1-19 conv__FPA200_iiT2PA17_iPA216_l v1} \

load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-11 -attr oid 9 -attr vt d -attr @path {/conv/conv:core/clk}
load port {rst} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-12 -attr oid 10 -attr vt d -attr @path {/conv/conv:core/rst}
load port {image:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-13 -attr oid 11 -attr vt d -attr @path {/conv/conv:core/image:rsc.triosy.lz}
load portBus rows:rsc.z(31:0) input 32 {rows:rsc.z(31)} {rows:rsc.z(30)} {rows:rsc.z(29)} {rows:rsc.z(28)} {rows:rsc.z(27)} {rows:rsc.z(26)} {rows:rsc.z(25)} {rows:rsc.z(24)} {rows:rsc.z(23)} {rows:rsc.z(22)} {rows:rsc.z(21)} {rows:rsc.z(20)} {rows:rsc.z(19)} {rows:rsc.z(18)} {rows:rsc.z(17)} {rows:rsc.z(16)} {rows:rsc.z(15)} {rows:rsc.z(14)} {rows:rsc.z(13)} {rows:rsc.z(12)} {rows:rsc.z(11)} {rows:rsc.z(10)} {rows:rsc.z(9)} {rows:rsc.z(8)} {rows:rsc.z(7)} {rows:rsc.z(6)} {rows:rsc.z(5)} {rows:rsc.z(4)} {rows:rsc.z(3)} {rows:rsc.z(2)} {rows:rsc.z(1)} {rows:rsc.z(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-14 -attr oid 12 -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load port {rows:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-15 -attr oid 13 -attr vt d -attr @path {/conv/conv:core/rows:rsc.triosy.lz}
load portBus cols:rsc.z(31:0) input 32 {cols:rsc.z(31)} {cols:rsc.z(30)} {cols:rsc.z(29)} {cols:rsc.z(28)} {cols:rsc.z(27)} {cols:rsc.z(26)} {cols:rsc.z(25)} {cols:rsc.z(24)} {cols:rsc.z(23)} {cols:rsc.z(22)} {cols:rsc.z(21)} {cols:rsc.z(20)} {cols:rsc.z(19)} {cols:rsc.z(18)} {cols:rsc.z(17)} {cols:rsc.z(16)} {cols:rsc.z(15)} {cols:rsc.z(14)} {cols:rsc.z(13)} {cols:rsc.z(12)} {cols:rsc.z(11)} {cols:rsc.z(10)} {cols:rsc.z(9)} {cols:rsc.z(8)} {cols:rsc.z(7)} {cols:rsc.z(6)} {cols:rsc.z(5)} {cols:rsc.z(4)} {cols:rsc.z(3)} {cols:rsc.z(2)} {cols:rsc.z(1)} {cols:rsc.z(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-16 -attr oid 14 -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load port {cols:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-17 -attr oid 15 -attr vt d -attr @path {/conv/conv:core/cols:rsc.triosy.lz}
load port {kernel:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-18 -attr oid 16 -attr vt d -attr @path {/conv/conv:core/kernel:rsc.triosy.lz}
load port {sortie:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-19 -attr oid 17 -attr vt d -attr @path {/conv/conv:core/sortie:rsc.triosy.lz}
load portBus image:rsci.addr_d(15:0) output 16 {image:rsci.addr_d(15)} {image:rsci.addr_d(14)} {image:rsci.addr_d(13)} {image:rsci.addr_d(12)} {image:rsci.addr_d(11)} {image:rsci.addr_d(10)} {image:rsci.addr_d(9)} {image:rsci.addr_d(8)} {image:rsci.addr_d(7)} {image:rsci.addr_d(6)} {image:rsci.addr_d(5)} {image:rsci.addr_d(4)} {image:rsci.addr_d(3)} {image:rsci.addr_d(2)} {image:rsci.addr_d(1)} {image:rsci.addr_d(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-20 -attr oid 18 -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load port {image:rsci.re_d} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-21 -attr oid 19 -attr vt d -attr @path {/conv/conv:core/image:rsci.re_d}
load portBus image:rsci.data_out_d(31:0) input 32 {image:rsci.data_out_d(31)} {image:rsci.data_out_d(30)} {image:rsci.data_out_d(29)} {image:rsci.data_out_d(28)} {image:rsci.data_out_d(27)} {image:rsci.data_out_d(26)} {image:rsci.data_out_d(25)} {image:rsci.data_out_d(24)} {image:rsci.data_out_d(23)} {image:rsci.data_out_d(22)} {image:rsci.data_out_d(21)} {image:rsci.data_out_d(20)} {image:rsci.data_out_d(19)} {image:rsci.data_out_d(18)} {image:rsci.data_out_d(17)} {image:rsci.data_out_d(16)} {image:rsci.data_out_d(15)} {image:rsci.data_out_d(14)} {image:rsci.data_out_d(13)} {image:rsci.data_out_d(12)} {image:rsci.data_out_d(11)} {image:rsci.data_out_d(10)} {image:rsci.data_out_d(9)} {image:rsci.data_out_d(8)} {image:rsci.data_out_d(7)} {image:rsci.data_out_d(6)} {image:rsci.data_out_d(5)} {image:rsci.data_out_d(4)} {image:rsci.data_out_d(3)} {image:rsci.data_out_d(2)} {image:rsci.data_out_d(1)} {image:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-22 -attr oid 20 -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load portBus kernel:rsci.addr_d(8:0) output 9 {kernel:rsci.addr_d(8)} {kernel:rsci.addr_d(7)} {kernel:rsci.addr_d(6)} {kernel:rsci.addr_d(5)} {kernel:rsci.addr_d(4)} {kernel:rsci.addr_d(3)} {kernel:rsci.addr_d(2)} {kernel:rsci.addr_d(1)} {kernel:rsci.addr_d(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-23 -attr oid 21 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load portBus kernel:rsci.data_out_d(31:0) input 32 {kernel:rsci.data_out_d(31)} {kernel:rsci.data_out_d(30)} {kernel:rsci.data_out_d(29)} {kernel:rsci.data_out_d(28)} {kernel:rsci.data_out_d(27)} {kernel:rsci.data_out_d(26)} {kernel:rsci.data_out_d(25)} {kernel:rsci.data_out_d(24)} {kernel:rsci.data_out_d(23)} {kernel:rsci.data_out_d(22)} {kernel:rsci.data_out_d(21)} {kernel:rsci.data_out_d(20)} {kernel:rsci.data_out_d(19)} {kernel:rsci.data_out_d(18)} {kernel:rsci.data_out_d(17)} {kernel:rsci.data_out_d(16)} {kernel:rsci.data_out_d(15)} {kernel:rsci.data_out_d(14)} {kernel:rsci.data_out_d(13)} {kernel:rsci.data_out_d(12)} {kernel:rsci.data_out_d(11)} {kernel:rsci.data_out_d(10)} {kernel:rsci.data_out_d(9)} {kernel:rsci.data_out_d(8)} {kernel:rsci.data_out_d(7)} {kernel:rsci.data_out_d(6)} {kernel:rsci.data_out_d(5)} {kernel:rsci.data_out_d(4)} {kernel:rsci.data_out_d(3)} {kernel:rsci.data_out_d(2)} {kernel:rsci.data_out_d(1)} {kernel:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-24 -attr oid 22 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load portBus sortie:rsci.data_in_d(31:0) output 32 {sortie:rsci.data_in_d(31)} {sortie:rsci.data_in_d(30)} {sortie:rsci.data_in_d(29)} {sortie:rsci.data_in_d(28)} {sortie:rsci.data_in_d(27)} {sortie:rsci.data_in_d(26)} {sortie:rsci.data_in_d(25)} {sortie:rsci.data_in_d(24)} {sortie:rsci.data_in_d(23)} {sortie:rsci.data_in_d(22)} {sortie:rsci.data_in_d(21)} {sortie:rsci.data_in_d(20)} {sortie:rsci.data_in_d(19)} {sortie:rsci.data_in_d(18)} {sortie:rsci.data_in_d(17)} {sortie:rsci.data_in_d(16)} {sortie:rsci.data_in_d(15)} {sortie:rsci.data_in_d(14)} {sortie:rsci.data_in_d(13)} {sortie:rsci.data_in_d(12)} {sortie:rsci.data_in_d(11)} {sortie:rsci.data_in_d(10)} {sortie:rsci.data_in_d(9)} {sortie:rsci.data_in_d(8)} {sortie:rsci.data_in_d(7)} {sortie:rsci.data_in_d(6)} {sortie:rsci.data_in_d(5)} {sortie:rsci.data_in_d(4)} {sortie:rsci.data_in_d(3)} {sortie:rsci.data_in_d(2)} {sortie:rsci.data_in_d(1)} {sortie:rsci.data_in_d(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-25 -attr oid 23 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load portBus sortie:rsci.addr_d(16:0) output 17 {sortie:rsci.addr_d(16)} {sortie:rsci.addr_d(15)} {sortie:rsci.addr_d(14)} {sortie:rsci.addr_d(13)} {sortie:rsci.addr_d(12)} {sortie:rsci.addr_d(11)} {sortie:rsci.addr_d(10)} {sortie:rsci.addr_d(9)} {sortie:rsci.addr_d(8)} {sortie:rsci.addr_d(7)} {sortie:rsci.addr_d(6)} {sortie:rsci.addr_d(5)} {sortie:rsci.addr_d(4)} {sortie:rsci.addr_d(3)} {sortie:rsci.addr_d(2)} {sortie:rsci.addr_d(1)} {sortie:rsci.addr_d(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-26 -attr oid 24 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load port {sortie:rsci.we_d} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-27 -attr oid 25 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.we_d}
load portBus sortie:rsci.data_out_d(31:0) input 32 {sortie:rsci.data_out_d(31)} {sortie:rsci.data_out_d(30)} {sortie:rsci.data_out_d(29)} {sortie:rsci.data_out_d(28)} {sortie:rsci.data_out_d(27)} {sortie:rsci.data_out_d(26)} {sortie:rsci.data_out_d(25)} {sortie:rsci.data_out_d(24)} {sortie:rsci.data_out_d(23)} {sortie:rsci.data_out_d(22)} {sortie:rsci.data_out_d(21)} {sortie:rsci.data_out_d(20)} {sortie:rsci.data_out_d(19)} {sortie:rsci.data_out_d(18)} {sortie:rsci.data_out_d(17)} {sortie:rsci.data_out_d(16)} {sortie:rsci.data_out_d(15)} {sortie:rsci.data_out_d(14)} {sortie:rsci.data_out_d(13)} {sortie:rsci.data_out_d(12)} {sortie:rsci.data_out_d(11)} {sortie:rsci.data_out_d(10)} {sortie:rsci.data_out_d(9)} {sortie:rsci.data_out_d(8)} {sortie:rsci.data_out_d(7)} {sortie:rsci.data_out_d(6)} {sortie:rsci.data_out_d(5)} {sortie:rsci.data_out_d(4)} {sortie:rsci.data_out_d(3)} {sortie:rsci.data_out_d(2)} {sortie:rsci.data_out_d(1)} {sortie:rsci.data_out_d(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-28 -attr oid 26 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load port {kernel:rsci.re_d.pff} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-29 -attr oid 27 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.re_d.pff}
load symbol "mgc_ioport.mgc_in_wire" "mgc_ioport.mgc_in_wire(2,32)" EXT boxcolor 0 \
     portBus d output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus z input 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire" "mgc_ioport.mgc_in_wire(3,32)" EXT boxcolor 0 \
     portBus d output 32 {d(31)} {d(30)} {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus z input 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" EXT boxcolor 0 \
     port {ld} input \
     port {lz} output \

load symbol "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(6,0,5,0,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(5:0) input 6 {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(4:0) input 5 {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(5:0) output 6 {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,32,1,33)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(32:0) output 33 {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,2,1,33)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(1:0) input 2 {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(32:0) output 33 {z(32)} {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(5,0,4,1,6)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(4:0) input 5 {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(3:0) input 4 {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus c(0:0) input 1 {c(0)} \
     portBus z(5:0) output 6 {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mul(32,0,32,0,32)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus a(31:0) input 32 {a(31)} {a(30)} {a(29)} {a(28)} {a(27)} {a(26)} {a(25)} {a(24)} {a(23)} {a(22)} {a(21)} {a(20)} {a(19)} {a(18)} {a(17)} {a(16)} {a(15)} {a(14)} {a(13)} {a(12)} {a(11)} {a(10)} {a(9)} {a(8)} {a(7)} {a(6)} {a(5)} {a(4)} {a(3)} {a(2)} {a(1)} {a(0)} \
     portBus b(31:0) input 32 {b(31)} {b(30)} {b(29)} {b(28)} {b(27)} {b(26)} {b(25)} {b(24)} {b(23)} {b(22)} {b(21)} {b(20)} {b(19)} {b(18)} {b(17)} {b(16)} {b(15)} {b(14)} {b(13)} {b(12)} {b(11)} {b(10)} {b(9)} {b(8)} {b(7)} {b(6)} {b(5)} {b(4)} {b(3)} {b(2)} {b(1)} {b(0)} \
     portBus z(31:0) output 32 {z(31)} {z(30)} {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "conv:core_core:fsm" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     portBus fsm_output(10:0) output 11 {fsm_output(10)} {fsm_output(9)} {fsm_output(8)} {fsm_output(7)} {fsm_output(6)} {fsm_output(5)} {fsm_output(4)} {fsm_output(3)} {fsm_output(2)} {fsm_output(1)} {fsm_output(0)} \
     port {main.C#0_tr0} input \
     port {for.C#0_tr0} input \
     port {for:for:for:for.C#3_tr0} input \
     port {for:for:for.C#1_tr0} input \
     port {for:for.C#0_tr0} input \
     port {for.C#1_tr0} input \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(2,32)" "INTERFACE" AND boxcolor 0 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(5,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,5)" "INTERFACE" AND boxcolor 0 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(5,-1,5,-1,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(4:0) input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(5)" "INTERFACE" INV boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(5,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(4:0) input 5 {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(4:0) input 5 {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(3,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(2:0) input 3 {D(2)} {D(1)} {D(0)} \
     portBus DRs(2:0) input 3 {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(13,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(12:0) input 13 {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(12:0) input 13 {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(14,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(13:0) input 14 {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(13:0) input 14 {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(1,1,1,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(0:0) input 1 {D(0)} \
     portBus DRs(0:0) input 1 {DRs(0)} \
     port {clk} input.clk \
     portBus en(0:0) input 1 {en(0)} \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "and(4,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "reg(32,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
 fillcolor 1 \
     portBus D(31:0) input 32 {D(31)} {D(30)} {D(29)} {D(28)} {D(27)} {D(26)} {D(25)} {D(24)} {D(23)} {D(22)} {D(21)} {D(20)} {D(19)} {D(18)} {D(17)} {D(16)} {D(15)} {D(14)} {D(13)} {D(12)} {D(11)} {D(10)} {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus DRs(31:0) input 32 {DRs(31)} {DRs(30)} {DRs(29)} {DRs(28)} {DRs(27)} {DRs(26)} {DRs(25)} {DRs(24)} {DRs(23)} {DRs(22)} {DRs(21)} {DRs(20)} {DRs(19)} {DRs(18)} {DRs(17)} {DRs(16)} {DRs(15)} {DRs(14)} {DRs(13)} {DRs(12)} {DRs(11)} {DRs(10)} {DRs(9)} {DRs(8)} {DRs(7)} {DRs(6)} {DRs(5)} {DRs(4)} {DRs(3)} {DRs(2)} {DRs(1)} {DRs(0)} \
     port {clk} input.clk \
     portBus Rs(0:0) input 1 {Rs(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(14,-1,14,-1,14)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(13:0) input 14 {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(13:0) input 14 {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(4:0) input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "add(6,1,32,-1,32)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(5:0) input 6 {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(31:0) input 32 {B(31)} {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,1,1,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 {A(1)} {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(2:0) output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add_ci(32,1,31,0,33)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(30:0) input 31 {B(30)} {B(29)} {B(28)} {B(27)} {B(26)} {B(25)} {B(24)} {B(23)} {B(22)} {B(21)} {B(20)} {B(19)} {B(18)} {B(17)} {B(16)} {B(15)} {B(14)} {B(13)} {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus C(0:0) input 1 {C(0)} \
     portBus Z(32:0) output 33 {Z(32)} {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(32)" "INTERFACE" INV boxcolor 0 \
     portBus A(31:0) input 32 {A(31)} {A(30)} {A(29)} {A(28)} {A(27)} {A(26)} {A(25)} {A(24)} {A(23)} {A(22)} {A(21)} {A(20)} {A(19)} {A(18)} {A(17)} {A(16)} {A(15)} {A(14)} {A(13)} {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(13,-1,13,-1,13)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(12:0) input 13 {A(12)} {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(12:0) input 13 {B(12)} {B(11)} {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(12:0) output 13 {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "add(9,-1,9,-1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(8:0) input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,6,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(8:0) input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus B(5:0) input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus Z(8:0) output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(0:0) input 1 {A(0)} \
     portBus B(0:0) input 1 {B(0)} \
     portBus Z(1:0) output 2 {Z(1)} {Z(0)} \

load symbol "nand(5,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus A4(0:0) input 1 {A4(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux(2,14)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(13:0) input 14 {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(13:0) input 14 {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(13:0) output 14 {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux1h(3,32)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(31:0) input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 {A0(0)} \
     portBus A1(0:0) input 1 {A1(0)} \
     portBus A2(0:0) input 1 {A2(0)} \
     portBus A3(0:0) input 1 {A3(0)} \
     portBus Z(0:0) output 1 {Z(0)} \

load symbol "mux1h(4,32)" "INTERFACE" GEN boxcolor 0 \
 fillcolor 1 \
     portBus A0(31:0) input 32 {A0(31)} {A0(30)} {A0(29)} {A0(28)} {A0(27)} {A0(26)} {A0(25)} {A0(24)} {A0(23)} {A0(22)} {A0(21)} {A0(20)} {A0(19)} {A0(18)} {A0(17)} {A0(16)} {A0(15)} {A0(14)} {A0(13)} {A0(12)} {A0(11)} {A0(10)} {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(31:0) input 32 {A1(31)} {A1(30)} {A1(29)} {A1(28)} {A1(27)} {A1(26)} {A1(25)} {A1(24)} {A1(23)} {A1(22)} {A1(21)} {A1(20)} {A1(19)} {A1(18)} {A1(17)} {A1(16)} {A1(15)} {A1(14)} {A1(13)} {A1(12)} {A1(11)} {A1(10)} {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus A2(31:0) input 32 {A2(31)} {A2(30)} {A2(29)} {A2(28)} {A2(27)} {A2(26)} {A2(25)} {A2(24)} {A2(23)} {A2(22)} {A2(21)} {A2(20)} {A2(19)} {A2(18)} {A2(17)} {A2(16)} {A2(15)} {A2(14)} {A2(13)} {A2(12)} {A2(11)} {A2(10)} {A2(9)} {A2(8)} {A2(7)} {A2(6)} {A2(5)} {A2(4)} {A2(3)} {A2(2)} {A2(1)} {A2(0)} \
     portBus A3(31:0) input 32 {A3(31)} {A3(30)} {A3(29)} {A3(28)} {A3(27)} {A3(26)} {A3(25)} {A3(24)} {A3(23)} {A3(22)} {A3(21)} {A3(20)} {A3(19)} {A3(18)} {A3(17)} {A3(16)} {A3(15)} {A3(14)} {A3(13)} {A3(12)} {A3(11)} {A3(10)} {A3(9)} {A3(8)} {A3(7)} {A3(6)} {A3(5)} {A3(4)} {A3(3)} {A3(2)} {A3(1)} {A3(0)} \
     port {S0} input \
     port {S1} input \
     port {S2} input \
     port {S3} input \
     portBus Z(31:0) output 32 {Z(31)} {Z(30)} {Z(29)} {Z(28)} {Z(27)} {Z(26)} {Z(25)} {Z(24)} {Z(23)} {Z(22)} {Z(21)} {Z(20)} {Z(19)} {Z(18)} {Z(17)} {Z(16)} {Z(15)} {Z(14)} {Z(13)} {Z(12)} {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,5)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(4:0) input 5 {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus A1(4:0) input 5 {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus S(0:0) input.top 1 {S(0)} \
     portBus Z(4:0) output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {rows:rsci.d(0)} -attr vt d
load net {rows:rsci.d(1)} -attr vt d
load net {rows:rsci.d(2)} -attr vt d
load net {rows:rsci.d(3)} -attr vt d
load net {rows:rsci.d(4)} -attr vt d
load net {rows:rsci.d(5)} -attr vt d
load net {rows:rsci.d(6)} -attr vt d
load net {rows:rsci.d(7)} -attr vt d
load net {rows:rsci.d(8)} -attr vt d
load net {rows:rsci.d(9)} -attr vt d
load net {rows:rsci.d(10)} -attr vt d
load net {rows:rsci.d(11)} -attr vt d
load net {rows:rsci.d(12)} -attr vt d
load net {rows:rsci.d(13)} -attr vt d
load net {rows:rsci.d(14)} -attr vt d
load net {rows:rsci.d(15)} -attr vt d
load net {rows:rsci.d(16)} -attr vt d
load net {rows:rsci.d(17)} -attr vt d
load net {rows:rsci.d(18)} -attr vt d
load net {rows:rsci.d(19)} -attr vt d
load net {rows:rsci.d(20)} -attr vt d
load net {rows:rsci.d(21)} -attr vt d
load net {rows:rsci.d(22)} -attr vt d
load net {rows:rsci.d(23)} -attr vt d
load net {rows:rsci.d(24)} -attr vt d
load net {rows:rsci.d(25)} -attr vt d
load net {rows:rsci.d(26)} -attr vt d
load net {rows:rsci.d(27)} -attr vt d
load net {rows:rsci.d(28)} -attr vt d
load net {rows:rsci.d(29)} -attr vt d
load net {rows:rsci.d(30)} -attr vt d
load net {rows:rsci.d(31)} -attr vt d
load netBundle {rows:rsci.d} 32 {rows:rsci.d(0)} {rows:rsci.d(1)} {rows:rsci.d(2)} {rows:rsci.d(3)} {rows:rsci.d(4)} {rows:rsci.d(5)} {rows:rsci.d(6)} {rows:rsci.d(7)} {rows:rsci.d(8)} {rows:rsci.d(9)} {rows:rsci.d(10)} {rows:rsci.d(11)} {rows:rsci.d(12)} {rows:rsci.d(13)} {rows:rsci.d(14)} {rows:rsci.d(15)} {rows:rsci.d(16)} {rows:rsci.d(17)} {rows:rsci.d(18)} {rows:rsci.d(19)} {rows:rsci.d(20)} {rows:rsci.d(21)} {rows:rsci.d(22)} {rows:rsci.d(23)} {rows:rsci.d(24)} {rows:rsci.d(25)} {rows:rsci.d(26)} {rows:rsci.d(27)} {rows:rsci.d(28)} {rows:rsci.d(29)} {rows:rsci.d(30)} {rows:rsci.d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-30 -attr oid 28 -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {cols:rsci.d(0)} -attr vt d
load net {cols:rsci.d(1)} -attr vt d
load net {cols:rsci.d(2)} -attr vt d
load net {cols:rsci.d(3)} -attr vt d
load net {cols:rsci.d(4)} -attr vt d
load net {cols:rsci.d(5)} -attr vt d
load net {cols:rsci.d(6)} -attr vt d
load net {cols:rsci.d(7)} -attr vt d
load net {cols:rsci.d(8)} -attr vt d
load net {cols:rsci.d(9)} -attr vt d
load net {cols:rsci.d(10)} -attr vt d
load net {cols:rsci.d(11)} -attr vt d
load net {cols:rsci.d(12)} -attr vt d
load net {cols:rsci.d(13)} -attr vt d
load net {cols:rsci.d(14)} -attr vt d
load net {cols:rsci.d(15)} -attr vt d
load net {cols:rsci.d(16)} -attr vt d
load net {cols:rsci.d(17)} -attr vt d
load net {cols:rsci.d(18)} -attr vt d
load net {cols:rsci.d(19)} -attr vt d
load net {cols:rsci.d(20)} -attr vt d
load net {cols:rsci.d(21)} -attr vt d
load net {cols:rsci.d(22)} -attr vt d
load net {cols:rsci.d(23)} -attr vt d
load net {cols:rsci.d(24)} -attr vt d
load net {cols:rsci.d(25)} -attr vt d
load net {cols:rsci.d(26)} -attr vt d
load net {cols:rsci.d(27)} -attr vt d
load net {cols:rsci.d(28)} -attr vt d
load net {cols:rsci.d(29)} -attr vt d
load net {cols:rsci.d(30)} -attr vt d
load net {cols:rsci.d(31)} -attr vt d
load netBundle {cols:rsci.d} 32 {cols:rsci.d(0)} {cols:rsci.d(1)} {cols:rsci.d(2)} {cols:rsci.d(3)} {cols:rsci.d(4)} {cols:rsci.d(5)} {cols:rsci.d(6)} {cols:rsci.d(7)} {cols:rsci.d(8)} {cols:rsci.d(9)} {cols:rsci.d(10)} {cols:rsci.d(11)} {cols:rsci.d(12)} {cols:rsci.d(13)} {cols:rsci.d(14)} {cols:rsci.d(15)} {cols:rsci.d(16)} {cols:rsci.d(17)} {cols:rsci.d(18)} {cols:rsci.d(19)} {cols:rsci.d(20)} {cols:rsci.d(21)} {cols:rsci.d(22)} {cols:rsci.d(23)} {cols:rsci.d(24)} {cols:rsci.d(25)} {cols:rsci.d(26)} {cols:rsci.d(27)} {cols:rsci.d(28)} {cols:rsci.d(29)} {cols:rsci.d(30)} {cols:rsci.d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-31 -attr oid 29 -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {for:for:for:for:acc#3.tmp(0)} -attr vt d
load net {for:for:for:for:acc#3.tmp(1)} -attr vt d
load net {for:for:for:for:acc#3.tmp(2)} -attr vt d
load net {for:for:for:for:acc#3.tmp(3)} -attr vt d
load net {for:for:for:for:acc#3.tmp(4)} -attr vt d
load net {for:for:for:for:acc#3.tmp(5)} -attr vt d
load net {for:for:for:for:acc#3.tmp(6)} -attr vt d
load net {for:for:for:for:acc#3.tmp(7)} -attr vt d
load net {for:for:for:for:acc#3.tmp(8)} -attr vt d
load net {for:for:for:for:acc#3.tmp(9)} -attr vt d
load net {for:for:for:for:acc#3.tmp(10)} -attr vt d
load net {for:for:for:for:acc#3.tmp(11)} -attr vt d
load net {for:for:for:for:acc#3.tmp(12)} -attr vt d
load net {for:for:for:for:acc#3.tmp(13)} -attr vt d
load net {for:for:for:for:acc#3.tmp(14)} -attr vt d
load net {for:for:for:for:acc#3.tmp(15)} -attr vt d
load net {for:for:for:for:acc#3.tmp(16)} -attr vt d
load net {for:for:for:for:acc#3.tmp(17)} -attr vt d
load net {for:for:for:for:acc#3.tmp(18)} -attr vt d
load net {for:for:for:for:acc#3.tmp(19)} -attr vt d
load net {for:for:for:for:acc#3.tmp(20)} -attr vt d
load net {for:for:for:for:acc#3.tmp(21)} -attr vt d
load net {for:for:for:for:acc#3.tmp(22)} -attr vt d
load net {for:for:for:for:acc#3.tmp(23)} -attr vt d
load net {for:for:for:for:acc#3.tmp(24)} -attr vt d
load net {for:for:for:for:acc#3.tmp(25)} -attr vt d
load net {for:for:for:for:acc#3.tmp(26)} -attr vt d
load net {for:for:for:for:acc#3.tmp(27)} -attr vt d
load net {for:for:for:for:acc#3.tmp(28)} -attr vt d
load net {for:for:for:for:acc#3.tmp(29)} -attr vt d
load net {for:for:for:for:acc#3.tmp(30)} -attr vt d
load net {for:for:for:for:acc#3.tmp(31)} -attr vt d
load netBundle {for:for:for:for:acc#3.tmp} 32 {for:for:for:for:acc#3.tmp(0)} {for:for:for:for:acc#3.tmp(1)} {for:for:for:for:acc#3.tmp(2)} {for:for:for:for:acc#3.tmp(3)} {for:for:for:for:acc#3.tmp(4)} {for:for:for:for:acc#3.tmp(5)} {for:for:for:for:acc#3.tmp(6)} {for:for:for:for:acc#3.tmp(7)} {for:for:for:for:acc#3.tmp(8)} {for:for:for:for:acc#3.tmp(9)} {for:for:for:for:acc#3.tmp(10)} {for:for:for:for:acc#3.tmp(11)} {for:for:for:for:acc#3.tmp(12)} {for:for:for:for:acc#3.tmp(13)} {for:for:for:for:acc#3.tmp(14)} {for:for:for:for:acc#3.tmp(15)} {for:for:for:for:acc#3.tmp(16)} {for:for:for:for:acc#3.tmp(17)} {for:for:for:for:acc#3.tmp(18)} {for:for:for:for:acc#3.tmp(19)} {for:for:for:for:acc#3.tmp(20)} {for:for:for:for:acc#3.tmp(21)} {for:for:for:for:acc#3.tmp(22)} {for:for:for:for:acc#3.tmp(23)} {for:for:for:for:acc#3.tmp(24)} {for:for:for:for:acc#3.tmp(25)} {for:for:for:for:acc#3.tmp(26)} {for:for:for:for:acc#3.tmp(27)} {for:for:for:for:acc#3.tmp(28)} {for:for:for:for:acc#3.tmp(29)} {for:for:for:for:acc#3.tmp(30)} {for:for:for:for:acc#3.tmp(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-32 -attr oid 30 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {rows#1.sva#2(0)} -attr vt d
load net {rows#1.sva#2(1)} -attr vt d
load net {rows#1.sva#2(2)} -attr vt d
load net {rows#1.sva#2(3)} -attr vt d
load net {rows#1.sva#2(4)} -attr vt d
load net {rows#1.sva#2(5)} -attr vt d
load net {rows#1.sva#2(6)} -attr vt d
load net {rows#1.sva#2(7)} -attr vt d
load net {rows#1.sva#2(8)} -attr vt d
load net {rows#1.sva#2(9)} -attr vt d
load net {rows#1.sva#2(10)} -attr vt d
load net {rows#1.sva#2(11)} -attr vt d
load net {rows#1.sva#2(12)} -attr vt d
load net {rows#1.sva#2(13)} -attr vt d
load net {rows#1.sva#2(14)} -attr vt d
load net {rows#1.sva#2(15)} -attr vt d
load net {rows#1.sva#2(16)} -attr vt d
load net {rows#1.sva#2(17)} -attr vt d
load net {rows#1.sva#2(18)} -attr vt d
load net {rows#1.sva#2(19)} -attr vt d
load net {rows#1.sva#2(20)} -attr vt d
load net {rows#1.sva#2(21)} -attr vt d
load net {rows#1.sva#2(22)} -attr vt d
load net {rows#1.sva#2(23)} -attr vt d
load net {rows#1.sva#2(24)} -attr vt d
load net {rows#1.sva#2(25)} -attr vt d
load net {rows#1.sva#2(26)} -attr vt d
load net {rows#1.sva#2(27)} -attr vt d
load net {rows#1.sva#2(28)} -attr vt d
load net {rows#1.sva#2(29)} -attr vt d
load net {rows#1.sva#2(30)} -attr vt d
load net {rows#1.sva#2(31)} -attr vt d
load netBundle {rows#1.sva#2} 32 {rows#1.sva#2(0)} {rows#1.sva#2(1)} {rows#1.sva#2(2)} {rows#1.sva#2(3)} {rows#1.sva#2(4)} {rows#1.sva#2(5)} {rows#1.sva#2(6)} {rows#1.sva#2(7)} {rows#1.sva#2(8)} {rows#1.sva#2(9)} {rows#1.sva#2(10)} {rows#1.sva#2(11)} {rows#1.sva#2(12)} {rows#1.sva#2(13)} {rows#1.sva#2(14)} {rows#1.sva#2(15)} {rows#1.sva#2(16)} {rows#1.sva#2(17)} {rows#1.sva#2(18)} {rows#1.sva#2(19)} {rows#1.sva#2(20)} {rows#1.sva#2(21)} {rows#1.sva#2(22)} {rows#1.sva#2(23)} {rows#1.sva#2(24)} {rows#1.sva#2(25)} {rows#1.sva#2(26)} {rows#1.sva#2(27)} {rows#1.sva#2(28)} {rows#1.sva#2(29)} {rows#1.sva#2(30)} {rows#1.sva#2(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-33 -attr oid 31 -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {cols#1.sva#1(0)} -attr vt d
load net {cols#1.sva#1(1)} -attr vt d
load net {cols#1.sva#1(2)} -attr vt d
load net {cols#1.sva#1(3)} -attr vt d
load net {cols#1.sva#1(4)} -attr vt d
load net {cols#1.sva#1(5)} -attr vt d
load net {cols#1.sva#1(6)} -attr vt d
load net {cols#1.sva#1(7)} -attr vt d
load net {cols#1.sva#1(8)} -attr vt d
load net {cols#1.sva#1(9)} -attr vt d
load net {cols#1.sva#1(10)} -attr vt d
load net {cols#1.sva#1(11)} -attr vt d
load net {cols#1.sva#1(12)} -attr vt d
load net {cols#1.sva#1(13)} -attr vt d
load net {cols#1.sva#1(14)} -attr vt d
load net {cols#1.sva#1(15)} -attr vt d
load net {cols#1.sva#1(16)} -attr vt d
load net {cols#1.sva#1(17)} -attr vt d
load net {cols#1.sva#1(18)} -attr vt d
load net {cols#1.sva#1(19)} -attr vt d
load net {cols#1.sva#1(20)} -attr vt d
load net {cols#1.sva#1(21)} -attr vt d
load net {cols#1.sva#1(22)} -attr vt d
load net {cols#1.sva#1(23)} -attr vt d
load net {cols#1.sva#1(24)} -attr vt d
load net {cols#1.sva#1(25)} -attr vt d
load net {cols#1.sva#1(26)} -attr vt d
load net {cols#1.sva#1(27)} -attr vt d
load net {cols#1.sva#1(28)} -attr vt d
load net {cols#1.sva#1(29)} -attr vt d
load net {cols#1.sva#1(30)} -attr vt d
load net {cols#1.sva#1(31)} -attr vt d
load netBundle {cols#1.sva#1} 32 {cols#1.sva#1(0)} {cols#1.sva#1(1)} {cols#1.sva#1(2)} {cols#1.sva#1(3)} {cols#1.sva#1(4)} {cols#1.sva#1(5)} {cols#1.sva#1(6)} {cols#1.sva#1(7)} {cols#1.sva#1(8)} {cols#1.sva#1(9)} {cols#1.sva#1(10)} {cols#1.sva#1(11)} {cols#1.sva#1(12)} {cols#1.sva#1(13)} {cols#1.sva#1(14)} {cols#1.sva#1(15)} {cols#1.sva#1(16)} {cols#1.sva#1(17)} {cols#1.sva#1(18)} {cols#1.sva#1(19)} {cols#1.sva#1(20)} {cols#1.sva#1(21)} {cols#1.sva#1(22)} {cols#1.sva#1(23)} {cols#1.sva#1(24)} {cols#1.sva#1(25)} {cols#1.sva#1(26)} {cols#1.sva#1(27)} {cols#1.sva#1(28)} {cols#1.sva#1(29)} {cols#1.sva#1(30)} {cols#1.sva#1(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-34 -attr oid 32 -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {for:i.sva(0)} -attr vt d
load net {for:i.sva(1)} -attr vt d
load net {for:i.sva(2)} -attr vt d
load net {for:i.sva(3)} -attr vt d
load net {for:i.sva(4)} -attr vt d
load net {for:i.sva(5)} -attr vt d
load net {for:i.sva(6)} -attr vt d
load net {for:i.sva(7)} -attr vt d
load net {for:i.sva(8)} -attr vt d
load net {for:i.sva(9)} -attr vt d
load net {for:i.sva(10)} -attr vt d
load net {for:i.sva(11)} -attr vt d
load net {for:i.sva(12)} -attr vt d
load net {for:i.sva(13)} -attr vt d
load net {for:i.sva(14)} -attr vt d
load net {for:i.sva(15)} -attr vt d
load net {for:i.sva(16)} -attr vt d
load net {for:i.sva(17)} -attr vt d
load net {for:i.sva(18)} -attr vt d
load net {for:i.sva(19)} -attr vt d
load net {for:i.sva(20)} -attr vt d
load net {for:i.sva(21)} -attr vt d
load net {for:i.sva(22)} -attr vt d
load net {for:i.sva(23)} -attr vt d
load net {for:i.sva(24)} -attr vt d
load net {for:i.sva(25)} -attr vt d
load net {for:i.sva(26)} -attr vt d
load net {for:i.sva(27)} -attr vt d
load net {for:i.sva(28)} -attr vt d
load net {for:i.sva(29)} -attr vt d
load net {for:i.sva(30)} -attr vt d
load net {for:i.sva(31)} -attr vt d
load netBundle {for:i.sva} 32 {for:i.sva(0)} {for:i.sva(1)} {for:i.sva(2)} {for:i.sva(3)} {for:i.sva(4)} {for:i.sva(5)} {for:i.sva(6)} {for:i.sva(7)} {for:i.sva(8)} {for:i.sva(9)} {for:i.sva(10)} {for:i.sva(11)} {for:i.sva(12)} {for:i.sva(13)} {for:i.sva(14)} {for:i.sva(15)} {for:i.sva(16)} {for:i.sva(17)} {for:i.sva(18)} {for:i.sva(19)} {for:i.sva(20)} {for:i.sva(21)} {for:i.sva(22)} {for:i.sva(23)} {for:i.sva(24)} {for:i.sva(25)} {for:i.sva(26)} {for:i.sva(27)} {for:i.sva(28)} {for:i.sva(29)} {for:i.sva(30)} {for:i.sva(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-35 -attr oid 33 -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:for:j.sva(0)} -attr vt d
load net {for:for:j.sva(1)} -attr vt d
load net {for:for:j.sva(2)} -attr vt d
load net {for:for:j.sva(3)} -attr vt d
load net {for:for:j.sva(4)} -attr vt d
load net {for:for:j.sva(5)} -attr vt d
load net {for:for:j.sva(6)} -attr vt d
load net {for:for:j.sva(7)} -attr vt d
load net {for:for:j.sva(8)} -attr vt d
load net {for:for:j.sva(9)} -attr vt d
load net {for:for:j.sva(10)} -attr vt d
load net {for:for:j.sva(11)} -attr vt d
load net {for:for:j.sva(12)} -attr vt d
load net {for:for:j.sva(13)} -attr vt d
load net {for:for:j.sva(14)} -attr vt d
load net {for:for:j.sva(15)} -attr vt d
load net {for:for:j.sva(16)} -attr vt d
load net {for:for:j.sva(17)} -attr vt d
load net {for:for:j.sva(18)} -attr vt d
load net {for:for:j.sva(19)} -attr vt d
load net {for:for:j.sva(20)} -attr vt d
load net {for:for:j.sva(21)} -attr vt d
load net {for:for:j.sva(22)} -attr vt d
load net {for:for:j.sva(23)} -attr vt d
load net {for:for:j.sva(24)} -attr vt d
load net {for:for:j.sva(25)} -attr vt d
load net {for:for:j.sva(26)} -attr vt d
load net {for:for:j.sva(27)} -attr vt d
load net {for:for:j.sva(28)} -attr vt d
load net {for:for:j.sva(29)} -attr vt d
load net {for:for:j.sva(30)} -attr vt d
load net {for:for:j.sva(31)} -attr vt d
load netBundle {for:for:j.sva} 32 {for:for:j.sva(0)} {for:for:j.sva(1)} {for:for:j.sva(2)} {for:for:j.sva(3)} {for:for:j.sva(4)} {for:for:j.sva(5)} {for:for:j.sva(6)} {for:for:j.sva(7)} {for:for:j.sva(8)} {for:for:j.sva(9)} {for:for:j.sva(10)} {for:for:j.sva(11)} {for:for:j.sva(12)} {for:for:j.sva(13)} {for:for:j.sva(14)} {for:for:j.sva(15)} {for:for:j.sva(16)} {for:for:j.sva(17)} {for:for:j.sva(18)} {for:for:j.sva(19)} {for:for:j.sva(20)} {for:for:j.sva(21)} {for:for:j.sva(22)} {for:for:j.sva(23)} {for:for:j.sva(24)} {for:for:j.sva(25)} {for:for:j.sva(26)} {for:for:j.sva(27)} {for:for:j.sva(28)} {for:for:j.sva(29)} {for:for:j.sva(30)} {for:for:j.sva(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-36 -attr oid 34 -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:for:m(4:0).sva#4(0)} -attr vt d
load net {for:for:for:m(4:0).sva#4(1)} -attr vt d
load net {for:for:for:m(4:0).sva#4(2)} -attr vt d
load net {for:for:for:m(4:0).sva#4(3)} -attr vt d
load net {for:for:for:m(4:0).sva#4(4)} -attr vt d
load netBundle {for:for:for:m(4:0).sva#4} 5 {for:for:for:m(4:0).sva#4(0)} {for:for:for:m(4:0).sva#4(1)} {for:for:for:m(4:0).sva#4(2)} {for:for:for:m(4:0).sva#4(3)} {for:for:for:m(4:0).sva#4(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-37 -attr oid 35 -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:acc#1.psp.sva(0)} -attr vt d
load net {for:for:for:acc#1.psp.sva(1)} -attr vt d
load net {for:for:for:acc#1.psp.sva(2)} -attr vt d
load net {for:for:for:acc#1.psp.sva(3)} -attr vt d
load net {for:for:for:acc#1.psp.sva(4)} -attr vt d
load netBundle {for:for:for:acc#1.psp.sva} 5 {for:for:for:acc#1.psp.sva(0)} {for:for:for:acc#1.psp.sva(1)} {for:for:for:acc#1.psp.sva(2)} {for:for:for:acc#1.psp.sva(3)} {for:for:for:acc#1.psp.sva(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-38 -attr oid 36 -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load net {for:for:for:for:n(4:0).sva(0)} -attr vt d
load net {for:for:for:for:n(4:0).sva(1)} -attr vt d
load net {for:for:for:for:n(4:0).sva(2)} -attr vt d
load net {for:for:for:for:n(4:0).sva(3)} -attr vt d
load net {for:for:for:for:n(4:0).sva(4)} -attr vt d
load netBundle {for:for:for:for:n(4:0).sva} 5 {for:for:for:for:n(4:0).sva(0)} {for:for:for:for:n(4:0).sva(1)} {for:for:for:for:n(4:0).sva(2)} {for:for:for:for:n(4:0).sva(3)} {for:for:for:for:n(4:0).sva(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-39 -attr oid 37 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:if:acc.psp.sva#1(0)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(1)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(2)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(3)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(4)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(5)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(6)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(7)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(8)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(9)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(10)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(11)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(12)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva#1(13)} -attr vt d
load netBundle {for:for:for:for:if:acc.psp.sva#1} 14 {for:for:for:for:if:acc.psp.sva#1(0)} {for:for:for:for:if:acc.psp.sva#1(1)} {for:for:for:for:if:acc.psp.sva#1(2)} {for:for:for:for:if:acc.psp.sva#1(3)} {for:for:for:for:if:acc.psp.sva#1(4)} {for:for:for:for:if:acc.psp.sva#1(5)} {for:for:for:for:if:acc.psp.sva#1(6)} {for:for:for:for:if:acc.psp.sva#1(7)} {for:for:for:for:if:acc.psp.sva#1(8)} {for:for:for:for:if:acc.psp.sva#1(9)} {for:for:for:for:if:acc.psp.sva#1(10)} {for:for:for:for:if:acc.psp.sva#1(11)} {for:for:for:for:if:acc.psp.sva#1(12)} {for:for:for:for:if:acc.psp.sva#1(13)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-40 -attr oid 38 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:n(4:0).sva#3(0)} -attr vt d
load net {for:for:for:for:n(4:0).sva#3(1)} -attr vt d
load net {for:for:for:for:n(4:0).sva#3(2)} -attr vt d
load net {for:for:for:for:n(4:0).sva#3(3)} -attr vt d
load net {for:for:for:for:n(4:0).sva#3(4)} -attr vt d
load netBundle {for:for:for:for:n(4:0).sva#3} 5 {for:for:for:for:n(4:0).sva#3(0)} {for:for:for:for:n(4:0).sva#3(1)} {for:for:for:for:n(4:0).sva#3(2)} {for:for:for:for:n(4:0).sva#3(3)} {for:for:for:for:n(4:0).sva#3(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-41 -attr oid 39 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:if:asn#7.itm#2(0)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(1)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(2)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(3)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(4)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(5)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(6)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(7)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(8)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(9)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(10)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(11)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(12)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(13)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(14)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(15)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(16)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(17)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(18)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(19)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(20)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(21)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(22)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(23)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(24)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(25)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(26)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(27)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(28)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(29)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(30)} -attr vt d
load net {for:for:for:for:if:asn#7.itm#2(31)} -attr vt d
load netBundle {for:for:for:for:if:asn#7.itm#2} 32 {for:for:for:for:if:asn#7.itm#2(0)} {for:for:for:for:if:asn#7.itm#2(1)} {for:for:for:for:if:asn#7.itm#2(2)} {for:for:for:for:if:asn#7.itm#2(3)} {for:for:for:for:if:asn#7.itm#2(4)} {for:for:for:for:if:asn#7.itm#2(5)} {for:for:for:for:if:asn#7.itm#2(6)} {for:for:for:for:if:asn#7.itm#2(7)} {for:for:for:for:if:asn#7.itm#2(8)} {for:for:for:for:if:asn#7.itm#2(9)} {for:for:for:for:if:asn#7.itm#2(10)} {for:for:for:for:if:asn#7.itm#2(11)} {for:for:for:for:if:asn#7.itm#2(12)} {for:for:for:for:if:asn#7.itm#2(13)} {for:for:for:for:if:asn#7.itm#2(14)} {for:for:for:for:if:asn#7.itm#2(15)} {for:for:for:for:if:asn#7.itm#2(16)} {for:for:for:for:if:asn#7.itm#2(17)} {for:for:for:for:if:asn#7.itm#2(18)} {for:for:for:for:if:asn#7.itm#2(19)} {for:for:for:for:if:asn#7.itm#2(20)} {for:for:for:for:if:asn#7.itm#2(21)} {for:for:for:for:if:asn#7.itm#2(22)} {for:for:for:for:if:asn#7.itm#2(23)} {for:for:for:for:if:asn#7.itm#2(24)} {for:for:for:for:if:asn#7.itm#2(25)} {for:for:for:for:if:asn#7.itm#2(26)} {for:for:for:for:if:asn#7.itm#2(27)} {for:for:for:for:if:asn#7.itm#2(28)} {for:for:for:for:if:asn#7.itm#2(29)} {for:for:for:for:if:asn#7.itm#2(30)} {for:for:for:for:if:asn#7.itm#2(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-42 -attr oid 40 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(0)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(1)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(2)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(3)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(4)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(5)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(6)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(7)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(8)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(9)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(10)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(11)} -attr vt d
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(12)} -attr vt d
load netBundle {for:for:for:for:if:slc(ii)(28-0).itm#2} 13 {for:for:for:for:if:slc(ii)(28-0).itm#2(0)} {for:for:for:for:if:slc(ii)(28-0).itm#2(1)} {for:for:for:for:if:slc(ii)(28-0).itm#2(2)} {for:for:for:for:if:slc(ii)(28-0).itm#2(3)} {for:for:for:for:if:slc(ii)(28-0).itm#2(4)} {for:for:for:for:if:slc(ii)(28-0).itm#2(5)} {for:for:for:for:if:slc(ii)(28-0).itm#2(6)} {for:for:for:for:if:slc(ii)(28-0).itm#2(7)} {for:for:for:for:if:slc(ii)(28-0).itm#2(8)} {for:for:for:for:if:slc(ii)(28-0).itm#2(9)} {for:for:for:for:if:slc(ii)(28-0).itm#2(10)} {for:for:for:for:if:slc(ii)(28-0).itm#2(11)} {for:for:for:for:if:slc(ii)(28-0).itm#2(12)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-43 -attr oid 41 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(0)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(1)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(2)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(3)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(4)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(5)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(6)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(7)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(8)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(9)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(10)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(11)} -attr vt d
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(12)} -attr vt d
load netBundle {for:for:for:for:if:slc(jj)(15-3).itm#2} 13 {for:for:for:for:if:slc(jj)(15-3).itm#2(0)} {for:for:for:for:if:slc(jj)(15-3).itm#2(1)} {for:for:for:for:if:slc(jj)(15-3).itm#2(2)} {for:for:for:for:if:slc(jj)(15-3).itm#2(3)} {for:for:for:for:if:slc(jj)(15-3).itm#2(4)} {for:for:for:for:if:slc(jj)(15-3).itm#2(5)} {for:for:for:for:if:slc(jj)(15-3).itm#2(6)} {for:for:for:for:if:slc(jj)(15-3).itm#2(7)} {for:for:for:for:if:slc(jj)(15-3).itm#2(8)} {for:for:for:for:if:slc(jj)(15-3).itm#2(9)} {for:for:for:for:if:slc(jj)(15-3).itm#2(10)} {for:for:for:for:if:slc(jj)(15-3).itm#2(11)} {for:for:for:for:if:slc(jj)(15-3).itm#2(12)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-44 -attr oid 42 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(0)} -attr vt d
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(1)} -attr vt d
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(2)} -attr vt d
load netBundle {for:for:for:for:if:slc(jj)(2-0).itm#3} 3 {for:for:for:for:if:slc(jj)(2-0).itm#3(0)} {for:for:for:for:if:slc(jj)(2-0).itm#3(1)} {for:for:for:for:if:slc(jj)(2-0).itm#3(2)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-45 -attr oid 43 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(2-0).itm#3}
load net {for:for:for:for:if:asn#6.itm#2(0)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(1)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(2)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(3)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(4)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(5)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(6)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(7)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(8)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(9)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(10)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(11)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(12)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(13)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(14)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(15)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(16)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(17)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(18)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(19)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(20)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(21)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(22)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(23)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(24)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(25)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(26)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(27)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(28)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(29)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(30)} -attr vt d
load net {for:for:for:for:if:asn#6.itm#2(31)} -attr vt d
load netBundle {for:for:for:for:if:asn#6.itm#2} 32 {for:for:for:for:if:asn#6.itm#2(0)} {for:for:for:for:if:asn#6.itm#2(1)} {for:for:for:for:if:asn#6.itm#2(2)} {for:for:for:for:if:asn#6.itm#2(3)} {for:for:for:for:if:asn#6.itm#2(4)} {for:for:for:for:if:asn#6.itm#2(5)} {for:for:for:for:if:asn#6.itm#2(6)} {for:for:for:for:if:asn#6.itm#2(7)} {for:for:for:for:if:asn#6.itm#2(8)} {for:for:for:for:if:asn#6.itm#2(9)} {for:for:for:for:if:asn#6.itm#2(10)} {for:for:for:for:if:asn#6.itm#2(11)} {for:for:for:for:if:asn#6.itm#2(12)} {for:for:for:for:if:asn#6.itm#2(13)} {for:for:for:for:if:asn#6.itm#2(14)} {for:for:for:for:if:asn#6.itm#2(15)} {for:for:for:for:if:asn#6.itm#2(16)} {for:for:for:for:if:asn#6.itm#2(17)} {for:for:for:for:if:asn#6.itm#2(18)} {for:for:for:for:if:asn#6.itm#2(19)} {for:for:for:for:if:asn#6.itm#2(20)} {for:for:for:for:if:asn#6.itm#2(21)} {for:for:for:for:if:asn#6.itm#2(22)} {for:for:for:for:if:asn#6.itm#2(23)} {for:for:for:for:if:asn#6.itm#2(24)} {for:for:for:for:if:asn#6.itm#2(25)} {for:for:for:for:if:asn#6.itm#2(26)} {for:for:for:for:if:asn#6.itm#2(27)} {for:for:for:for:if:asn#6.itm#2(28)} {for:for:for:for:if:asn#6.itm#2(29)} {for:for:for:for:if:asn#6.itm#2(30)} {for:for:for:for:if:asn#6.itm#2(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-46 -attr oid 44 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {jj.sva(0)} -attr vt d
load net {jj.sva(1)} -attr vt d
load net {jj.sva(2)} -attr vt d
load net {jj.sva(3)} -attr vt d
load net {jj.sva(4)} -attr vt d
load net {jj.sva(5)} -attr vt d
load net {jj.sva(6)} -attr vt d
load net {jj.sva(7)} -attr vt d
load net {jj.sva(8)} -attr vt d
load net {jj.sva(9)} -attr vt d
load net {jj.sva(10)} -attr vt d
load net {jj.sva(11)} -attr vt d
load net {jj.sva(12)} -attr vt d
load net {jj.sva(13)} -attr vt d
load net {jj.sva(14)} -attr vt d
load net {jj.sva(15)} -attr vt d
load net {jj.sva(16)} -attr vt d
load net {jj.sva(17)} -attr vt d
load net {jj.sva(18)} -attr vt d
load net {jj.sva(19)} -attr vt d
load net {jj.sva(20)} -attr vt d
load net {jj.sva(21)} -attr vt d
load net {jj.sva(22)} -attr vt d
load net {jj.sva(23)} -attr vt d
load net {jj.sva(24)} -attr vt d
load net {jj.sva(25)} -attr vt d
load net {jj.sva(26)} -attr vt d
load net {jj.sva(27)} -attr vt d
load net {jj.sva(28)} -attr vt d
load net {jj.sva(29)} -attr vt d
load net {jj.sva(30)} -attr vt d
load net {jj.sva(31)} -attr vt d
load netBundle {jj.sva} 32 {jj.sva(0)} {jj.sva(1)} {jj.sva(2)} {jj.sva(3)} {jj.sva(4)} {jj.sva(5)} {jj.sva(6)} {jj.sva(7)} {jj.sva(8)} {jj.sva(9)} {jj.sva(10)} {jj.sva(11)} {jj.sva(12)} {jj.sva(13)} {jj.sva(14)} {jj.sva(15)} {jj.sva(16)} {jj.sva(17)} {jj.sva(18)} {jj.sva(19)} {jj.sva(20)} {jj.sva(21)} {jj.sva(22)} {jj.sva(23)} {jj.sva(24)} {jj.sva(25)} {jj.sva(26)} {jj.sva(27)} {jj.sva(28)} {jj.sva(29)} {jj.sva(30)} {jj.sva(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-47 -attr oid 45 -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {for:for:for:for:if:acc.psp.sva(0)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(1)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(2)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(3)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(4)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(5)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(6)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(7)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(8)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(9)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(10)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(11)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(12)} -attr vt d
load net {for:for:for:for:if:acc.psp.sva(13)} -attr vt d
load netBundle {for:for:for:for:if:acc.psp.sva} 14 {for:for:for:for:if:acc.psp.sva(0)} {for:for:for:for:if:acc.psp.sva(1)} {for:for:for:for:if:acc.psp.sva(2)} {for:for:for:for:if:acc.psp.sva(3)} {for:for:for:for:if:acc.psp.sva(4)} {for:for:for:for:if:acc.psp.sva(5)} {for:for:for:for:if:acc.psp.sva(6)} {for:for:for:for:if:acc.psp.sva(7)} {for:for:for:for:if:acc.psp.sva(8)} {for:for:for:for:if:acc.psp.sva(9)} {for:for:for:for:if:acc.psp.sva(10)} {for:for:for:for:if:acc.psp.sva(11)} {for:for:for:for:if:acc.psp.sva(12)} {for:for:for:for:if:acc.psp.sva(13)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-48 -attr oid 46 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {z.out#1(0)} -attr vt d
load net {z.out#1(1)} -attr vt d
load net {z.out#1(2)} -attr vt d
load net {z.out#1(3)} -attr vt d
load net {z.out#1(4)} -attr vt d
load net {z.out#1(5)} -attr vt d
load net {z.out#1(6)} -attr vt d
load net {z.out#1(7)} -attr vt d
load net {z.out#1(8)} -attr vt d
load net {z.out#1(9)} -attr vt d
load net {z.out#1(10)} -attr vt d
load net {z.out#1(11)} -attr vt d
load net {z.out#1(12)} -attr vt d
load net {z.out#1(13)} -attr vt d
load net {z.out#1(14)} -attr vt d
load net {z.out#1(15)} -attr vt d
load net {z.out#1(16)} -attr vt d
load net {z.out#1(17)} -attr vt d
load net {z.out#1(18)} -attr vt d
load net {z.out#1(19)} -attr vt d
load net {z.out#1(20)} -attr vt d
load net {z.out#1(21)} -attr vt d
load net {z.out#1(22)} -attr vt d
load net {z.out#1(23)} -attr vt d
load net {z.out#1(24)} -attr vt d
load net {z.out#1(25)} -attr vt d
load net {z.out#1(26)} -attr vt d
load net {z.out#1(27)} -attr vt d
load net {z.out#1(28)} -attr vt d
load net {z.out#1(29)} -attr vt d
load net {z.out#1(30)} -attr vt d
load net {z.out#1(31)} -attr vt d
load net {z.out#1(32)} -attr vt d
load netBundle {z.out#1} 33 {z.out#1(0)} {z.out#1(1)} {z.out#1(2)} {z.out#1(3)} {z.out#1(4)} {z.out#1(5)} {z.out#1(6)} {z.out#1(7)} {z.out#1(8)} {z.out#1(9)} {z.out#1(10)} {z.out#1(11)} {z.out#1(12)} {z.out#1(13)} {z.out#1(14)} {z.out#1(15)} {z.out#1(16)} {z.out#1(17)} {z.out#1(18)} {z.out#1(19)} {z.out#1(20)} {z.out#1(21)} {z.out#1(22)} {z.out#1(23)} {z.out#1(24)} {z.out#1(25)} {z.out#1(26)} {z.out#1(27)} {z.out#1(28)} {z.out#1(29)} {z.out#1(30)} {z.out#1(31)} {z.out#1(32)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-49 -attr oid 47 -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load net {z.out#2(11)} -attr vt d
load net {z.out#2(12)} -attr vt d
load net {z.out#2(13)} -attr vt d
load net {z.out#2(14)} -attr vt d
load net {z.out#2(15)} -attr vt d
load net {z.out#2(16)} -attr vt d
load net {z.out#2(17)} -attr vt d
load net {z.out#2(18)} -attr vt d
load net {z.out#2(19)} -attr vt d
load net {z.out#2(20)} -attr vt d
load net {z.out#2(21)} -attr vt d
load net {z.out#2(22)} -attr vt d
load net {z.out#2(23)} -attr vt d
load net {z.out#2(24)} -attr vt d
load net {z.out#2(25)} -attr vt d
load net {z.out#2(26)} -attr vt d
load net {z.out#2(27)} -attr vt d
load net {z.out#2(28)} -attr vt d
load net {z.out#2(29)} -attr vt d
load net {z.out#2(30)} -attr vt d
load net {z.out#2(31)} -attr vt d
load net {z.out#2(32)} -attr vt d
load netBundle {z.out#2} 33 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} {z.out#2(11)} {z.out#2(12)} {z.out#2(13)} {z.out#2(14)} {z.out#2(15)} {z.out#2(16)} {z.out#2(17)} {z.out#2(18)} {z.out#2(19)} {z.out#2(20)} {z.out#2(21)} {z.out#2(22)} {z.out#2(23)} {z.out#2(24)} {z.out#2(25)} {z.out#2(26)} {z.out#2(27)} {z.out#2(28)} {z.out#2(29)} {z.out#2(30)} {z.out#2(31)} {z.out#2(32)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-50 -attr oid 48 -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load netBundle {z.out#3} 6 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-51 -attr oid 49 -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load net {z.out#4(11)} -attr vt d
load net {z.out#4(12)} -attr vt d
load net {z.out#4(13)} -attr vt d
load net {z.out#4(14)} -attr vt d
load net {z.out#4(15)} -attr vt d
load net {z.out#4(16)} -attr vt d
load net {z.out#4(17)} -attr vt d
load net {z.out#4(18)} -attr vt d
load net {z.out#4(19)} -attr vt d
load net {z.out#4(20)} -attr vt d
load net {z.out#4(21)} -attr vt d
load net {z.out#4(22)} -attr vt d
load net {z.out#4(23)} -attr vt d
load net {z.out#4(24)} -attr vt d
load net {z.out#4(25)} -attr vt d
load net {z.out#4(26)} -attr vt d
load net {z.out#4(27)} -attr vt d
load net {z.out#4(28)} -attr vt d
load net {z.out#4(29)} -attr vt d
load net {z.out#4(30)} -attr vt d
load net {z.out#4(31)} -attr vt d
load netBundle {z.out#4} 32 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} {z.out#4(11)} {z.out#4(12)} {z.out#4(13)} {z.out#4(14)} {z.out#4(15)} {z.out#4(16)} {z.out#4(17)} {z.out#4(18)} {z.out#4(19)} {z.out#4(20)} {z.out#4(21)} {z.out#4(22)} {z.out#4(23)} {z.out#4(24)} {z.out#4(25)} {z.out#4(26)} {z.out#4(27)} {z.out#4(28)} {z.out#4(29)} {z.out#4(30)} {z.out#4(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-52 -attr oid 50 -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {for:for:for:for:exu.tmpw(0)} -attr vt d
load net {for:for:for:for:exu.tmpw(1)} -attr vt d
load net {for:for:for:for:exu.tmpw(2)} -attr vt d
load net {for:for:for:for:exu.tmpw(3)} -attr vt d
load net {for:for:for:for:exu.tmpw(4)} -attr vt d
load net {for:for:for:for:exu.tmpw(5)} -attr vt d
load netBundle {for:for:for:for:exu.tmpw} 6 {for:for:for:for:exu.tmpw(0)} {for:for:for:for:exu.tmpw(1)} {for:for:for:for:exu.tmpw(2)} {for:for:for:for:exu.tmpw(3)} {for:for:for:for:exu.tmpw(4)} {for:for:for:for:exu.tmpw(5)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-53 -attr oid 51 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {for:mux1h.tmpw(0)} -attr vt d
load net {for:mux1h.tmpw(1)} -attr vt d
load net {for:mux1h.tmpw(2)} -attr vt d
load net {for:mux1h.tmpw(3)} -attr vt d
load net {for:mux1h.tmpw(4)} -attr vt d
load net {for:mux1h.tmpw(5)} -attr vt d
load net {for:mux1h.tmpw(6)} -attr vt d
load net {for:mux1h.tmpw(7)} -attr vt d
load net {for:mux1h.tmpw(8)} -attr vt d
load net {for:mux1h.tmpw(9)} -attr vt d
load net {for:mux1h.tmpw(10)} -attr vt d
load net {for:mux1h.tmpw(11)} -attr vt d
load net {for:mux1h.tmpw(12)} -attr vt d
load net {for:mux1h.tmpw(13)} -attr vt d
load net {for:mux1h.tmpw(14)} -attr vt d
load net {for:mux1h.tmpw(15)} -attr vt d
load net {for:mux1h.tmpw(16)} -attr vt d
load net {for:mux1h.tmpw(17)} -attr vt d
load net {for:mux1h.tmpw(18)} -attr vt d
load net {for:mux1h.tmpw(19)} -attr vt d
load net {for:mux1h.tmpw(20)} -attr vt d
load net {for:mux1h.tmpw(21)} -attr vt d
load net {for:mux1h.tmpw(22)} -attr vt d
load net {for:mux1h.tmpw(23)} -attr vt d
load net {for:mux1h.tmpw(24)} -attr vt d
load net {for:mux1h.tmpw(25)} -attr vt d
load net {for:mux1h.tmpw(26)} -attr vt d
load net {for:mux1h.tmpw(27)} -attr vt d
load net {for:mux1h.tmpw(28)} -attr vt d
load net {for:mux1h.tmpw(29)} -attr vt d
load net {for:mux1h.tmpw(30)} -attr vt d
load net {for:mux1h.tmpw(31)} -attr vt d
load netBundle {for:mux1h.tmpw} 32 {for:mux1h.tmpw(0)} {for:mux1h.tmpw(1)} {for:mux1h.tmpw(2)} {for:mux1h.tmpw(3)} {for:mux1h.tmpw(4)} {for:mux1h.tmpw(5)} {for:mux1h.tmpw(6)} {for:mux1h.tmpw(7)} {for:mux1h.tmpw(8)} {for:mux1h.tmpw(9)} {for:mux1h.tmpw(10)} {for:mux1h.tmpw(11)} {for:mux1h.tmpw(12)} {for:mux1h.tmpw(13)} {for:mux1h.tmpw(14)} {for:mux1h.tmpw(15)} {for:mux1h.tmpw(16)} {for:mux1h.tmpw(17)} {for:mux1h.tmpw(18)} {for:mux1h.tmpw(19)} {for:mux1h.tmpw(20)} {for:mux1h.tmpw(21)} {for:mux1h.tmpw(22)} {for:mux1h.tmpw(23)} {for:mux1h.tmpw(24)} {for:mux1h.tmpw(25)} {for:mux1h.tmpw(26)} {for:mux1h.tmpw(27)} {for:mux1h.tmpw(28)} {for:mux1h.tmpw(29)} {for:mux1h.tmpw(30)} {for:mux1h.tmpw(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-54 -attr oid 52 -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h#1.tmpw(0)} -attr vt d
load net {for:mux1h#1.tmpw(1)} -attr vt d
load net {for:mux1h#1.tmpw(2)} -attr vt d
load net {for:mux1h#1.tmpw(3)} -attr vt d
load net {for:mux1h#1.tmpw(4)} -attr vt d
load net {for:mux1h#1.tmpw(5)} -attr vt d
load net {for:mux1h#1.tmpw(6)} -attr vt d
load net {for:mux1h#1.tmpw(7)} -attr vt d
load net {for:mux1h#1.tmpw(8)} -attr vt d
load net {for:mux1h#1.tmpw(9)} -attr vt d
load net {for:mux1h#1.tmpw(10)} -attr vt d
load net {for:mux1h#1.tmpw(11)} -attr vt d
load net {for:mux1h#1.tmpw(12)} -attr vt d
load net {for:mux1h#1.tmpw(13)} -attr vt d
load net {for:mux1h#1.tmpw(14)} -attr vt d
load net {for:mux1h#1.tmpw(15)} -attr vt d
load net {for:mux1h#1.tmpw(16)} -attr vt d
load net {for:mux1h#1.tmpw(17)} -attr vt d
load net {for:mux1h#1.tmpw(18)} -attr vt d
load net {for:mux1h#1.tmpw(19)} -attr vt d
load net {for:mux1h#1.tmpw(20)} -attr vt d
load net {for:mux1h#1.tmpw(21)} -attr vt d
load net {for:mux1h#1.tmpw(22)} -attr vt d
load net {for:mux1h#1.tmpw(23)} -attr vt d
load net {for:mux1h#1.tmpw(24)} -attr vt d
load net {for:mux1h#1.tmpw(25)} -attr vt d
load net {for:mux1h#1.tmpw(26)} -attr vt d
load net {for:mux1h#1.tmpw(27)} -attr vt d
load net {for:mux1h#1.tmpw(28)} -attr vt d
load net {for:mux1h#1.tmpw(29)} -attr vt d
load net {for:mux1h#1.tmpw(30)} -attr vt d
load net {for:mux1h#1.tmpw(31)} -attr vt d
load netBundle {for:mux1h#1.tmpw} 32 {for:mux1h#1.tmpw(0)} {for:mux1h#1.tmpw(1)} {for:mux1h#1.tmpw(2)} {for:mux1h#1.tmpw(3)} {for:mux1h#1.tmpw(4)} {for:mux1h#1.tmpw(5)} {for:mux1h#1.tmpw(6)} {for:mux1h#1.tmpw(7)} {for:mux1h#1.tmpw(8)} {for:mux1h#1.tmpw(9)} {for:mux1h#1.tmpw(10)} {for:mux1h#1.tmpw(11)} {for:mux1h#1.tmpw(12)} {for:mux1h#1.tmpw(13)} {for:mux1h#1.tmpw(14)} {for:mux1h#1.tmpw(15)} {for:mux1h#1.tmpw(16)} {for:mux1h#1.tmpw(17)} {for:mux1h#1.tmpw(18)} {for:mux1h#1.tmpw(19)} {for:mux1h#1.tmpw(20)} {for:mux1h#1.tmpw(21)} {for:mux1h#1.tmpw(22)} {for:mux1h#1.tmpw(23)} {for:mux1h#1.tmpw(24)} {for:mux1h#1.tmpw(25)} {for:mux1h#1.tmpw(26)} {for:mux1h#1.tmpw(27)} {for:mux1h#1.tmpw(28)} {for:mux1h#1.tmpw(29)} {for:mux1h#1.tmpw(30)} {for:mux1h#1.tmpw(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-55 -attr oid 53 -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#2.tmpw(0)} -attr vt d
load net {for:mux1h#2.tmpw(1)} -attr vt d
load net {for:mux1h#2.tmpw(2)} -attr vt d
load net {for:mux1h#2.tmpw(3)} -attr vt d
load net {for:mux1h#2.tmpw(4)} -attr vt d
load net {for:mux1h#2.tmpw(5)} -attr vt d
load net {for:mux1h#2.tmpw(6)} -attr vt d
load net {for:mux1h#2.tmpw(7)} -attr vt d
load net {for:mux1h#2.tmpw(8)} -attr vt d
load net {for:mux1h#2.tmpw(9)} -attr vt d
load net {for:mux1h#2.tmpw(10)} -attr vt d
load net {for:mux1h#2.tmpw(11)} -attr vt d
load net {for:mux1h#2.tmpw(12)} -attr vt d
load net {for:mux1h#2.tmpw(13)} -attr vt d
load net {for:mux1h#2.tmpw(14)} -attr vt d
load net {for:mux1h#2.tmpw(15)} -attr vt d
load net {for:mux1h#2.tmpw(16)} -attr vt d
load net {for:mux1h#2.tmpw(17)} -attr vt d
load net {for:mux1h#2.tmpw(18)} -attr vt d
load net {for:mux1h#2.tmpw(19)} -attr vt d
load net {for:mux1h#2.tmpw(20)} -attr vt d
load net {for:mux1h#2.tmpw(21)} -attr vt d
load net {for:mux1h#2.tmpw(22)} -attr vt d
load net {for:mux1h#2.tmpw(23)} -attr vt d
load net {for:mux1h#2.tmpw(24)} -attr vt d
load net {for:mux1h#2.tmpw(25)} -attr vt d
load net {for:mux1h#2.tmpw(26)} -attr vt d
load net {for:mux1h#2.tmpw(27)} -attr vt d
load net {for:mux1h#2.tmpw(28)} -attr vt d
load net {for:mux1h#2.tmpw(29)} -attr vt d
load net {for:mux1h#2.tmpw(30)} -attr vt d
load net {for:mux1h#2.tmpw(31)} -attr vt d
load netBundle {for:mux1h#2.tmpw} 32 {for:mux1h#2.tmpw(0)} {for:mux1h#2.tmpw(1)} {for:mux1h#2.tmpw(2)} {for:mux1h#2.tmpw(3)} {for:mux1h#2.tmpw(4)} {for:mux1h#2.tmpw(5)} {for:mux1h#2.tmpw(6)} {for:mux1h#2.tmpw(7)} {for:mux1h#2.tmpw(8)} {for:mux1h#2.tmpw(9)} {for:mux1h#2.tmpw(10)} {for:mux1h#2.tmpw(11)} {for:mux1h#2.tmpw(12)} {for:mux1h#2.tmpw(13)} {for:mux1h#2.tmpw(14)} {for:mux1h#2.tmpw(15)} {for:mux1h#2.tmpw(16)} {for:mux1h#2.tmpw(17)} {for:mux1h#2.tmpw(18)} {for:mux1h#2.tmpw(19)} {for:mux1h#2.tmpw(20)} {for:mux1h#2.tmpw(21)} {for:mux1h#2.tmpw(22)} {for:mux1h#2.tmpw(23)} {for:mux1h#2.tmpw(24)} {for:mux1h#2.tmpw(25)} {for:mux1h#2.tmpw(26)} {for:mux1h#2.tmpw(27)} {for:mux1h#2.tmpw(28)} {for:mux1h#2.tmpw(29)} {for:mux1h#2.tmpw(30)} {for:mux1h#2.tmpw(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-56 -attr oid 54 -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:for:for:mux#2.tmpw(0)} -attr vt d
load net {for:for:for:mux#2.tmpw(1)} -attr vt d
load net {for:for:for:mux#2.tmpw(2)} -attr vt d
load net {for:for:for:mux#2.tmpw(3)} -attr vt d
load net {for:for:for:mux#2.tmpw(4)} -attr vt d
load netBundle {for:for:for:mux#2.tmpw} 5 {for:for:for:mux#2.tmpw(0)} {for:for:for:mux#2.tmpw(1)} {for:for:for:mux#2.tmpw(2)} {for:for:for:mux#2.tmpw(3)} {for:for:for:mux#2.tmpw(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-57 -attr oid 55 -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(0)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(1)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(2)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(3)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(4)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(5)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(6)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(7)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(8)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(9)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(10)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(11)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(12)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(13)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(14)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(15)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(16)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(17)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(18)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(19)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(20)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(21)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(22)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(23)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(24)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(25)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(26)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(27)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(28)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(29)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(30)} -attr vt d
load net {for:for:for:for:if:mux1h#14.tmpw(31)} -attr vt d
load netBundle {for:for:for:for:if:mux1h#14.tmpw} 32 {for:for:for:for:if:mux1h#14.tmpw(0)} {for:for:for:for:if:mux1h#14.tmpw(1)} {for:for:for:for:if:mux1h#14.tmpw(2)} {for:for:for:for:if:mux1h#14.tmpw(3)} {for:for:for:for:if:mux1h#14.tmpw(4)} {for:for:for:for:if:mux1h#14.tmpw(5)} {for:for:for:for:if:mux1h#14.tmpw(6)} {for:for:for:for:if:mux1h#14.tmpw(7)} {for:for:for:for:if:mux1h#14.tmpw(8)} {for:for:for:for:if:mux1h#14.tmpw(9)} {for:for:for:for:if:mux1h#14.tmpw(10)} {for:for:for:for:if:mux1h#14.tmpw(11)} {for:for:for:for:if:mux1h#14.tmpw(12)} {for:for:for:for:if:mux1h#14.tmpw(13)} {for:for:for:for:if:mux1h#14.tmpw(14)} {for:for:for:for:if:mux1h#14.tmpw(15)} {for:for:for:for:if:mux1h#14.tmpw(16)} {for:for:for:for:if:mux1h#14.tmpw(17)} {for:for:for:for:if:mux1h#14.tmpw(18)} {for:for:for:for:if:mux1h#14.tmpw(19)} {for:for:for:for:if:mux1h#14.tmpw(20)} {for:for:for:for:if:mux1h#14.tmpw(21)} {for:for:for:for:if:mux1h#14.tmpw(22)} {for:for:for:for:if:mux1h#14.tmpw(23)} {for:for:for:for:if:mux1h#14.tmpw(24)} {for:for:for:for:if:mux1h#14.tmpw(25)} {for:for:for:for:if:mux1h#14.tmpw(26)} {for:for:for:for:if:mux1h#14.tmpw(27)} {for:for:for:for:if:mux1h#14.tmpw(28)} {for:for:for:for:if:mux1h#14.tmpw(29)} {for:for:for:for:if:mux1h#14.tmpw(30)} {for:for:for:for:if:mux1h#14.tmpw(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-58 -attr oid 56 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(0)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(1)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(2)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(3)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(4)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(5)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(6)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(7)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(8)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(9)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(10)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(11)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(12)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(13)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(14)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(15)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(16)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(17)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(18)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(19)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(20)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(21)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(22)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(23)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(24)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(25)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(26)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(27)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(28)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(29)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(30)} -attr vt d
load net {for:for:for:for:if:mux1h#13.tmpw(31)} -attr vt d
load netBundle {for:for:for:for:if:mux1h#13.tmpw} 32 {for:for:for:for:if:mux1h#13.tmpw(0)} {for:for:for:for:if:mux1h#13.tmpw(1)} {for:for:for:for:if:mux1h#13.tmpw(2)} {for:for:for:for:if:mux1h#13.tmpw(3)} {for:for:for:for:if:mux1h#13.tmpw(4)} {for:for:for:for:if:mux1h#13.tmpw(5)} {for:for:for:for:if:mux1h#13.tmpw(6)} {for:for:for:for:if:mux1h#13.tmpw(7)} {for:for:for:for:if:mux1h#13.tmpw(8)} {for:for:for:for:if:mux1h#13.tmpw(9)} {for:for:for:for:if:mux1h#13.tmpw(10)} {for:for:for:for:if:mux1h#13.tmpw(11)} {for:for:for:for:if:mux1h#13.tmpw(12)} {for:for:for:for:if:mux1h#13.tmpw(13)} {for:for:for:for:if:mux1h#13.tmpw(14)} {for:for:for:for:if:mux1h#13.tmpw(15)} {for:for:for:for:if:mux1h#13.tmpw(16)} {for:for:for:for:if:mux1h#13.tmpw(17)} {for:for:for:for:if:mux1h#13.tmpw(18)} {for:for:for:for:if:mux1h#13.tmpw(19)} {for:for:for:for:if:mux1h#13.tmpw(20)} {for:for:for:for:if:mux1h#13.tmpw(21)} {for:for:for:for:if:mux1h#13.tmpw(22)} {for:for:for:for:if:mux1h#13.tmpw(23)} {for:for:for:for:if:mux1h#13.tmpw(24)} {for:for:for:for:if:mux1h#13.tmpw(25)} {for:for:for:for:if:mux1h#13.tmpw(26)} {for:for:for:for:if:mux1h#13.tmpw(27)} {for:for:for:for:if:mux1h#13.tmpw(28)} {for:for:for:for:if:mux1h#13.tmpw(29)} {for:for:for:for:if:mux1h#13.tmpw(30)} {for:for:for:for:if:mux1h#13.tmpw(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-59 -attr oid 57 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-60 -attr oid 58 -attr vt d
load net {clk} -port {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-61 -attr oid 59 -attr vt d
load net {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-62 -attr oid 60 -attr vt d
load net {rst} -port {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-63 -attr oid 61 -attr vt d
load net {image:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-64 -attr oid 62 -attr vt d
load net {image:rsc.triosy.lz} -port {image:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-65 -attr oid 63 -attr vt d -attr @path {/conv/conv:core/image:rsc.triosy.lz}
load net {rows:rsc.z(0)} -attr vt d
load net {rows:rsc.z(1)} -attr vt d
load net {rows:rsc.z(2)} -attr vt d
load net {rows:rsc.z(3)} -attr vt d
load net {rows:rsc.z(4)} -attr vt d
load net {rows:rsc.z(5)} -attr vt d
load net {rows:rsc.z(6)} -attr vt d
load net {rows:rsc.z(7)} -attr vt d
load net {rows:rsc.z(8)} -attr vt d
load net {rows:rsc.z(9)} -attr vt d
load net {rows:rsc.z(10)} -attr vt d
load net {rows:rsc.z(11)} -attr vt d
load net {rows:rsc.z(12)} -attr vt d
load net {rows:rsc.z(13)} -attr vt d
load net {rows:rsc.z(14)} -attr vt d
load net {rows:rsc.z(15)} -attr vt d
load net {rows:rsc.z(16)} -attr vt d
load net {rows:rsc.z(17)} -attr vt d
load net {rows:rsc.z(18)} -attr vt d
load net {rows:rsc.z(19)} -attr vt d
load net {rows:rsc.z(20)} -attr vt d
load net {rows:rsc.z(21)} -attr vt d
load net {rows:rsc.z(22)} -attr vt d
load net {rows:rsc.z(23)} -attr vt d
load net {rows:rsc.z(24)} -attr vt d
load net {rows:rsc.z(25)} -attr vt d
load net {rows:rsc.z(26)} -attr vt d
load net {rows:rsc.z(27)} -attr vt d
load net {rows:rsc.z(28)} -attr vt d
load net {rows:rsc.z(29)} -attr vt d
load net {rows:rsc.z(30)} -attr vt d
load net {rows:rsc.z(31)} -attr vt d
load netBundle {rows:rsc.z} 32 {rows:rsc.z(0)} {rows:rsc.z(1)} {rows:rsc.z(2)} {rows:rsc.z(3)} {rows:rsc.z(4)} {rows:rsc.z(5)} {rows:rsc.z(6)} {rows:rsc.z(7)} {rows:rsc.z(8)} {rows:rsc.z(9)} {rows:rsc.z(10)} {rows:rsc.z(11)} {rows:rsc.z(12)} {rows:rsc.z(13)} {rows:rsc.z(14)} {rows:rsc.z(15)} {rows:rsc.z(16)} {rows:rsc.z(17)} {rows:rsc.z(18)} {rows:rsc.z(19)} {rows:rsc.z(20)} {rows:rsc.z(21)} {rows:rsc.z(22)} {rows:rsc.z(23)} {rows:rsc.z(24)} {rows:rsc.z(25)} {rows:rsc.z(26)} {rows:rsc.z(27)} {rows:rsc.z(28)} {rows:rsc.z(29)} {rows:rsc.z(30)} {rows:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-66 -attr oid 64 -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(0)} -port {rows:rsc.z(0)} -attr vt d
load net {rows:rsc.z(1)} -port {rows:rsc.z(1)} -attr vt d
load net {rows:rsc.z(2)} -port {rows:rsc.z(2)} -attr vt d
load net {rows:rsc.z(3)} -port {rows:rsc.z(3)} -attr vt d
load net {rows:rsc.z(4)} -port {rows:rsc.z(4)} -attr vt d
load net {rows:rsc.z(5)} -port {rows:rsc.z(5)} -attr vt d
load net {rows:rsc.z(6)} -port {rows:rsc.z(6)} -attr vt d
load net {rows:rsc.z(7)} -port {rows:rsc.z(7)} -attr vt d
load net {rows:rsc.z(8)} -port {rows:rsc.z(8)} -attr vt d
load net {rows:rsc.z(9)} -port {rows:rsc.z(9)} -attr vt d
load net {rows:rsc.z(10)} -port {rows:rsc.z(10)} -attr vt d
load net {rows:rsc.z(11)} -port {rows:rsc.z(11)} -attr vt d
load net {rows:rsc.z(12)} -port {rows:rsc.z(12)} -attr vt d
load net {rows:rsc.z(13)} -port {rows:rsc.z(13)} -attr vt d
load net {rows:rsc.z(14)} -port {rows:rsc.z(14)} -attr vt d
load net {rows:rsc.z(15)} -port {rows:rsc.z(15)} -attr vt d
load net {rows:rsc.z(16)} -port {rows:rsc.z(16)} -attr vt d
load net {rows:rsc.z(17)} -port {rows:rsc.z(17)} -attr vt d
load net {rows:rsc.z(18)} -port {rows:rsc.z(18)} -attr vt d
load net {rows:rsc.z(19)} -port {rows:rsc.z(19)} -attr vt d
load net {rows:rsc.z(20)} -port {rows:rsc.z(20)} -attr vt d
load net {rows:rsc.z(21)} -port {rows:rsc.z(21)} -attr vt d
load net {rows:rsc.z(22)} -port {rows:rsc.z(22)} -attr vt d
load net {rows:rsc.z(23)} -port {rows:rsc.z(23)} -attr vt d
load net {rows:rsc.z(24)} -port {rows:rsc.z(24)} -attr vt d
load net {rows:rsc.z(25)} -port {rows:rsc.z(25)} -attr vt d
load net {rows:rsc.z(26)} -port {rows:rsc.z(26)} -attr vt d
load net {rows:rsc.z(27)} -port {rows:rsc.z(27)} -attr vt d
load net {rows:rsc.z(28)} -port {rows:rsc.z(28)} -attr vt d
load net {rows:rsc.z(29)} -port {rows:rsc.z(29)} -attr vt d
load net {rows:rsc.z(30)} -port {rows:rsc.z(30)} -attr vt d
load net {rows:rsc.z(31)} -port {rows:rsc.z(31)} -attr vt d
load netBundle {rows:rsc.z} 32 {rows:rsc.z(0)} {rows:rsc.z(1)} {rows:rsc.z(2)} {rows:rsc.z(3)} {rows:rsc.z(4)} {rows:rsc.z(5)} {rows:rsc.z(6)} {rows:rsc.z(7)} {rows:rsc.z(8)} {rows:rsc.z(9)} {rows:rsc.z(10)} {rows:rsc.z(11)} {rows:rsc.z(12)} {rows:rsc.z(13)} {rows:rsc.z(14)} {rows:rsc.z(15)} {rows:rsc.z(16)} {rows:rsc.z(17)} {rows:rsc.z(18)} {rows:rsc.z(19)} {rows:rsc.z(20)} {rows:rsc.z(21)} {rows:rsc.z(22)} {rows:rsc.z(23)} {rows:rsc.z(24)} {rows:rsc.z(25)} {rows:rsc.z(26)} {rows:rsc.z(27)} {rows:rsc.z(28)} {rows:rsc.z(29)} {rows:rsc.z(30)} {rows:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-67 -attr oid 65 -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-68 -attr oid 66 -attr vt d
load net {rows:rsc.triosy.lz} -port {rows:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-69 -attr oid 67 -attr vt d -attr @path {/conv/conv:core/rows:rsc.triosy.lz}
load net {cols:rsc.z(0)} -attr vt d
load net {cols:rsc.z(1)} -attr vt d
load net {cols:rsc.z(2)} -attr vt d
load net {cols:rsc.z(3)} -attr vt d
load net {cols:rsc.z(4)} -attr vt d
load net {cols:rsc.z(5)} -attr vt d
load net {cols:rsc.z(6)} -attr vt d
load net {cols:rsc.z(7)} -attr vt d
load net {cols:rsc.z(8)} -attr vt d
load net {cols:rsc.z(9)} -attr vt d
load net {cols:rsc.z(10)} -attr vt d
load net {cols:rsc.z(11)} -attr vt d
load net {cols:rsc.z(12)} -attr vt d
load net {cols:rsc.z(13)} -attr vt d
load net {cols:rsc.z(14)} -attr vt d
load net {cols:rsc.z(15)} -attr vt d
load net {cols:rsc.z(16)} -attr vt d
load net {cols:rsc.z(17)} -attr vt d
load net {cols:rsc.z(18)} -attr vt d
load net {cols:rsc.z(19)} -attr vt d
load net {cols:rsc.z(20)} -attr vt d
load net {cols:rsc.z(21)} -attr vt d
load net {cols:rsc.z(22)} -attr vt d
load net {cols:rsc.z(23)} -attr vt d
load net {cols:rsc.z(24)} -attr vt d
load net {cols:rsc.z(25)} -attr vt d
load net {cols:rsc.z(26)} -attr vt d
load net {cols:rsc.z(27)} -attr vt d
load net {cols:rsc.z(28)} -attr vt d
load net {cols:rsc.z(29)} -attr vt d
load net {cols:rsc.z(30)} -attr vt d
load net {cols:rsc.z(31)} -attr vt d
load netBundle {cols:rsc.z} 32 {cols:rsc.z(0)} {cols:rsc.z(1)} {cols:rsc.z(2)} {cols:rsc.z(3)} {cols:rsc.z(4)} {cols:rsc.z(5)} {cols:rsc.z(6)} {cols:rsc.z(7)} {cols:rsc.z(8)} {cols:rsc.z(9)} {cols:rsc.z(10)} {cols:rsc.z(11)} {cols:rsc.z(12)} {cols:rsc.z(13)} {cols:rsc.z(14)} {cols:rsc.z(15)} {cols:rsc.z(16)} {cols:rsc.z(17)} {cols:rsc.z(18)} {cols:rsc.z(19)} {cols:rsc.z(20)} {cols:rsc.z(21)} {cols:rsc.z(22)} {cols:rsc.z(23)} {cols:rsc.z(24)} {cols:rsc.z(25)} {cols:rsc.z(26)} {cols:rsc.z(27)} {cols:rsc.z(28)} {cols:rsc.z(29)} {cols:rsc.z(30)} {cols:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-70 -attr oid 68 -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(0)} -port {cols:rsc.z(0)} -attr vt d
load net {cols:rsc.z(1)} -port {cols:rsc.z(1)} -attr vt d
load net {cols:rsc.z(2)} -port {cols:rsc.z(2)} -attr vt d
load net {cols:rsc.z(3)} -port {cols:rsc.z(3)} -attr vt d
load net {cols:rsc.z(4)} -port {cols:rsc.z(4)} -attr vt d
load net {cols:rsc.z(5)} -port {cols:rsc.z(5)} -attr vt d
load net {cols:rsc.z(6)} -port {cols:rsc.z(6)} -attr vt d
load net {cols:rsc.z(7)} -port {cols:rsc.z(7)} -attr vt d
load net {cols:rsc.z(8)} -port {cols:rsc.z(8)} -attr vt d
load net {cols:rsc.z(9)} -port {cols:rsc.z(9)} -attr vt d
load net {cols:rsc.z(10)} -port {cols:rsc.z(10)} -attr vt d
load net {cols:rsc.z(11)} -port {cols:rsc.z(11)} -attr vt d
load net {cols:rsc.z(12)} -port {cols:rsc.z(12)} -attr vt d
load net {cols:rsc.z(13)} -port {cols:rsc.z(13)} -attr vt d
load net {cols:rsc.z(14)} -port {cols:rsc.z(14)} -attr vt d
load net {cols:rsc.z(15)} -port {cols:rsc.z(15)} -attr vt d
load net {cols:rsc.z(16)} -port {cols:rsc.z(16)} -attr vt d
load net {cols:rsc.z(17)} -port {cols:rsc.z(17)} -attr vt d
load net {cols:rsc.z(18)} -port {cols:rsc.z(18)} -attr vt d
load net {cols:rsc.z(19)} -port {cols:rsc.z(19)} -attr vt d
load net {cols:rsc.z(20)} -port {cols:rsc.z(20)} -attr vt d
load net {cols:rsc.z(21)} -port {cols:rsc.z(21)} -attr vt d
load net {cols:rsc.z(22)} -port {cols:rsc.z(22)} -attr vt d
load net {cols:rsc.z(23)} -port {cols:rsc.z(23)} -attr vt d
load net {cols:rsc.z(24)} -port {cols:rsc.z(24)} -attr vt d
load net {cols:rsc.z(25)} -port {cols:rsc.z(25)} -attr vt d
load net {cols:rsc.z(26)} -port {cols:rsc.z(26)} -attr vt d
load net {cols:rsc.z(27)} -port {cols:rsc.z(27)} -attr vt d
load net {cols:rsc.z(28)} -port {cols:rsc.z(28)} -attr vt d
load net {cols:rsc.z(29)} -port {cols:rsc.z(29)} -attr vt d
load net {cols:rsc.z(30)} -port {cols:rsc.z(30)} -attr vt d
load net {cols:rsc.z(31)} -port {cols:rsc.z(31)} -attr vt d
load netBundle {cols:rsc.z} 32 {cols:rsc.z(0)} {cols:rsc.z(1)} {cols:rsc.z(2)} {cols:rsc.z(3)} {cols:rsc.z(4)} {cols:rsc.z(5)} {cols:rsc.z(6)} {cols:rsc.z(7)} {cols:rsc.z(8)} {cols:rsc.z(9)} {cols:rsc.z(10)} {cols:rsc.z(11)} {cols:rsc.z(12)} {cols:rsc.z(13)} {cols:rsc.z(14)} {cols:rsc.z(15)} {cols:rsc.z(16)} {cols:rsc.z(17)} {cols:rsc.z(18)} {cols:rsc.z(19)} {cols:rsc.z(20)} {cols:rsc.z(21)} {cols:rsc.z(22)} {cols:rsc.z(23)} {cols:rsc.z(24)} {cols:rsc.z(25)} {cols:rsc.z(26)} {cols:rsc.z(27)} {cols:rsc.z(28)} {cols:rsc.z(29)} {cols:rsc.z(30)} {cols:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-71 -attr oid 69 -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-72 -attr oid 70 -attr vt d
load net {cols:rsc.triosy.lz} -port {cols:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-73 -attr oid 71 -attr vt d -attr @path {/conv/conv:core/cols:rsc.triosy.lz}
load net {kernel:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-74 -attr oid 72 -attr vt d
load net {kernel:rsc.triosy.lz} -port {kernel:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-75 -attr oid 73 -attr vt d -attr @path {/conv/conv:core/kernel:rsc.triosy.lz}
load net {sortie:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-76 -attr oid 74 -attr vt d
load net {sortie:rsc.triosy.lz} -port {sortie:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-77 -attr oid 75 -attr vt d -attr @path {/conv/conv:core/sortie:rsc.triosy.lz}
load net {image:rsci.addr_d(0)} -attr vt d
load net {image:rsci.addr_d(1)} -attr vt d
load net {image:rsci.addr_d(2)} -attr vt d
load net {image:rsci.addr_d(3)} -attr vt d
load net {image:rsci.addr_d(4)} -attr vt d
load net {image:rsci.addr_d(5)} -attr vt d
load net {image:rsci.addr_d(6)} -attr vt d
load net {image:rsci.addr_d(7)} -attr vt d
load net {image:rsci.addr_d(8)} -attr vt d
load net {image:rsci.addr_d(9)} -attr vt d
load net {image:rsci.addr_d(10)} -attr vt d
load net {image:rsci.addr_d(11)} -attr vt d
load net {image:rsci.addr_d(12)} -attr vt d
load net {image:rsci.addr_d(13)} -attr vt d
load net {image:rsci.addr_d(14)} -attr vt d
load net {image:rsci.addr_d(15)} -attr vt d
load netBundle {image:rsci.addr_d} 16 {image:rsci.addr_d(0)} {image:rsci.addr_d(1)} {image:rsci.addr_d(2)} {image:rsci.addr_d(3)} {image:rsci.addr_d(4)} {image:rsci.addr_d(5)} {image:rsci.addr_d(6)} {image:rsci.addr_d(7)} {image:rsci.addr_d(8)} {image:rsci.addr_d(9)} {image:rsci.addr_d(10)} {image:rsci.addr_d(11)} {image:rsci.addr_d(12)} {image:rsci.addr_d(13)} {image:rsci.addr_d(14)} {image:rsci.addr_d(15)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-78 -attr oid 76 -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(0)} -port {image:rsci.addr_d(0)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(1)} -port {image:rsci.addr_d(1)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(2)} -port {image:rsci.addr_d(2)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(0)} -port {image:rsci.addr_d(3)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(1)} -port {image:rsci.addr_d(4)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(2)} -port {image:rsci.addr_d(5)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(3)} -port {image:rsci.addr_d(6)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(4)} -port {image:rsci.addr_d(7)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(5)} -port {image:rsci.addr_d(8)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(6)} -port {image:rsci.addr_d(9)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(7)} -port {image:rsci.addr_d(10)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(8)} -port {image:rsci.addr_d(11)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(9)} -port {image:rsci.addr_d(12)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(10)} -port {image:rsci.addr_d(13)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(11)} -port {image:rsci.addr_d(14)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {for:for:for:for:if:acc#3(12)} -port {image:rsci.addr_d(15)} -attr vt d -attr @path {/conv/conv:core/image:rsci.addr_d}
load net {image:rsci.re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-79 -attr oid 77 -attr vt d
load net {image:rsci.re_d} -port {image:rsci.re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-80 -attr oid 78 -attr vt d -attr @path {/conv/conv:core/image:rsci.re_d}
load net {image:rsci.data_out_d(0)} -attr vt d
load net {image:rsci.data_out_d(1)} -attr vt d
load net {image:rsci.data_out_d(2)} -attr vt d
load net {image:rsci.data_out_d(3)} -attr vt d
load net {image:rsci.data_out_d(4)} -attr vt d
load net {image:rsci.data_out_d(5)} -attr vt d
load net {image:rsci.data_out_d(6)} -attr vt d
load net {image:rsci.data_out_d(7)} -attr vt d
load net {image:rsci.data_out_d(8)} -attr vt d
load net {image:rsci.data_out_d(9)} -attr vt d
load net {image:rsci.data_out_d(10)} -attr vt d
load net {image:rsci.data_out_d(11)} -attr vt d
load net {image:rsci.data_out_d(12)} -attr vt d
load net {image:rsci.data_out_d(13)} -attr vt d
load net {image:rsci.data_out_d(14)} -attr vt d
load net {image:rsci.data_out_d(15)} -attr vt d
load net {image:rsci.data_out_d(16)} -attr vt d
load net {image:rsci.data_out_d(17)} -attr vt d
load net {image:rsci.data_out_d(18)} -attr vt d
load net {image:rsci.data_out_d(19)} -attr vt d
load net {image:rsci.data_out_d(20)} -attr vt d
load net {image:rsci.data_out_d(21)} -attr vt d
load net {image:rsci.data_out_d(22)} -attr vt d
load net {image:rsci.data_out_d(23)} -attr vt d
load net {image:rsci.data_out_d(24)} -attr vt d
load net {image:rsci.data_out_d(25)} -attr vt d
load net {image:rsci.data_out_d(26)} -attr vt d
load net {image:rsci.data_out_d(27)} -attr vt d
load net {image:rsci.data_out_d(28)} -attr vt d
load net {image:rsci.data_out_d(29)} -attr vt d
load net {image:rsci.data_out_d(30)} -attr vt d
load net {image:rsci.data_out_d(31)} -attr vt d
load netBundle {image:rsci.data_out_d} 32 {image:rsci.data_out_d(0)} {image:rsci.data_out_d(1)} {image:rsci.data_out_d(2)} {image:rsci.data_out_d(3)} {image:rsci.data_out_d(4)} {image:rsci.data_out_d(5)} {image:rsci.data_out_d(6)} {image:rsci.data_out_d(7)} {image:rsci.data_out_d(8)} {image:rsci.data_out_d(9)} {image:rsci.data_out_d(10)} {image:rsci.data_out_d(11)} {image:rsci.data_out_d(12)} {image:rsci.data_out_d(13)} {image:rsci.data_out_d(14)} {image:rsci.data_out_d(15)} {image:rsci.data_out_d(16)} {image:rsci.data_out_d(17)} {image:rsci.data_out_d(18)} {image:rsci.data_out_d(19)} {image:rsci.data_out_d(20)} {image:rsci.data_out_d(21)} {image:rsci.data_out_d(22)} {image:rsci.data_out_d(23)} {image:rsci.data_out_d(24)} {image:rsci.data_out_d(25)} {image:rsci.data_out_d(26)} {image:rsci.data_out_d(27)} {image:rsci.data_out_d(28)} {image:rsci.data_out_d(29)} {image:rsci.data_out_d(30)} {image:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-81 -attr oid 79 -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(0)} -port {image:rsci.data_out_d(0)} -attr vt d
load net {image:rsci.data_out_d(1)} -port {image:rsci.data_out_d(1)} -attr vt d
load net {image:rsci.data_out_d(2)} -port {image:rsci.data_out_d(2)} -attr vt d
load net {image:rsci.data_out_d(3)} -port {image:rsci.data_out_d(3)} -attr vt d
load net {image:rsci.data_out_d(4)} -port {image:rsci.data_out_d(4)} -attr vt d
load net {image:rsci.data_out_d(5)} -port {image:rsci.data_out_d(5)} -attr vt d
load net {image:rsci.data_out_d(6)} -port {image:rsci.data_out_d(6)} -attr vt d
load net {image:rsci.data_out_d(7)} -port {image:rsci.data_out_d(7)} -attr vt d
load net {image:rsci.data_out_d(8)} -port {image:rsci.data_out_d(8)} -attr vt d
load net {image:rsci.data_out_d(9)} -port {image:rsci.data_out_d(9)} -attr vt d
load net {image:rsci.data_out_d(10)} -port {image:rsci.data_out_d(10)} -attr vt d
load net {image:rsci.data_out_d(11)} -port {image:rsci.data_out_d(11)} -attr vt d
load net {image:rsci.data_out_d(12)} -port {image:rsci.data_out_d(12)} -attr vt d
load net {image:rsci.data_out_d(13)} -port {image:rsci.data_out_d(13)} -attr vt d
load net {image:rsci.data_out_d(14)} -port {image:rsci.data_out_d(14)} -attr vt d
load net {image:rsci.data_out_d(15)} -port {image:rsci.data_out_d(15)} -attr vt d
load net {image:rsci.data_out_d(16)} -port {image:rsci.data_out_d(16)} -attr vt d
load net {image:rsci.data_out_d(17)} -port {image:rsci.data_out_d(17)} -attr vt d
load net {image:rsci.data_out_d(18)} -port {image:rsci.data_out_d(18)} -attr vt d
load net {image:rsci.data_out_d(19)} -port {image:rsci.data_out_d(19)} -attr vt d
load net {image:rsci.data_out_d(20)} -port {image:rsci.data_out_d(20)} -attr vt d
load net {image:rsci.data_out_d(21)} -port {image:rsci.data_out_d(21)} -attr vt d
load net {image:rsci.data_out_d(22)} -port {image:rsci.data_out_d(22)} -attr vt d
load net {image:rsci.data_out_d(23)} -port {image:rsci.data_out_d(23)} -attr vt d
load net {image:rsci.data_out_d(24)} -port {image:rsci.data_out_d(24)} -attr vt d
load net {image:rsci.data_out_d(25)} -port {image:rsci.data_out_d(25)} -attr vt d
load net {image:rsci.data_out_d(26)} -port {image:rsci.data_out_d(26)} -attr vt d
load net {image:rsci.data_out_d(27)} -port {image:rsci.data_out_d(27)} -attr vt d
load net {image:rsci.data_out_d(28)} -port {image:rsci.data_out_d(28)} -attr vt d
load net {image:rsci.data_out_d(29)} -port {image:rsci.data_out_d(29)} -attr vt d
load net {image:rsci.data_out_d(30)} -port {image:rsci.data_out_d(30)} -attr vt d
load net {image:rsci.data_out_d(31)} -port {image:rsci.data_out_d(31)} -attr vt d
load netBundle {image:rsci.data_out_d} 32 {image:rsci.data_out_d(0)} {image:rsci.data_out_d(1)} {image:rsci.data_out_d(2)} {image:rsci.data_out_d(3)} {image:rsci.data_out_d(4)} {image:rsci.data_out_d(5)} {image:rsci.data_out_d(6)} {image:rsci.data_out_d(7)} {image:rsci.data_out_d(8)} {image:rsci.data_out_d(9)} {image:rsci.data_out_d(10)} {image:rsci.data_out_d(11)} {image:rsci.data_out_d(12)} {image:rsci.data_out_d(13)} {image:rsci.data_out_d(14)} {image:rsci.data_out_d(15)} {image:rsci.data_out_d(16)} {image:rsci.data_out_d(17)} {image:rsci.data_out_d(18)} {image:rsci.data_out_d(19)} {image:rsci.data_out_d(20)} {image:rsci.data_out_d(21)} {image:rsci.data_out_d(22)} {image:rsci.data_out_d(23)} {image:rsci.data_out_d(24)} {image:rsci.data_out_d(25)} {image:rsci.data_out_d(26)} {image:rsci.data_out_d(27)} {image:rsci.data_out_d(28)} {image:rsci.data_out_d(29)} {image:rsci.data_out_d(30)} {image:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-82 -attr oid 80 -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {kernel:rsci.addr_d(0)} -attr vt d
load net {kernel:rsci.addr_d(1)} -attr vt d
load net {kernel:rsci.addr_d(2)} -attr vt d
load net {kernel:rsci.addr_d(3)} -attr vt d
load net {kernel:rsci.addr_d(4)} -attr vt d
load net {kernel:rsci.addr_d(5)} -attr vt d
load net {kernel:rsci.addr_d(6)} -attr vt d
load net {kernel:rsci.addr_d(7)} -attr vt d
load net {kernel:rsci.addr_d(8)} -attr vt d
load netBundle {kernel:rsci.addr_d} 9 {kernel:rsci.addr_d(0)} {kernel:rsci.addr_d(1)} {kernel:rsci.addr_d(2)} {kernel:rsci.addr_d(3)} {kernel:rsci.addr_d(4)} {kernel:rsci.addr_d(5)} {kernel:rsci.addr_d(6)} {kernel:rsci.addr_d(7)} {kernel:rsci.addr_d(8)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-83 -attr oid 81 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(0)} -port {kernel:rsci.addr_d(0)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(1)} -port {kernel:rsci.addr_d(1)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(2)} -port {kernel:rsci.addr_d(2)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(3)} -port {kernel:rsci.addr_d(3)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(4)} -port {kernel:rsci.addr_d(4)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(5)} -port {kernel:rsci.addr_d(5)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(6)} -port {kernel:rsci.addr_d(6)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(7)} -port {kernel:rsci.addr_d(7)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(8)} -port {kernel:rsci.addr_d(8)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.data_out_d(0)} -attr vt d
load net {kernel:rsci.data_out_d(1)} -attr vt d
load net {kernel:rsci.data_out_d(2)} -attr vt d
load net {kernel:rsci.data_out_d(3)} -attr vt d
load net {kernel:rsci.data_out_d(4)} -attr vt d
load net {kernel:rsci.data_out_d(5)} -attr vt d
load net {kernel:rsci.data_out_d(6)} -attr vt d
load net {kernel:rsci.data_out_d(7)} -attr vt d
load net {kernel:rsci.data_out_d(8)} -attr vt d
load net {kernel:rsci.data_out_d(9)} -attr vt d
load net {kernel:rsci.data_out_d(10)} -attr vt d
load net {kernel:rsci.data_out_d(11)} -attr vt d
load net {kernel:rsci.data_out_d(12)} -attr vt d
load net {kernel:rsci.data_out_d(13)} -attr vt d
load net {kernel:rsci.data_out_d(14)} -attr vt d
load net {kernel:rsci.data_out_d(15)} -attr vt d
load net {kernel:rsci.data_out_d(16)} -attr vt d
load net {kernel:rsci.data_out_d(17)} -attr vt d
load net {kernel:rsci.data_out_d(18)} -attr vt d
load net {kernel:rsci.data_out_d(19)} -attr vt d
load net {kernel:rsci.data_out_d(20)} -attr vt d
load net {kernel:rsci.data_out_d(21)} -attr vt d
load net {kernel:rsci.data_out_d(22)} -attr vt d
load net {kernel:rsci.data_out_d(23)} -attr vt d
load net {kernel:rsci.data_out_d(24)} -attr vt d
load net {kernel:rsci.data_out_d(25)} -attr vt d
load net {kernel:rsci.data_out_d(26)} -attr vt d
load net {kernel:rsci.data_out_d(27)} -attr vt d
load net {kernel:rsci.data_out_d(28)} -attr vt d
load net {kernel:rsci.data_out_d(29)} -attr vt d
load net {kernel:rsci.data_out_d(30)} -attr vt d
load net {kernel:rsci.data_out_d(31)} -attr vt d
load netBundle {kernel:rsci.data_out_d} 32 {kernel:rsci.data_out_d(0)} {kernel:rsci.data_out_d(1)} {kernel:rsci.data_out_d(2)} {kernel:rsci.data_out_d(3)} {kernel:rsci.data_out_d(4)} {kernel:rsci.data_out_d(5)} {kernel:rsci.data_out_d(6)} {kernel:rsci.data_out_d(7)} {kernel:rsci.data_out_d(8)} {kernel:rsci.data_out_d(9)} {kernel:rsci.data_out_d(10)} {kernel:rsci.data_out_d(11)} {kernel:rsci.data_out_d(12)} {kernel:rsci.data_out_d(13)} {kernel:rsci.data_out_d(14)} {kernel:rsci.data_out_d(15)} {kernel:rsci.data_out_d(16)} {kernel:rsci.data_out_d(17)} {kernel:rsci.data_out_d(18)} {kernel:rsci.data_out_d(19)} {kernel:rsci.data_out_d(20)} {kernel:rsci.data_out_d(21)} {kernel:rsci.data_out_d(22)} {kernel:rsci.data_out_d(23)} {kernel:rsci.data_out_d(24)} {kernel:rsci.data_out_d(25)} {kernel:rsci.data_out_d(26)} {kernel:rsci.data_out_d(27)} {kernel:rsci.data_out_d(28)} {kernel:rsci.data_out_d(29)} {kernel:rsci.data_out_d(30)} {kernel:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-84 -attr oid 82 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(0)} -port {kernel:rsci.data_out_d(0)} -attr vt d
load net {kernel:rsci.data_out_d(1)} -port {kernel:rsci.data_out_d(1)} -attr vt d
load net {kernel:rsci.data_out_d(2)} -port {kernel:rsci.data_out_d(2)} -attr vt d
load net {kernel:rsci.data_out_d(3)} -port {kernel:rsci.data_out_d(3)} -attr vt d
load net {kernel:rsci.data_out_d(4)} -port {kernel:rsci.data_out_d(4)} -attr vt d
load net {kernel:rsci.data_out_d(5)} -port {kernel:rsci.data_out_d(5)} -attr vt d
load net {kernel:rsci.data_out_d(6)} -port {kernel:rsci.data_out_d(6)} -attr vt d
load net {kernel:rsci.data_out_d(7)} -port {kernel:rsci.data_out_d(7)} -attr vt d
load net {kernel:rsci.data_out_d(8)} -port {kernel:rsci.data_out_d(8)} -attr vt d
load net {kernel:rsci.data_out_d(9)} -port {kernel:rsci.data_out_d(9)} -attr vt d
load net {kernel:rsci.data_out_d(10)} -port {kernel:rsci.data_out_d(10)} -attr vt d
load net {kernel:rsci.data_out_d(11)} -port {kernel:rsci.data_out_d(11)} -attr vt d
load net {kernel:rsci.data_out_d(12)} -port {kernel:rsci.data_out_d(12)} -attr vt d
load net {kernel:rsci.data_out_d(13)} -port {kernel:rsci.data_out_d(13)} -attr vt d
load net {kernel:rsci.data_out_d(14)} -port {kernel:rsci.data_out_d(14)} -attr vt d
load net {kernel:rsci.data_out_d(15)} -port {kernel:rsci.data_out_d(15)} -attr vt d
load net {kernel:rsci.data_out_d(16)} -port {kernel:rsci.data_out_d(16)} -attr vt d
load net {kernel:rsci.data_out_d(17)} -port {kernel:rsci.data_out_d(17)} -attr vt d
load net {kernel:rsci.data_out_d(18)} -port {kernel:rsci.data_out_d(18)} -attr vt d
load net {kernel:rsci.data_out_d(19)} -port {kernel:rsci.data_out_d(19)} -attr vt d
load net {kernel:rsci.data_out_d(20)} -port {kernel:rsci.data_out_d(20)} -attr vt d
load net {kernel:rsci.data_out_d(21)} -port {kernel:rsci.data_out_d(21)} -attr vt d
load net {kernel:rsci.data_out_d(22)} -port {kernel:rsci.data_out_d(22)} -attr vt d
load net {kernel:rsci.data_out_d(23)} -port {kernel:rsci.data_out_d(23)} -attr vt d
load net {kernel:rsci.data_out_d(24)} -port {kernel:rsci.data_out_d(24)} -attr vt d
load net {kernel:rsci.data_out_d(25)} -port {kernel:rsci.data_out_d(25)} -attr vt d
load net {kernel:rsci.data_out_d(26)} -port {kernel:rsci.data_out_d(26)} -attr vt d
load net {kernel:rsci.data_out_d(27)} -port {kernel:rsci.data_out_d(27)} -attr vt d
load net {kernel:rsci.data_out_d(28)} -port {kernel:rsci.data_out_d(28)} -attr vt d
load net {kernel:rsci.data_out_d(29)} -port {kernel:rsci.data_out_d(29)} -attr vt d
load net {kernel:rsci.data_out_d(30)} -port {kernel:rsci.data_out_d(30)} -attr vt d
load net {kernel:rsci.data_out_d(31)} -port {kernel:rsci.data_out_d(31)} -attr vt d
load netBundle {kernel:rsci.data_out_d} 32 {kernel:rsci.data_out_d(0)} {kernel:rsci.data_out_d(1)} {kernel:rsci.data_out_d(2)} {kernel:rsci.data_out_d(3)} {kernel:rsci.data_out_d(4)} {kernel:rsci.data_out_d(5)} {kernel:rsci.data_out_d(6)} {kernel:rsci.data_out_d(7)} {kernel:rsci.data_out_d(8)} {kernel:rsci.data_out_d(9)} {kernel:rsci.data_out_d(10)} {kernel:rsci.data_out_d(11)} {kernel:rsci.data_out_d(12)} {kernel:rsci.data_out_d(13)} {kernel:rsci.data_out_d(14)} {kernel:rsci.data_out_d(15)} {kernel:rsci.data_out_d(16)} {kernel:rsci.data_out_d(17)} {kernel:rsci.data_out_d(18)} {kernel:rsci.data_out_d(19)} {kernel:rsci.data_out_d(20)} {kernel:rsci.data_out_d(21)} {kernel:rsci.data_out_d(22)} {kernel:rsci.data_out_d(23)} {kernel:rsci.data_out_d(24)} {kernel:rsci.data_out_d(25)} {kernel:rsci.data_out_d(26)} {kernel:rsci.data_out_d(27)} {kernel:rsci.data_out_d(28)} {kernel:rsci.data_out_d(29)} {kernel:rsci.data_out_d(30)} {kernel:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-85 -attr oid 83 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {sortie:rsci.data_in_d(0)} -attr vt d
load net {sortie:rsci.data_in_d(1)} -attr vt d
load net {sortie:rsci.data_in_d(2)} -attr vt d
load net {sortie:rsci.data_in_d(3)} -attr vt d
load net {sortie:rsci.data_in_d(4)} -attr vt d
load net {sortie:rsci.data_in_d(5)} -attr vt d
load net {sortie:rsci.data_in_d(6)} -attr vt d
load net {sortie:rsci.data_in_d(7)} -attr vt d
load net {sortie:rsci.data_in_d(8)} -attr vt d
load net {sortie:rsci.data_in_d(9)} -attr vt d
load net {sortie:rsci.data_in_d(10)} -attr vt d
load net {sortie:rsci.data_in_d(11)} -attr vt d
load net {sortie:rsci.data_in_d(12)} -attr vt d
load net {sortie:rsci.data_in_d(13)} -attr vt d
load net {sortie:rsci.data_in_d(14)} -attr vt d
load net {sortie:rsci.data_in_d(15)} -attr vt d
load net {sortie:rsci.data_in_d(16)} -attr vt d
load net {sortie:rsci.data_in_d(17)} -attr vt d
load net {sortie:rsci.data_in_d(18)} -attr vt d
load net {sortie:rsci.data_in_d(19)} -attr vt d
load net {sortie:rsci.data_in_d(20)} -attr vt d
load net {sortie:rsci.data_in_d(21)} -attr vt d
load net {sortie:rsci.data_in_d(22)} -attr vt d
load net {sortie:rsci.data_in_d(23)} -attr vt d
load net {sortie:rsci.data_in_d(24)} -attr vt d
load net {sortie:rsci.data_in_d(25)} -attr vt d
load net {sortie:rsci.data_in_d(26)} -attr vt d
load net {sortie:rsci.data_in_d(27)} -attr vt d
load net {sortie:rsci.data_in_d(28)} -attr vt d
load net {sortie:rsci.data_in_d(29)} -attr vt d
load net {sortie:rsci.data_in_d(30)} -attr vt d
load net {sortie:rsci.data_in_d(31)} -attr vt d
load netBundle {sortie:rsci.data_in_d} 32 {sortie:rsci.data_in_d(0)} {sortie:rsci.data_in_d(1)} {sortie:rsci.data_in_d(2)} {sortie:rsci.data_in_d(3)} {sortie:rsci.data_in_d(4)} {sortie:rsci.data_in_d(5)} {sortie:rsci.data_in_d(6)} {sortie:rsci.data_in_d(7)} {sortie:rsci.data_in_d(8)} {sortie:rsci.data_in_d(9)} {sortie:rsci.data_in_d(10)} {sortie:rsci.data_in_d(11)} {sortie:rsci.data_in_d(12)} {sortie:rsci.data_in_d(13)} {sortie:rsci.data_in_d(14)} {sortie:rsci.data_in_d(15)} {sortie:rsci.data_in_d(16)} {sortie:rsci.data_in_d(17)} {sortie:rsci.data_in_d(18)} {sortie:rsci.data_in_d(19)} {sortie:rsci.data_in_d(20)} {sortie:rsci.data_in_d(21)} {sortie:rsci.data_in_d(22)} {sortie:rsci.data_in_d(23)} {sortie:rsci.data_in_d(24)} {sortie:rsci.data_in_d(25)} {sortie:rsci.data_in_d(26)} {sortie:rsci.data_in_d(27)} {sortie:rsci.data_in_d(28)} {sortie:rsci.data_in_d(29)} {sortie:rsci.data_in_d(30)} {sortie:rsci.data_in_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-86 -attr oid 84 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(0)} -port {sortie:rsci.data_in_d(0)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(1)} -port {sortie:rsci.data_in_d(1)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(2)} -port {sortie:rsci.data_in_d(2)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(3)} -port {sortie:rsci.data_in_d(3)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(4)} -port {sortie:rsci.data_in_d(4)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(5)} -port {sortie:rsci.data_in_d(5)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(6)} -port {sortie:rsci.data_in_d(6)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(7)} -port {sortie:rsci.data_in_d(7)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(8)} -port {sortie:rsci.data_in_d(8)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(9)} -port {sortie:rsci.data_in_d(9)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(10)} -port {sortie:rsci.data_in_d(10)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(11)} -port {sortie:rsci.data_in_d(11)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(12)} -port {sortie:rsci.data_in_d(12)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(13)} -port {sortie:rsci.data_in_d(13)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(14)} -port {sortie:rsci.data_in_d(14)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(15)} -port {sortie:rsci.data_in_d(15)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(16)} -port {sortie:rsci.data_in_d(16)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(17)} -port {sortie:rsci.data_in_d(17)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(18)} -port {sortie:rsci.data_in_d(18)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(19)} -port {sortie:rsci.data_in_d(19)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(20)} -port {sortie:rsci.data_in_d(20)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(21)} -port {sortie:rsci.data_in_d(21)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(22)} -port {sortie:rsci.data_in_d(22)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(23)} -port {sortie:rsci.data_in_d(23)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(24)} -port {sortie:rsci.data_in_d(24)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(25)} -port {sortie:rsci.data_in_d(25)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(26)} -port {sortie:rsci.data_in_d(26)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(27)} -port {sortie:rsci.data_in_d(27)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(28)} -port {sortie:rsci.data_in_d(28)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(29)} -port {sortie:rsci.data_in_d(29)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(30)} -port {sortie:rsci.data_in_d(30)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {z.out#1(31)} -port {sortie:rsci.data_in_d(31)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_in_d}
load net {sortie:rsci.addr_d(0)} -attr vt d
load net {sortie:rsci.addr_d(1)} -attr vt d
load net {sortie:rsci.addr_d(2)} -attr vt d
load net {sortie:rsci.addr_d(3)} -attr vt d
load net {sortie:rsci.addr_d(4)} -attr vt d
load net {sortie:rsci.addr_d(5)} -attr vt d
load net {sortie:rsci.addr_d(6)} -attr vt d
load net {sortie:rsci.addr_d(7)} -attr vt d
load net {sortie:rsci.addr_d(8)} -attr vt d
load net {sortie:rsci.addr_d(9)} -attr vt d
load net {sortie:rsci.addr_d(10)} -attr vt d
load net {sortie:rsci.addr_d(11)} -attr vt d
load net {sortie:rsci.addr_d(12)} -attr vt d
load net {sortie:rsci.addr_d(13)} -attr vt d
load net {sortie:rsci.addr_d(14)} -attr vt d
load net {sortie:rsci.addr_d(15)} -attr vt d
load net {sortie:rsci.addr_d(16)} -attr vt d
load netBundle {sortie:rsci.addr_d} 17 {sortie:rsci.addr_d(0)} {sortie:rsci.addr_d(1)} {sortie:rsci.addr_d(2)} {sortie:rsci.addr_d(3)} {sortie:rsci.addr_d(4)} {sortie:rsci.addr_d(5)} {sortie:rsci.addr_d(6)} {sortie:rsci.addr_d(7)} {sortie:rsci.addr_d(8)} {sortie:rsci.addr_d(9)} {sortie:rsci.addr_d(10)} {sortie:rsci.addr_d(11)} {sortie:rsci.addr_d(12)} {sortie:rsci.addr_d(13)} {sortie:rsci.addr_d(14)} {sortie:rsci.addr_d(15)} {sortie:rsci.addr_d(16)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-87 -attr oid 85 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {for:for:j.sva(0)} -port {sortie:rsci.addr_d(0)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {for:for:j.sva(1)} -port {sortie:rsci.addr_d(1)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {for:for:j.sva(2)} -port {sortie:rsci.addr_d(2)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(0)} -port {sortie:rsci.addr_d(3)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(1)} -port {sortie:rsci.addr_d(4)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(2)} -port {sortie:rsci.addr_d(5)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(3)} -port {sortie:rsci.addr_d(6)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(4)} -port {sortie:rsci.addr_d(7)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(5)} -port {sortie:rsci.addr_d(8)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(6)} -port {sortie:rsci.addr_d(9)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(7)} -port {sortie:rsci.addr_d(10)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(8)} -port {sortie:rsci.addr_d(11)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(9)} -port {sortie:rsci.addr_d(12)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(10)} -port {sortie:rsci.addr_d(13)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(11)} -port {sortie:rsci.addr_d(14)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(12)} -port {sortie:rsci.addr_d(15)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:mux(13)} -port {sortie:rsci.addr_d(16)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.addr_d}
load net {sortie:rsci.we_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-88 -attr oid 86 -attr vt d
load net {sortie:rsci.we_d} -port {sortie:rsci.we_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-89 -attr oid 87 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.we_d}
load net {sortie:rsci.data_out_d(0)} -attr vt d
load net {sortie:rsci.data_out_d(1)} -attr vt d
load net {sortie:rsci.data_out_d(2)} -attr vt d
load net {sortie:rsci.data_out_d(3)} -attr vt d
load net {sortie:rsci.data_out_d(4)} -attr vt d
load net {sortie:rsci.data_out_d(5)} -attr vt d
load net {sortie:rsci.data_out_d(6)} -attr vt d
load net {sortie:rsci.data_out_d(7)} -attr vt d
load net {sortie:rsci.data_out_d(8)} -attr vt d
load net {sortie:rsci.data_out_d(9)} -attr vt d
load net {sortie:rsci.data_out_d(10)} -attr vt d
load net {sortie:rsci.data_out_d(11)} -attr vt d
load net {sortie:rsci.data_out_d(12)} -attr vt d
load net {sortie:rsci.data_out_d(13)} -attr vt d
load net {sortie:rsci.data_out_d(14)} -attr vt d
load net {sortie:rsci.data_out_d(15)} -attr vt d
load net {sortie:rsci.data_out_d(16)} -attr vt d
load net {sortie:rsci.data_out_d(17)} -attr vt d
load net {sortie:rsci.data_out_d(18)} -attr vt d
load net {sortie:rsci.data_out_d(19)} -attr vt d
load net {sortie:rsci.data_out_d(20)} -attr vt d
load net {sortie:rsci.data_out_d(21)} -attr vt d
load net {sortie:rsci.data_out_d(22)} -attr vt d
load net {sortie:rsci.data_out_d(23)} -attr vt d
load net {sortie:rsci.data_out_d(24)} -attr vt d
load net {sortie:rsci.data_out_d(25)} -attr vt d
load net {sortie:rsci.data_out_d(26)} -attr vt d
load net {sortie:rsci.data_out_d(27)} -attr vt d
load net {sortie:rsci.data_out_d(28)} -attr vt d
load net {sortie:rsci.data_out_d(29)} -attr vt d
load net {sortie:rsci.data_out_d(30)} -attr vt d
load net {sortie:rsci.data_out_d(31)} -attr vt d
load netBundle {sortie:rsci.data_out_d} 32 {sortie:rsci.data_out_d(0)} {sortie:rsci.data_out_d(1)} {sortie:rsci.data_out_d(2)} {sortie:rsci.data_out_d(3)} {sortie:rsci.data_out_d(4)} {sortie:rsci.data_out_d(5)} {sortie:rsci.data_out_d(6)} {sortie:rsci.data_out_d(7)} {sortie:rsci.data_out_d(8)} {sortie:rsci.data_out_d(9)} {sortie:rsci.data_out_d(10)} {sortie:rsci.data_out_d(11)} {sortie:rsci.data_out_d(12)} {sortie:rsci.data_out_d(13)} {sortie:rsci.data_out_d(14)} {sortie:rsci.data_out_d(15)} {sortie:rsci.data_out_d(16)} {sortie:rsci.data_out_d(17)} {sortie:rsci.data_out_d(18)} {sortie:rsci.data_out_d(19)} {sortie:rsci.data_out_d(20)} {sortie:rsci.data_out_d(21)} {sortie:rsci.data_out_d(22)} {sortie:rsci.data_out_d(23)} {sortie:rsci.data_out_d(24)} {sortie:rsci.data_out_d(25)} {sortie:rsci.data_out_d(26)} {sortie:rsci.data_out_d(27)} {sortie:rsci.data_out_d(28)} {sortie:rsci.data_out_d(29)} {sortie:rsci.data_out_d(30)} {sortie:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-90 -attr oid 88 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(0)} -port {sortie:rsci.data_out_d(0)} -attr vt d
load net {sortie:rsci.data_out_d(1)} -port {sortie:rsci.data_out_d(1)} -attr vt d
load net {sortie:rsci.data_out_d(2)} -port {sortie:rsci.data_out_d(2)} -attr vt d
load net {sortie:rsci.data_out_d(3)} -port {sortie:rsci.data_out_d(3)} -attr vt d
load net {sortie:rsci.data_out_d(4)} -port {sortie:rsci.data_out_d(4)} -attr vt d
load net {sortie:rsci.data_out_d(5)} -port {sortie:rsci.data_out_d(5)} -attr vt d
load net {sortie:rsci.data_out_d(6)} -port {sortie:rsci.data_out_d(6)} -attr vt d
load net {sortie:rsci.data_out_d(7)} -port {sortie:rsci.data_out_d(7)} -attr vt d
load net {sortie:rsci.data_out_d(8)} -port {sortie:rsci.data_out_d(8)} -attr vt d
load net {sortie:rsci.data_out_d(9)} -port {sortie:rsci.data_out_d(9)} -attr vt d
load net {sortie:rsci.data_out_d(10)} -port {sortie:rsci.data_out_d(10)} -attr vt d
load net {sortie:rsci.data_out_d(11)} -port {sortie:rsci.data_out_d(11)} -attr vt d
load net {sortie:rsci.data_out_d(12)} -port {sortie:rsci.data_out_d(12)} -attr vt d
load net {sortie:rsci.data_out_d(13)} -port {sortie:rsci.data_out_d(13)} -attr vt d
load net {sortie:rsci.data_out_d(14)} -port {sortie:rsci.data_out_d(14)} -attr vt d
load net {sortie:rsci.data_out_d(15)} -port {sortie:rsci.data_out_d(15)} -attr vt d
load net {sortie:rsci.data_out_d(16)} -port {sortie:rsci.data_out_d(16)} -attr vt d
load net {sortie:rsci.data_out_d(17)} -port {sortie:rsci.data_out_d(17)} -attr vt d
load net {sortie:rsci.data_out_d(18)} -port {sortie:rsci.data_out_d(18)} -attr vt d
load net {sortie:rsci.data_out_d(19)} -port {sortie:rsci.data_out_d(19)} -attr vt d
load net {sortie:rsci.data_out_d(20)} -port {sortie:rsci.data_out_d(20)} -attr vt d
load net {sortie:rsci.data_out_d(21)} -port {sortie:rsci.data_out_d(21)} -attr vt d
load net {sortie:rsci.data_out_d(22)} -port {sortie:rsci.data_out_d(22)} -attr vt d
load net {sortie:rsci.data_out_d(23)} -port {sortie:rsci.data_out_d(23)} -attr vt d
load net {sortie:rsci.data_out_d(24)} -port {sortie:rsci.data_out_d(24)} -attr vt d
load net {sortie:rsci.data_out_d(25)} -port {sortie:rsci.data_out_d(25)} -attr vt d
load net {sortie:rsci.data_out_d(26)} -port {sortie:rsci.data_out_d(26)} -attr vt d
load net {sortie:rsci.data_out_d(27)} -port {sortie:rsci.data_out_d(27)} -attr vt d
load net {sortie:rsci.data_out_d(28)} -port {sortie:rsci.data_out_d(28)} -attr vt d
load net {sortie:rsci.data_out_d(29)} -port {sortie:rsci.data_out_d(29)} -attr vt d
load net {sortie:rsci.data_out_d(30)} -port {sortie:rsci.data_out_d(30)} -attr vt d
load net {sortie:rsci.data_out_d(31)} -port {sortie:rsci.data_out_d(31)} -attr vt d
load netBundle {sortie:rsci.data_out_d} 32 {sortie:rsci.data_out_d(0)} {sortie:rsci.data_out_d(1)} {sortie:rsci.data_out_d(2)} {sortie:rsci.data_out_d(3)} {sortie:rsci.data_out_d(4)} {sortie:rsci.data_out_d(5)} {sortie:rsci.data_out_d(6)} {sortie:rsci.data_out_d(7)} {sortie:rsci.data_out_d(8)} {sortie:rsci.data_out_d(9)} {sortie:rsci.data_out_d(10)} {sortie:rsci.data_out_d(11)} {sortie:rsci.data_out_d(12)} {sortie:rsci.data_out_d(13)} {sortie:rsci.data_out_d(14)} {sortie:rsci.data_out_d(15)} {sortie:rsci.data_out_d(16)} {sortie:rsci.data_out_d(17)} {sortie:rsci.data_out_d(18)} {sortie:rsci.data_out_d(19)} {sortie:rsci.data_out_d(20)} {sortie:rsci.data_out_d(21)} {sortie:rsci.data_out_d(22)} {sortie:rsci.data_out_d(23)} {sortie:rsci.data_out_d(24)} {sortie:rsci.data_out_d(25)} {sortie:rsci.data_out_d(26)} {sortie:rsci.data_out_d(27)} {sortie:rsci.data_out_d(28)} {sortie:rsci.data_out_d(29)} {sortie:rsci.data_out_d(30)} {sortie:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-91 -attr oid 89 -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {kernel:rsci.re_d.pff} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-92 -attr oid 90 -attr vt d
load net {kernel:rsci.re_d.pff} -port {kernel:rsci.re_d.pff} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-93 -attr oid 91 -attr vt d -attr @path {/conv/conv:core/kernel:rsci.re_d.pff}
load net {sortie:and}
load net {not#32}
load net {for:i:for:i:for:i:and#1(0)} -attr vt d
load net {for:i:for:i:for:i:and#1(1)} -attr vt d
load net {for:i:for:i:for:i:and#1(2)} -attr vt d
load net {for:i:for:i:for:i:and#1(3)} -attr vt d
load net {for:i:for:i:for:i:and#1(4)} -attr vt d
load net {for:i:for:i:for:i:and#1(5)} -attr vt d
load net {for:i:for:i:for:i:and#1(6)} -attr vt d
load net {for:i:for:i:for:i:and#1(7)} -attr vt d
load net {for:i:for:i:for:i:and#1(8)} -attr vt d
load net {for:i:for:i:for:i:and#1(9)} -attr vt d
load net {for:i:for:i:for:i:and#1(10)} -attr vt d
load net {for:i:for:i:for:i:and#1(11)} -attr vt d
load net {for:i:for:i:for:i:and#1(12)} -attr vt d
load net {for:i:for:i:for:i:and#1(13)} -attr vt d
load net {for:i:for:i:for:i:and#1(14)} -attr vt d
load net {for:i:for:i:for:i:and#1(15)} -attr vt d
load net {for:i:for:i:for:i:and#1(16)} -attr vt d
load net {for:i:for:i:for:i:and#1(17)} -attr vt d
load net {for:i:for:i:for:i:and#1(18)} -attr vt d
load net {for:i:for:i:for:i:and#1(19)} -attr vt d
load net {for:i:for:i:for:i:and#1(20)} -attr vt d
load net {for:i:for:i:for:i:and#1(21)} -attr vt d
load net {for:i:for:i:for:i:and#1(22)} -attr vt d
load net {for:i:for:i:for:i:and#1(23)} -attr vt d
load net {for:i:for:i:for:i:and#1(24)} -attr vt d
load net {for:i:for:i:for:i:and#1(25)} -attr vt d
load net {for:i:for:i:for:i:and#1(26)} -attr vt d
load net {for:i:for:i:for:i:and#1(27)} -attr vt d
load net {for:i:for:i:for:i:and#1(28)} -attr vt d
load net {for:i:for:i:for:i:and#1(29)} -attr vt d
load net {for:i:for:i:for:i:and#1(30)} -attr vt d
load net {for:i:for:i:for:i:and#1(31)} -attr vt d
load netBundle {for:i:for:i:for:i:and#1} 32 {for:i:for:i:for:i:and#1(0)} {for:i:for:i:for:i:and#1(1)} {for:i:for:i:for:i:and#1(2)} {for:i:for:i:for:i:and#1(3)} {for:i:for:i:for:i:and#1(4)} {for:i:for:i:for:i:and#1(5)} {for:i:for:i:for:i:and#1(6)} {for:i:for:i:for:i:and#1(7)} {for:i:for:i:for:i:and#1(8)} {for:i:for:i:for:i:and#1(9)} {for:i:for:i:for:i:and#1(10)} {for:i:for:i:for:i:and#1(11)} {for:i:for:i:for:i:and#1(12)} {for:i:for:i:for:i:and#1(13)} {for:i:for:i:for:i:and#1(14)} {for:i:for:i:for:i:and#1(15)} {for:i:for:i:for:i:and#1(16)} {for:i:for:i:for:i:and#1(17)} {for:i:for:i:for:i:and#1(18)} {for:i:for:i:for:i:and#1(19)} {for:i:for:i:for:i:and#1(20)} {for:i:for:i:for:i:and#1(21)} {for:i:for:i:for:i:and#1(22)} {for:i:for:i:for:i:and#1(23)} {for:i:for:i:for:i:and#1(24)} {for:i:for:i:for:i:and#1(25)} {for:i:for:i:for:i:and#1(26)} {for:i:for:i:for:i:and#1(27)} {for:i:for:i:for:i:and#1(28)} {for:i:for:i:for:i:and#1(29)} {for:i:for:i:for:i:and#1(30)} {for:i:for:i:for:i:and#1(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-94 -attr oid 92 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {not}
load net {for:i:for:i:for:i:and(0)} -attr vt d
load net {for:i:for:i:for:i:and(1)} -attr vt d
load net {for:i:for:i:for:i:and(2)} -attr vt d
load net {for:i:for:i:for:i:and(3)} -attr vt d
load net {for:i:for:i:for:i:and(4)} -attr vt d
load net {for:i:for:i:for:i:and(5)} -attr vt d
load net {for:i:for:i:for:i:and(6)} -attr vt d
load net {for:i:for:i:for:i:and(7)} -attr vt d
load net {for:i:for:i:for:i:and(8)} -attr vt d
load net {for:i:for:i:for:i:and(9)} -attr vt d
load net {for:i:for:i:for:i:and(10)} -attr vt d
load net {for:i:for:i:for:i:and(11)} -attr vt d
load net {for:i:for:i:for:i:and(12)} -attr vt d
load net {for:i:for:i:for:i:and(13)} -attr vt d
load net {for:i:for:i:for:i:and(14)} -attr vt d
load net {for:i:for:i:for:i:and(15)} -attr vt d
load net {for:i:for:i:for:i:and(16)} -attr vt d
load net {for:i:for:i:for:i:and(17)} -attr vt d
load net {for:i:for:i:for:i:and(18)} -attr vt d
load net {for:i:for:i:for:i:and(19)} -attr vt d
load net {for:i:for:i:for:i:and(20)} -attr vt d
load net {for:i:for:i:for:i:and(21)} -attr vt d
load net {for:i:for:i:for:i:and(22)} -attr vt d
load net {for:i:for:i:for:i:and(23)} -attr vt d
load net {for:i:for:i:for:i:and(24)} -attr vt d
load net {for:i:for:i:for:i:and(25)} -attr vt d
load net {for:i:for:i:for:i:and(26)} -attr vt d
load net {for:i:for:i:for:i:and(27)} -attr vt d
load net {for:i:for:i:for:i:and(28)} -attr vt d
load net {for:i:for:i:for:i:and(29)} -attr vt d
load net {for:i:for:i:for:i:and(30)} -attr vt d
load net {for:i:for:i:for:i:and(31)} -attr vt d
load netBundle {for:i:for:i:for:i:and} 32 {for:i:for:i:for:i:and(0)} {for:i:for:i:for:i:and(1)} {for:i:for:i:for:i:and(2)} {for:i:for:i:for:i:and(3)} {for:i:for:i:for:i:and(4)} {for:i:for:i:for:i:and(5)} {for:i:for:i:for:i:and(6)} {for:i:for:i:for:i:and(7)} {for:i:for:i:for:i:and(8)} {for:i:for:i:for:i:and(9)} {for:i:for:i:for:i:and(10)} {for:i:for:i:for:i:and(11)} {for:i:for:i:for:i:and(12)} {for:i:for:i:for:i:and(13)} {for:i:for:i:for:i:and(14)} {for:i:for:i:for:i:and(15)} {for:i:for:i:for:i:and(16)} {for:i:for:i:for:i:and(17)} {for:i:for:i:for:i:and(18)} {for:i:for:i:for:i:and(19)} {for:i:for:i:for:i:and(20)} {for:i:for:i:for:i:and(21)} {for:i:for:i:for:i:and(22)} {for:i:for:i:for:i:and(23)} {for:i:for:i:for:i:and(24)} {for:i:for:i:for:i:and(25)} {for:i:for:i:for:i:and(26)} {for:i:for:i:for:i:and(27)} {for:i:for:i:for:i:and(28)} {for:i:for:i:for:i:and(29)} {for:i:for:i:for:i:and(30)} {for:i:for:i:for:i:and(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-95 -attr oid 93 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {or#22}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(0)} -attr vt d
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(1)} -attr vt d
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(2)} -attr vt d
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(3)} -attr vt d
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(4)} -attr vt d
load netBundle {for:for:for:m:for:for:for:m:for:for:for:m:and} 5 {for:for:for:m:for:for:for:m:for:for:for:m:and(0)} {for:for:for:m:for:for:for:m:for:for:for:m:and(1)} {for:for:for:m:for:for:for:m:for:for:for:m:and(2)} {for:for:for:m:for:for:for:m:for:for:for:m:and(3)} {for:for:for:m:for:for:for:m:for:for:for:m:and(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-96 -attr oid 94 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {or#25}
load net {for:for:for:acc#1(0)} -attr vt d
load net {for:for:for:acc#1(1)} -attr vt d
load net {for:for:for:acc#1(2)} -attr vt d
load net {for:for:for:acc#1(3)} -attr vt d
load net {for:for:for:acc#1(4)} -attr vt d
load netBundle {for:for:for:acc#1} 5 {for:for:for:acc#1(0)} {for:for:for:acc#1(1)} {for:for:for:acc#1(2)} {for:for:for:acc#1(3)} {for:for:for:acc#1(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-97 -attr oid 95 -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:m:not(0)} -attr vt d
load net {for:for:for:m:not(1)} -attr vt d
load net {for:for:for:m:not(2)} -attr vt d
load net {for:for:for:m:not(3)} -attr vt d
load net {for:for:for:m:not(4)} -attr vt d
load netBundle {for:for:for:m:not} 5 {for:for:for:m:not(0)} {for:for:for:m:not(1)} {for:for:for:m:not(2)} {for:for:for:m:not(3)} {for:for:for:m:not(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-98 -attr oid 96 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {reg(for:for:for:nor}
load net {for:for:for:m:for:for:for:m:and(0)} -attr vt d
load net {for:for:for:m:for:for:for:m:and(1)} -attr vt d
load net {for:for:for:m:for:for:for:m:and(2)} -attr vt d
load net {for:for:for:m:for:for:for:m:and(3)} -attr vt d
load net {for:for:for:m:for:for:for:m:and(4)} -attr vt d
load netBundle {for:for:for:m:for:for:for:m:and} 5 {for:for:for:m:for:for:for:m:and(0)} {for:for:for:m:for:for:for:m:and(1)} {for:for:for:m:for:for:for:m:and(2)} {for:for:for:m:for:for:for:m:and(3)} {for:for:for:m:for:for:for:m:and(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-99 -attr oid 97 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {reg(for:for:for:for:if:for:for:for:for:if:not} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-100 -attr oid 98
load net {for:for:for:for:if:for:for:for:for:if:and#2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-101 -attr oid 99
load net {for:for:for:for:aif#1:not#1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-102 -attr oid 100
load net {for:for:for:for:if:not#1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-103 -attr oid 101
load net {for:not} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-104 -attr oid 102
load net {for:not#1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-105 -attr oid 103
load net {for:for:not} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-106 -attr oid 104
load net {for:for:not#1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-107 -attr oid 105
load net {for:for:for:for:acc#17(0)} -attr vt d
load net {for:for:for:for:acc#17(1)} -attr vt d
load netBundle {for:for:for:for:acc#17} 2 {for:for:for:for:acc#17(0)} {for:for:for:for:acc#17(1)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-108 -attr oid 106 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#17}
load net {for:for:for:for:acc#16(0)} -attr vt d
load net {for:for:for:for:acc#16(1)} -attr vt d
load net {for:for:for:for:acc#16(2)} -attr vt d
load netBundle {for:for:for:for:acc#16} 3 {for:for:for:for:acc#16(0)} {for:for:for:for:acc#16(1)} {for:for:for:for:acc#16(2)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-109 -attr oid 107 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#16}
load net {for:for:for:for:aif:acc(0)} -attr vt d
load net {for:for:for:for:aif:acc(1)} -attr vt d
load net {for:for:for:for:aif:acc(2)} -attr vt d
load net {for:for:for:for:aif:acc(3)} -attr vt d
load net {for:for:for:for:aif:acc(4)} -attr vt d
load net {for:for:for:for:aif:acc(5)} -attr vt d
load net {for:for:for:for:aif:acc(6)} -attr vt d
load net {for:for:for:for:aif:acc(7)} -attr vt d
load net {for:for:for:for:aif:acc(8)} -attr vt d
load net {for:for:for:for:aif:acc(9)} -attr vt d
load net {for:for:for:for:aif:acc(10)} -attr vt d
load net {for:for:for:for:aif:acc(11)} -attr vt d
load net {for:for:for:for:aif:acc(12)} -attr vt d
load net {for:for:for:for:aif:acc(13)} -attr vt d
load net {for:for:for:for:aif:acc(14)} -attr vt d
load net {for:for:for:for:aif:acc(15)} -attr vt d
load net {for:for:for:for:aif:acc(16)} -attr vt d
load net {for:for:for:for:aif:acc(17)} -attr vt d
load net {for:for:for:for:aif:acc(18)} -attr vt d
load net {for:for:for:for:aif:acc(19)} -attr vt d
load net {for:for:for:for:aif:acc(20)} -attr vt d
load net {for:for:for:for:aif:acc(21)} -attr vt d
load net {for:for:for:for:aif:acc(22)} -attr vt d
load net {for:for:for:for:aif:acc(23)} -attr vt d
load net {for:for:for:for:aif:acc(24)} -attr vt d
load net {for:for:for:for:aif:acc(25)} -attr vt d
load net {for:for:for:for:aif:acc(26)} -attr vt d
load net {for:for:for:for:aif:acc(27)} -attr vt d
load net {for:for:for:for:aif:acc(28)} -attr vt d
load net {for:for:for:for:aif:acc(29)} -attr vt d
load net {for:for:for:for:aif:acc(30)} -attr vt d
load net {for:for:for:for:aif:acc(31)} -attr vt d
load net {for:for:for:for:aif:acc(32)} -attr vt d
load netBundle {for:for:for:for:aif:acc} 33 {for:for:for:for:aif:acc(0)} {for:for:for:for:aif:acc(1)} {for:for:for:for:aif:acc(2)} {for:for:for:for:aif:acc(3)} {for:for:for:for:aif:acc(4)} {for:for:for:for:aif:acc(5)} {for:for:for:for:aif:acc(6)} {for:for:for:for:aif:acc(7)} {for:for:for:for:aif:acc(8)} {for:for:for:for:aif:acc(9)} {for:for:for:for:aif:acc(10)} {for:for:for:for:aif:acc(11)} {for:for:for:for:aif:acc(12)} {for:for:for:for:aif:acc(13)} {for:for:for:for:aif:acc(14)} {for:for:for:for:aif:acc(15)} {for:for:for:for:aif:acc(16)} {for:for:for:for:aif:acc(17)} {for:for:for:for:aif:acc(18)} {for:for:for:for:aif:acc(19)} {for:for:for:for:aif:acc(20)} {for:for:for:for:aif:acc(21)} {for:for:for:for:aif:acc(22)} {for:for:for:for:aif:acc(23)} {for:for:for:for:aif:acc(24)} {for:for:for:for:aif:acc(25)} {for:for:for:for:aif:acc(26)} {for:for:for:for:aif:acc(27)} {for:for:for:for:aif:acc(28)} {for:for:for:for:aif:acc(29)} {for:for:for:for:aif:acc(30)} {for:for:for:for:aif:acc(31)} {for:for:for:for:aif:acc(32)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-110 -attr oid 108 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {rows:not#5(0)} -attr vt d
load net {rows:not#5(1)} -attr vt d
load net {rows:not#5(2)} -attr vt d
load net {rows:not#5(3)} -attr vt d
load net {rows:not#5(4)} -attr vt d
load net {rows:not#5(5)} -attr vt d
load net {rows:not#5(6)} -attr vt d
load net {rows:not#5(7)} -attr vt d
load net {rows:not#5(8)} -attr vt d
load net {rows:not#5(9)} -attr vt d
load net {rows:not#5(10)} -attr vt d
load net {rows:not#5(11)} -attr vt d
load net {rows:not#5(12)} -attr vt d
load net {rows:not#5(13)} -attr vt d
load net {rows:not#5(14)} -attr vt d
load net {rows:not#5(15)} -attr vt d
load net {rows:not#5(16)} -attr vt d
load net {rows:not#5(17)} -attr vt d
load net {rows:not#5(18)} -attr vt d
load net {rows:not#5(19)} -attr vt d
load net {rows:not#5(20)} -attr vt d
load net {rows:not#5(21)} -attr vt d
load net {rows:not#5(22)} -attr vt d
load net {rows:not#5(23)} -attr vt d
load net {rows:not#5(24)} -attr vt d
load net {rows:not#5(25)} -attr vt d
load net {rows:not#5(26)} -attr vt d
load net {rows:not#5(27)} -attr vt d
load net {rows:not#5(28)} -attr vt d
load net {rows:not#5(29)} -attr vt d
load net {rows:not#5(30)} -attr vt d
load net {rows:not#5(31)} -attr vt d
load netBundle {rows:not#5} 32 {rows:not#5(0)} {rows:not#5(1)} {rows:not#5(2)} {rows:not#5(3)} {rows:not#5(4)} {rows:not#5(5)} {rows:not#5(6)} {rows:not#5(7)} {rows:not#5(8)} {rows:not#5(9)} {rows:not#5(10)} {rows:not#5(11)} {rows:not#5(12)} {rows:not#5(13)} {rows:not#5(14)} {rows:not#5(15)} {rows:not#5(16)} {rows:not#5(17)} {rows:not#5(18)} {rows:not#5(19)} {rows:not#5(20)} {rows:not#5(21)} {rows:not#5(22)} {rows:not#5(23)} {rows:not#5(24)} {rows:not#5(25)} {rows:not#5(26)} {rows:not#5(27)} {rows:not#5(28)} {rows:not#5(29)} {rows:not#5(30)} {rows:not#5(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-111 -attr oid 109 -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {for:for:for:for:if:acc#3(0)} -attr vt d
load net {for:for:for:for:if:acc#3(1)} -attr vt d
load net {for:for:for:for:if:acc#3(2)} -attr vt d
load net {for:for:for:for:if:acc#3(3)} -attr vt d
load net {for:for:for:for:if:acc#3(4)} -attr vt d
load net {for:for:for:for:if:acc#3(5)} -attr vt d
load net {for:for:for:for:if:acc#3(6)} -attr vt d
load net {for:for:for:for:if:acc#3(7)} -attr vt d
load net {for:for:for:for:if:acc#3(8)} -attr vt d
load net {for:for:for:for:if:acc#3(9)} -attr vt d
load net {for:for:for:for:if:acc#3(10)} -attr vt d
load net {for:for:for:for:if:acc#3(11)} -attr vt d
load net {for:for:for:for:if:acc#3(12)} -attr vt d
load netBundle {for:for:for:for:if:acc#3} 13 {for:for:for:for:if:acc#3(0)} {for:for:for:for:if:acc#3(1)} {for:for:for:for:if:acc#3(2)} {for:for:for:for:if:acc#3(3)} {for:for:for:for:if:acc#3(4)} {for:for:for:for:if:acc#3(5)} {for:for:for:for:if:acc#3(6)} {for:for:for:for:if:acc#3(7)} {for:for:for:for:if:acc#3(8)} {for:for:for:for:if:acc#3(9)} {for:for:for:for:if:acc#3(10)} {for:for:for:for:if:acc#3(11)} {for:for:for:for:if:acc#3(12)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-112 -attr oid 110 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:acc#15(0)} -attr vt d
load net {for:for:for:for:acc#15(1)} -attr vt d
load net {for:for:for:for:acc#15(2)} -attr vt d
load net {for:for:for:for:acc#15(3)} -attr vt d
load net {for:for:for:for:acc#15(4)} -attr vt d
load net {for:for:for:for:acc#15(5)} -attr vt d
load net {for:for:for:for:acc#15(6)} -attr vt d
load net {for:for:for:for:acc#15(7)} -attr vt d
load net {for:for:for:for:acc#15(8)} -attr vt d
load netBundle {for:for:for:for:acc#15} 9 {for:for:for:for:acc#15(0)} {for:for:for:for:acc#15(1)} {for:for:for:for:acc#15(2)} {for:for:for:for:acc#15(3)} {for:for:for:for:acc#15(4)} {for:for:for:for:acc#15(5)} {for:for:for:for:acc#15(6)} {for:for:for:for:acc#15(7)} {for:for:for:for:acc#15(8)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-113 -attr oid 111 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#18(0)} -attr vt d
load net {for:for:for:for:acc#18(1)} -attr vt d
load netBundle {for:for:for:for:acc#18} 2 {for:for:for:for:acc#18(0)} {for:for:for:for:acc#18(1)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-114 -attr oid 112 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#18}
load net {for:for:for:for:if:not(0)} -attr vt d
load net {for:for:for:for:if:not(1)} -attr vt d
load net {for:for:for:for:if:not(2)} -attr vt d
load net {for:for:for:for:if:not(3)} -attr vt d
load net {for:for:for:for:if:not(4)} -attr vt d
load netBundle {for:for:for:for:if:not} 5 {for:for:for:for:if:not(0)} {for:for:for:for:if:not(1)} {for:for:for:for:if:not(2)} {for:for:for:for:if:not(3)} {for:for:for:for:if:not(4)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-115 -attr oid 113 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load net {not#11}
load net {for:for:for:for:aif#1:not} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-116 -attr oid 114
load net {sortie:mux(0)} -attr vt d
load net {sortie:mux(1)} -attr vt d
load net {sortie:mux(2)} -attr vt d
load net {sortie:mux(3)} -attr vt d
load net {sortie:mux(4)} -attr vt d
load net {sortie:mux(5)} -attr vt d
load net {sortie:mux(6)} -attr vt d
load net {sortie:mux(7)} -attr vt d
load net {sortie:mux(8)} -attr vt d
load net {sortie:mux(9)} -attr vt d
load net {sortie:mux(10)} -attr vt d
load net {sortie:mux(11)} -attr vt d
load net {sortie:mux(12)} -attr vt d
load net {sortie:mux(13)} -attr vt d
load netBundle {sortie:mux} 14 {sortie:mux(0)} {sortie:mux(1)} {sortie:mux(2)} {sortie:mux(3)} {sortie:mux(4)} {sortie:mux(5)} {sortie:mux(6)} {sortie:mux(7)} {sortie:mux(8)} {sortie:mux(9)} {sortie:mux(10)} {sortie:mux(11)} {sortie:mux(12)} {sortie:mux(13)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-117 -attr oid 115 -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {for:or#1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-118 -attr oid 116
load net {rows:not#3(0)} -attr vt d
load net {rows:not#3(1)} -attr vt d
load net {rows:not#3(2)} -attr vt d
load net {rows:not#3(3)} -attr vt d
load net {rows:not#3(4)} -attr vt d
load net {rows:not#3(5)} -attr vt d
load net {rows:not#3(6)} -attr vt d
load net {rows:not#3(7)} -attr vt d
load net {rows:not#3(8)} -attr vt d
load net {rows:not#3(9)} -attr vt d
load net {rows:not#3(10)} -attr vt d
load net {rows:not#3(11)} -attr vt d
load net {rows:not#3(12)} -attr vt d
load net {rows:not#3(13)} -attr vt d
load net {rows:not#3(14)} -attr vt d
load net {rows:not#3(15)} -attr vt d
load net {rows:not#3(16)} -attr vt d
load net {rows:not#3(17)} -attr vt d
load net {rows:not#3(18)} -attr vt d
load net {rows:not#3(19)} -attr vt d
load net {rows:not#3(20)} -attr vt d
load net {rows:not#3(21)} -attr vt d
load net {rows:not#3(22)} -attr vt d
load net {rows:not#3(23)} -attr vt d
load net {rows:not#3(24)} -attr vt d
load net {rows:not#3(25)} -attr vt d
load net {rows:not#3(26)} -attr vt d
load net {rows:not#3(27)} -attr vt d
load net {rows:not#3(28)} -attr vt d
load net {rows:not#3(29)} -attr vt d
load net {rows:not#3(30)} -attr vt d
load net {rows:not#3(31)} -attr vt d
load netBundle {rows:not#3} 32 {rows:not#3(0)} {rows:not#3(1)} {rows:not#3(2)} {rows:not#3(3)} {rows:not#3(4)} {rows:not#3(5)} {rows:not#3(6)} {rows:not#3(7)} {rows:not#3(8)} {rows:not#3(9)} {rows:not#3(10)} {rows:not#3(11)} {rows:not#3(12)} {rows:not#3(13)} {rows:not#3(14)} {rows:not#3(15)} {rows:not#3(16)} {rows:not#3(17)} {rows:not#3(18)} {rows:not#3(19)} {rows:not#3(20)} {rows:not#3(21)} {rows:not#3(22)} {rows:not#3(23)} {rows:not#3(24)} {rows:not#3(25)} {rows:not#3(26)} {rows:not#3(27)} {rows:not#3(28)} {rows:not#3(29)} {rows:not#3(30)} {rows:not#3(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-119 -attr oid 117 -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {cols:not#7(0)} -attr vt d
load net {cols:not#7(1)} -attr vt d
load net {cols:not#7(2)} -attr vt d
load net {cols:not#7(3)} -attr vt d
load net {cols:not#7(4)} -attr vt d
load net {cols:not#7(5)} -attr vt d
load net {cols:not#7(6)} -attr vt d
load net {cols:not#7(7)} -attr vt d
load net {cols:not#7(8)} -attr vt d
load net {cols:not#7(9)} -attr vt d
load net {cols:not#7(10)} -attr vt d
load net {cols:not#7(11)} -attr vt d
load net {cols:not#7(12)} -attr vt d
load net {cols:not#7(13)} -attr vt d
load net {cols:not#7(14)} -attr vt d
load net {cols:not#7(15)} -attr vt d
load net {cols:not#7(16)} -attr vt d
load net {cols:not#7(17)} -attr vt d
load net {cols:not#7(18)} -attr vt d
load net {cols:not#7(19)} -attr vt d
load net {cols:not#7(20)} -attr vt d
load net {cols:not#7(21)} -attr vt d
load net {cols:not#7(22)} -attr vt d
load net {cols:not#7(23)} -attr vt d
load net {cols:not#7(24)} -attr vt d
load net {cols:not#7(25)} -attr vt d
load net {cols:not#7(26)} -attr vt d
load net {cols:not#7(27)} -attr vt d
load net {cols:not#7(28)} -attr vt d
load net {cols:not#7(29)} -attr vt d
load net {cols:not#7(30)} -attr vt d
load net {cols:not#7(31)} -attr vt d
load netBundle {cols:not#7} 32 {cols:not#7(0)} {cols:not#7(1)} {cols:not#7(2)} {cols:not#7(3)} {cols:not#7(4)} {cols:not#7(5)} {cols:not#7(6)} {cols:not#7(7)} {cols:not#7(8)} {cols:not#7(9)} {cols:not#7(10)} {cols:not#7(11)} {cols:not#7(12)} {cols:not#7(13)} {cols:not#7(14)} {cols:not#7(15)} {cols:not#7(16)} {cols:not#7(17)} {cols:not#7(18)} {cols:not#7(19)} {cols:not#7(20)} {cols:not#7(21)} {cols:not#7(22)} {cols:not#7(23)} {cols:not#7(24)} {cols:not#7(25)} {cols:not#7(26)} {cols:not#7(27)} {cols:not#7(28)} {cols:not#7(29)} {cols:not#7(30)} {cols:not#7(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-120 -attr oid 118 -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {for:or#2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-121 -attr oid 119
load net {not#31} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-122 -attr oid 120
load net {rows:not#2(0)} -attr vt d
load net {rows:not#2(1)} -attr vt d
load net {rows:not#2(2)} -attr vt d
load net {rows:not#2(3)} -attr vt d
load net {rows:not#2(4)} -attr vt d
load net {rows:not#2(5)} -attr vt d
load net {rows:not#2(6)} -attr vt d
load net {rows:not#2(7)} -attr vt d
load net {rows:not#2(8)} -attr vt d
load net {rows:not#2(9)} -attr vt d
load net {rows:not#2(10)} -attr vt d
load net {rows:not#2(11)} -attr vt d
load net {rows:not#2(12)} -attr vt d
load net {rows:not#2(13)} -attr vt d
load net {rows:not#2(14)} -attr vt d
load net {rows:not#2(15)} -attr vt d
load net {rows:not#2(16)} -attr vt d
load net {rows:not#2(17)} -attr vt d
load net {rows:not#2(18)} -attr vt d
load net {rows:not#2(19)} -attr vt d
load net {rows:not#2(20)} -attr vt d
load net {rows:not#2(21)} -attr vt d
load net {rows:not#2(22)} -attr vt d
load net {rows:not#2(23)} -attr vt d
load net {rows:not#2(24)} -attr vt d
load net {rows:not#2(25)} -attr vt d
load net {rows:not#2(26)} -attr vt d
load net {rows:not#2(27)} -attr vt d
load net {rows:not#2(28)} -attr vt d
load net {rows:not#2(29)} -attr vt d
load net {rows:not#2(30)} -attr vt d
load net {rows:not#2(31)} -attr vt d
load netBundle {rows:not#2} 32 {rows:not#2(0)} {rows:not#2(1)} {rows:not#2(2)} {rows:not#2(3)} {rows:not#2(4)} {rows:not#2(5)} {rows:not#2(6)} {rows:not#2(7)} {rows:not#2(8)} {rows:not#2(9)} {rows:not#2(10)} {rows:not#2(11)} {rows:not#2(12)} {rows:not#2(13)} {rows:not#2(14)} {rows:not#2(15)} {rows:not#2(16)} {rows:not#2(17)} {rows:not#2(18)} {rows:not#2(19)} {rows:not#2(20)} {rows:not#2(21)} {rows:not#2(22)} {rows:not#2(23)} {rows:not#2(24)} {rows:not#2(25)} {rows:not#2(26)} {rows:not#2(27)} {rows:not#2(28)} {rows:not#2(29)} {rows:not#2(30)} {rows:not#2(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-123 -attr oid 121 -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {cols:not#3(0)} -attr vt d
load net {cols:not#3(1)} -attr vt d
load net {cols:not#3(2)} -attr vt d
load net {cols:not#3(3)} -attr vt d
load net {cols:not#3(4)} -attr vt d
load net {cols:not#3(5)} -attr vt d
load net {cols:not#3(6)} -attr vt d
load net {cols:not#3(7)} -attr vt d
load net {cols:not#3(8)} -attr vt d
load net {cols:not#3(9)} -attr vt d
load net {cols:not#3(10)} -attr vt d
load net {cols:not#3(11)} -attr vt d
load net {cols:not#3(12)} -attr vt d
load net {cols:not#3(13)} -attr vt d
load net {cols:not#3(14)} -attr vt d
load net {cols:not#3(15)} -attr vt d
load net {cols:not#3(16)} -attr vt d
load net {cols:not#3(17)} -attr vt d
load net {cols:not#3(18)} -attr vt d
load net {cols:not#3(19)} -attr vt d
load net {cols:not#3(20)} -attr vt d
load net {cols:not#3(21)} -attr vt d
load net {cols:not#3(22)} -attr vt d
load net {cols:not#3(23)} -attr vt d
load net {cols:not#3(24)} -attr vt d
load net {cols:not#3(25)} -attr vt d
load net {cols:not#3(26)} -attr vt d
load net {cols:not#3(27)} -attr vt d
load net {cols:not#3(28)} -attr vt d
load net {cols:not#3(29)} -attr vt d
load net {cols:not#3(30)} -attr vt d
load net {cols:not#3(31)} -attr vt d
load netBundle {cols:not#3} 32 {cols:not#3(0)} {cols:not#3(1)} {cols:not#3(2)} {cols:not#3(3)} {cols:not#3(4)} {cols:not#3(5)} {cols:not#3(6)} {cols:not#3(7)} {cols:not#3(8)} {cols:not#3(9)} {cols:not#3(10)} {cols:not#3(11)} {cols:not#3(12)} {cols:not#3(13)} {cols:not#3(14)} {cols:not#3(15)} {cols:not#3(16)} {cols:not#3(17)} {cols:not#3(18)} {cols:not#3(19)} {cols:not#3(20)} {cols:not#3(21)} {cols:not#3(22)} {cols:not#3(23)} {cols:not#3(24)} {cols:not#3(25)} {cols:not#3(26)} {cols:not#3(27)} {cols:not#3(28)} {cols:not#3(29)} {cols:not#3(30)} {cols:not#3(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-124 -attr oid 122 -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load inst "conv:core_core:fsm:inst" "conv:core_core:fsm" "orig" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-125 -attr oid 123 -attr @path {/conv/conv:core/conv:core_core:fsm:inst} -attr area 6.000000 -attr hier "/conv/conv:core/conv:core_core:fsm"
load net {clk} -pin  "conv:core_core:fsm:inst" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-126 -attr oid 124 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "conv:core_core:fsm:inst" {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-127 -attr oid 125 -attr @path {/conv/conv:core/rst}
load net {fsm_output(0)} -pin  "conv:core_core:fsm:inst" {fsm_output(0)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(1)} -pin  "conv:core_core:fsm:inst" {fsm_output(1)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(2)} -pin  "conv:core_core:fsm:inst" {fsm_output(2)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(3)} -pin  "conv:core_core:fsm:inst" {fsm_output(3)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(4)} -pin  "conv:core_core:fsm:inst" {fsm_output(4)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(5)} -pin  "conv:core_core:fsm:inst" {fsm_output(5)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(6)} -pin  "conv:core_core:fsm:inst" {fsm_output(6)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(7)} -pin  "conv:core_core:fsm:inst" {fsm_output(7)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(8)} -pin  "conv:core_core:fsm:inst" {fsm_output(8)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(9)} -pin  "conv:core_core:fsm:inst" {fsm_output(9)} -attr @path {/conv/conv:core/fsm_output}
load net {fsm_output(10)} -pin  "conv:core_core:fsm:inst" {fsm_output(10)} -attr @path {/conv/conv:core/fsm_output}
load net {exit:for.sva:mx0} -pin  "conv:core_core:fsm:inst" {main.C#0_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-128 -attr oid 126 -attr @path {/conv/conv:core/exit:for.sva:mx0}
load net {exit:for:for.sva:mx0} -pin  "conv:core_core:fsm:inst" {for.C#0_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-129 -attr oid 127 -attr @path {/conv/conv:core/exit:for:for.sva:mx0}
load net {for:for:for:for:not} -pin  "conv:core_core:fsm:inst" {for:for:for:for.C#3_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-130 -attr oid 128 -attr @path {/conv/conv:core/conv:core_core:fsm:inst/for:for:for:for:not}
load net {for:for:for:not} -pin  "conv:core_core:fsm:inst" {for:for:for.C#1_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-131 -attr oid 129 -attr @path {/conv/conv:core/conv:core_core:fsm:inst/for:for:for:not}
load net {exit:for:for.sva:mx0} -pin  "conv:core_core:fsm:inst" {for:for.C#0_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-132 -attr oid 130 -attr @path {/conv/conv:core/exit:for:for.sva:mx0}
load net {exit:for.sva:mx0} -pin  "conv:core_core:fsm:inst" {for.C#1_tr0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-133 -attr oid 131 -attr @path {/conv/conv:core/exit:for.sva:mx0}
load inst "rows:rsci" "mgc_ioport.mgc_in_wire" "mgc_ioport.mgc_in_wire(2,32)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-134 -attr oid 132 -attr vt d -attr @path {/conv/conv:core/rows:rsci} -attr qmod "mgc_ioport.mgc_in_wire(2,32)"
load net {rows:rsci.d(0)} -pin  "rows:rsci" {d(0)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(1)} -pin  "rows:rsci" {d(1)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(2)} -pin  "rows:rsci" {d(2)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(3)} -pin  "rows:rsci" {d(3)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(4)} -pin  "rows:rsci" {d(4)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(5)} -pin  "rows:rsci" {d(5)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(6)} -pin  "rows:rsci" {d(6)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(7)} -pin  "rows:rsci" {d(7)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(8)} -pin  "rows:rsci" {d(8)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(9)} -pin  "rows:rsci" {d(9)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(10)} -pin  "rows:rsci" {d(10)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(11)} -pin  "rows:rsci" {d(11)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(12)} -pin  "rows:rsci" {d(12)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(13)} -pin  "rows:rsci" {d(13)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(14)} -pin  "rows:rsci" {d(14)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(15)} -pin  "rows:rsci" {d(15)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(16)} -pin  "rows:rsci" {d(16)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(17)} -pin  "rows:rsci" {d(17)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(18)} -pin  "rows:rsci" {d(18)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(19)} -pin  "rows:rsci" {d(19)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(20)} -pin  "rows:rsci" {d(20)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(21)} -pin  "rows:rsci" {d(21)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(22)} -pin  "rows:rsci" {d(22)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(23)} -pin  "rows:rsci" {d(23)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(24)} -pin  "rows:rsci" {d(24)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(25)} -pin  "rows:rsci" {d(25)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(26)} -pin  "rows:rsci" {d(26)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(27)} -pin  "rows:rsci" {d(27)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(28)} -pin  "rows:rsci" {d(28)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(29)} -pin  "rows:rsci" {d(29)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(30)} -pin  "rows:rsci" {d(30)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(31)} -pin  "rows:rsci" {d(31)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsc.z(0)} -pin  "rows:rsci" {z(0)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(1)} -pin  "rows:rsci" {z(1)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(2)} -pin  "rows:rsci" {z(2)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(3)} -pin  "rows:rsci" {z(3)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(4)} -pin  "rows:rsci" {z(4)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(5)} -pin  "rows:rsci" {z(5)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(6)} -pin  "rows:rsci" {z(6)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(7)} -pin  "rows:rsci" {z(7)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(8)} -pin  "rows:rsci" {z(8)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(9)} -pin  "rows:rsci" {z(9)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(10)} -pin  "rows:rsci" {z(10)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(11)} -pin  "rows:rsci" {z(11)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(12)} -pin  "rows:rsci" {z(12)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(13)} -pin  "rows:rsci" {z(13)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(14)} -pin  "rows:rsci" {z(14)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(15)} -pin  "rows:rsci" {z(15)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(16)} -pin  "rows:rsci" {z(16)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(17)} -pin  "rows:rsci" {z(17)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(18)} -pin  "rows:rsci" {z(18)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(19)} -pin  "rows:rsci" {z(19)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(20)} -pin  "rows:rsci" {z(20)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(21)} -pin  "rows:rsci" {z(21)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(22)} -pin  "rows:rsci" {z(22)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(23)} -pin  "rows:rsci" {z(23)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(24)} -pin  "rows:rsci" {z(24)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(25)} -pin  "rows:rsci" {z(25)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(26)} -pin  "rows:rsci" {z(26)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(27)} -pin  "rows:rsci" {z(27)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(28)} -pin  "rows:rsci" {z(28)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(29)} -pin  "rows:rsci" {z(29)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(30)} -pin  "rows:rsci" {z(30)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load net {rows:rsc.z(31)} -pin  "rows:rsci" {z(31)} -attr vt d -attr @path {/conv/conv:core/rows:rsc.z}
load inst "cols:rsci" "mgc_ioport.mgc_in_wire" "mgc_ioport.mgc_in_wire(3,32)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-135 -attr oid 133 -attr vt d -attr @path {/conv/conv:core/cols:rsci} -attr qmod "mgc_ioport.mgc_in_wire(3,32)"
load net {cols:rsci.d(0)} -pin  "cols:rsci" {d(0)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(1)} -pin  "cols:rsci" {d(1)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(2)} -pin  "cols:rsci" {d(2)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(3)} -pin  "cols:rsci" {d(3)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(4)} -pin  "cols:rsci" {d(4)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(5)} -pin  "cols:rsci" {d(5)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(6)} -pin  "cols:rsci" {d(6)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(7)} -pin  "cols:rsci" {d(7)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(8)} -pin  "cols:rsci" {d(8)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(9)} -pin  "cols:rsci" {d(9)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(10)} -pin  "cols:rsci" {d(10)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(11)} -pin  "cols:rsci" {d(11)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(12)} -pin  "cols:rsci" {d(12)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(13)} -pin  "cols:rsci" {d(13)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(14)} -pin  "cols:rsci" {d(14)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(15)} -pin  "cols:rsci" {d(15)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(16)} -pin  "cols:rsci" {d(16)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(17)} -pin  "cols:rsci" {d(17)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(18)} -pin  "cols:rsci" {d(18)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(19)} -pin  "cols:rsci" {d(19)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(20)} -pin  "cols:rsci" {d(20)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(21)} -pin  "cols:rsci" {d(21)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(22)} -pin  "cols:rsci" {d(22)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(23)} -pin  "cols:rsci" {d(23)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(24)} -pin  "cols:rsci" {d(24)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(25)} -pin  "cols:rsci" {d(25)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(26)} -pin  "cols:rsci" {d(26)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(27)} -pin  "cols:rsci" {d(27)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(28)} -pin  "cols:rsci" {d(28)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(29)} -pin  "cols:rsci" {d(29)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(30)} -pin  "cols:rsci" {d(30)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(31)} -pin  "cols:rsci" {d(31)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsc.z(0)} -pin  "cols:rsci" {z(0)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(1)} -pin  "cols:rsci" {z(1)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(2)} -pin  "cols:rsci" {z(2)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(3)} -pin  "cols:rsci" {z(3)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(4)} -pin  "cols:rsci" {z(4)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(5)} -pin  "cols:rsci" {z(5)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(6)} -pin  "cols:rsci" {z(6)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(7)} -pin  "cols:rsci" {z(7)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(8)} -pin  "cols:rsci" {z(8)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(9)} -pin  "cols:rsci" {z(9)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(10)} -pin  "cols:rsci" {z(10)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(11)} -pin  "cols:rsci" {z(11)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(12)} -pin  "cols:rsci" {z(12)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(13)} -pin  "cols:rsci" {z(13)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(14)} -pin  "cols:rsci" {z(14)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(15)} -pin  "cols:rsci" {z(15)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(16)} -pin  "cols:rsci" {z(16)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(17)} -pin  "cols:rsci" {z(17)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(18)} -pin  "cols:rsci" {z(18)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(19)} -pin  "cols:rsci" {z(19)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(20)} -pin  "cols:rsci" {z(20)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(21)} -pin  "cols:rsci" {z(21)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(22)} -pin  "cols:rsci" {z(22)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(23)} -pin  "cols:rsci" {z(23)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(24)} -pin  "cols:rsci" {z(24)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(25)} -pin  "cols:rsci" {z(25)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(26)} -pin  "cols:rsci" {z(26)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(27)} -pin  "cols:rsci" {z(27)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(28)} -pin  "cols:rsci" {z(28)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(29)} -pin  "cols:rsci" {z(29)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(30)} -pin  "cols:rsci" {z(30)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load net {cols:rsc.z(31)} -pin  "cols:rsci" {z(31)} -attr vt d -attr @path {/conv/conv:core/cols:rsc.z}
load inst "image:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-136 -attr oid 134 -attr vt d -attr @path {/conv/conv:core/image:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "image:rsc.triosy:obj" {ld} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-137 -attr oid 135 -attr vt d -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load net {image:rsc.triosy.lz} -pin  "image:rsc.triosy:obj" {lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-138 -attr oid 136 -attr vt d -attr @path {/conv/conv:core/image:rsc.triosy.lz}
load inst "rows:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-139 -attr oid 137 -attr vt d -attr @path {/conv/conv:core/rows:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "rows:rsc.triosy:obj" {ld} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-140 -attr oid 138 -attr vt d -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load net {rows:rsc.triosy.lz} -pin  "rows:rsc.triosy:obj" {lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-141 -attr oid 139 -attr vt d -attr @path {/conv/conv:core/rows:rsc.triosy.lz}
load inst "cols:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-142 -attr oid 140 -attr vt d -attr @path {/conv/conv:core/cols:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "cols:rsc.triosy:obj" {ld} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-143 -attr oid 141 -attr vt d -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load net {cols:rsc.triosy.lz} -pin  "cols:rsc.triosy:obj" {lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-144 -attr oid 142 -attr vt d -attr @path {/conv/conv:core/cols:rsc.triosy.lz}
load inst "kernel:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-145 -attr oid 143 -attr vt d -attr @path {/conv/conv:core/kernel:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "kernel:rsc.triosy:obj" {ld} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-146 -attr oid 144 -attr vt d -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load net {kernel:rsc.triosy.lz} -pin  "kernel:rsc.triosy:obj" {lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-147 -attr oid 145 -attr vt d -attr @path {/conv/conv:core/kernel:rsc.triosy.lz}
load inst "sortie:rsc.triosy:obj" "mgc_ioport.mgc_io_sync" "mgc_ioport.mgc_io_sync(0)" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-148 -attr oid 146 -attr vt d -attr @path {/conv/conv:core/sortie:rsc.triosy:obj} -attr qmod "mgc_ioport.mgc_io_sync(0)"
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "sortie:rsc.triosy:obj" {ld} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-149 -attr oid 147 -attr vt d -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load net {sortie:rsc.triosy.lz} -pin  "sortie:rsc.triosy:obj" {lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-150 -attr oid 148 -attr vt d -attr @path {/conv/conv:core/sortie:rsc.triosy.lz}
load inst "for:for:for:acc:rg" "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(6,0,5,0,6)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-151 -attr oid 149 -attr vt d -attr @path {/conv/conv:core/for:for:for:acc:rg} -attr area 6.000000 -attr delay 1.245000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(6,0,5,0,6)"
load net {z.out#3(0)} -pin  "for:for:for:acc:rg" {a(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {z.out#3(1)} -pin  "for:for:for:acc:rg" {a(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {z.out#3(2)} -pin  "for:for:for:acc:rg" {a(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {z.out#3(3)} -pin  "for:for:for:acc:rg" {a(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {z.out#3(4)} -pin  "for:for:for:acc:rg" {a(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {GND} -pin  "for:for:for:acc:rg" {a(5)} -attr @path {/conv/conv:core/for:for:for:for:exu.tmpw}
load net {PWR} -pin  "for:for:for:acc:rg" {b(0)} -attr @path {/conv/conv:core/15#3}
load net {PWR} -pin  "for:for:for:acc:rg" {b(1)} -attr @path {/conv/conv:core/15#3}
load net {PWR} -pin  "for:for:for:acc:rg" {b(2)} -attr @path {/conv/conv:core/15#3}
load net {PWR} -pin  "for:for:for:acc:rg" {b(3)} -attr @path {/conv/conv:core/15#3}
load net {GND} -pin  "for:for:for:acc:rg" {b(4)} -attr @path {/conv/conv:core/15#3}
load net {GND} -pin  "for:for:for:acc:rg" {c(0)} -attr @path {/conv/conv:core/0#2}
load net {z.out(0)} -pin  "for:for:for:acc:rg" {z(0)} -attr vt d -attr @path {/conv/conv:core/z.out}
load net {z.out(1)} -pin  "for:for:for:acc:rg" {z(1)} -attr vt d -attr @path {/conv/conv:core/z.out}
load net {z.out(2)} -pin  "for:for:for:acc:rg" {z(2)} -attr vt d -attr @path {/conv/conv:core/z.out}
load net {z.out(3)} -pin  "for:for:for:acc:rg" {z(3)} -attr vt d -attr @path {/conv/conv:core/z.out}
load net {z.out(4)} -pin  "for:for:for:acc:rg" {z(4)} -attr vt d -attr @path {/conv/conv:core/z.out}
load net {z.out(5)} -pin  "for:for:for:acc:rg" {z(5)} -attr vt d -attr @path {/conv/conv:core/z.out}
load inst "for:acc:rg" "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,32,1,33)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-152 -attr oid 150 -attr vt d -attr @path {/conv/conv:core/for:acc:rg} -attr area 32.000000 -attr delay 1.895000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,32,1,33)"
load net {for:mux1h.tmpw(0)} -pin  "for:acc:rg" {a(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(1)} -pin  "for:acc:rg" {a(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(2)} -pin  "for:acc:rg" {a(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(3)} -pin  "for:acc:rg" {a(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(4)} -pin  "for:acc:rg" {a(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(5)} -pin  "for:acc:rg" {a(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(6)} -pin  "for:acc:rg" {a(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(7)} -pin  "for:acc:rg" {a(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(8)} -pin  "for:acc:rg" {a(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(9)} -pin  "for:acc:rg" {a(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(10)} -pin  "for:acc:rg" {a(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(11)} -pin  "for:acc:rg" {a(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(12)} -pin  "for:acc:rg" {a(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(13)} -pin  "for:acc:rg" {a(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(14)} -pin  "for:acc:rg" {a(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(15)} -pin  "for:acc:rg" {a(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(16)} -pin  "for:acc:rg" {a(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(17)} -pin  "for:acc:rg" {a(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(18)} -pin  "for:acc:rg" {a(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(19)} -pin  "for:acc:rg" {a(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(20)} -pin  "for:acc:rg" {a(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(21)} -pin  "for:acc:rg" {a(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(22)} -pin  "for:acc:rg" {a(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(23)} -pin  "for:acc:rg" {a(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(24)} -pin  "for:acc:rg" {a(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(25)} -pin  "for:acc:rg" {a(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(26)} -pin  "for:acc:rg" {a(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(27)} -pin  "for:acc:rg" {a(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(28)} -pin  "for:acc:rg" {a(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(29)} -pin  "for:acc:rg" {a(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(30)} -pin  "for:acc:rg" {a(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(31)} -pin  "for:acc:rg" {a(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h#1.tmpw(0)} -pin  "for:acc:rg" {b(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(1)} -pin  "for:acc:rg" {b(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(2)} -pin  "for:acc:rg" {b(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(3)} -pin  "for:acc:rg" {b(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(4)} -pin  "for:acc:rg" {b(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(5)} -pin  "for:acc:rg" {b(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(6)} -pin  "for:acc:rg" {b(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(7)} -pin  "for:acc:rg" {b(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(8)} -pin  "for:acc:rg" {b(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(9)} -pin  "for:acc:rg" {b(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(10)} -pin  "for:acc:rg" {b(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(11)} -pin  "for:acc:rg" {b(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(12)} -pin  "for:acc:rg" {b(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(13)} -pin  "for:acc:rg" {b(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(14)} -pin  "for:acc:rg" {b(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(15)} -pin  "for:acc:rg" {b(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(16)} -pin  "for:acc:rg" {b(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(17)} -pin  "for:acc:rg" {b(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(18)} -pin  "for:acc:rg" {b(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(19)} -pin  "for:acc:rg" {b(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(20)} -pin  "for:acc:rg" {b(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(21)} -pin  "for:acc:rg" {b(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(22)} -pin  "for:acc:rg" {b(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(23)} -pin  "for:acc:rg" {b(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(24)} -pin  "for:acc:rg" {b(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(25)} -pin  "for:acc:rg" {b(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(26)} -pin  "for:acc:rg" {b(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(27)} -pin  "for:acc:rg" {b(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(28)} -pin  "for:acc:rg" {b(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(29)} -pin  "for:acc:rg" {b(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(30)} -pin  "for:acc:rg" {b(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(31)} -pin  "for:acc:rg" {b(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:or.tmpw} -pin  "for:acc:rg" {c(0)} -attr vt d -attr @path {/conv/conv:core/for:or.tmpw}
load net {z.out#1(0)} -pin  "for:acc:rg" {z(0)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(1)} -pin  "for:acc:rg" {z(1)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(2)} -pin  "for:acc:rg" {z(2)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(3)} -pin  "for:acc:rg" {z(3)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(4)} -pin  "for:acc:rg" {z(4)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(5)} -pin  "for:acc:rg" {z(5)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(6)} -pin  "for:acc:rg" {z(6)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(7)} -pin  "for:acc:rg" {z(7)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(8)} -pin  "for:acc:rg" {z(8)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(9)} -pin  "for:acc:rg" {z(9)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(10)} -pin  "for:acc:rg" {z(10)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(11)} -pin  "for:acc:rg" {z(11)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(12)} -pin  "for:acc:rg" {z(12)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(13)} -pin  "for:acc:rg" {z(13)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(14)} -pin  "for:acc:rg" {z(14)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(15)} -pin  "for:acc:rg" {z(15)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(16)} -pin  "for:acc:rg" {z(16)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(17)} -pin  "for:acc:rg" {z(17)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(18)} -pin  "for:acc:rg" {z(18)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(19)} -pin  "for:acc:rg" {z(19)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(20)} -pin  "for:acc:rg" {z(20)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(21)} -pin  "for:acc:rg" {z(21)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(22)} -pin  "for:acc:rg" {z(22)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(23)} -pin  "for:acc:rg" {z(23)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(24)} -pin  "for:acc:rg" {z(24)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(25)} -pin  "for:acc:rg" {z(25)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(26)} -pin  "for:acc:rg" {z(26)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(27)} -pin  "for:acc:rg" {z(27)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(28)} -pin  "for:acc:rg" {z(28)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(29)} -pin  "for:acc:rg" {z(29)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(30)} -pin  "for:acc:rg" {z(30)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(31)} -pin  "for:acc:rg" {z(31)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load net {z.out#1(32)} -pin  "for:acc:rg" {z(32)} -attr vt d -attr @path {/conv/conv:core/z.out#1}
load inst "for:acc#1:rg" "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,2,1,33)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-153 -attr oid 151 -attr vt d -attr @path {/conv/conv:core/for:acc#1:rg} -attr area 32.000000 -attr delay 1.895000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,2,1,33)"
load net {for:mux1h#2.tmpw(0)} -pin  "for:acc#1:rg" {a(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(1)} -pin  "for:acc#1:rg" {a(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(2)} -pin  "for:acc#1:rg" {a(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(3)} -pin  "for:acc#1:rg" {a(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(4)} -pin  "for:acc#1:rg" {a(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(5)} -pin  "for:acc#1:rg" {a(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(6)} -pin  "for:acc#1:rg" {a(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(7)} -pin  "for:acc#1:rg" {a(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(8)} -pin  "for:acc#1:rg" {a(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(9)} -pin  "for:acc#1:rg" {a(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(10)} -pin  "for:acc#1:rg" {a(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(11)} -pin  "for:acc#1:rg" {a(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(12)} -pin  "for:acc#1:rg" {a(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(13)} -pin  "for:acc#1:rg" {a(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(14)} -pin  "for:acc#1:rg" {a(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(15)} -pin  "for:acc#1:rg" {a(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(16)} -pin  "for:acc#1:rg" {a(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(17)} -pin  "for:acc#1:rg" {a(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(18)} -pin  "for:acc#1:rg" {a(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(19)} -pin  "for:acc#1:rg" {a(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(20)} -pin  "for:acc#1:rg" {a(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(21)} -pin  "for:acc#1:rg" {a(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(22)} -pin  "for:acc#1:rg" {a(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(23)} -pin  "for:acc#1:rg" {a(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(24)} -pin  "for:acc#1:rg" {a(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(25)} -pin  "for:acc#1:rg" {a(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(26)} -pin  "for:acc#1:rg" {a(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(27)} -pin  "for:acc#1:rg" {a(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(28)} -pin  "for:acc#1:rg" {a(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(29)} -pin  "for:acc#1:rg" {a(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(30)} -pin  "for:acc#1:rg" {a(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(31)} -pin  "for:acc#1:rg" {a(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {PWR} -pin  "for:acc#1:rg" {b(0)} -attr @path {/conv/conv:core/1#9}
load net {GND} -pin  "for:acc#1:rg" {b(1)} -attr @path {/conv/conv:core/1#9}
load net {GND} -pin  "for:acc#1:rg" {c(0)} -attr @path {/conv/conv:core/0#2}
load net {z.out#2(0)} -pin  "for:acc#1:rg" {z(0)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(1)} -pin  "for:acc#1:rg" {z(1)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(2)} -pin  "for:acc#1:rg" {z(2)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(3)} -pin  "for:acc#1:rg" {z(3)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(4)} -pin  "for:acc#1:rg" {z(4)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(5)} -pin  "for:acc#1:rg" {z(5)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(6)} -pin  "for:acc#1:rg" {z(6)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(7)} -pin  "for:acc#1:rg" {z(7)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(8)} -pin  "for:acc#1:rg" {z(8)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(9)} -pin  "for:acc#1:rg" {z(9)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(10)} -pin  "for:acc#1:rg" {z(10)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(11)} -pin  "for:acc#1:rg" {z(11)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(12)} -pin  "for:acc#1:rg" {z(12)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(13)} -pin  "for:acc#1:rg" {z(13)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(14)} -pin  "for:acc#1:rg" {z(14)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(15)} -pin  "for:acc#1:rg" {z(15)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(16)} -pin  "for:acc#1:rg" {z(16)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(17)} -pin  "for:acc#1:rg" {z(17)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(18)} -pin  "for:acc#1:rg" {z(18)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(19)} -pin  "for:acc#1:rg" {z(19)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(20)} -pin  "for:acc#1:rg" {z(20)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(21)} -pin  "for:acc#1:rg" {z(21)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(22)} -pin  "for:acc#1:rg" {z(22)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(23)} -pin  "for:acc#1:rg" {z(23)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(24)} -pin  "for:acc#1:rg" {z(24)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(25)} -pin  "for:acc#1:rg" {z(25)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(26)} -pin  "for:acc#1:rg" {z(26)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(27)} -pin  "for:acc#1:rg" {z(27)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(28)} -pin  "for:acc#1:rg" {z(28)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(29)} -pin  "for:acc#1:rg" {z(29)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(30)} -pin  "for:acc#1:rg" {z(30)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(31)} -pin  "for:acc#1:rg" {z(31)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load net {z.out#2(32)} -pin  "for:acc#1:rg" {z(32)} -attr vt d -attr @path {/conv/conv:core/z.out#2}
load inst "for:for:for:acc#3:rg" "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(5,0,4,1,6)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-154 -attr oid 152 -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#3:rg} -attr area 5.000000 -attr delay 1.220000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(5,0,4,1,6)"
load net {for:for:for:mux#2.tmpw(0)} -pin  "for:for:for:acc#3:rg" {a(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(1)} -pin  "for:for:for:acc#3:rg" {a(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(2)} -pin  "for:for:for:acc#3:rg" {a(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(3)} -pin  "for:for:for:acc#3:rg" {a(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(4)} -pin  "for:for:for:acc#3:rg" {a(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {PWR} -pin  "for:for:for:acc#3:rg" {b(0)} -attr @path {/conv/conv:core/1#10}
load net {GND} -pin  "for:for:for:acc#3:rg" {b(1)} -attr @path {/conv/conv:core/1#10}
load net {GND} -pin  "for:for:for:acc#3:rg" {b(2)} -attr @path {/conv/conv:core/1#10}
load net {GND} -pin  "for:for:for:acc#3:rg" {b(3)} -attr @path {/conv/conv:core/1#10}
load net {GND} -pin  "for:for:for:acc#3:rg" {c(0)} -attr @path {/conv/conv:core/0#2}
load net {z.out#3(0)} -pin  "for:for:for:acc#3:rg" {z(0)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#3(1)} -pin  "for:for:for:acc#3:rg" {z(1)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#3(2)} -pin  "for:for:for:acc#3:rg" {z(2)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#3(3)} -pin  "for:for:for:acc#3:rg" {z(3)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#3(4)} -pin  "for:for:for:acc#3:rg" {z(4)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load net {z.out#3(5)} -pin  "for:for:for:acc#3:rg" {z(5)} -attr vt d -attr @path {/conv/conv:core/z.out#3}
load inst "for:for:for:for:if:mul:rg" "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mul(32,0,32,0,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-155 -attr oid 153 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mul:rg} -attr area 2076.000000 -attr delay 4.453229 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mul(32,0,32,0,32)"
load net {for:for:for:for:if:mux1h#14.tmpw(0)} -pin  "for:for:for:for:if:mul:rg" {a(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(1)} -pin  "for:for:for:for:if:mul:rg" {a(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(2)} -pin  "for:for:for:for:if:mul:rg" {a(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(3)} -pin  "for:for:for:for:if:mul:rg" {a(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(4)} -pin  "for:for:for:for:if:mul:rg" {a(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(5)} -pin  "for:for:for:for:if:mul:rg" {a(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(6)} -pin  "for:for:for:for:if:mul:rg" {a(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(7)} -pin  "for:for:for:for:if:mul:rg" {a(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(8)} -pin  "for:for:for:for:if:mul:rg" {a(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(9)} -pin  "for:for:for:for:if:mul:rg" {a(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(10)} -pin  "for:for:for:for:if:mul:rg" {a(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(11)} -pin  "for:for:for:for:if:mul:rg" {a(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(12)} -pin  "for:for:for:for:if:mul:rg" {a(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(13)} -pin  "for:for:for:for:if:mul:rg" {a(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(14)} -pin  "for:for:for:for:if:mul:rg" {a(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(15)} -pin  "for:for:for:for:if:mul:rg" {a(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(16)} -pin  "for:for:for:for:if:mul:rg" {a(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(17)} -pin  "for:for:for:for:if:mul:rg" {a(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(18)} -pin  "for:for:for:for:if:mul:rg" {a(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(19)} -pin  "for:for:for:for:if:mul:rg" {a(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(20)} -pin  "for:for:for:for:if:mul:rg" {a(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(21)} -pin  "for:for:for:for:if:mul:rg" {a(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(22)} -pin  "for:for:for:for:if:mul:rg" {a(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(23)} -pin  "for:for:for:for:if:mul:rg" {a(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(24)} -pin  "for:for:for:for:if:mul:rg" {a(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(25)} -pin  "for:for:for:for:if:mul:rg" {a(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(26)} -pin  "for:for:for:for:if:mul:rg" {a(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(27)} -pin  "for:for:for:for:if:mul:rg" {a(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(28)} -pin  "for:for:for:for:if:mul:rg" {a(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(29)} -pin  "for:for:for:for:if:mul:rg" {a(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(30)} -pin  "for:for:for:for:if:mul:rg" {a(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(31)} -pin  "for:for:for:for:if:mul:rg" {a(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(0)} -pin  "for:for:for:for:if:mul:rg" {b(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(1)} -pin  "for:for:for:for:if:mul:rg" {b(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(2)} -pin  "for:for:for:for:if:mul:rg" {b(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(3)} -pin  "for:for:for:for:if:mul:rg" {b(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(4)} -pin  "for:for:for:for:if:mul:rg" {b(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(5)} -pin  "for:for:for:for:if:mul:rg" {b(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(6)} -pin  "for:for:for:for:if:mul:rg" {b(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(7)} -pin  "for:for:for:for:if:mul:rg" {b(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(8)} -pin  "for:for:for:for:if:mul:rg" {b(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(9)} -pin  "for:for:for:for:if:mul:rg" {b(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(10)} -pin  "for:for:for:for:if:mul:rg" {b(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(11)} -pin  "for:for:for:for:if:mul:rg" {b(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(12)} -pin  "for:for:for:for:if:mul:rg" {b(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(13)} -pin  "for:for:for:for:if:mul:rg" {b(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(14)} -pin  "for:for:for:for:if:mul:rg" {b(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(15)} -pin  "for:for:for:for:if:mul:rg" {b(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(16)} -pin  "for:for:for:for:if:mul:rg" {b(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(17)} -pin  "for:for:for:for:if:mul:rg" {b(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(18)} -pin  "for:for:for:for:if:mul:rg" {b(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(19)} -pin  "for:for:for:for:if:mul:rg" {b(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(20)} -pin  "for:for:for:for:if:mul:rg" {b(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(21)} -pin  "for:for:for:for:if:mul:rg" {b(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(22)} -pin  "for:for:for:for:if:mul:rg" {b(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(23)} -pin  "for:for:for:for:if:mul:rg" {b(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(24)} -pin  "for:for:for:for:if:mul:rg" {b(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(25)} -pin  "for:for:for:for:if:mul:rg" {b(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(26)} -pin  "for:for:for:for:if:mul:rg" {b(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(27)} -pin  "for:for:for:for:if:mul:rg" {b(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(28)} -pin  "for:for:for:for:if:mul:rg" {b(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(29)} -pin  "for:for:for:for:if:mul:rg" {b(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(30)} -pin  "for:for:for:for:if:mul:rg" {b(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(31)} -pin  "for:for:for:for:if:mul:rg" {b(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {z.out#4(0)} -pin  "for:for:for:for:if:mul:rg" {z(0)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(1)} -pin  "for:for:for:for:if:mul:rg" {z(1)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(2)} -pin  "for:for:for:for:if:mul:rg" {z(2)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(3)} -pin  "for:for:for:for:if:mul:rg" {z(3)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(4)} -pin  "for:for:for:for:if:mul:rg" {z(4)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(5)} -pin  "for:for:for:for:if:mul:rg" {z(5)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(6)} -pin  "for:for:for:for:if:mul:rg" {z(6)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(7)} -pin  "for:for:for:for:if:mul:rg" {z(7)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(8)} -pin  "for:for:for:for:if:mul:rg" {z(8)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(9)} -pin  "for:for:for:for:if:mul:rg" {z(9)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(10)} -pin  "for:for:for:for:if:mul:rg" {z(10)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(11)} -pin  "for:for:for:for:if:mul:rg" {z(11)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(12)} -pin  "for:for:for:for:if:mul:rg" {z(12)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(13)} -pin  "for:for:for:for:if:mul:rg" {z(13)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(14)} -pin  "for:for:for:for:if:mul:rg" {z(14)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(15)} -pin  "for:for:for:for:if:mul:rg" {z(15)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(16)} -pin  "for:for:for:for:if:mul:rg" {z(16)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(17)} -pin  "for:for:for:for:if:mul:rg" {z(17)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(18)} -pin  "for:for:for:for:if:mul:rg" {z(18)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(19)} -pin  "for:for:for:for:if:mul:rg" {z(19)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(20)} -pin  "for:for:for:for:if:mul:rg" {z(20)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(21)} -pin  "for:for:for:for:if:mul:rg" {z(21)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(22)} -pin  "for:for:for:for:if:mul:rg" {z(22)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(23)} -pin  "for:for:for:for:if:mul:rg" {z(23)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(24)} -pin  "for:for:for:for:if:mul:rg" {z(24)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(25)} -pin  "for:for:for:for:if:mul:rg" {z(25)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(26)} -pin  "for:for:for:for:if:mul:rg" {z(26)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(27)} -pin  "for:for:for:for:if:mul:rg" {z(27)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(28)} -pin  "for:for:for:for:if:mul:rg" {z(28)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(29)} -pin  "for:for:for:for:if:mul:rg" {z(29)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(30)} -pin  "for:for:for:for:if:mul:rg" {z(30)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(31)} -pin  "for:for:for:for:if:mul:rg" {z(31)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/conv/conv:core/or} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,2)"
load net {fsm_output(0)} -pin  "or" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(0)#3}
load net {fsm_output(9)} -pin  "or" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(9)#3}
load net {or.cse} -pin  "or" {Z(0)} -attr @path {/conv/conv:core/or.cse}
load inst "reg(sortie:rsc.triosy:obj.ld)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-156 -attr oid 154 -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld)}
load net {sortie:and} -pin  "reg(sortie:rsc.triosy:obj.ld)" {D(0)} -attr @path {/conv/conv:core/sortie:and}
load net {GND} -pin  "reg(sortie:rsc.triosy:obj.ld)" {DRs(0)} -attr @path {/conv/conv:core/0#2}
load net {clk} -pin  "reg(sortie:rsc.triosy:obj.ld)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-157 -attr oid 155 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(sortie:rsc.triosy:obj.ld)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {reg(sortie:rsc.triosy:obj.ld).cse} -pin  "reg(sortie:rsc.triosy:obj.ld)" {Z(0)} -attr @path {/conv/conv:core/reg(sortie:rsc.triosy:obj.ld).cse}
load inst "sortie:and" "and(2,1)" "INTERFACE" -attr @path {/conv/conv:core/sortie:and} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(1,2)"
load net {or.cse} -pin  "sortie:and" {A0(0)} -attr @path {/conv/conv:core/or.cse}
load net {exit:for.sva:mx0} -pin  "sortie:and" {A1(0)} -attr @path {/conv/conv:core/exit:for.sva:mx0}
load net {sortie:and} -pin  "sortie:and" {Z(0)} -attr @path {/conv/conv:core/sortie:and}
load inst "reg(rows#1)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-158 -attr oid 156 -attr vt d -attr @path {/conv/conv:core/reg(rows#1)}
load net {rows:rsci.d(0)} -pin  "reg(rows#1)" {D(0)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(1)} -pin  "reg(rows#1)" {D(1)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(2)} -pin  "reg(rows#1)" {D(2)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(3)} -pin  "reg(rows#1)" {D(3)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(4)} -pin  "reg(rows#1)" {D(4)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(5)} -pin  "reg(rows#1)" {D(5)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(6)} -pin  "reg(rows#1)" {D(6)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(7)} -pin  "reg(rows#1)" {D(7)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(8)} -pin  "reg(rows#1)" {D(8)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(9)} -pin  "reg(rows#1)" {D(9)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(10)} -pin  "reg(rows#1)" {D(10)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(11)} -pin  "reg(rows#1)" {D(11)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(12)} -pin  "reg(rows#1)" {D(12)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(13)} -pin  "reg(rows#1)" {D(13)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(14)} -pin  "reg(rows#1)" {D(14)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(15)} -pin  "reg(rows#1)" {D(15)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(16)} -pin  "reg(rows#1)" {D(16)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(17)} -pin  "reg(rows#1)" {D(17)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(18)} -pin  "reg(rows#1)" {D(18)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(19)} -pin  "reg(rows#1)" {D(19)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(20)} -pin  "reg(rows#1)" {D(20)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(21)} -pin  "reg(rows#1)" {D(21)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(22)} -pin  "reg(rows#1)" {D(22)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(23)} -pin  "reg(rows#1)" {D(23)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(24)} -pin  "reg(rows#1)" {D(24)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(25)} -pin  "reg(rows#1)" {D(25)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(26)} -pin  "reg(rows#1)" {D(26)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(27)} -pin  "reg(rows#1)" {D(27)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(28)} -pin  "reg(rows#1)" {D(28)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(29)} -pin  "reg(rows#1)" {D(29)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(30)} -pin  "reg(rows#1)" {D(30)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(31)} -pin  "reg(rows#1)" {D(31)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {GND} -pin  "reg(rows#1)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(rows#1)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(rows#1)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-159 -attr oid 157 -attr @path {/conv/conv:core/clk}
load net {not#32} -pin  "reg(rows#1)" {en(0)} -attr @path {/conv/conv:core/not#32}
load net {rst} -pin  "reg(rows#1)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {rows#1.sva#2(0)} -pin  "reg(rows#1)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(1)} -pin  "reg(rows#1)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(2)} -pin  "reg(rows#1)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(3)} -pin  "reg(rows#1)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(4)} -pin  "reg(rows#1)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(5)} -pin  "reg(rows#1)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(6)} -pin  "reg(rows#1)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(7)} -pin  "reg(rows#1)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(8)} -pin  "reg(rows#1)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(9)} -pin  "reg(rows#1)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(10)} -pin  "reg(rows#1)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(11)} -pin  "reg(rows#1)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(12)} -pin  "reg(rows#1)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(13)} -pin  "reg(rows#1)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(14)} -pin  "reg(rows#1)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(15)} -pin  "reg(rows#1)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(16)} -pin  "reg(rows#1)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(17)} -pin  "reg(rows#1)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(18)} -pin  "reg(rows#1)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(19)} -pin  "reg(rows#1)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(20)} -pin  "reg(rows#1)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(21)} -pin  "reg(rows#1)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(22)} -pin  "reg(rows#1)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(23)} -pin  "reg(rows#1)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(24)} -pin  "reg(rows#1)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(25)} -pin  "reg(rows#1)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(26)} -pin  "reg(rows#1)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(27)} -pin  "reg(rows#1)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(28)} -pin  "reg(rows#1)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(29)} -pin  "reg(rows#1)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(30)} -pin  "reg(rows#1)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(31)} -pin  "reg(rows#1)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load inst "not#32" "not(1)" "INTERFACE" -attr @path {/conv/conv:core/not#32} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {or.tmp#9} -pin  "not#32" {A(0)} -attr @path {/conv/conv:core/or.tmp#9}
load net {not#32} -pin  "not#32" {Z(0)} -attr @path {/conv/conv:core/not#32}
load inst "reg(for:i)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-160 -attr oid 158 -attr vt d -attr @path {/conv/conv:core/reg(for:i)}
load net {for:i:for:i:for:i:and#1(0)} -pin  "reg(for:i)" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(1)} -pin  "reg(for:i)" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(2)} -pin  "reg(for:i)" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(3)} -pin  "reg(for:i)" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(4)} -pin  "reg(for:i)" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(5)} -pin  "reg(for:i)" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(6)} -pin  "reg(for:i)" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(7)} -pin  "reg(for:i)" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(8)} -pin  "reg(for:i)" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(9)} -pin  "reg(for:i)" {D(9)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(10)} -pin  "reg(for:i)" {D(10)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(11)} -pin  "reg(for:i)" {D(11)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(12)} -pin  "reg(for:i)" {D(12)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(13)} -pin  "reg(for:i)" {D(13)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(14)} -pin  "reg(for:i)" {D(14)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(15)} -pin  "reg(for:i)" {D(15)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(16)} -pin  "reg(for:i)" {D(16)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(17)} -pin  "reg(for:i)" {D(17)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(18)} -pin  "reg(for:i)" {D(18)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(19)} -pin  "reg(for:i)" {D(19)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(20)} -pin  "reg(for:i)" {D(20)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(21)} -pin  "reg(for:i)" {D(21)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(22)} -pin  "reg(for:i)" {D(22)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(23)} -pin  "reg(for:i)" {D(23)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(24)} -pin  "reg(for:i)" {D(24)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(25)} -pin  "reg(for:i)" {D(25)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(26)} -pin  "reg(for:i)" {D(26)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(27)} -pin  "reg(for:i)" {D(27)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(28)} -pin  "reg(for:i)" {D(28)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(29)} -pin  "reg(for:i)" {D(29)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(30)} -pin  "reg(for:i)" {D(30)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(31)} -pin  "reg(for:i)" {D(31)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {GND} -pin  "reg(for:i)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:i)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(for:i)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-161 -attr oid 159 -attr @path {/conv/conv:core/clk}
load net {or.cse} -pin  "reg(for:i)" {en(0)} -attr @path {/conv/conv:core/or.cse}
load net {rst} -pin  "reg(for:i)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:i.sva(0)} -pin  "reg(for:i)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(1)} -pin  "reg(for:i)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(2)} -pin  "reg(for:i)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(3)} -pin  "reg(for:i)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(4)} -pin  "reg(for:i)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(5)} -pin  "reg(for:i)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(6)} -pin  "reg(for:i)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(7)} -pin  "reg(for:i)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(8)} -pin  "reg(for:i)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(9)} -pin  "reg(for:i)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(10)} -pin  "reg(for:i)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(11)} -pin  "reg(for:i)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(12)} -pin  "reg(for:i)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(13)} -pin  "reg(for:i)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(14)} -pin  "reg(for:i)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(15)} -pin  "reg(for:i)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(16)} -pin  "reg(for:i)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(17)} -pin  "reg(for:i)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(18)} -pin  "reg(for:i)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(19)} -pin  "reg(for:i)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(20)} -pin  "reg(for:i)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(21)} -pin  "reg(for:i)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(22)} -pin  "reg(for:i)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(23)} -pin  "reg(for:i)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(24)} -pin  "reg(for:i)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(25)} -pin  "reg(for:i)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(26)} -pin  "reg(for:i)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(27)} -pin  "reg(for:i)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(28)} -pin  "reg(for:i)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(29)} -pin  "reg(for:i)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(30)} -pin  "reg(for:i)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(31)} -pin  "reg(for:i)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load inst "for:i:for:i:for:i:and#1" "and(2,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-162 -attr oid 160 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1} -attr area 32.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(32,2)"
load net {z.out#2(0)} -pin  "for:i:for:i:for:i:and#1" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(1)} -pin  "for:i:for:i:for:i:and#1" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(2)} -pin  "for:i:for:i:for:i:and#1" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(3)} -pin  "for:i:for:i:for:i:and#1" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(4)} -pin  "for:i:for:i:for:i:and#1" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(5)} -pin  "for:i:for:i:for:i:and#1" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(6)} -pin  "for:i:for:i:for:i:and#1" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(7)} -pin  "for:i:for:i:for:i:and#1" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(8)} -pin  "for:i:for:i:for:i:and#1" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(9)} -pin  "for:i:for:i:for:i:and#1" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(10)} -pin  "for:i:for:i:for:i:and#1" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(11)} -pin  "for:i:for:i:for:i:and#1" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(12)} -pin  "for:i:for:i:for:i:and#1" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(13)} -pin  "for:i:for:i:for:i:and#1" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(14)} -pin  "for:i:for:i:for:i:and#1" {A0(14)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(15)} -pin  "for:i:for:i:for:i:and#1" {A0(15)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(16)} -pin  "for:i:for:i:for:i:and#1" {A0(16)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(17)} -pin  "for:i:for:i:for:i:and#1" {A0(17)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(18)} -pin  "for:i:for:i:for:i:and#1" {A0(18)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(19)} -pin  "for:i:for:i:for:i:and#1" {A0(19)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(20)} -pin  "for:i:for:i:for:i:and#1" {A0(20)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(21)} -pin  "for:i:for:i:for:i:and#1" {A0(21)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(22)} -pin  "for:i:for:i:for:i:and#1" {A0(22)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(23)} -pin  "for:i:for:i:for:i:and#1" {A0(23)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(24)} -pin  "for:i:for:i:for:i:and#1" {A0(24)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(25)} -pin  "for:i:for:i:for:i:and#1" {A0(25)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(26)} -pin  "for:i:for:i:for:i:and#1" {A0(26)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(27)} -pin  "for:i:for:i:for:i:and#1" {A0(27)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(28)} -pin  "for:i:for:i:for:i:and#1" {A0(28)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(29)} -pin  "for:i:for:i:for:i:and#1" {A0(29)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(30)} -pin  "for:i:for:i:for:i:and#1" {A0(30)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {z.out#2(31)} -pin  "for:i:for:i:for:i:and#1" {A0(31)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#4}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(17)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(18)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(19)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(20)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(21)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(22)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(23)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(24)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(25)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(26)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(27)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(28)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(29)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(30)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {fsm_output(9)} -pin  "for:i:for:i:for:i:and#1" {A1(31)} -attr vt d -attr @path {/conv/conv:core/for:i:exs#1}
load net {for:i:for:i:for:i:and#1(0)} -pin  "for:i:for:i:for:i:and#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(1)} -pin  "for:i:for:i:for:i:and#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(2)} -pin  "for:i:for:i:for:i:and#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(3)} -pin  "for:i:for:i:for:i:and#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(4)} -pin  "for:i:for:i:for:i:and#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(5)} -pin  "for:i:for:i:for:i:and#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(6)} -pin  "for:i:for:i:for:i:and#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(7)} -pin  "for:i:for:i:for:i:and#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(8)} -pin  "for:i:for:i:for:i:and#1" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(9)} -pin  "for:i:for:i:for:i:and#1" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(10)} -pin  "for:i:for:i:for:i:and#1" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(11)} -pin  "for:i:for:i:for:i:and#1" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(12)} -pin  "for:i:for:i:for:i:and#1" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(13)} -pin  "for:i:for:i:for:i:and#1" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(14)} -pin  "for:i:for:i:for:i:and#1" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(15)} -pin  "for:i:for:i:for:i:and#1" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(16)} -pin  "for:i:for:i:for:i:and#1" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(17)} -pin  "for:i:for:i:for:i:and#1" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(18)} -pin  "for:i:for:i:for:i:and#1" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(19)} -pin  "for:i:for:i:for:i:and#1" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(20)} -pin  "for:i:for:i:for:i:and#1" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(21)} -pin  "for:i:for:i:for:i:and#1" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(22)} -pin  "for:i:for:i:for:i:and#1" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(23)} -pin  "for:i:for:i:for:i:and#1" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(24)} -pin  "for:i:for:i:for:i:and#1" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(25)} -pin  "for:i:for:i:for:i:and#1" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(26)} -pin  "for:i:for:i:for:i:and#1" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(27)} -pin  "for:i:for:i:for:i:and#1" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(28)} -pin  "for:i:for:i:for:i:and#1" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(29)} -pin  "for:i:for:i:for:i:and#1" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(30)} -pin  "for:i:for:i:for:i:and#1" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load net {for:i:for:i:for:i:and#1(31)} -pin  "for:i:for:i:for:i:and#1" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and#1}
load inst "reg(cols#1)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-163 -attr oid 161 -attr vt d -attr @path {/conv/conv:core/reg(cols#1)}
load net {cols:rsci.d(0)} -pin  "reg(cols#1)" {D(0)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(1)} -pin  "reg(cols#1)" {D(1)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(2)} -pin  "reg(cols#1)" {D(2)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(3)} -pin  "reg(cols#1)" {D(3)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(4)} -pin  "reg(cols#1)" {D(4)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(5)} -pin  "reg(cols#1)" {D(5)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(6)} -pin  "reg(cols#1)" {D(6)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(7)} -pin  "reg(cols#1)" {D(7)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(8)} -pin  "reg(cols#1)" {D(8)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(9)} -pin  "reg(cols#1)" {D(9)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(10)} -pin  "reg(cols#1)" {D(10)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(11)} -pin  "reg(cols#1)" {D(11)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(12)} -pin  "reg(cols#1)" {D(12)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(13)} -pin  "reg(cols#1)" {D(13)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(14)} -pin  "reg(cols#1)" {D(14)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(15)} -pin  "reg(cols#1)" {D(15)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(16)} -pin  "reg(cols#1)" {D(16)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(17)} -pin  "reg(cols#1)" {D(17)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(18)} -pin  "reg(cols#1)" {D(18)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(19)} -pin  "reg(cols#1)" {D(19)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(20)} -pin  "reg(cols#1)" {D(20)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(21)} -pin  "reg(cols#1)" {D(21)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(22)} -pin  "reg(cols#1)" {D(22)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(23)} -pin  "reg(cols#1)" {D(23)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(24)} -pin  "reg(cols#1)" {D(24)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(25)} -pin  "reg(cols#1)" {D(25)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(26)} -pin  "reg(cols#1)" {D(26)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(27)} -pin  "reg(cols#1)" {D(27)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(28)} -pin  "reg(cols#1)" {D(28)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(29)} -pin  "reg(cols#1)" {D(29)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(30)} -pin  "reg(cols#1)" {D(30)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {cols:rsci.d(31)} -pin  "reg(cols#1)" {D(31)} -attr vt d -attr @path {/conv/conv:core/cols:rsci.d}
load net {GND} -pin  "reg(cols#1)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(cols#1)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(cols#1)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-164 -attr oid 162 -attr @path {/conv/conv:core/clk}
load net {not} -pin  "reg(cols#1)" {en(0)} -attr @path {/conv/conv:core/not}
load net {rst} -pin  "reg(cols#1)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {cols#1.sva#1(0)} -pin  "reg(cols#1)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(1)} -pin  "reg(cols#1)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(2)} -pin  "reg(cols#1)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(3)} -pin  "reg(cols#1)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(4)} -pin  "reg(cols#1)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(5)} -pin  "reg(cols#1)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(6)} -pin  "reg(cols#1)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(7)} -pin  "reg(cols#1)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(8)} -pin  "reg(cols#1)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(9)} -pin  "reg(cols#1)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(10)} -pin  "reg(cols#1)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(11)} -pin  "reg(cols#1)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(12)} -pin  "reg(cols#1)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(13)} -pin  "reg(cols#1)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(14)} -pin  "reg(cols#1)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(15)} -pin  "reg(cols#1)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(16)} -pin  "reg(cols#1)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(17)} -pin  "reg(cols#1)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(18)} -pin  "reg(cols#1)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(19)} -pin  "reg(cols#1)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(20)} -pin  "reg(cols#1)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(21)} -pin  "reg(cols#1)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(22)} -pin  "reg(cols#1)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(23)} -pin  "reg(cols#1)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(24)} -pin  "reg(cols#1)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(25)} -pin  "reg(cols#1)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(26)} -pin  "reg(cols#1)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(27)} -pin  "reg(cols#1)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(28)} -pin  "reg(cols#1)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(29)} -pin  "reg(cols#1)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(30)} -pin  "reg(cols#1)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(31)} -pin  "reg(cols#1)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load inst "not" "not(1)" "INTERFACE" -attr @path {/conv/conv:core/not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {or.tmp#9} -pin  "not" {A(0)} -attr @path {/conv/conv:core/or.tmp#9}
load net {not} -pin  "not" {Z(0)} -attr @path {/conv/conv:core/not}
load inst "reg(for:for:j)" "reg(32,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-165 -attr oid 163 -attr vt d -attr @path {/conv/conv:core/reg(for:for:j)}
load net {for:i:for:i:for:i:and(0)} -pin  "reg(for:for:j)" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(1)} -pin  "reg(for:for:j)" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(2)} -pin  "reg(for:for:j)" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(3)} -pin  "reg(for:for:j)" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(4)} -pin  "reg(for:for:j)" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(5)} -pin  "reg(for:for:j)" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(6)} -pin  "reg(for:for:j)" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(7)} -pin  "reg(for:for:j)" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(8)} -pin  "reg(for:for:j)" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(9)} -pin  "reg(for:for:j)" {D(9)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(10)} -pin  "reg(for:for:j)" {D(10)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(11)} -pin  "reg(for:for:j)" {D(11)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(12)} -pin  "reg(for:for:j)" {D(12)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(13)} -pin  "reg(for:for:j)" {D(13)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(14)} -pin  "reg(for:for:j)" {D(14)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(15)} -pin  "reg(for:for:j)" {D(15)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(16)} -pin  "reg(for:for:j)" {D(16)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(17)} -pin  "reg(for:for:j)" {D(17)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(18)} -pin  "reg(for:for:j)" {D(18)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(19)} -pin  "reg(for:for:j)" {D(19)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(20)} -pin  "reg(for:for:j)" {D(20)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(21)} -pin  "reg(for:for:j)" {D(21)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(22)} -pin  "reg(for:for:j)" {D(22)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(23)} -pin  "reg(for:for:j)" {D(23)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(24)} -pin  "reg(for:for:j)" {D(24)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(25)} -pin  "reg(for:for:j)" {D(25)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(26)} -pin  "reg(for:for:j)" {D(26)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(27)} -pin  "reg(for:for:j)" {D(27)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(28)} -pin  "reg(for:for:j)" {D(28)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(29)} -pin  "reg(for:for:j)" {D(29)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(30)} -pin  "reg(for:for:j)" {D(30)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(31)} -pin  "reg(for:for:j)" {D(31)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {GND} -pin  "reg(for:for:j)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:j)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(for:for:j)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-166 -attr oid 164 -attr @path {/conv/conv:core/clk}
load net {or#22} -pin  "reg(for:for:j)" {en(0)} -attr @path {/conv/conv:core/or#22}
load net {rst} -pin  "reg(for:for:j)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:j.sva(0)} -pin  "reg(for:for:j)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(1)} -pin  "reg(for:for:j)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(2)} -pin  "reg(for:for:j)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(3)} -pin  "reg(for:for:j)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(4)} -pin  "reg(for:for:j)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(5)} -pin  "reg(for:for:j)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(6)} -pin  "reg(for:for:j)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(7)} -pin  "reg(for:for:j)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(8)} -pin  "reg(for:for:j)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(9)} -pin  "reg(for:for:j)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(10)} -pin  "reg(for:for:j)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(11)} -pin  "reg(for:for:j)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(12)} -pin  "reg(for:for:j)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(13)} -pin  "reg(for:for:j)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(14)} -pin  "reg(for:for:j)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(15)} -pin  "reg(for:for:j)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(16)} -pin  "reg(for:for:j)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(17)} -pin  "reg(for:for:j)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(18)} -pin  "reg(for:for:j)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(19)} -pin  "reg(for:for:j)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(20)} -pin  "reg(for:for:j)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(21)} -pin  "reg(for:for:j)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(22)} -pin  "reg(for:for:j)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(23)} -pin  "reg(for:for:j)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(24)} -pin  "reg(for:for:j)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(25)} -pin  "reg(for:for:j)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(26)} -pin  "reg(for:for:j)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(27)} -pin  "reg(for:for:j)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(28)} -pin  "reg(for:for:j)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(29)} -pin  "reg(for:for:j)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(30)} -pin  "reg(for:for:j)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(31)} -pin  "reg(for:for:j)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load inst "for:i:for:i:for:i:and" "and(2,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-167 -attr oid 165 -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and} -attr area 32.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(32,2)"
load net {z.out#2(0)} -pin  "for:i:for:i:for:i:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(1)} -pin  "for:i:for:i:for:i:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(2)} -pin  "for:i:for:i:for:i:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(3)} -pin  "for:i:for:i:for:i:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(4)} -pin  "for:i:for:i:for:i:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(5)} -pin  "for:i:for:i:for:i:and" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(6)} -pin  "for:i:for:i:for:i:and" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(7)} -pin  "for:i:for:i:for:i:and" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(8)} -pin  "for:i:for:i:for:i:and" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(9)} -pin  "for:i:for:i:for:i:and" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(10)} -pin  "for:i:for:i:for:i:and" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(11)} -pin  "for:i:for:i:for:i:and" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(12)} -pin  "for:i:for:i:for:i:and" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(13)} -pin  "for:i:for:i:for:i:and" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(14)} -pin  "for:i:for:i:for:i:and" {A0(14)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(15)} -pin  "for:i:for:i:for:i:and" {A0(15)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(16)} -pin  "for:i:for:i:for:i:and" {A0(16)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(17)} -pin  "for:i:for:i:for:i:and" {A0(17)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(18)} -pin  "for:i:for:i:for:i:and" {A0(18)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(19)} -pin  "for:i:for:i:for:i:and" {A0(19)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(20)} -pin  "for:i:for:i:for:i:and" {A0(20)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(21)} -pin  "for:i:for:i:for:i:and" {A0(21)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(22)} -pin  "for:i:for:i:for:i:and" {A0(22)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(23)} -pin  "for:i:for:i:for:i:and" {A0(23)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(24)} -pin  "for:i:for:i:for:i:and" {A0(24)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(25)} -pin  "for:i:for:i:for:i:and" {A0(25)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(26)} -pin  "for:i:for:i:for:i:and" {A0(26)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(27)} -pin  "for:i:for:i:for:i:and" {A0(27)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(28)} -pin  "for:i:for:i:for:i:and" {A0(28)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(29)} -pin  "for:i:for:i:for:i:and" {A0(29)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(30)} -pin  "for:i:for:i:for:i:and" {A0(30)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {z.out#2(31)} -pin  "for:i:for:i:for:i:and" {A0(31)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)#1}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(17)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(18)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(19)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(20)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(21)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(22)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(23)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(24)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(25)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(26)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(27)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(28)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(29)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(30)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {fsm_output(8)} -pin  "for:i:for:i:for:i:and" {A1(31)} -attr vt d -attr @path {/conv/conv:core/for:i:exs}
load net {for:i:for:i:for:i:and(0)} -pin  "for:i:for:i:for:i:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(1)} -pin  "for:i:for:i:for:i:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(2)} -pin  "for:i:for:i:for:i:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(3)} -pin  "for:i:for:i:for:i:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(4)} -pin  "for:i:for:i:for:i:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(5)} -pin  "for:i:for:i:for:i:and" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(6)} -pin  "for:i:for:i:for:i:and" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(7)} -pin  "for:i:for:i:for:i:and" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(8)} -pin  "for:i:for:i:for:i:and" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(9)} -pin  "for:i:for:i:for:i:and" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(10)} -pin  "for:i:for:i:for:i:and" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(11)} -pin  "for:i:for:i:for:i:and" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(12)} -pin  "for:i:for:i:for:i:and" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(13)} -pin  "for:i:for:i:for:i:and" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(14)} -pin  "for:i:for:i:for:i:and" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(15)} -pin  "for:i:for:i:for:i:and" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(16)} -pin  "for:i:for:i:for:i:and" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(17)} -pin  "for:i:for:i:for:i:and" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(18)} -pin  "for:i:for:i:for:i:and" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(19)} -pin  "for:i:for:i:for:i:and" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(20)} -pin  "for:i:for:i:for:i:and" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(21)} -pin  "for:i:for:i:for:i:and" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(22)} -pin  "for:i:for:i:for:i:and" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(23)} -pin  "for:i:for:i:for:i:and" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(24)} -pin  "for:i:for:i:for:i:and" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(25)} -pin  "for:i:for:i:for:i:and" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(26)} -pin  "for:i:for:i:for:i:and" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(27)} -pin  "for:i:for:i:for:i:and" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(28)} -pin  "for:i:for:i:for:i:and" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(29)} -pin  "for:i:for:i:for:i:and" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(30)} -pin  "for:i:for:i:for:i:and" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load net {for:i:for:i:for:i:and(31)} -pin  "for:i:for:i:for:i:and" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:i:for:i:for:i:and}
load inst "or#22" "or(2,1)" "INTERFACE" -attr @path {/conv/conv:core/or#22} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,2)"
load net {fsm_output(1)} -pin  "or#22" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(1)#2}
load net {fsm_output(8)} -pin  "or#22" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)}
load net {or#22} -pin  "or#22" {Z(0)} -attr @path {/conv/conv:core/or#22}
load inst "reg(for:for:for:m(4:0))" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-168 -attr oid 166 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:m(4:0))}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(0)} -pin  "reg(for:for:for:m(4:0))" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(1)} -pin  "reg(for:for:for:m(4:0))" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(2)} -pin  "reg(for:for:for:m(4:0))" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(3)} -pin  "reg(for:for:for:m(4:0))" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(4)} -pin  "reg(for:for:for:m(4:0))" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {GND} -pin  "reg(for:for:for:m(4:0))" {DRs(0)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:m(4:0))" {DRs(1)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:m(4:0))" {DRs(2)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:m(4:0))" {DRs(3)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:m(4:0))" {DRs(4)} -attr @path {/conv/conv:core/0#27}
load net {clk} -pin  "reg(for:for:for:m(4:0))" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-169 -attr oid 167 -attr @path {/conv/conv:core/clk}
load net {or#25} -pin  "reg(for:for:for:m(4:0))" {en(0)} -attr @path {/conv/conv:core/or#25}
load net {rst} -pin  "reg(for:for:for:m(4:0))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:m(4:0).sva#4(0)} -pin  "reg(for:for:for:m(4:0))" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(1)} -pin  "reg(for:for:for:m(4:0))" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(2)} -pin  "reg(for:for:for:m(4:0))" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(3)} -pin  "reg(for:for:for:m(4:0))" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(4)} -pin  "reg(for:for:for:m(4:0))" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load inst "for:for:for:m:for:for:for:m:for:for:for:m:and" "and(2,5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-170 -attr oid 168 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and} -attr area 5.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(5,2)"
load net {z.out#3(0)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)}
load net {z.out#3(1)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)}
load net {z.out#3(2)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)}
load net {z.out#3(3)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)}
load net {z.out#3(4)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)}
load net {fsm_output(7)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs#1}
load net {fsm_output(7)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs#1}
load net {fsm_output(7)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs#1}
load net {fsm_output(7)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs#1}
load net {fsm_output(7)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs#1}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(0)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(1)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(2)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(3)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:for:for:for:m:and(4)} -pin  "for:for:for:m:for:for:for:m:for:for:for:m:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:for:for:for:m:and}
load inst "or#25" "or(3,1)" "INTERFACE" -attr @path {/conv/conv:core/or#25} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,3)"
load net {fsm_output(8)} -pin  "or#25" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)#2}
load net {fsm_output(1)} -pin  "or#25" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(1)}
load net {fsm_output(7)} -pin  "or#25" {A2(0)} -attr @path {/conv/conv:core/slc(fsm_output)(7)}
load net {or#25} -pin  "or#25" {Z(0)} -attr @path {/conv/conv:core/or#25}
load inst "reg(for:for:for:acc#1.psp)" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-171 -attr oid 169 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:acc#1.psp)}
load net {for:for:for:acc#1(0)} -pin  "reg(for:for:for:acc#1.psp)" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(1)} -pin  "reg(for:for:for:acc#1.psp)" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(2)} -pin  "reg(for:for:for:acc#1.psp)" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(3)} -pin  "reg(for:for:for:acc#1.psp)" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(4)} -pin  "reg(for:for:for:acc#1.psp)" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {GND} -pin  "reg(for:for:for:acc#1.psp)" {DRs(0)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:acc#1.psp)" {DRs(1)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:acc#1.psp)" {DRs(2)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:acc#1.psp)" {DRs(3)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:acc#1.psp)" {DRs(4)} -attr @path {/conv/conv:core/0#27}
load net {clk} -pin  "reg(for:for:for:acc#1.psp)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-172 -attr oid 170 -attr @path {/conv/conv:core/clk}
load net {reg(for:for:for:nor} -pin  "reg(for:for:for:acc#1.psp)" {en(0)} -attr @path {/conv/conv:core/reg(for:for:for:nor}
load net {rst} -pin  "reg(for:for:for:acc#1.psp)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:acc#1.psp.sva(0)} -pin  "reg(for:for:for:acc#1.psp)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load net {for:for:for:acc#1.psp.sva(1)} -pin  "reg(for:for:for:acc#1.psp)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load net {for:for:for:acc#1.psp.sva(2)} -pin  "reg(for:for:for:acc#1.psp)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load net {for:for:for:acc#1.psp.sva(3)} -pin  "reg(for:for:for:acc#1.psp)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load net {for:for:for:acc#1.psp.sva(4)} -pin  "reg(for:for:for:acc#1.psp)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1.psp.sva}
load inst "for:for:for:acc#1" "add(5,-1,5,-1,5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-173 -attr oid 171 -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1} -attr area 5.000000 -attr delay 1.220000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(5,0,5,0,5)"
load net {for:for:for:m:not(0)} -pin  "for:for:for:acc#1" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(1)} -pin  "for:for:for:acc#1" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(2)} -pin  "for:for:for:acc#1" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(3)} -pin  "for:for:for:acc#1" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(4)} -pin  "for:for:for:acc#1" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {PWR} -pin  "for:for:for:acc#1" {B(0)} -attr @path {/conv/conv:core/-15}
load net {GND} -pin  "for:for:for:acc#1" {B(1)} -attr @path {/conv/conv:core/-15}
load net {GND} -pin  "for:for:for:acc#1" {B(2)} -attr @path {/conv/conv:core/-15}
load net {GND} -pin  "for:for:for:acc#1" {B(3)} -attr @path {/conv/conv:core/-15}
load net {PWR} -pin  "for:for:for:acc#1" {B(4)} -attr @path {/conv/conv:core/-15}
load net {for:for:for:acc#1(0)} -pin  "for:for:for:acc#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(1)} -pin  "for:for:for:acc#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(2)} -pin  "for:for:for:acc#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(3)} -pin  "for:for:for:acc#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load net {for:for:for:acc#1(4)} -pin  "for:for:for:acc#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:acc#1}
load inst "for:for:for:m:not" "not(5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-174 -attr oid 172 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(5)"
load net {for:for:for:m(4:0).sva#4(0)} -pin  "for:for:for:m:not" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(1)} -pin  "for:for:for:m:not" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(2)} -pin  "for:for:for:m:not" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(3)} -pin  "for:for:for:m:not" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(4)} -pin  "for:for:for:m:not" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m:not(0)} -pin  "for:for:for:m:not" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(1)} -pin  "for:for:for:m:not" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(2)} -pin  "for:for:for:m:not" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(3)} -pin  "for:for:for:m:not" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load net {for:for:for:m:not(4)} -pin  "for:for:for:m:not" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:not}
load inst "reg(for:for:for:nor" "nor(4,1)" "INTERFACE" -attr @path {/conv/conv:core/reg(for:for:for:nor} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_nor(1,4)"
load net {fsm_output(4)} -pin  "reg(for:for:for:nor" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(4)#1}
load net {fsm_output(5)} -pin  "reg(for:for:for:nor" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(5)#2}
load net {fsm_output(3)} -pin  "reg(for:for:for:nor" {A2(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#2}
load net {fsm_output(6)} -pin  "reg(for:for:for:nor" {A3(0)} -attr @path {/conv/conv:core/slc(fsm_output)(6)#1}
load net {reg(for:for:for:nor} -pin  "reg(for:for:for:nor" {Z(0)} -attr @path {/conv/conv:core/reg(for:for:for:nor}
load inst "reg(for:for:for:for:n(4:0))" "reg(5,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-175 -attr oid 173 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:n(4:0))}
load net {for:for:for:m:for:for:for:m:and(0)} -pin  "reg(for:for:for:for:n(4:0))" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(1)} -pin  "reg(for:for:for:for:n(4:0))" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(2)} -pin  "reg(for:for:for:for:n(4:0))" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(3)} -pin  "reg(for:for:for:for:n(4:0))" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(4)} -pin  "reg(for:for:for:for:n(4:0))" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))" {DRs(0)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))" {DRs(1)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))" {DRs(2)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))" {DRs(3)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))" {DRs(4)} -attr @path {/conv/conv:core/0#27}
load net {clk} -pin  "reg(for:for:for:for:n(4:0))" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-176 -attr oid 174 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:n(4:0))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:n(4:0).sva(0)} -pin  "reg(for:for:for:for:n(4:0))" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(1)} -pin  "reg(for:for:for:for:n(4:0))" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(2)} -pin  "reg(for:for:for:for:n(4:0))" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(3)} -pin  "reg(for:for:for:for:n(4:0))" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(4)} -pin  "reg(for:for:for:for:n(4:0))" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load inst "for:for:for:m:for:for:for:m:and" "and(2,5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-177 -attr oid 175 -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and} -attr area 5.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(5,2)"
load net {for:for:for:for:n(4:0).sva#3(0)} -pin  "for:for:for:m:for:for:for:m:and" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(1)} -pin  "for:for:for:m:for:for:for:m:and" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(2)} -pin  "for:for:for:m:for:for:for:m:and" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(3)} -pin  "for:for:for:m:for:for:for:m:and" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(4)} -pin  "for:for:for:m:for:for:for:m:and" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {fsm_output(6)} -pin  "for:for:for:m:for:for:for:m:and" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs}
load net {fsm_output(6)} -pin  "for:for:for:m:for:for:for:m:and" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs}
load net {fsm_output(6)} -pin  "for:for:for:m:for:for:for:m:and" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs}
load net {fsm_output(6)} -pin  "for:for:for:m:for:for:for:m:and" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs}
load net {fsm_output(6)} -pin  "for:for:for:m:for:for:for:m:and" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:exs}
load net {for:for:for:m:for:for:for:m:and(0)} -pin  "for:for:for:m:for:for:for:m:and" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(1)} -pin  "for:for:for:m:for:for:for:m:and" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(2)} -pin  "for:for:for:m:for:for:for:m:and" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(3)} -pin  "for:for:for:m:for:for:for:m:and" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load net {for:for:for:m:for:for:for:m:and(4)} -pin  "for:for:for:m:for:for:for:m:and" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:for:for:for:m:and}
load inst "reg(for:for:for:for:if:slc(jj)(2-0))#1" "reg(3,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-178 -attr oid 176 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:slc(jj)(2-0))#1}
load net {jj.sva(0)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {D(0)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(2-0)}
load net {jj.sva(1)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {D(1)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(2-0)}
load net {jj.sva(2)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {D(2)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(2-0)}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {DRs(0)} -attr @path {/conv/conv:core/0#28}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {DRs(1)} -attr @path {/conv/conv:core/0#28}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {DRs(2)} -attr @path {/conv/conv:core/0#28}
load net {clk} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-179 -attr oid 177 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(0)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(2-0).itm#3}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(1)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(2-0).itm#3}
load net {for:for:for:for:if:slc(jj)(2-0).itm#3(2)} -pin  "reg(for:for:for:for:if:slc(jj)(2-0))#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(2-0).itm#3}
load inst "reg(for:for:for:for:if:slc(jj)(15-3))" "reg(13,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-180 -attr oid 178 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:slc(jj)(15-3))}
load net {jj.sva(3)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(0)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(4)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(1)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(5)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(2)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(6)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(3)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(7)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(4)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(8)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(5)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(9)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(6)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(10)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(7)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(11)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(8)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(12)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(9)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(13)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(10)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(14)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(11)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {jj.sva(15)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {D(12)} -attr vt d -attr @path {/conv/conv:core/jj:slc(jj.sva)(15-3)}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(0)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(1)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(2)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(3)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(4)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(5)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(6)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(7)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(8)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(9)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(10)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(11)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {DRs(12)} -attr @path {/conv/conv:core/0#29}
load net {clk} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-181 -attr oid 179 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(0)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(1)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(2)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(3)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(4)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(5)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(6)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(7)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(8)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(9)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(10)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(11)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(12)} -pin  "reg(for:for:for:for:if:slc(jj)(15-3))" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load inst "reg(for:for:for:for:if:slc(ii)(28-0))" "reg(13,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-182 -attr oid 180 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:slc(ii)(28-0))}
load net {for:for:for:for:acc#3.tmp(0)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(0)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(1)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(1)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(2)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(2)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(3)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(3)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(4)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(4)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(5)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(5)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(6)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(6)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(7)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(7)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(8)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(8)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(9)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(9)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(10)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(10)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(11)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(11)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {for:for:for:for:acc#3.tmp(12)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {D(12)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(12-0)}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(0)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(1)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(2)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(3)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(4)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(5)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(6)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(7)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(8)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(9)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(10)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(11)} -attr @path {/conv/conv:core/0#29}
load net {GND} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {DRs(12)} -attr @path {/conv/conv:core/0#29}
load net {clk} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-183 -attr oid 181 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(0)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(1)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(2)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(3)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(4)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(5)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(6)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(7)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(8)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(9)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(10)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(11)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(12)} -pin  "reg(for:for:for:for:if:slc(ii)(28-0))" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(ii)(28-0).itm#2}
load inst "reg(for:for:for:for:if:acc.psp)" "reg(14,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-184 -attr oid 182 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:acc.psp)}
load net {for:for:for:for:if:acc.psp.sva(0)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(1)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(2)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(3)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(4)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(5)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(6)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(7)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(8)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(9)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(10)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(11)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(12)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(13)} -pin  "reg(for:for:for:for:if:acc.psp)" {D(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(0)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(1)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(2)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(3)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(4)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(5)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(6)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(7)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(8)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(9)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(10)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(11)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(12)} -attr @path {/conv/conv:core/0#30}
load net {GND} -pin  "reg(for:for:for:for:if:acc.psp)" {DRs(13)} -attr @path {/conv/conv:core/0#30}
load net {clk} -pin  "reg(for:for:for:for:if:acc.psp)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-185 -attr oid 183 -attr @path {/conv/conv:core/clk}
load net {reg(for:for:for:for:if:for:for:for:for:if:not} -pin  "reg(for:for:for:for:if:acc.psp)" {en(0)} -attr @path {/conv/conv:core/reg(for:for:for:for:if:for:for:for:for:if:not}
load net {rst} -pin  "reg(for:for:for:for:if:acc.psp)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:acc.psp.sva#1(0)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(1)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(2)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(3)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(4)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(5)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(6)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(7)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(8)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(9)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(10)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(11)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(12)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(13)} -pin  "reg(for:for:for:for:if:acc.psp)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load inst "reg(for:for:for:for:if:for:for:for:for:if:not" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-186 -attr oid 184 -attr @path {/conv/conv:core/reg(for:for:for:for:if:for:for:for:for:if:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {fsm_output(4)} -pin  "reg(for:for:for:for:if:for:for:for:for:if:not" {A(0)} -attr @path {/conv/conv:core/slc(fsm_output)(4)#3}
load net {reg(for:for:for:for:if:for:for:for:for:if:not} -pin  "reg(for:for:for:for:if:for:for:for:for:if:not" {Z(0)} -attr @path {/conv/conv:core/reg(for:for:for:for:if:for:for:for:for:if:not}
load inst "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-187 -attr oid 185 -attr @path {/conv/conv:core/reg(for:for:for:for:slc(for:for:for:for:acc)(5))}
load net {z.out(4)} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {D(0)} -attr @path {/conv/conv:core/for:for:for:for:slc(z.out)(4-0)}
load net {GND} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {DRs(0)} -attr @path {/conv/conv:core/0#31}
load net {clk} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-188 -attr oid 186 -attr @path {/conv/conv:core/clk}
load net {fsm_output(3)} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {en(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#3}
load net {rst} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:slc(for:for:for:for:acc)(5).itm} -pin  "reg(for:for:for:for:slc(for:for:for:for:acc)(5))" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:slc(for:for:for:for:acc)(5).itm}
load inst "reg(for:for:for:for:if:for:for:for:for:if:and#2)" "reg(1,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-189 -attr oid 187 -attr @path {/conv/conv:core/reg(for:for:for:for:if:for:for:for:for:if:and#2)}
load net {for:for:for:for:if:for:for:for:for:if:and#2} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {D(0)} -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2}
load net {GND} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {DRs(0)} -attr @path {/conv/conv:core/0#31}
load net {clk} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-190 -attr oid 188 -attr @path {/conv/conv:core/clk}
load net {fsm_output(3)} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {en(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#5}
load net {rst} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:for:for:for:for:if:and#2.itm} -pin  "reg(for:for:for:for:if:for:for:for:for:if:and#2)" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2.itm}
load inst "for:for:for:for:if:for:for:for:for:if:and#2" "and(4,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-191 -attr oid 189 -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_and(1,2)"
load net {z.out#1(32)} -pin  "for:for:for:for:if:for:for:for:for:if:and#2" {A0(0)} -attr @path {/conv/conv:core/for:slc(z.out#1)(32)#3}
load net {for:for:for:for:aif#1:not#1} -pin  "for:for:for:for:if:for:for:for:for:if:and#2" {A1(0)} -attr @path {/conv/conv:core/for:for:for:for:aif#1:not#1}
load net {for:for:for:for:aif:acc(32)} -pin  "for:for:for:for:if:for:for:for:for:if:and#2" {A2(0)} -attr @path {/conv/conv:core/for:for:for:for:aif:acc.tmp(32)}
load net {for:for:for:for:if:not#1} -pin  "for:for:for:for:if:for:for:for:for:if:and#2" {A3(0)} -attr @path {/conv/conv:core/for:for:for:for:if:not#1}
load net {for:for:for:for:if:for:for:for:for:if:and#2} -pin  "for:for:for:for:if:for:for:for:for:if:and#2" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2}
load inst "for:for:for:for:aif#1:not#1" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-192 -attr oid 190 -attr @path {/conv/conv:core/for:for:for:for:aif#1:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {jj.sva(31)} -pin  "for:for:for:for:aif#1:not#1" {A(0)} -attr @path {/conv/conv:core/jj:slc(jj.sva)(31)#2}
load net {for:for:for:for:aif#1:not#1} -pin  "for:for:for:for:aif#1:not#1" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:aif#1:not#1}
load inst "for:for:for:for:if:not#1" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-193 -attr oid 191 -attr @path {/conv/conv:core/for:for:for:for:if:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {for:for:for:for:acc#3.tmp(31)} -pin  "for:for:for:for:if:not#1" {A(0)} -attr @path {/conv/conv:core/ii:slc(ii.sva)(31)}
load net {for:for:for:for:if:not#1} -pin  "for:for:for:for:if:not#1" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:if:not#1}
load inst "reg(for:for:for:for:n(4:0))#1" "reg(5,1,1,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-194 -attr oid 192 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:n(4:0))#1}
load net {z.out#3(0)} -pin  "reg(for:for:for:for:n(4:0))#1" {D(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)#3}
load net {z.out#3(1)} -pin  "reg(for:for:for:for:n(4:0))#1" {D(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)#3}
load net {z.out#3(2)} -pin  "reg(for:for:for:for:n(4:0))#1" {D(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)#3}
load net {z.out#3(3)} -pin  "reg(for:for:for:for:n(4:0))#1" {D(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)#3}
load net {z.out#3(4)} -pin  "reg(for:for:for:for:n(4:0))#1" {D(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(z.out#3)(4-0)#3}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))#1" {DRs(0)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))#1" {DRs(1)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))#1" {DRs(2)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))#1" {DRs(3)} -attr @path {/conv/conv:core/0#27}
load net {GND} -pin  "reg(for:for:for:for:n(4:0))#1" {DRs(4)} -attr @path {/conv/conv:core/0#27}
load net {clk} -pin  "reg(for:for:for:for:n(4:0))#1" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-195 -attr oid 193 -attr @path {/conv/conv:core/clk}
load net {fsm_output(3)} -pin  "reg(for:for:for:for:n(4:0))#1" {en(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#4}
load net {rst} -pin  "reg(for:for:for:for:n(4:0))#1" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:n(4:0).sva#3(0)} -pin  "reg(for:for:for:for:n(4:0))#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(1)} -pin  "reg(for:for:for:for:n(4:0))#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(2)} -pin  "reg(for:for:for:for:n(4:0))#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(3)} -pin  "reg(for:for:for:for:n(4:0))#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load net {for:for:for:for:n(4:0).sva#3(4)} -pin  "reg(for:for:for:for:n(4:0))#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva#3}
load inst "reg(for:for:for:for:if:asn#6)" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-196 -attr oid 194 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:asn#6)}
load net {kernel:rsci.data_out_d(0)} -pin  "reg(for:for:for:for:if:asn#6)" {D(0)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(1)} -pin  "reg(for:for:for:for:if:asn#6)" {D(1)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(2)} -pin  "reg(for:for:for:for:if:asn#6)" {D(2)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(3)} -pin  "reg(for:for:for:for:if:asn#6)" {D(3)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(4)} -pin  "reg(for:for:for:for:if:asn#6)" {D(4)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(5)} -pin  "reg(for:for:for:for:if:asn#6)" {D(5)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(6)} -pin  "reg(for:for:for:for:if:asn#6)" {D(6)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(7)} -pin  "reg(for:for:for:for:if:asn#6)" {D(7)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(8)} -pin  "reg(for:for:for:for:if:asn#6)" {D(8)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(9)} -pin  "reg(for:for:for:for:if:asn#6)" {D(9)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(10)} -pin  "reg(for:for:for:for:if:asn#6)" {D(10)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(11)} -pin  "reg(for:for:for:for:if:asn#6)" {D(11)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(12)} -pin  "reg(for:for:for:for:if:asn#6)" {D(12)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(13)} -pin  "reg(for:for:for:for:if:asn#6)" {D(13)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(14)} -pin  "reg(for:for:for:for:if:asn#6)" {D(14)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(15)} -pin  "reg(for:for:for:for:if:asn#6)" {D(15)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(16)} -pin  "reg(for:for:for:for:if:asn#6)" {D(16)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(17)} -pin  "reg(for:for:for:for:if:asn#6)" {D(17)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(18)} -pin  "reg(for:for:for:for:if:asn#6)" {D(18)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(19)} -pin  "reg(for:for:for:for:if:asn#6)" {D(19)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(20)} -pin  "reg(for:for:for:for:if:asn#6)" {D(20)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(21)} -pin  "reg(for:for:for:for:if:asn#6)" {D(21)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(22)} -pin  "reg(for:for:for:for:if:asn#6)" {D(22)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(23)} -pin  "reg(for:for:for:for:if:asn#6)" {D(23)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(24)} -pin  "reg(for:for:for:for:if:asn#6)" {D(24)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(25)} -pin  "reg(for:for:for:for:if:asn#6)" {D(25)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(26)} -pin  "reg(for:for:for:for:if:asn#6)" {D(26)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(27)} -pin  "reg(for:for:for:for:if:asn#6)" {D(27)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(28)} -pin  "reg(for:for:for:for:if:asn#6)" {D(28)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(29)} -pin  "reg(for:for:for:for:if:asn#6)" {D(29)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(30)} -pin  "reg(for:for:for:for:if:asn#6)" {D(30)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(31)} -pin  "reg(for:for:for:for:if:asn#6)" {D(31)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.data_out_d}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#6)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(for:for:for:for:if:asn#6)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-197 -attr oid 195 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:if:asn#6)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:asn#6.itm#2(0)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(1)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(2)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(3)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(4)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(5)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(6)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(7)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(8)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(9)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(10)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(11)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(12)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(13)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(14)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(15)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(16)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(17)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(18)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(19)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(20)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(21)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(22)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(23)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(24)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(25)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(26)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(27)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(28)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(29)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(30)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(31)} -pin  "reg(for:for:for:for:if:asn#6)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load inst "reg(for:for:for:for:if:asn#7)" "reg(32,1,0,0,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-198 -attr oid 196 -attr vt d -attr @path {/conv/conv:core/reg(for:for:for:for:if:asn#7)}
load net {sortie:rsci.data_out_d(0)} -pin  "reg(for:for:for:for:if:asn#7)" {D(0)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(1)} -pin  "reg(for:for:for:for:if:asn#7)" {D(1)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(2)} -pin  "reg(for:for:for:for:if:asn#7)" {D(2)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(3)} -pin  "reg(for:for:for:for:if:asn#7)" {D(3)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(4)} -pin  "reg(for:for:for:for:if:asn#7)" {D(4)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(5)} -pin  "reg(for:for:for:for:if:asn#7)" {D(5)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(6)} -pin  "reg(for:for:for:for:if:asn#7)" {D(6)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(7)} -pin  "reg(for:for:for:for:if:asn#7)" {D(7)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(8)} -pin  "reg(for:for:for:for:if:asn#7)" {D(8)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(9)} -pin  "reg(for:for:for:for:if:asn#7)" {D(9)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(10)} -pin  "reg(for:for:for:for:if:asn#7)" {D(10)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(11)} -pin  "reg(for:for:for:for:if:asn#7)" {D(11)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(12)} -pin  "reg(for:for:for:for:if:asn#7)" {D(12)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(13)} -pin  "reg(for:for:for:for:if:asn#7)" {D(13)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(14)} -pin  "reg(for:for:for:for:if:asn#7)" {D(14)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(15)} -pin  "reg(for:for:for:for:if:asn#7)" {D(15)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(16)} -pin  "reg(for:for:for:for:if:asn#7)" {D(16)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(17)} -pin  "reg(for:for:for:for:if:asn#7)" {D(17)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(18)} -pin  "reg(for:for:for:for:if:asn#7)" {D(18)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(19)} -pin  "reg(for:for:for:for:if:asn#7)" {D(19)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(20)} -pin  "reg(for:for:for:for:if:asn#7)" {D(20)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(21)} -pin  "reg(for:for:for:for:if:asn#7)" {D(21)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(22)} -pin  "reg(for:for:for:for:if:asn#7)" {D(22)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(23)} -pin  "reg(for:for:for:for:if:asn#7)" {D(23)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(24)} -pin  "reg(for:for:for:for:if:asn#7)" {D(24)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(25)} -pin  "reg(for:for:for:for:if:asn#7)" {D(25)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(26)} -pin  "reg(for:for:for:for:if:asn#7)" {D(26)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(27)} -pin  "reg(for:for:for:for:if:asn#7)" {D(27)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(28)} -pin  "reg(for:for:for:for:if:asn#7)" {D(28)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(29)} -pin  "reg(for:for:for:for:if:asn#7)" {D(29)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(30)} -pin  "reg(for:for:for:for:if:asn#7)" {D(30)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(31)} -pin  "reg(for:for:for:for:if:asn#7)" {D(31)} -attr vt d -attr @path {/conv/conv:core/sortie:rsci.data_out_d}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(0)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(1)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(2)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(3)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(4)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(5)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(6)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(7)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(8)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(9)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(10)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(11)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(12)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(13)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(14)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(15)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(16)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(17)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(18)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(19)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(20)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(21)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(22)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(23)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(24)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(25)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(26)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(27)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(28)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(29)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(30)} -attr @path {/conv/conv:core/0#26}
load net {GND} -pin  "reg(for:for:for:for:if:asn#7)" {DRs(31)} -attr @path {/conv/conv:core/0#26}
load net {clk} -pin  "reg(for:for:for:for:if:asn#7)" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-199 -attr oid 197 -attr @path {/conv/conv:core/clk}
load net {rst} -pin  "reg(for:for:for:for:if:asn#7)" {Rs(0)} -attr @path {/conv/conv:core/rst}
load net {for:for:for:for:if:asn#7.itm#2(0)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(1)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(2)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(3)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(4)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(5)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(6)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(7)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(8)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(9)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(10)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(11)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(12)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(13)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(14)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(15)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(16)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(17)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(18)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(19)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(20)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(21)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(22)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(23)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(24)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(25)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(26)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(27)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(28)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(29)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(30)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(31)} -pin  "reg(for:for:for:for:if:asn#7)" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load inst "for:mux" "mux(2,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-200 -attr oid 198 -attr @path {/conv/conv:core/for:mux} -attr area 1.001000 -attr delay 0.130000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux(1,1,2)"
load net {for:not} -pin  "for:mux" {A0(0)} -attr @path {/conv/conv:core/for:not}
load net {for:not#1} -pin  "for:mux" {A1(0)} -attr @path {/conv/conv:core/for:not#1}
load net {fsm_output(9)} -pin  "for:mux" {S(0)} -attr @path {/conv/conv:core/slc(fsm_output)(9)#8}
load net {exit:for.sva:mx0} -pin  "for:mux" {Z(0)} -attr @path {/conv/conv:core/exit:for.sva:mx0}
load inst "for:not" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-201 -attr oid 199 -attr @path {/conv/conv:core/for:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {z.out#1(32)} -pin  "for:not" {A(0)} -attr @path {/conv/conv:core/for:slc(z.out#1)(32)}
load net {for:not} -pin  "for:not" {Z(0)} -attr @path {/conv/conv:core/for:not}
load inst "for:not#1" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-202 -attr oid 200 -attr @path {/conv/conv:core/for:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {z.out#2(32)} -pin  "for:not#1" {A(0)} -attr @path {/conv/conv:core/for:slc(z.out#2)(32)}
load net {for:not#1} -pin  "for:not#1" {Z(0)} -attr @path {/conv/conv:core/for:not#1}
load inst "for:for:mux" "mux(2,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-203 -attr oid 201 -attr @path {/conv/conv:core/for:for:mux} -attr area 1.001000 -attr delay 0.130000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux(1,1,2)"
load net {for:for:not} -pin  "for:for:mux" {A0(0)} -attr @path {/conv/conv:core/for:for:not}
load net {for:for:not#1} -pin  "for:for:mux" {A1(0)} -attr @path {/conv/conv:core/for:for:not#1}
load net {fsm_output(8)} -pin  "for:for:mux" {S(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)#6}
load net {exit:for:for.sva:mx0} -pin  "for:for:mux" {Z(0)} -attr @path {/conv/conv:core/exit:for:for.sva:mx0}
load inst "for:for:not" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-204 -attr oid 202 -attr @path {/conv/conv:core/for:for:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {z.out#1(32)} -pin  "for:for:not" {A(0)} -attr @path {/conv/conv:core/for:slc(z.out#1)(32)#1}
load net {for:for:not} -pin  "for:for:not" {Z(0)} -attr @path {/conv/conv:core/for:for:not}
load inst "for:for:not#1" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-205 -attr oid 203 -attr @path {/conv/conv:core/for:for:not#1} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {z.out#2(32)} -pin  "for:for:not#1" {A(0)} -attr @path {/conv/conv:core/for:slc(z.out#2)(32)#1}
load net {for:for:not#1} -pin  "for:for:not#1" {Z(0)} -attr @path {/conv/conv:core/for:for:not#1}
load inst "for:for:for:for:if:acc" "add(14,-1,14,-1,14)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-206 -attr oid 204 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc} -attr area 14.000000 -attr delay 1.445000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(14,0,14,0,14)"
load net {z.out#4(0)} -pin  "for:for:for:for:if:acc" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(1)} -pin  "for:for:for:for:if:acc" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(2)} -pin  "for:for:for:for:if:acc" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(3)} -pin  "for:for:for:for:if:acc" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(4)} -pin  "for:for:for:for:if:acc" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(5)} -pin  "for:for:for:for:if:acc" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(6)} -pin  "for:for:for:for:if:acc" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(7)} -pin  "for:for:for:for:if:acc" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(8)} -pin  "for:for:for:for:if:acc" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(9)} -pin  "for:for:for:for:if:acc" {A(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(10)} -pin  "for:for:for:for:if:acc" {A(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(11)} -pin  "for:for:for:for:if:acc" {A(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(12)} -pin  "for:for:for:for:if:acc" {A(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {z.out#4(13)} -pin  "for:for:for:for:if:acc" {A(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(13-0)}
load net {for:for:j.sva(3)} -pin  "for:for:for:for:if:acc" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(4)} -pin  "for:for:for:for:if:acc" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(5)} -pin  "for:for:for:for:if:acc" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(6)} -pin  "for:for:for:for:if:acc" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(7)} -pin  "for:for:for:for:if:acc" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(8)} -pin  "for:for:for:for:if:acc" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(9)} -pin  "for:for:for:for:if:acc" {B(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(10)} -pin  "for:for:for:for:if:acc" {B(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(11)} -pin  "for:for:for:for:if:acc" {B(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(12)} -pin  "for:for:for:for:if:acc" {B(9)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(13)} -pin  "for:for:for:for:if:acc" {B(10)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(14)} -pin  "for:for:for:for:if:acc" {B(11)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(15)} -pin  "for:for:for:for:if:acc" {B(12)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:j.sva(16)} -pin  "for:for:for:for:if:acc" {B(13)} -attr vt d -attr @path {/conv/conv:core/for:for:j:slc(for:for:j.sva)(16-3)}
load net {for:for:for:for:if:acc.psp.sva(0)} -pin  "for:for:for:for:if:acc" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(1)} -pin  "for:for:for:for:if:acc" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(2)} -pin  "for:for:for:for:if:acc" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(3)} -pin  "for:for:for:for:if:acc" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(4)} -pin  "for:for:for:for:if:acc" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(5)} -pin  "for:for:for:for:if:acc" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(6)} -pin  "for:for:for:for:if:acc" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(7)} -pin  "for:for:for:for:if:acc" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(8)} -pin  "for:for:for:for:if:acc" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(9)} -pin  "for:for:for:for:if:acc" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(10)} -pin  "for:for:for:for:if:acc" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(11)} -pin  "for:for:for:for:if:acc" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(12)} -pin  "for:for:for:for:if:acc" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(13)} -pin  "for:for:for:for:if:acc" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load inst "for:for:for:for:acc#5" "add(5,1,32,-1,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-207 -attr oid 205 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#5} -attr area 32.000000 -attr delay 1.895000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,0,6,1,32)"
load net {for:for:for:for:n(4:0).sva(0)} -pin  "for:for:for:for:acc#5" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#1}
load net {for:for:for:for:n(4:0).sva(1)} -pin  "for:for:for:for:acc#5" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#1}
load net {for:for:for:for:n(4:0).sva(2)} -pin  "for:for:for:for:acc#5" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#1}
load net {for:for:for:for:acc#17(0)} -pin  "for:for:for:for:acc#5" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#1}
load net {for:for:for:for:acc#17(1)} -pin  "for:for:for:for:acc#5" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#1}
load net {for:for:j.sva(0)} -pin  "for:for:for:for:acc#5" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(1)} -pin  "for:for:for:for:acc#5" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(2)} -pin  "for:for:for:for:acc#5" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(3)} -pin  "for:for:for:for:acc#5" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(4)} -pin  "for:for:for:for:acc#5" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(5)} -pin  "for:for:for:for:acc#5" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(6)} -pin  "for:for:for:for:acc#5" {B(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(7)} -pin  "for:for:for:for:acc#5" {B(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(8)} -pin  "for:for:for:for:acc#5" {B(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(9)} -pin  "for:for:for:for:acc#5" {B(9)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(10)} -pin  "for:for:for:for:acc#5" {B(10)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(11)} -pin  "for:for:for:for:acc#5" {B(11)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(12)} -pin  "for:for:for:for:acc#5" {B(12)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(13)} -pin  "for:for:for:for:acc#5" {B(13)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(14)} -pin  "for:for:for:for:acc#5" {B(14)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(15)} -pin  "for:for:for:for:acc#5" {B(15)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(16)} -pin  "for:for:for:for:acc#5" {B(16)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(17)} -pin  "for:for:for:for:acc#5" {B(17)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(18)} -pin  "for:for:for:for:acc#5" {B(18)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(19)} -pin  "for:for:for:for:acc#5" {B(19)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(20)} -pin  "for:for:for:for:acc#5" {B(20)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(21)} -pin  "for:for:for:for:acc#5" {B(21)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(22)} -pin  "for:for:for:for:acc#5" {B(22)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(23)} -pin  "for:for:for:for:acc#5" {B(23)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(24)} -pin  "for:for:for:for:acc#5" {B(24)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(25)} -pin  "for:for:for:for:acc#5" {B(25)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(26)} -pin  "for:for:for:for:acc#5" {B(26)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(27)} -pin  "for:for:for:for:acc#5" {B(27)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(28)} -pin  "for:for:for:for:acc#5" {B(28)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(29)} -pin  "for:for:for:for:acc#5" {B(29)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(30)} -pin  "for:for:for:for:acc#5" {B(30)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(31)} -pin  "for:for:for:for:acc#5" {B(31)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {jj.sva(0)} -pin  "for:for:for:for:acc#5" {Z(0)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(1)} -pin  "for:for:for:for:acc#5" {Z(1)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(2)} -pin  "for:for:for:for:acc#5" {Z(2)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(3)} -pin  "for:for:for:for:acc#5" {Z(3)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(4)} -pin  "for:for:for:for:acc#5" {Z(4)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(5)} -pin  "for:for:for:for:acc#5" {Z(5)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(6)} -pin  "for:for:for:for:acc#5" {Z(6)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(7)} -pin  "for:for:for:for:acc#5" {Z(7)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(8)} -pin  "for:for:for:for:acc#5" {Z(8)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(9)} -pin  "for:for:for:for:acc#5" {Z(9)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(10)} -pin  "for:for:for:for:acc#5" {Z(10)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(11)} -pin  "for:for:for:for:acc#5" {Z(11)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(12)} -pin  "for:for:for:for:acc#5" {Z(12)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(13)} -pin  "for:for:for:for:acc#5" {Z(13)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(14)} -pin  "for:for:for:for:acc#5" {Z(14)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(15)} -pin  "for:for:for:for:acc#5" {Z(15)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(16)} -pin  "for:for:for:for:acc#5" {Z(16)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(17)} -pin  "for:for:for:for:acc#5" {Z(17)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(18)} -pin  "for:for:for:for:acc#5" {Z(18)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(19)} -pin  "for:for:for:for:acc#5" {Z(19)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(20)} -pin  "for:for:for:for:acc#5" {Z(20)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(21)} -pin  "for:for:for:for:acc#5" {Z(21)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(22)} -pin  "for:for:for:for:acc#5" {Z(22)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(23)} -pin  "for:for:for:for:acc#5" {Z(23)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(24)} -pin  "for:for:for:for:acc#5" {Z(24)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(25)} -pin  "for:for:for:for:acc#5" {Z(25)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(26)} -pin  "for:for:for:for:acc#5" {Z(26)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(27)} -pin  "for:for:for:for:acc#5" {Z(27)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(28)} -pin  "for:for:for:for:acc#5" {Z(28)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(29)} -pin  "for:for:for:for:acc#5" {Z(29)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(30)} -pin  "for:for:for:for:acc#5" {Z(30)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(31)} -pin  "for:for:for:for:acc#5" {Z(31)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load inst "for:for:for:for:acc#17" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-208 -attr oid 206 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#17} -attr area 2.001000 -attr delay 1.145000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(2,0,1,1,2)"
load net {for:for:for:for:n(4:0).sva(3)} -pin  "for:for:for:for:acc#17" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n:slc(for:for:for:for:n(4:0).sva)(4-3)}
load net {for:for:for:for:n(4:0).sva(4)} -pin  "for:for:for:for:acc#17" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n:slc(for:for:for:for:n(4:0).sva)(4-3)}
load net {PWR} -pin  "for:for:for:for:acc#17" {B(0)} -attr @path {/conv/conv:core/-1}
load net {for:for:for:for:acc#17(0)} -pin  "for:for:for:for:acc#17" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#17}
load net {for:for:for:for:acc#17(1)} -pin  "for:for:for:for:acc#17" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#17}
load inst "for:for:for:for:acc#3" "add(6,1,32,-1,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-209 -attr oid 207 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3} -attr area 32.000000 -attr delay 1.895000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,0,6,1,32)"
load net {for:for:for:m(4:0).sva#4(0)} -pin  "for:for:for:for:acc#3" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:for:for:m(4:0).sva#4(1)} -pin  "for:for:for:for:acc#3" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:for:for:m(4:0).sva#4(2)} -pin  "for:for:for:for:acc#3" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:for:for:for:acc#16(0)} -pin  "for:for:for:for:acc#3" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:for:for:for:acc#16(1)} -pin  "for:for:for:for:acc#3" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:for:for:for:acc#16(2)} -pin  "for:for:for:for:acc#3" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#2}
load net {for:i.sva(0)} -pin  "for:for:for:for:acc#3" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(1)} -pin  "for:for:for:for:acc#3" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(2)} -pin  "for:for:for:for:acc#3" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(3)} -pin  "for:for:for:for:acc#3" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(4)} -pin  "for:for:for:for:acc#3" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(5)} -pin  "for:for:for:for:acc#3" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(6)} -pin  "for:for:for:for:acc#3" {B(6)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(7)} -pin  "for:for:for:for:acc#3" {B(7)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(8)} -pin  "for:for:for:for:acc#3" {B(8)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(9)} -pin  "for:for:for:for:acc#3" {B(9)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(10)} -pin  "for:for:for:for:acc#3" {B(10)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(11)} -pin  "for:for:for:for:acc#3" {B(11)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(12)} -pin  "for:for:for:for:acc#3" {B(12)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(13)} -pin  "for:for:for:for:acc#3" {B(13)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(14)} -pin  "for:for:for:for:acc#3" {B(14)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(15)} -pin  "for:for:for:for:acc#3" {B(15)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(16)} -pin  "for:for:for:for:acc#3" {B(16)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(17)} -pin  "for:for:for:for:acc#3" {B(17)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(18)} -pin  "for:for:for:for:acc#3" {B(18)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(19)} -pin  "for:for:for:for:acc#3" {B(19)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(20)} -pin  "for:for:for:for:acc#3" {B(20)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(21)} -pin  "for:for:for:for:acc#3" {B(21)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(22)} -pin  "for:for:for:for:acc#3" {B(22)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(23)} -pin  "for:for:for:for:acc#3" {B(23)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(24)} -pin  "for:for:for:for:acc#3" {B(24)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(25)} -pin  "for:for:for:for:acc#3" {B(25)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(26)} -pin  "for:for:for:for:acc#3" {B(26)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(27)} -pin  "for:for:for:for:acc#3" {B(27)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(28)} -pin  "for:for:for:for:acc#3" {B(28)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(29)} -pin  "for:for:for:for:acc#3" {B(29)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(30)} -pin  "for:for:for:for:acc#3" {B(30)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(31)} -pin  "for:for:for:for:acc#3" {B(31)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:for:for:for:acc#3.tmp(0)} -pin  "for:for:for:for:acc#3" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(1)} -pin  "for:for:for:for:acc#3" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(2)} -pin  "for:for:for:for:acc#3" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(3)} -pin  "for:for:for:for:acc#3" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(4)} -pin  "for:for:for:for:acc#3" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(5)} -pin  "for:for:for:for:acc#3" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(6)} -pin  "for:for:for:for:acc#3" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(7)} -pin  "for:for:for:for:acc#3" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(8)} -pin  "for:for:for:for:acc#3" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(9)} -pin  "for:for:for:for:acc#3" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(10)} -pin  "for:for:for:for:acc#3" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(11)} -pin  "for:for:for:for:acc#3" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(12)} -pin  "for:for:for:for:acc#3" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(13)} -pin  "for:for:for:for:acc#3" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(14)} -pin  "for:for:for:for:acc#3" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(15)} -pin  "for:for:for:for:acc#3" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(16)} -pin  "for:for:for:for:acc#3" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(17)} -pin  "for:for:for:for:acc#3" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(18)} -pin  "for:for:for:for:acc#3" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(19)} -pin  "for:for:for:for:acc#3" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(20)} -pin  "for:for:for:for:acc#3" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(21)} -pin  "for:for:for:for:acc#3" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(22)} -pin  "for:for:for:for:acc#3" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(23)} -pin  "for:for:for:for:acc#3" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(24)} -pin  "for:for:for:for:acc#3" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(25)} -pin  "for:for:for:for:acc#3" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(26)} -pin  "for:for:for:for:acc#3" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(27)} -pin  "for:for:for:for:acc#3" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(28)} -pin  "for:for:for:for:acc#3" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(29)} -pin  "for:for:for:for:acc#3" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(30)} -pin  "for:for:for:for:acc#3" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load net {for:for:for:for:acc#3.tmp(31)} -pin  "for:for:for:for:acc#3" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#3.tmp}
load inst "for:for:for:for:acc#16" "add(2,0,1,1,3)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-210 -attr oid 208 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#16} -attr area 2.001000 -attr delay 1.145000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(2,0,1,1,3)"
load net {for:for:for:m(4:0).sva#4(3)} -pin  "for:for:for:for:acc#16" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:slc(for:for:for:m(4:0).sva)(4-3)}
load net {for:for:for:m(4:0).sva#4(4)} -pin  "for:for:for:for:acc#16" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m:slc(for:for:for:m(4:0).sva)(4-3)}
load net {PWR} -pin  "for:for:for:for:acc#16" {B(0)} -attr @path {/conv/conv:core/-1}
load net {for:for:for:for:acc#16(0)} -pin  "for:for:for:for:acc#16" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#16}
load net {for:for:for:for:acc#16(1)} -pin  "for:for:for:for:acc#16" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#16}
load net {for:for:for:for:acc#16(2)} -pin  "for:for:for:for:acc#16" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#16}
load inst "for:for:for:for:aif:acc" "add_ci(32,1,31,0,33)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-211 -attr oid 209 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc} -attr area 32.000000 -attr delay 1.895000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(32,1,31,0,33)"
load net {rows:not#5(0)} -pin  "for:for:for:for:aif:acc" {A(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(1)} -pin  "for:for:for:for:aif:acc" {A(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(2)} -pin  "for:for:for:for:aif:acc" {A(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(3)} -pin  "for:for:for:for:aif:acc" {A(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(4)} -pin  "for:for:for:for:aif:acc" {A(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(5)} -pin  "for:for:for:for:aif:acc" {A(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(6)} -pin  "for:for:for:for:aif:acc" {A(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(7)} -pin  "for:for:for:for:aif:acc" {A(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(8)} -pin  "for:for:for:for:aif:acc" {A(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(9)} -pin  "for:for:for:for:aif:acc" {A(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(10)} -pin  "for:for:for:for:aif:acc" {A(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(11)} -pin  "for:for:for:for:aif:acc" {A(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(12)} -pin  "for:for:for:for:aif:acc" {A(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(13)} -pin  "for:for:for:for:aif:acc" {A(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(14)} -pin  "for:for:for:for:aif:acc" {A(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(15)} -pin  "for:for:for:for:aif:acc" {A(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(16)} -pin  "for:for:for:for:aif:acc" {A(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(17)} -pin  "for:for:for:for:aif:acc" {A(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(18)} -pin  "for:for:for:for:aif:acc" {A(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(19)} -pin  "for:for:for:for:aif:acc" {A(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(20)} -pin  "for:for:for:for:aif:acc" {A(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(21)} -pin  "for:for:for:for:aif:acc" {A(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(22)} -pin  "for:for:for:for:aif:acc" {A(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(23)} -pin  "for:for:for:for:aif:acc" {A(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(24)} -pin  "for:for:for:for:aif:acc" {A(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(25)} -pin  "for:for:for:for:aif:acc" {A(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(26)} -pin  "for:for:for:for:aif:acc" {A(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(27)} -pin  "for:for:for:for:aif:acc" {A(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(28)} -pin  "for:for:for:for:aif:acc" {A(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(29)} -pin  "for:for:for:for:aif:acc" {A(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(30)} -pin  "for:for:for:for:aif:acc" {A(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(31)} -pin  "for:for:for:for:aif:acc" {A(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {for:for:for:for:acc#3.tmp(0)} -pin  "for:for:for:for:aif:acc" {B(0)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(1)} -pin  "for:for:for:for:aif:acc" {B(1)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(2)} -pin  "for:for:for:for:aif:acc" {B(2)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(3)} -pin  "for:for:for:for:aif:acc" {B(3)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(4)} -pin  "for:for:for:for:aif:acc" {B(4)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(5)} -pin  "for:for:for:for:aif:acc" {B(5)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(6)} -pin  "for:for:for:for:aif:acc" {B(6)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(7)} -pin  "for:for:for:for:aif:acc" {B(7)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(8)} -pin  "for:for:for:for:aif:acc" {B(8)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(9)} -pin  "for:for:for:for:aif:acc" {B(9)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(10)} -pin  "for:for:for:for:aif:acc" {B(10)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(11)} -pin  "for:for:for:for:aif:acc" {B(11)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(12)} -pin  "for:for:for:for:aif:acc" {B(12)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(13)} -pin  "for:for:for:for:aif:acc" {B(13)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(14)} -pin  "for:for:for:for:aif:acc" {B(14)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(15)} -pin  "for:for:for:for:aif:acc" {B(15)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(16)} -pin  "for:for:for:for:aif:acc" {B(16)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(17)} -pin  "for:for:for:for:aif:acc" {B(17)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(18)} -pin  "for:for:for:for:aif:acc" {B(18)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(19)} -pin  "for:for:for:for:aif:acc" {B(19)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(20)} -pin  "for:for:for:for:aif:acc" {B(20)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(21)} -pin  "for:for:for:for:aif:acc" {B(21)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(22)} -pin  "for:for:for:for:aif:acc" {B(22)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(23)} -pin  "for:for:for:for:aif:acc" {B(23)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(24)} -pin  "for:for:for:for:aif:acc" {B(24)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(25)} -pin  "for:for:for:for:aif:acc" {B(25)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(26)} -pin  "for:for:for:for:aif:acc" {B(26)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(27)} -pin  "for:for:for:for:aif:acc" {B(27)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(28)} -pin  "for:for:for:for:aif:acc" {B(28)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(29)} -pin  "for:for:for:for:aif:acc" {B(29)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {for:for:for:for:acc#3.tmp(30)} -pin  "for:for:for:for:aif:acc" {B(30)} -attr vt d -attr @path {/conv/conv:core/ii:slc(ii.sva)(30-0)}
load net {PWR} -pin  "for:for:for:for:aif:acc" {C(0)} -attr @path {/conv/conv:core/1#1}
load net {for:for:for:for:aif:acc(0)} -pin  "for:for:for:for:aif:acc" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(1)} -pin  "for:for:for:for:aif:acc" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(2)} -pin  "for:for:for:for:aif:acc" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(3)} -pin  "for:for:for:for:aif:acc" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(4)} -pin  "for:for:for:for:aif:acc" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(5)} -pin  "for:for:for:for:aif:acc" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(6)} -pin  "for:for:for:for:aif:acc" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(7)} -pin  "for:for:for:for:aif:acc" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(8)} -pin  "for:for:for:for:aif:acc" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(9)} -pin  "for:for:for:for:aif:acc" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(10)} -pin  "for:for:for:for:aif:acc" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(11)} -pin  "for:for:for:for:aif:acc" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(12)} -pin  "for:for:for:for:aif:acc" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(13)} -pin  "for:for:for:for:aif:acc" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(14)} -pin  "for:for:for:for:aif:acc" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(15)} -pin  "for:for:for:for:aif:acc" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(16)} -pin  "for:for:for:for:aif:acc" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(17)} -pin  "for:for:for:for:aif:acc" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(18)} -pin  "for:for:for:for:aif:acc" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(19)} -pin  "for:for:for:for:aif:acc" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(20)} -pin  "for:for:for:for:aif:acc" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(21)} -pin  "for:for:for:for:aif:acc" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(22)} -pin  "for:for:for:for:aif:acc" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(23)} -pin  "for:for:for:for:aif:acc" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(24)} -pin  "for:for:for:for:aif:acc" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(25)} -pin  "for:for:for:for:aif:acc" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(26)} -pin  "for:for:for:for:aif:acc" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(27)} -pin  "for:for:for:for:aif:acc" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(28)} -pin  "for:for:for:for:aif:acc" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(29)} -pin  "for:for:for:for:aif:acc" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(30)} -pin  "for:for:for:for:aif:acc" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(31)} -pin  "for:for:for:for:aif:acc" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load net {for:for:for:for:aif:acc(32)} -pin  "for:for:for:for:aif:acc" {Z(32)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:aif:acc}
load inst "rows:not#5" "not(32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-212 -attr oid 210 -attr vt d -attr @path {/conv/conv:core/rows:not#5} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(32)"
load net {rows#1.sva#2(0)} -pin  "rows:not#5" {A(0)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(1)} -pin  "rows:not#5" {A(1)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(2)} -pin  "rows:not#5" {A(2)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(3)} -pin  "rows:not#5" {A(3)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(4)} -pin  "rows:not#5" {A(4)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(5)} -pin  "rows:not#5" {A(5)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(6)} -pin  "rows:not#5" {A(6)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(7)} -pin  "rows:not#5" {A(7)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(8)} -pin  "rows:not#5" {A(8)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(9)} -pin  "rows:not#5" {A(9)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(10)} -pin  "rows:not#5" {A(10)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(11)} -pin  "rows:not#5" {A(11)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(12)} -pin  "rows:not#5" {A(12)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(13)} -pin  "rows:not#5" {A(13)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(14)} -pin  "rows:not#5" {A(14)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(15)} -pin  "rows:not#5" {A(15)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(16)} -pin  "rows:not#5" {A(16)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(17)} -pin  "rows:not#5" {A(17)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(18)} -pin  "rows:not#5" {A(18)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(19)} -pin  "rows:not#5" {A(19)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(20)} -pin  "rows:not#5" {A(20)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(21)} -pin  "rows:not#5" {A(21)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(22)} -pin  "rows:not#5" {A(22)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(23)} -pin  "rows:not#5" {A(23)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(24)} -pin  "rows:not#5" {A(24)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(25)} -pin  "rows:not#5" {A(25)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(26)} -pin  "rows:not#5" {A(26)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(27)} -pin  "rows:not#5" {A(27)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(28)} -pin  "rows:not#5" {A(28)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(29)} -pin  "rows:not#5" {A(29)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(30)} -pin  "rows:not#5" {A(30)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(31)} -pin  "rows:not#5" {A(31)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows:not#5(0)} -pin  "rows:not#5" {Z(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(1)} -pin  "rows:not#5" {Z(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(2)} -pin  "rows:not#5" {Z(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(3)} -pin  "rows:not#5" {Z(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(4)} -pin  "rows:not#5" {Z(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(5)} -pin  "rows:not#5" {Z(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(6)} -pin  "rows:not#5" {Z(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(7)} -pin  "rows:not#5" {Z(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(8)} -pin  "rows:not#5" {Z(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(9)} -pin  "rows:not#5" {Z(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(10)} -pin  "rows:not#5" {Z(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(11)} -pin  "rows:not#5" {Z(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(12)} -pin  "rows:not#5" {Z(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(13)} -pin  "rows:not#5" {Z(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(14)} -pin  "rows:not#5" {Z(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(15)} -pin  "rows:not#5" {Z(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(16)} -pin  "rows:not#5" {Z(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(17)} -pin  "rows:not#5" {Z(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(18)} -pin  "rows:not#5" {Z(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(19)} -pin  "rows:not#5" {Z(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(20)} -pin  "rows:not#5" {Z(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(21)} -pin  "rows:not#5" {Z(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(22)} -pin  "rows:not#5" {Z(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(23)} -pin  "rows:not#5" {Z(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(24)} -pin  "rows:not#5" {Z(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(25)} -pin  "rows:not#5" {Z(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(26)} -pin  "rows:not#5" {Z(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(27)} -pin  "rows:not#5" {Z(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(28)} -pin  "rows:not#5" {Z(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(29)} -pin  "rows:not#5" {Z(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(30)} -pin  "rows:not#5" {Z(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load net {rows:not#5(31)} -pin  "rows:not#5" {Z(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#5}
load inst "nor#1" "nor(2,1)" "INTERFACE" -attr @path {/conv/conv:core/nor#1} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_nor(1,2)"
load net {fsm_output(10)} -pin  "nor#1" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(10)#1}
load net {fsm_output(0)} -pin  "nor#1" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(0)#4}
load net {or.tmp#9} -pin  "nor#1" {Z(0)} -attr @path {/conv/conv:core/or.tmp#9}
load inst "for:for:for:for:if:acc#3" "add(13,-1,13,-1,13)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-213 -attr oid 211 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3} -attr area 13.000000 -attr delay 1.420000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(13,0,13,0,13)"
load net {z.out#4(0)} -pin  "for:for:for:for:if:acc#3" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(1)} -pin  "for:for:for:for:if:acc#3" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(2)} -pin  "for:for:for:for:if:acc#3" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(3)} -pin  "for:for:for:for:if:acc#3" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(4)} -pin  "for:for:for:for:if:acc#3" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(5)} -pin  "for:for:for:for:if:acc#3" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(6)} -pin  "for:for:for:for:if:acc#3" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(7)} -pin  "for:for:for:for:if:acc#3" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(8)} -pin  "for:for:for:for:if:acc#3" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(9)} -pin  "for:for:for:for:if:acc#3" {A(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(10)} -pin  "for:for:for:for:if:acc#3" {A(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(11)} -pin  "for:for:for:for:if:acc#3" {A(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {z.out#4(12)} -pin  "for:for:for:for:if:acc#3" {A(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(z.out#4)(12-0)}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(0)} -pin  "for:for:for:for:if:acc#3" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(1)} -pin  "for:for:for:for:if:acc#3" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(2)} -pin  "for:for:for:for:if:acc#3" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(3)} -pin  "for:for:for:for:if:acc#3" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(4)} -pin  "for:for:for:for:if:acc#3" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(5)} -pin  "for:for:for:for:if:acc#3" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(6)} -pin  "for:for:for:for:if:acc#3" {B(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(7)} -pin  "for:for:for:for:if:acc#3" {B(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(8)} -pin  "for:for:for:for:if:acc#3" {B(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(9)} -pin  "for:for:for:for:if:acc#3" {B(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(10)} -pin  "for:for:for:for:if:acc#3" {B(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(11)} -pin  "for:for:for:for:if:acc#3" {B(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:slc(jj)(15-3).itm#2(12)} -pin  "for:for:for:for:if:acc#3" {B(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:slc(jj)(15-3).itm#2}
load net {for:for:for:for:if:acc#3(0)} -pin  "for:for:for:for:if:acc#3" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(1)} -pin  "for:for:for:for:if:acc#3" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(2)} -pin  "for:for:for:for:if:acc#3" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(3)} -pin  "for:for:for:for:if:acc#3" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(4)} -pin  "for:for:for:for:if:acc#3" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(5)} -pin  "for:for:for:for:if:acc#3" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(6)} -pin  "for:for:for:for:if:acc#3" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(7)} -pin  "for:for:for:for:if:acc#3" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(8)} -pin  "for:for:for:for:if:acc#3" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(9)} -pin  "for:for:for:for:if:acc#3" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(10)} -pin  "for:for:for:for:if:acc#3" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(11)} -pin  "for:for:for:for:if:acc#3" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load net {for:for:for:for:if:acc#3(12)} -pin  "for:for:for:for:if:acc#3" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc#3}
load inst "image:nand" "nand(2,1)" "INTERFACE" -attr @path {/conv/conv:core/image:nand} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_nand(1,2)"
load net {for:for:for:for:if:for:for:for:for:if:and#2.itm} -pin  "image:nand" {A0(0)} -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2.itm}
load net {fsm_output(4)} -pin  "image:nand" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(4)#4}
load net {image:rsci.re_d} -pin  "image:nand" {Z(0)} -attr @path {/conv/conv:core/image:rsci.re_d}
load inst "for:for:for:for:acc#11" "add(9,-1,9,-1,9)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-214 -attr oid 212 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#11} -attr area 9.000000 -attr delay 1.320000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(9,0,9,0,9)"
load net {for:for:for:for:acc#15(0)} -pin  "for:for:for:for:acc#11" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(1)} -pin  "for:for:for:for:acc#11" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(2)} -pin  "for:for:for:for:acc#11" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(3)} -pin  "for:for:for:for:acc#11" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(4)} -pin  "for:for:for:for:acc#11" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(5)} -pin  "for:for:for:for:acc#11" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(6)} -pin  "for:for:for:for:acc#11" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(7)} -pin  "for:for:for:for:acc#11" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(8)} -pin  "for:for:for:for:acc#11" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:if:not(0)} -pin  "for:for:for:for:acc#11" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {for:for:for:for:if:not(1)} -pin  "for:for:for:for:acc#11" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {for:for:for:for:if:not(2)} -pin  "for:for:for:for:acc#11" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {for:for:for:for:if:not(3)} -pin  "for:for:for:for:acc#11" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {for:for:for:for:if:not(4)} -pin  "for:for:for:for:acc#11" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {PWR} -pin  "for:for:for:for:acc#11" {B(5)} -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {PWR} -pin  "for:for:for:for:acc#11" {B(6)} -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {PWR} -pin  "for:for:for:for:acc#11" {B(7)} -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {PWR} -pin  "for:for:for:for:acc#11" {B(8)} -attr @path {/conv/conv:core/for:for:for:for:conc#4}
load net {kernel:rsci.addr_d(0)} -pin  "for:for:for:for:acc#11" {Z(0)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(1)} -pin  "for:for:for:for:acc#11" {Z(1)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(2)} -pin  "for:for:for:for:acc#11" {Z(2)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(3)} -pin  "for:for:for:for:acc#11" {Z(3)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(4)} -pin  "for:for:for:for:acc#11" {Z(4)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(5)} -pin  "for:for:for:for:acc#11" {Z(5)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(6)} -pin  "for:for:for:for:acc#11" {Z(6)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(7)} -pin  "for:for:for:for:acc#11" {Z(7)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(8)} -pin  "for:for:for:for:acc#11" {Z(8)} -attr vt d -attr @path {/conv/conv:core/kernel:rsci.addr_d}
load inst "for:for:for:for:acc#15" "add(9,-1,6,0,9)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-215 -attr oid 213 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15} -attr area 9.000000 -attr delay 1.320000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(9,0,9,0,9)"
load net {PWR} -pin  "for:for:for:for:acc#15" {A(0)} -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {GND} -pin  "for:for:for:for:acc#15" {A(1)} -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {GND} -pin  "for:for:for:for:acc#15" {A(2)} -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {GND} -pin  "for:for:for:for:acc#15" {A(3)} -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(0)} -pin  "for:for:for:for:acc#15" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(1)} -pin  "for:for:for:for:acc#15" {A(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(2)} -pin  "for:for:for:for:acc#15" {A(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(3)} -pin  "for:for:for:for:acc#15" {A(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(4)} -pin  "for:for:for:for:acc#15" {A(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:conc#1}
load net {for:for:for:acc#1.psp.sva(0)} -pin  "for:for:for:for:acc#15" {B(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:acc#1.psp.sva(1)} -pin  "for:for:for:for:acc#15" {B(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:acc#1.psp.sva(2)} -pin  "for:for:for:for:acc#15" {B(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:acc#1.psp.sva(3)} -pin  "for:for:for:for:acc#15" {B(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:for:acc#18(0)} -pin  "for:for:for:for:acc#15" {B(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:for:acc#18(1)} -pin  "for:for:for:for:acc#15" {B(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:conc#3}
load net {for:for:for:for:acc#15(0)} -pin  "for:for:for:for:acc#15" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(1)} -pin  "for:for:for:for:acc#15" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(2)} -pin  "for:for:for:for:acc#15" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(3)} -pin  "for:for:for:for:acc#15" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(4)} -pin  "for:for:for:for:acc#15" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(5)} -pin  "for:for:for:for:acc#15" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(6)} -pin  "for:for:for:for:acc#15" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(7)} -pin  "for:for:for:for:acc#15" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load net {for:for:for:for:acc#15(8)} -pin  "for:for:for:for:acc#15" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#15}
load inst "for:for:for:for:acc#18" "add(1,0,1,0,2)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-216 -attr oid 214 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#18} -attr area 2.001000 -attr delay 1.145000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_add(2,0,1,0,2)"
load net {for:for:for:acc#1.psp.sva(4)} -pin  "for:for:for:for:acc#18" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:slc(for:for:for:acc#1.psp.sva)(4)}
load net {PWR} -pin  "for:for:for:for:acc#18" {B(0)} -attr @path {/conv/conv:core/1#2}
load net {for:for:for:for:acc#18(0)} -pin  "for:for:for:for:acc#18" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#18}
load net {for:for:for:for:acc#18(1)} -pin  "for:for:for:for:acc#18" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:acc#18}
load inst "for:for:for:for:if:not" "not(5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-217 -attr oid 215 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(5)"
load net {for:for:for:for:n(4:0).sva(0)} -pin  "for:for:for:for:if:not" {A(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(1)} -pin  "for:for:for:for:if:not" {A(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(2)} -pin  "for:for:for:for:if:not" {A(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(3)} -pin  "for:for:for:for:if:not" {A(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(4)} -pin  "for:for:for:for:if:not" {A(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:if:not(0)} -pin  "for:for:for:for:if:not" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load net {for:for:for:for:if:not(1)} -pin  "for:for:for:for:if:not" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load net {for:for:for:for:if:not(2)} -pin  "for:for:for:for:if:not" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load net {for:for:for:for:if:not(3)} -pin  "for:for:for:for:if:not" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load net {for:for:for:for:if:not(4)} -pin  "for:for:for:for:if:not" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:not}
load inst "sortie:nand#1" "nand(5,1)" "INTERFACE" -attr @path {/conv/conv:core/sortie:nand#1} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_nand(1,5)"
load net {not#11} -pin  "sortie:nand#1" {A0(0)} -attr @path {/conv/conv:core/not#11}
load net {for:for:for:for:aif:acc(32)} -pin  "sortie:nand#1" {A1(0)} -attr @path {/conv/conv:core/for:for:for:for:aif:acc.tmp(32)}
load net {for:for:for:for:aif#1:not} -pin  "sortie:nand#1" {A2(0)} -attr @path {/conv/conv:core/for:for:for:for:aif#1:not}
load net {z.out#1(32)} -pin  "sortie:nand#1" {A3(0)} -attr @path {/conv/conv:core/for:slc(z.out#1)(32)#2}
load net {fsm_output(3)} -pin  "sortie:nand#1" {A4(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#8}
load net {kernel:rsci.re_d.pff} -pin  "sortie:nand#1" {Z(0)} -attr @path {/conv/conv:core/kernel:rsci.re_d.pff}
load inst "not#11" "not(1)" "INTERFACE" -attr @path {/conv/conv:core/not#11} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {for:for:for:for:acc#3.tmp(31)} -pin  "not#11" {A(0)} -attr @path {/conv/conv:core/for:for:for:for:slc(for:for:for:for:acc#3.tmp)(31)#1}
load net {not#11} -pin  "not#11" {Z(0)} -attr @path {/conv/conv:core/not#11}
load inst "for:for:for:for:aif#1:not" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-218 -attr oid 216 -attr @path {/conv/conv:core/for:for:for:for:aif#1:not} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {jj.sva(31)} -pin  "for:for:for:for:aif#1:not" {A(0)} -attr @path {/conv/conv:core/jj:slc(jj.sva)(31)#1}
load net {for:for:for:for:aif#1:not} -pin  "for:for:for:for:aif#1:not" {Z(0)} -attr @path {/conv/conv:core/for:for:for:for:aif#1:not}
load inst "sortie:mux" "mux(2,14)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-219 -attr oid 217 -attr vt d -attr @path {/conv/conv:core/sortie:mux} -attr area 14.001000 -attr delay 0.130000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux(14,1,2)"
load net {for:for:for:for:if:acc.psp.sva#1(0)} -pin  "sortie:mux" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(1)} -pin  "sortie:mux" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(2)} -pin  "sortie:mux" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(3)} -pin  "sortie:mux" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(4)} -pin  "sortie:mux" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(5)} -pin  "sortie:mux" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(6)} -pin  "sortie:mux" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(7)} -pin  "sortie:mux" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(8)} -pin  "sortie:mux" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(9)} -pin  "sortie:mux" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(10)} -pin  "sortie:mux" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(11)} -pin  "sortie:mux" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(12)} -pin  "sortie:mux" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva#1(13)} -pin  "sortie:mux" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva#1}
load net {for:for:for:for:if:acc.psp.sva(0)} -pin  "sortie:mux" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(1)} -pin  "sortie:mux" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(2)} -pin  "sortie:mux" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(3)} -pin  "sortie:mux" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(4)} -pin  "sortie:mux" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(5)} -pin  "sortie:mux" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(6)} -pin  "sortie:mux" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(7)} -pin  "sortie:mux" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(8)} -pin  "sortie:mux" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(9)} -pin  "sortie:mux" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(10)} -pin  "sortie:mux" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(11)} -pin  "sortie:mux" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(12)} -pin  "sortie:mux" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {for:for:for:for:if:acc.psp.sva(13)} -pin  "sortie:mux" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:acc.psp.sva}
load net {fsm_output(5)} -pin  "sortie:mux" {S(0)} -attr @path {/conv/conv:core/slc(fsm_output)(5)#1}
load net {sortie:mux(0)} -pin  "sortie:mux" {Z(0)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(1)} -pin  "sortie:mux" {Z(1)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(2)} -pin  "sortie:mux" {Z(2)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(3)} -pin  "sortie:mux" {Z(3)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(4)} -pin  "sortie:mux" {Z(4)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(5)} -pin  "sortie:mux" {Z(5)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(6)} -pin  "sortie:mux" {Z(6)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(7)} -pin  "sortie:mux" {Z(7)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(8)} -pin  "sortie:mux" {Z(8)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(9)} -pin  "sortie:mux" {Z(9)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(10)} -pin  "sortie:mux" {Z(10)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(11)} -pin  "sortie:mux" {Z(11)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(12)} -pin  "sortie:mux" {Z(12)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load net {sortie:mux(13)} -pin  "sortie:mux" {Z(13)} -attr vt d -attr @path {/conv/conv:core/sortie:mux}
load inst "sortie:nand" "nand(2,1)" "INTERFACE" -attr @path {/conv/conv:core/sortie:nand} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_nand(1,2)"
load net {for:for:for:for:if:for:for:for:for:if:and#2.itm} -pin  "sortie:nand" {A0(0)} -attr @path {/conv/conv:core/for:for:for:for:if:for:for:for:for:if:and#2.itm}
load net {fsm_output(5)} -pin  "sortie:nand" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(5)#4}
load net {sortie:rsci.we_d} -pin  "sortie:nand" {Z(0)} -attr @path {/conv/conv:core/sortie:rsci.we_d}
load inst "for:mux1h" "mux1h(3,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-220 -attr oid 218 -attr vt d -attr @path {/conv/conv:core/for:mux1h} -attr area 45.639848 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux1hot(32,3)"
load net {z.out#2(0)} -pin  "for:mux1h" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(1)} -pin  "for:mux1h" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(2)} -pin  "for:mux1h" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(3)} -pin  "for:mux1h" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(4)} -pin  "for:mux1h" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(5)} -pin  "for:mux1h" {A0(5)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(6)} -pin  "for:mux1h" {A0(6)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(7)} -pin  "for:mux1h" {A0(7)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(8)} -pin  "for:mux1h" {A0(8)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(9)} -pin  "for:mux1h" {A0(9)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(10)} -pin  "for:mux1h" {A0(10)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(11)} -pin  "for:mux1h" {A0(11)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(12)} -pin  "for:mux1h" {A0(12)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(13)} -pin  "for:mux1h" {A0(13)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(14)} -pin  "for:mux1h" {A0(14)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(15)} -pin  "for:mux1h" {A0(15)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(16)} -pin  "for:mux1h" {A0(16)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(17)} -pin  "for:mux1h" {A0(17)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(18)} -pin  "for:mux1h" {A0(18)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(19)} -pin  "for:mux1h" {A0(19)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(20)} -pin  "for:mux1h" {A0(20)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(21)} -pin  "for:mux1h" {A0(21)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(22)} -pin  "for:mux1h" {A0(22)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(23)} -pin  "for:mux1h" {A0(23)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(24)} -pin  "for:mux1h" {A0(24)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(25)} -pin  "for:mux1h" {A0(25)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(26)} -pin  "for:mux1h" {A0(26)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(27)} -pin  "for:mux1h" {A0(27)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(28)} -pin  "for:mux1h" {A0(28)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(29)} -pin  "for:mux1h" {A0(29)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(30)} -pin  "for:mux1h" {A0(30)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {z.out#2(31)} -pin  "for:mux1h" {A0(31)} -attr vt d -attr @path {/conv/conv:core/for:slc(z.out#2)(31-0)}
load net {jj.sva(0)} -pin  "for:mux1h" {A1(0)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(1)} -pin  "for:mux1h" {A1(1)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(2)} -pin  "for:mux1h" {A1(2)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(3)} -pin  "for:mux1h" {A1(3)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(4)} -pin  "for:mux1h" {A1(4)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(5)} -pin  "for:mux1h" {A1(5)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(6)} -pin  "for:mux1h" {A1(6)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(7)} -pin  "for:mux1h" {A1(7)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(8)} -pin  "for:mux1h" {A1(8)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(9)} -pin  "for:mux1h" {A1(9)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(10)} -pin  "for:mux1h" {A1(10)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(11)} -pin  "for:mux1h" {A1(11)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(12)} -pin  "for:mux1h" {A1(12)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(13)} -pin  "for:mux1h" {A1(13)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(14)} -pin  "for:mux1h" {A1(14)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(15)} -pin  "for:mux1h" {A1(15)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(16)} -pin  "for:mux1h" {A1(16)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(17)} -pin  "for:mux1h" {A1(17)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(18)} -pin  "for:mux1h" {A1(18)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(19)} -pin  "for:mux1h" {A1(19)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(20)} -pin  "for:mux1h" {A1(20)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(21)} -pin  "for:mux1h" {A1(21)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(22)} -pin  "for:mux1h" {A1(22)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(23)} -pin  "for:mux1h" {A1(23)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(24)} -pin  "for:mux1h" {A1(24)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(25)} -pin  "for:mux1h" {A1(25)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(26)} -pin  "for:mux1h" {A1(26)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(27)} -pin  "for:mux1h" {A1(27)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(28)} -pin  "for:mux1h" {A1(28)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(29)} -pin  "for:mux1h" {A1(29)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(30)} -pin  "for:mux1h" {A1(30)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {jj.sva(31)} -pin  "for:mux1h" {A1(31)} -attr vt d -attr @path {/conv/conv:core/jj.sva}
load net {for:for:for:for:if:asn#7.itm#2(0)} -pin  "for:mux1h" {A2(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(1)} -pin  "for:mux1h" {A2(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(2)} -pin  "for:mux1h" {A2(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(3)} -pin  "for:mux1h" {A2(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(4)} -pin  "for:mux1h" {A2(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(5)} -pin  "for:mux1h" {A2(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(6)} -pin  "for:mux1h" {A2(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(7)} -pin  "for:mux1h" {A2(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(8)} -pin  "for:mux1h" {A2(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(9)} -pin  "for:mux1h" {A2(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(10)} -pin  "for:mux1h" {A2(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(11)} -pin  "for:mux1h" {A2(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(12)} -pin  "for:mux1h" {A2(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(13)} -pin  "for:mux1h" {A2(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(14)} -pin  "for:mux1h" {A2(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(15)} -pin  "for:mux1h" {A2(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(16)} -pin  "for:mux1h" {A2(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(17)} -pin  "for:mux1h" {A2(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(18)} -pin  "for:mux1h" {A2(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(19)} -pin  "for:mux1h" {A2(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(20)} -pin  "for:mux1h" {A2(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(21)} -pin  "for:mux1h" {A2(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(22)} -pin  "for:mux1h" {A2(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(23)} -pin  "for:mux1h" {A2(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(24)} -pin  "for:mux1h" {A2(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(25)} -pin  "for:mux1h" {A2(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(26)} -pin  "for:mux1h" {A2(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(27)} -pin  "for:mux1h" {A2(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(28)} -pin  "for:mux1h" {A2(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(29)} -pin  "for:mux1h" {A2(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(30)} -pin  "for:mux1h" {A2(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:for:for:for:if:asn#7.itm#2(31)} -pin  "for:mux1h" {A2(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#7.itm#2}
load net {for:or#1} -pin  "for:mux1h" {S0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-221 -attr oid 219 -attr @path {/conv/conv:core/for:or#1}
load net {fsm_output(3)} -pin  "for:mux1h" {S1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-222 -attr oid 220 -attr @path {/conv/conv:core/slc(fsm_output)(3)#9}
load net {fsm_output(5)} -pin  "for:mux1h" {S2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-223 -attr oid 221 -attr @path {/conv/conv:core/slc(fsm_output)(5)#5}
load net {for:mux1h.tmpw(0)} -pin  "for:mux1h" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(1)} -pin  "for:mux1h" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(2)} -pin  "for:mux1h" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(3)} -pin  "for:mux1h" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(4)} -pin  "for:mux1h" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(5)} -pin  "for:mux1h" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(6)} -pin  "for:mux1h" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(7)} -pin  "for:mux1h" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(8)} -pin  "for:mux1h" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(9)} -pin  "for:mux1h" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(10)} -pin  "for:mux1h" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(11)} -pin  "for:mux1h" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(12)} -pin  "for:mux1h" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(13)} -pin  "for:mux1h" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(14)} -pin  "for:mux1h" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(15)} -pin  "for:mux1h" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(16)} -pin  "for:mux1h" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(17)} -pin  "for:mux1h" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(18)} -pin  "for:mux1h" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(19)} -pin  "for:mux1h" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(20)} -pin  "for:mux1h" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(21)} -pin  "for:mux1h" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(22)} -pin  "for:mux1h" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(23)} -pin  "for:mux1h" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(24)} -pin  "for:mux1h" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(25)} -pin  "for:mux1h" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(26)} -pin  "for:mux1h" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(27)} -pin  "for:mux1h" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(28)} -pin  "for:mux1h" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(29)} -pin  "for:mux1h" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(30)} -pin  "for:mux1h" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load net {for:mux1h.tmpw(31)} -pin  "for:mux1h" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h.tmpw}
load inst "for:or#1" "or(2,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-224 -attr oid 222 -attr @path {/conv/conv:core/for:or#1} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,2)"
load net {fsm_output(9)} -pin  "for:or#1" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(9)#6}
load net {fsm_output(8)} -pin  "for:or#1" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)#7}
load net {for:or#1} -pin  "for:or#1" {Z(0)} -attr @path {/conv/conv:core/for:or#1}
load inst "for:mux1h#1" "mux1h(3,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-225 -attr oid 223 -attr vt d -attr @path {/conv/conv:core/for:mux1h#1} -attr area 45.639848 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux1hot(32,3)"
load net {rows:not#3(0)} -pin  "for:mux1h#1" {A0(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(1)} -pin  "for:mux1h#1" {A0(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(2)} -pin  "for:mux1h#1" {A0(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(3)} -pin  "for:mux1h#1" {A0(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(4)} -pin  "for:mux1h#1" {A0(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(5)} -pin  "for:mux1h#1" {A0(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(6)} -pin  "for:mux1h#1" {A0(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(7)} -pin  "for:mux1h#1" {A0(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(8)} -pin  "for:mux1h#1" {A0(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(9)} -pin  "for:mux1h#1" {A0(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(10)} -pin  "for:mux1h#1" {A0(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(11)} -pin  "for:mux1h#1" {A0(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(12)} -pin  "for:mux1h#1" {A0(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(13)} -pin  "for:mux1h#1" {A0(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(14)} -pin  "for:mux1h#1" {A0(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(15)} -pin  "for:mux1h#1" {A0(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(16)} -pin  "for:mux1h#1" {A0(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(17)} -pin  "for:mux1h#1" {A0(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(18)} -pin  "for:mux1h#1" {A0(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(19)} -pin  "for:mux1h#1" {A0(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(20)} -pin  "for:mux1h#1" {A0(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(21)} -pin  "for:mux1h#1" {A0(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(22)} -pin  "for:mux1h#1" {A0(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(23)} -pin  "for:mux1h#1" {A0(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(24)} -pin  "for:mux1h#1" {A0(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(25)} -pin  "for:mux1h#1" {A0(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(26)} -pin  "for:mux1h#1" {A0(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(27)} -pin  "for:mux1h#1" {A0(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(28)} -pin  "for:mux1h#1" {A0(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(29)} -pin  "for:mux1h#1" {A0(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(30)} -pin  "for:mux1h#1" {A0(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(31)} -pin  "for:mux1h#1" {A0(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {cols:not#7(0)} -pin  "for:mux1h#1" {A1(0)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(1)} -pin  "for:mux1h#1" {A1(1)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(2)} -pin  "for:mux1h#1" {A1(2)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(3)} -pin  "for:mux1h#1" {A1(3)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(4)} -pin  "for:mux1h#1" {A1(4)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(5)} -pin  "for:mux1h#1" {A1(5)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(6)} -pin  "for:mux1h#1" {A1(6)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(7)} -pin  "for:mux1h#1" {A1(7)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(8)} -pin  "for:mux1h#1" {A1(8)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(9)} -pin  "for:mux1h#1" {A1(9)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(10)} -pin  "for:mux1h#1" {A1(10)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(11)} -pin  "for:mux1h#1" {A1(11)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(12)} -pin  "for:mux1h#1" {A1(12)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(13)} -pin  "for:mux1h#1" {A1(13)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(14)} -pin  "for:mux1h#1" {A1(14)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(15)} -pin  "for:mux1h#1" {A1(15)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(16)} -pin  "for:mux1h#1" {A1(16)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(17)} -pin  "for:mux1h#1" {A1(17)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(18)} -pin  "for:mux1h#1" {A1(18)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(19)} -pin  "for:mux1h#1" {A1(19)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(20)} -pin  "for:mux1h#1" {A1(20)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(21)} -pin  "for:mux1h#1" {A1(21)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(22)} -pin  "for:mux1h#1" {A1(22)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(23)} -pin  "for:mux1h#1" {A1(23)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(24)} -pin  "for:mux1h#1" {A1(24)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(25)} -pin  "for:mux1h#1" {A1(25)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(26)} -pin  "for:mux1h#1" {A1(26)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(27)} -pin  "for:mux1h#1" {A1(27)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(28)} -pin  "for:mux1h#1" {A1(28)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(29)} -pin  "for:mux1h#1" {A1(29)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(30)} -pin  "for:mux1h#1" {A1(30)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(31)} -pin  "for:mux1h#1" {A1(31)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {z.out#4(0)} -pin  "for:mux1h#1" {A2(0)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(1)} -pin  "for:mux1h#1" {A2(1)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(2)} -pin  "for:mux1h#1" {A2(2)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(3)} -pin  "for:mux1h#1" {A2(3)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(4)} -pin  "for:mux1h#1" {A2(4)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(5)} -pin  "for:mux1h#1" {A2(5)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(6)} -pin  "for:mux1h#1" {A2(6)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(7)} -pin  "for:mux1h#1" {A2(7)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(8)} -pin  "for:mux1h#1" {A2(8)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(9)} -pin  "for:mux1h#1" {A2(9)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(10)} -pin  "for:mux1h#1" {A2(10)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(11)} -pin  "for:mux1h#1" {A2(11)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(12)} -pin  "for:mux1h#1" {A2(12)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(13)} -pin  "for:mux1h#1" {A2(13)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(14)} -pin  "for:mux1h#1" {A2(14)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(15)} -pin  "for:mux1h#1" {A2(15)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(16)} -pin  "for:mux1h#1" {A2(16)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(17)} -pin  "for:mux1h#1" {A2(17)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(18)} -pin  "for:mux1h#1" {A2(18)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(19)} -pin  "for:mux1h#1" {A2(19)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(20)} -pin  "for:mux1h#1" {A2(20)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(21)} -pin  "for:mux1h#1" {A2(21)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(22)} -pin  "for:mux1h#1" {A2(22)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(23)} -pin  "for:mux1h#1" {A2(23)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(24)} -pin  "for:mux1h#1" {A2(24)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(25)} -pin  "for:mux1h#1" {A2(25)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(26)} -pin  "for:mux1h#1" {A2(26)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(27)} -pin  "for:mux1h#1" {A2(27)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(28)} -pin  "for:mux1h#1" {A2(28)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(29)} -pin  "for:mux1h#1" {A2(29)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(30)} -pin  "for:mux1h#1" {A2(30)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {z.out#4(31)} -pin  "for:mux1h#1" {A2(31)} -attr vt d -attr @path {/conv/conv:core/z.out#4}
load net {fsm_output(9)} -pin  "for:mux1h#1" {S0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-226 -attr oid 224 -attr @path {/conv/conv:core/slc(fsm_output)(9)#9}
load net {for:or#2} -pin  "for:mux1h#1" {S1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-227 -attr oid 225 -attr @path {/conv/conv:core/for:or#2}
load net {fsm_output(5)} -pin  "for:mux1h#1" {S2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-228 -attr oid 226 -attr @path {/conv/conv:core/slc(fsm_output)(5)#6}
load net {for:mux1h#1.tmpw(0)} -pin  "for:mux1h#1" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(1)} -pin  "for:mux1h#1" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(2)} -pin  "for:mux1h#1" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(3)} -pin  "for:mux1h#1" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(4)} -pin  "for:mux1h#1" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(5)} -pin  "for:mux1h#1" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(6)} -pin  "for:mux1h#1" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(7)} -pin  "for:mux1h#1" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(8)} -pin  "for:mux1h#1" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(9)} -pin  "for:mux1h#1" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(10)} -pin  "for:mux1h#1" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(11)} -pin  "for:mux1h#1" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(12)} -pin  "for:mux1h#1" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(13)} -pin  "for:mux1h#1" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(14)} -pin  "for:mux1h#1" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(15)} -pin  "for:mux1h#1" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(16)} -pin  "for:mux1h#1" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(17)} -pin  "for:mux1h#1" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(18)} -pin  "for:mux1h#1" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(19)} -pin  "for:mux1h#1" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(20)} -pin  "for:mux1h#1" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(21)} -pin  "for:mux1h#1" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(22)} -pin  "for:mux1h#1" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(23)} -pin  "for:mux1h#1" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(24)} -pin  "for:mux1h#1" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(25)} -pin  "for:mux1h#1" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(26)} -pin  "for:mux1h#1" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(27)} -pin  "for:mux1h#1" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(28)} -pin  "for:mux1h#1" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(29)} -pin  "for:mux1h#1" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(30)} -pin  "for:mux1h#1" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load net {for:mux1h#1.tmpw(31)} -pin  "for:mux1h#1" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#1.tmpw}
load inst "rows:not#3" "not(32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-229 -attr oid 227 -attr vt d -attr @path {/conv/conv:core/rows:not#3} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(32)"
load net {rows#1.sva#2(0)} -pin  "rows:not#3" {A(0)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(1)} -pin  "rows:not#3" {A(1)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(2)} -pin  "rows:not#3" {A(2)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(3)} -pin  "rows:not#3" {A(3)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(4)} -pin  "rows:not#3" {A(4)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(5)} -pin  "rows:not#3" {A(5)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(6)} -pin  "rows:not#3" {A(6)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(7)} -pin  "rows:not#3" {A(7)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(8)} -pin  "rows:not#3" {A(8)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(9)} -pin  "rows:not#3" {A(9)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(10)} -pin  "rows:not#3" {A(10)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(11)} -pin  "rows:not#3" {A(11)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(12)} -pin  "rows:not#3" {A(12)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(13)} -pin  "rows:not#3" {A(13)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(14)} -pin  "rows:not#3" {A(14)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(15)} -pin  "rows:not#3" {A(15)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(16)} -pin  "rows:not#3" {A(16)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(17)} -pin  "rows:not#3" {A(17)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(18)} -pin  "rows:not#3" {A(18)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(19)} -pin  "rows:not#3" {A(19)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(20)} -pin  "rows:not#3" {A(20)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(21)} -pin  "rows:not#3" {A(21)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(22)} -pin  "rows:not#3" {A(22)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(23)} -pin  "rows:not#3" {A(23)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(24)} -pin  "rows:not#3" {A(24)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(25)} -pin  "rows:not#3" {A(25)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(26)} -pin  "rows:not#3" {A(26)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(27)} -pin  "rows:not#3" {A(27)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(28)} -pin  "rows:not#3" {A(28)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(29)} -pin  "rows:not#3" {A(29)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(30)} -pin  "rows:not#3" {A(30)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows#1.sva#2(31)} -pin  "rows:not#3" {A(31)} -attr vt d -attr @path {/conv/conv:core/rows#1.sva#2}
load net {rows:not#3(0)} -pin  "rows:not#3" {Z(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(1)} -pin  "rows:not#3" {Z(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(2)} -pin  "rows:not#3" {Z(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(3)} -pin  "rows:not#3" {Z(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(4)} -pin  "rows:not#3" {Z(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(5)} -pin  "rows:not#3" {Z(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(6)} -pin  "rows:not#3" {Z(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(7)} -pin  "rows:not#3" {Z(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(8)} -pin  "rows:not#3" {Z(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(9)} -pin  "rows:not#3" {Z(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(10)} -pin  "rows:not#3" {Z(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(11)} -pin  "rows:not#3" {Z(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(12)} -pin  "rows:not#3" {Z(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(13)} -pin  "rows:not#3" {Z(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(14)} -pin  "rows:not#3" {Z(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(15)} -pin  "rows:not#3" {Z(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(16)} -pin  "rows:not#3" {Z(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(17)} -pin  "rows:not#3" {Z(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(18)} -pin  "rows:not#3" {Z(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(19)} -pin  "rows:not#3" {Z(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(20)} -pin  "rows:not#3" {Z(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(21)} -pin  "rows:not#3" {Z(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(22)} -pin  "rows:not#3" {Z(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(23)} -pin  "rows:not#3" {Z(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(24)} -pin  "rows:not#3" {Z(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(25)} -pin  "rows:not#3" {Z(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(26)} -pin  "rows:not#3" {Z(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(27)} -pin  "rows:not#3" {Z(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(28)} -pin  "rows:not#3" {Z(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(29)} -pin  "rows:not#3" {Z(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(30)} -pin  "rows:not#3" {Z(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load net {rows:not#3(31)} -pin  "rows:not#3" {Z(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#3}
load inst "cols:not#7" "not(32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-230 -attr oid 228 -attr vt d -attr @path {/conv/conv:core/cols:not#7} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(32)"
load net {cols#1.sva#1(0)} -pin  "cols:not#7" {A(0)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(1)} -pin  "cols:not#7" {A(1)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(2)} -pin  "cols:not#7" {A(2)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(3)} -pin  "cols:not#7" {A(3)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(4)} -pin  "cols:not#7" {A(4)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(5)} -pin  "cols:not#7" {A(5)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(6)} -pin  "cols:not#7" {A(6)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(7)} -pin  "cols:not#7" {A(7)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(8)} -pin  "cols:not#7" {A(8)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(9)} -pin  "cols:not#7" {A(9)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(10)} -pin  "cols:not#7" {A(10)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(11)} -pin  "cols:not#7" {A(11)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(12)} -pin  "cols:not#7" {A(12)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(13)} -pin  "cols:not#7" {A(13)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(14)} -pin  "cols:not#7" {A(14)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(15)} -pin  "cols:not#7" {A(15)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(16)} -pin  "cols:not#7" {A(16)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(17)} -pin  "cols:not#7" {A(17)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(18)} -pin  "cols:not#7" {A(18)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(19)} -pin  "cols:not#7" {A(19)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(20)} -pin  "cols:not#7" {A(20)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(21)} -pin  "cols:not#7" {A(21)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(22)} -pin  "cols:not#7" {A(22)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(23)} -pin  "cols:not#7" {A(23)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(24)} -pin  "cols:not#7" {A(24)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(25)} -pin  "cols:not#7" {A(25)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(26)} -pin  "cols:not#7" {A(26)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(27)} -pin  "cols:not#7" {A(27)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(28)} -pin  "cols:not#7" {A(28)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(29)} -pin  "cols:not#7" {A(29)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(30)} -pin  "cols:not#7" {A(30)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(31)} -pin  "cols:not#7" {A(31)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols:not#7(0)} -pin  "cols:not#7" {Z(0)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(1)} -pin  "cols:not#7" {Z(1)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(2)} -pin  "cols:not#7" {Z(2)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(3)} -pin  "cols:not#7" {Z(3)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(4)} -pin  "cols:not#7" {Z(4)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(5)} -pin  "cols:not#7" {Z(5)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(6)} -pin  "cols:not#7" {Z(6)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(7)} -pin  "cols:not#7" {Z(7)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(8)} -pin  "cols:not#7" {Z(8)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(9)} -pin  "cols:not#7" {Z(9)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(10)} -pin  "cols:not#7" {Z(10)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(11)} -pin  "cols:not#7" {Z(11)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(12)} -pin  "cols:not#7" {Z(12)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(13)} -pin  "cols:not#7" {Z(13)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(14)} -pin  "cols:not#7" {Z(14)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(15)} -pin  "cols:not#7" {Z(15)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(16)} -pin  "cols:not#7" {Z(16)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(17)} -pin  "cols:not#7" {Z(17)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(18)} -pin  "cols:not#7" {Z(18)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(19)} -pin  "cols:not#7" {Z(19)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(20)} -pin  "cols:not#7" {Z(20)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(21)} -pin  "cols:not#7" {Z(21)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(22)} -pin  "cols:not#7" {Z(22)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(23)} -pin  "cols:not#7" {Z(23)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(24)} -pin  "cols:not#7" {Z(24)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(25)} -pin  "cols:not#7" {Z(25)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(26)} -pin  "cols:not#7" {Z(26)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(27)} -pin  "cols:not#7" {Z(27)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(28)} -pin  "cols:not#7" {Z(28)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(29)} -pin  "cols:not#7" {Z(29)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(30)} -pin  "cols:not#7" {Z(30)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load net {cols:not#7(31)} -pin  "cols:not#7" {Z(31)} -attr vt d -attr @path {/conv/conv:core/cols:not#7}
load inst "for:or#2" "or(2,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-231 -attr oid 229 -attr @path {/conv/conv:core/for:or#2} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,2)"
load net {fsm_output(8)} -pin  "for:or#2" {A0(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)#8}
load net {fsm_output(3)} -pin  "for:or#2" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#10}
load net {for:or#2} -pin  "for:or#2" {Z(0)} -attr @path {/conv/conv:core/for:or#2}
load inst "for:or" "or(4,1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-232 -attr oid 230 -attr @path {/conv/conv:core/for:or} -attr area 1.001000 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_or(1,4)"
load net {not#31} -pin  "for:or" {A0(0)} -attr @path {/conv/conv:core/not#31}
load net {fsm_output(9)} -pin  "for:or" {A1(0)} -attr @path {/conv/conv:core/slc(fsm_output)(9)#7}
load net {fsm_output(8)} -pin  "for:or" {A2(0)} -attr @path {/conv/conv:core/slc(fsm_output)(8)#9}
load net {fsm_output(3)} -pin  "for:or" {A3(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#11}
load net {for:or.tmpw} -pin  "for:or" {Z(0)} -attr @path {/conv/conv:core/for:or.tmpw}
load inst "not#31" "not(1)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-233 -attr oid 231 -attr @path {/conv/conv:core/not#31} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(1)"
load net {fsm_output(5)} -pin  "not#31" {A(0)} -attr @path {/conv/conv:core/slc(fsm_output)(5)#7}
load net {not#31} -pin  "not#31" {Z(0)} -attr @path {/conv/conv:core/not#31}
load inst "for:mux1h#2" "mux1h(4,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-234 -attr oid 232 -attr vt d -attr @path {/conv/conv:core/for:mux1h#2} -attr area 58.128968 -attr delay 1.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux1hot(32,4)"
load net {rows:not#2(0)} -pin  "for:mux1h#2" {A0(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(1)} -pin  "for:mux1h#2" {A0(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(2)} -pin  "for:mux1h#2" {A0(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(3)} -pin  "for:mux1h#2" {A0(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(4)} -pin  "for:mux1h#2" {A0(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(5)} -pin  "for:mux1h#2" {A0(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(6)} -pin  "for:mux1h#2" {A0(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(7)} -pin  "for:mux1h#2" {A0(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(8)} -pin  "for:mux1h#2" {A0(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(9)} -pin  "for:mux1h#2" {A0(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(10)} -pin  "for:mux1h#2" {A0(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(11)} -pin  "for:mux1h#2" {A0(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(12)} -pin  "for:mux1h#2" {A0(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(13)} -pin  "for:mux1h#2" {A0(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(14)} -pin  "for:mux1h#2" {A0(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(15)} -pin  "for:mux1h#2" {A0(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(16)} -pin  "for:mux1h#2" {A0(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(17)} -pin  "for:mux1h#2" {A0(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(18)} -pin  "for:mux1h#2" {A0(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(19)} -pin  "for:mux1h#2" {A0(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(20)} -pin  "for:mux1h#2" {A0(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(21)} -pin  "for:mux1h#2" {A0(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(22)} -pin  "for:mux1h#2" {A0(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(23)} -pin  "for:mux1h#2" {A0(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(24)} -pin  "for:mux1h#2" {A0(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(25)} -pin  "for:mux1h#2" {A0(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(26)} -pin  "for:mux1h#2" {A0(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(27)} -pin  "for:mux1h#2" {A0(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(28)} -pin  "for:mux1h#2" {A0(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(29)} -pin  "for:mux1h#2" {A0(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(30)} -pin  "for:mux1h#2" {A0(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(31)} -pin  "for:mux1h#2" {A0(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {for:i.sva(0)} -pin  "for:mux1h#2" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(1)} -pin  "for:mux1h#2" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(2)} -pin  "for:mux1h#2" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(3)} -pin  "for:mux1h#2" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(4)} -pin  "for:mux1h#2" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(5)} -pin  "for:mux1h#2" {A1(5)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(6)} -pin  "for:mux1h#2" {A1(6)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(7)} -pin  "for:mux1h#2" {A1(7)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(8)} -pin  "for:mux1h#2" {A1(8)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(9)} -pin  "for:mux1h#2" {A1(9)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(10)} -pin  "for:mux1h#2" {A1(10)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(11)} -pin  "for:mux1h#2" {A1(11)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(12)} -pin  "for:mux1h#2" {A1(12)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(13)} -pin  "for:mux1h#2" {A1(13)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(14)} -pin  "for:mux1h#2" {A1(14)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(15)} -pin  "for:mux1h#2" {A1(15)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(16)} -pin  "for:mux1h#2" {A1(16)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(17)} -pin  "for:mux1h#2" {A1(17)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(18)} -pin  "for:mux1h#2" {A1(18)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(19)} -pin  "for:mux1h#2" {A1(19)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(20)} -pin  "for:mux1h#2" {A1(20)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(21)} -pin  "for:mux1h#2" {A1(21)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(22)} -pin  "for:mux1h#2" {A1(22)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(23)} -pin  "for:mux1h#2" {A1(23)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(24)} -pin  "for:mux1h#2" {A1(24)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(25)} -pin  "for:mux1h#2" {A1(25)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(26)} -pin  "for:mux1h#2" {A1(26)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(27)} -pin  "for:mux1h#2" {A1(27)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(28)} -pin  "for:mux1h#2" {A1(28)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(29)} -pin  "for:mux1h#2" {A1(29)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(30)} -pin  "for:mux1h#2" {A1(30)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {for:i.sva(31)} -pin  "for:mux1h#2" {A1(31)} -attr vt d -attr @path {/conv/conv:core/for:i.sva}
load net {cols:not#3(0)} -pin  "for:mux1h#2" {A2(0)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(1)} -pin  "for:mux1h#2" {A2(1)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(2)} -pin  "for:mux1h#2" {A2(2)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(3)} -pin  "for:mux1h#2" {A2(3)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(4)} -pin  "for:mux1h#2" {A2(4)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(5)} -pin  "for:mux1h#2" {A2(5)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(6)} -pin  "for:mux1h#2" {A2(6)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(7)} -pin  "for:mux1h#2" {A2(7)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(8)} -pin  "for:mux1h#2" {A2(8)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(9)} -pin  "for:mux1h#2" {A2(9)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(10)} -pin  "for:mux1h#2" {A2(10)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(11)} -pin  "for:mux1h#2" {A2(11)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(12)} -pin  "for:mux1h#2" {A2(12)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(13)} -pin  "for:mux1h#2" {A2(13)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(14)} -pin  "for:mux1h#2" {A2(14)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(15)} -pin  "for:mux1h#2" {A2(15)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(16)} -pin  "for:mux1h#2" {A2(16)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(17)} -pin  "for:mux1h#2" {A2(17)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(18)} -pin  "for:mux1h#2" {A2(18)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(19)} -pin  "for:mux1h#2" {A2(19)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(20)} -pin  "for:mux1h#2" {A2(20)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(21)} -pin  "for:mux1h#2" {A2(21)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(22)} -pin  "for:mux1h#2" {A2(22)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(23)} -pin  "for:mux1h#2" {A2(23)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(24)} -pin  "for:mux1h#2" {A2(24)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(25)} -pin  "for:mux1h#2" {A2(25)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(26)} -pin  "for:mux1h#2" {A2(26)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(27)} -pin  "for:mux1h#2" {A2(27)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(28)} -pin  "for:mux1h#2" {A2(28)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(29)} -pin  "for:mux1h#2" {A2(29)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(30)} -pin  "for:mux1h#2" {A2(30)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(31)} -pin  "for:mux1h#2" {A2(31)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {for:for:j.sva(0)} -pin  "for:mux1h#2" {A3(0)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(1)} -pin  "for:mux1h#2" {A3(1)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(2)} -pin  "for:mux1h#2" {A3(2)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(3)} -pin  "for:mux1h#2" {A3(3)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(4)} -pin  "for:mux1h#2" {A3(4)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(5)} -pin  "for:mux1h#2" {A3(5)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(6)} -pin  "for:mux1h#2" {A3(6)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(7)} -pin  "for:mux1h#2" {A3(7)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(8)} -pin  "for:mux1h#2" {A3(8)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(9)} -pin  "for:mux1h#2" {A3(9)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(10)} -pin  "for:mux1h#2" {A3(10)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(11)} -pin  "for:mux1h#2" {A3(11)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(12)} -pin  "for:mux1h#2" {A3(12)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(13)} -pin  "for:mux1h#2" {A3(13)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(14)} -pin  "for:mux1h#2" {A3(14)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(15)} -pin  "for:mux1h#2" {A3(15)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(16)} -pin  "for:mux1h#2" {A3(16)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(17)} -pin  "for:mux1h#2" {A3(17)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(18)} -pin  "for:mux1h#2" {A3(18)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(19)} -pin  "for:mux1h#2" {A3(19)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(20)} -pin  "for:mux1h#2" {A3(20)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(21)} -pin  "for:mux1h#2" {A3(21)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(22)} -pin  "for:mux1h#2" {A3(22)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(23)} -pin  "for:mux1h#2" {A3(23)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(24)} -pin  "for:mux1h#2" {A3(24)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(25)} -pin  "for:mux1h#2" {A3(25)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(26)} -pin  "for:mux1h#2" {A3(26)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(27)} -pin  "for:mux1h#2" {A3(27)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(28)} -pin  "for:mux1h#2" {A3(28)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(29)} -pin  "for:mux1h#2" {A3(29)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(30)} -pin  "for:mux1h#2" {A3(30)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {for:for:j.sva(31)} -pin  "for:mux1h#2" {A3(31)} -attr vt d -attr @path {/conv/conv:core/for:for:j.sva}
load net {fsm_output(0)} -pin  "for:mux1h#2" {S0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-235 -attr oid 233 -attr @path {/conv/conv:core/slc(fsm_output)(0)#5}
load net {fsm_output(9)} -pin  "for:mux1h#2" {S1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-236 -attr oid 234 -attr @path {/conv/conv:core/slc(fsm_output)(9)#10}
load net {fsm_output(1)} -pin  "for:mux1h#2" {S2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-237 -attr oid 235 -attr @path {/conv/conv:core/slc(fsm_output)(1)#4}
load net {fsm_output(8)} -pin  "for:mux1h#2" {S3} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-238 -attr oid 236 -attr @path {/conv/conv:core/slc(fsm_output)(8)#10}
load net {for:mux1h#2.tmpw(0)} -pin  "for:mux1h#2" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(1)} -pin  "for:mux1h#2" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(2)} -pin  "for:mux1h#2" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(3)} -pin  "for:mux1h#2" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(4)} -pin  "for:mux1h#2" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(5)} -pin  "for:mux1h#2" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(6)} -pin  "for:mux1h#2" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(7)} -pin  "for:mux1h#2" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(8)} -pin  "for:mux1h#2" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(9)} -pin  "for:mux1h#2" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(10)} -pin  "for:mux1h#2" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(11)} -pin  "for:mux1h#2" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(12)} -pin  "for:mux1h#2" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(13)} -pin  "for:mux1h#2" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(14)} -pin  "for:mux1h#2" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(15)} -pin  "for:mux1h#2" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(16)} -pin  "for:mux1h#2" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(17)} -pin  "for:mux1h#2" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(18)} -pin  "for:mux1h#2" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(19)} -pin  "for:mux1h#2" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(20)} -pin  "for:mux1h#2" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(21)} -pin  "for:mux1h#2" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(22)} -pin  "for:mux1h#2" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(23)} -pin  "for:mux1h#2" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(24)} -pin  "for:mux1h#2" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(25)} -pin  "for:mux1h#2" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(26)} -pin  "for:mux1h#2" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(27)} -pin  "for:mux1h#2" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(28)} -pin  "for:mux1h#2" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(29)} -pin  "for:mux1h#2" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(30)} -pin  "for:mux1h#2" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load net {for:mux1h#2.tmpw(31)} -pin  "for:mux1h#2" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:mux1h#2.tmpw}
load inst "rows:not#2" "not(32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-239 -attr oid 237 -attr vt d -attr @path {/conv/conv:core/rows:not#2} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(32)"
load net {rows:rsci.d(0)} -pin  "rows:not#2" {A(0)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(1)} -pin  "rows:not#2" {A(1)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(2)} -pin  "rows:not#2" {A(2)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(3)} -pin  "rows:not#2" {A(3)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(4)} -pin  "rows:not#2" {A(4)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(5)} -pin  "rows:not#2" {A(5)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(6)} -pin  "rows:not#2" {A(6)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(7)} -pin  "rows:not#2" {A(7)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(8)} -pin  "rows:not#2" {A(8)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(9)} -pin  "rows:not#2" {A(9)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(10)} -pin  "rows:not#2" {A(10)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(11)} -pin  "rows:not#2" {A(11)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(12)} -pin  "rows:not#2" {A(12)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(13)} -pin  "rows:not#2" {A(13)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(14)} -pin  "rows:not#2" {A(14)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(15)} -pin  "rows:not#2" {A(15)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(16)} -pin  "rows:not#2" {A(16)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(17)} -pin  "rows:not#2" {A(17)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(18)} -pin  "rows:not#2" {A(18)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(19)} -pin  "rows:not#2" {A(19)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(20)} -pin  "rows:not#2" {A(20)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(21)} -pin  "rows:not#2" {A(21)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(22)} -pin  "rows:not#2" {A(22)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(23)} -pin  "rows:not#2" {A(23)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(24)} -pin  "rows:not#2" {A(24)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(25)} -pin  "rows:not#2" {A(25)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(26)} -pin  "rows:not#2" {A(26)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(27)} -pin  "rows:not#2" {A(27)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(28)} -pin  "rows:not#2" {A(28)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(29)} -pin  "rows:not#2" {A(29)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(30)} -pin  "rows:not#2" {A(30)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:rsci.d(31)} -pin  "rows:not#2" {A(31)} -attr vt d -attr @path {/conv/conv:core/rows:rsci.d}
load net {rows:not#2(0)} -pin  "rows:not#2" {Z(0)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(1)} -pin  "rows:not#2" {Z(1)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(2)} -pin  "rows:not#2" {Z(2)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(3)} -pin  "rows:not#2" {Z(3)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(4)} -pin  "rows:not#2" {Z(4)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(5)} -pin  "rows:not#2" {Z(5)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(6)} -pin  "rows:not#2" {Z(6)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(7)} -pin  "rows:not#2" {Z(7)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(8)} -pin  "rows:not#2" {Z(8)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(9)} -pin  "rows:not#2" {Z(9)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(10)} -pin  "rows:not#2" {Z(10)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(11)} -pin  "rows:not#2" {Z(11)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(12)} -pin  "rows:not#2" {Z(12)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(13)} -pin  "rows:not#2" {Z(13)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(14)} -pin  "rows:not#2" {Z(14)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(15)} -pin  "rows:not#2" {Z(15)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(16)} -pin  "rows:not#2" {Z(16)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(17)} -pin  "rows:not#2" {Z(17)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(18)} -pin  "rows:not#2" {Z(18)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(19)} -pin  "rows:not#2" {Z(19)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(20)} -pin  "rows:not#2" {Z(20)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(21)} -pin  "rows:not#2" {Z(21)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(22)} -pin  "rows:not#2" {Z(22)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(23)} -pin  "rows:not#2" {Z(23)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(24)} -pin  "rows:not#2" {Z(24)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(25)} -pin  "rows:not#2" {Z(25)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(26)} -pin  "rows:not#2" {Z(26)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(27)} -pin  "rows:not#2" {Z(27)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(28)} -pin  "rows:not#2" {Z(28)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(29)} -pin  "rows:not#2" {Z(29)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(30)} -pin  "rows:not#2" {Z(30)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load net {rows:not#2(31)} -pin  "rows:not#2" {Z(31)} -attr vt d -attr @path {/conv/conv:core/rows:not#2}
load inst "cols:not#3" "not(32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-240 -attr oid 238 -attr vt d -attr @path {/conv/conv:core/cols:not#3} -attr area 0.001000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_not(32)"
load net {cols#1.sva#1(0)} -pin  "cols:not#3" {A(0)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(1)} -pin  "cols:not#3" {A(1)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(2)} -pin  "cols:not#3" {A(2)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(3)} -pin  "cols:not#3" {A(3)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(4)} -pin  "cols:not#3" {A(4)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(5)} -pin  "cols:not#3" {A(5)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(6)} -pin  "cols:not#3" {A(6)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(7)} -pin  "cols:not#3" {A(7)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(8)} -pin  "cols:not#3" {A(8)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(9)} -pin  "cols:not#3" {A(9)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(10)} -pin  "cols:not#3" {A(10)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(11)} -pin  "cols:not#3" {A(11)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(12)} -pin  "cols:not#3" {A(12)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(13)} -pin  "cols:not#3" {A(13)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(14)} -pin  "cols:not#3" {A(14)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(15)} -pin  "cols:not#3" {A(15)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(16)} -pin  "cols:not#3" {A(16)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(17)} -pin  "cols:not#3" {A(17)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(18)} -pin  "cols:not#3" {A(18)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(19)} -pin  "cols:not#3" {A(19)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(20)} -pin  "cols:not#3" {A(20)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(21)} -pin  "cols:not#3" {A(21)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(22)} -pin  "cols:not#3" {A(22)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(23)} -pin  "cols:not#3" {A(23)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(24)} -pin  "cols:not#3" {A(24)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(25)} -pin  "cols:not#3" {A(25)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(26)} -pin  "cols:not#3" {A(26)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(27)} -pin  "cols:not#3" {A(27)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(28)} -pin  "cols:not#3" {A(28)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(29)} -pin  "cols:not#3" {A(29)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(30)} -pin  "cols:not#3" {A(30)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols#1.sva#1(31)} -pin  "cols:not#3" {A(31)} -attr vt d -attr @path {/conv/conv:core/cols#1.sva#1}
load net {cols:not#3(0)} -pin  "cols:not#3" {Z(0)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(1)} -pin  "cols:not#3" {Z(1)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(2)} -pin  "cols:not#3" {Z(2)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(3)} -pin  "cols:not#3" {Z(3)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(4)} -pin  "cols:not#3" {Z(4)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(5)} -pin  "cols:not#3" {Z(5)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(6)} -pin  "cols:not#3" {Z(6)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(7)} -pin  "cols:not#3" {Z(7)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(8)} -pin  "cols:not#3" {Z(8)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(9)} -pin  "cols:not#3" {Z(9)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(10)} -pin  "cols:not#3" {Z(10)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(11)} -pin  "cols:not#3" {Z(11)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(12)} -pin  "cols:not#3" {Z(12)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(13)} -pin  "cols:not#3" {Z(13)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(14)} -pin  "cols:not#3" {Z(14)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(15)} -pin  "cols:not#3" {Z(15)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(16)} -pin  "cols:not#3" {Z(16)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(17)} -pin  "cols:not#3" {Z(17)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(18)} -pin  "cols:not#3" {Z(18)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(19)} -pin  "cols:not#3" {Z(19)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(20)} -pin  "cols:not#3" {Z(20)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(21)} -pin  "cols:not#3" {Z(21)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(22)} -pin  "cols:not#3" {Z(22)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(23)} -pin  "cols:not#3" {Z(23)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(24)} -pin  "cols:not#3" {Z(24)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(25)} -pin  "cols:not#3" {Z(25)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(26)} -pin  "cols:not#3" {Z(26)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(27)} -pin  "cols:not#3" {Z(27)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(28)} -pin  "cols:not#3" {Z(28)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(29)} -pin  "cols:not#3" {Z(29)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(30)} -pin  "cols:not#3" {Z(30)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load net {cols:not#3(31)} -pin  "cols:not#3" {Z(31)} -attr vt d -attr @path {/conv/conv:core/cols:not#3}
load inst "for:for:for:mux#2" "mux(2,5)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-241 -attr oid 239 -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2} -attr area 5.001000 -attr delay 0.130000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux(5,1,2)"
load net {for:for:for:for:n(4:0).sva(0)} -pin  "for:for:for:mux#2" {A0(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(1)} -pin  "for:for:for:mux#2" {A0(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(2)} -pin  "for:for:for:mux#2" {A0(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(3)} -pin  "for:for:for:mux#2" {A0(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:for:n(4:0).sva(4)} -pin  "for:for:for:mux#2" {A0(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:n(4:0).sva}
load net {for:for:for:m(4:0).sva#4(0)} -pin  "for:for:for:mux#2" {A1(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(1)} -pin  "for:for:for:mux#2" {A1(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(2)} -pin  "for:for:for:mux#2" {A1(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(3)} -pin  "for:for:for:mux#2" {A1(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {for:for:for:m(4:0).sva#4(4)} -pin  "for:for:for:mux#2" {A1(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:m(4:0).sva#4}
load net {fsm_output(3)} -pin  "for:for:for:mux#2" {S(0)} -attr @path {/conv/conv:core/slc(fsm_output)(3)#6}
load net {for:for:for:mux#2.tmpw(0)} -pin  "for:for:for:mux#2" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(1)} -pin  "for:for:for:mux#2" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(2)} -pin  "for:for:for:mux#2" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(3)} -pin  "for:for:for:mux#2" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load net {for:for:for:mux#2.tmpw(4)} -pin  "for:for:for:mux#2" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:mux#2.tmpw}
load inst "for:for:for:for:if:mux1h#14" "mux1h(3,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-242 -attr oid 240 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14} -attr area 45.639848 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux1hot(32,3)"
load net {for:i.sva(0)} -pin  "for:for:for:for:if:mux1h#14" {A0(0)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(1)} -pin  "for:for:for:for:if:mux1h#14" {A0(1)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(2)} -pin  "for:for:for:for:if:mux1h#14" {A0(2)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(3)} -pin  "for:for:for:for:if:mux1h#14" {A0(3)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(4)} -pin  "for:for:for:for:if:mux1h#14" {A0(4)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(5)} -pin  "for:for:for:for:if:mux1h#14" {A0(5)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(6)} -pin  "for:for:for:for:if:mux1h#14" {A0(6)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(7)} -pin  "for:for:for:for:if:mux1h#14" {A0(7)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(8)} -pin  "for:for:for:for:if:mux1h#14" {A0(8)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(9)} -pin  "for:for:for:for:if:mux1h#14" {A0(9)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(10)} -pin  "for:for:for:for:if:mux1h#14" {A0(10)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(11)} -pin  "for:for:for:for:if:mux1h#14" {A0(11)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(12)} -pin  "for:for:for:for:if:mux1h#14" {A0(12)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(13)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(14)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(15)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(16)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(17)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(18)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(19)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(20)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(21)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(22)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(23)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(24)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(25)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(26)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(27)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(28)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(29)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(30)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:i.sva(13)} -pin  "for:for:for:for:if:mux1h#14" {A0(31)} -attr vt d -attr @path {/conv/conv:core/exs}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(0)} -pin  "for:for:for:for:if:mux1h#14" {A1(0)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(1)} -pin  "for:for:for:for:if:mux1h#14" {A1(1)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(2)} -pin  "for:for:for:for:if:mux1h#14" {A1(2)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(3)} -pin  "for:for:for:for:if:mux1h#14" {A1(3)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(4)} -pin  "for:for:for:for:if:mux1h#14" {A1(4)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(5)} -pin  "for:for:for:for:if:mux1h#14" {A1(5)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(6)} -pin  "for:for:for:for:if:mux1h#14" {A1(6)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(7)} -pin  "for:for:for:for:if:mux1h#14" {A1(7)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(8)} -pin  "for:for:for:for:if:mux1h#14" {A1(8)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(9)} -pin  "for:for:for:for:if:mux1h#14" {A1(9)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(10)} -pin  "for:for:for:for:if:mux1h#14" {A1(10)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(11)} -pin  "for:for:for:for:if:mux1h#14" {A1(11)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {for:for:for:for:if:slc(ii)(28-0).itm#2(12)} -pin  "for:for:for:for:if:mux1h#14" {A1(12)} -attr vt d -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(13)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(14)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(15)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(16)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(17)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(18)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(19)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(20)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(21)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(22)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(23)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(24)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(25)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(26)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(27)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(28)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(29)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(30)} -attr @path {/conv/conv:core/conc#2}
load net {GND} -pin  "for:for:for:for:if:mux1h#14" {A1(31)} -attr @path {/conv/conv:core/conc#2}
load net {image:rsci.data_out_d(0)} -pin  "for:for:for:for:if:mux1h#14" {A2(0)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(1)} -pin  "for:for:for:for:if:mux1h#14" {A2(1)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(2)} -pin  "for:for:for:for:if:mux1h#14" {A2(2)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(3)} -pin  "for:for:for:for:if:mux1h#14" {A2(3)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(4)} -pin  "for:for:for:for:if:mux1h#14" {A2(4)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(5)} -pin  "for:for:for:for:if:mux1h#14" {A2(5)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(6)} -pin  "for:for:for:for:if:mux1h#14" {A2(6)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(7)} -pin  "for:for:for:for:if:mux1h#14" {A2(7)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(8)} -pin  "for:for:for:for:if:mux1h#14" {A2(8)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(9)} -pin  "for:for:for:for:if:mux1h#14" {A2(9)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(10)} -pin  "for:for:for:for:if:mux1h#14" {A2(10)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(11)} -pin  "for:for:for:for:if:mux1h#14" {A2(11)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(12)} -pin  "for:for:for:for:if:mux1h#14" {A2(12)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(13)} -pin  "for:for:for:for:if:mux1h#14" {A2(13)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(14)} -pin  "for:for:for:for:if:mux1h#14" {A2(14)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(15)} -pin  "for:for:for:for:if:mux1h#14" {A2(15)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(16)} -pin  "for:for:for:for:if:mux1h#14" {A2(16)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(17)} -pin  "for:for:for:for:if:mux1h#14" {A2(17)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(18)} -pin  "for:for:for:for:if:mux1h#14" {A2(18)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(19)} -pin  "for:for:for:for:if:mux1h#14" {A2(19)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(20)} -pin  "for:for:for:for:if:mux1h#14" {A2(20)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(21)} -pin  "for:for:for:for:if:mux1h#14" {A2(21)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(22)} -pin  "for:for:for:for:if:mux1h#14" {A2(22)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(23)} -pin  "for:for:for:for:if:mux1h#14" {A2(23)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(24)} -pin  "for:for:for:for:if:mux1h#14" {A2(24)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(25)} -pin  "for:for:for:for:if:mux1h#14" {A2(25)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(26)} -pin  "for:for:for:for:if:mux1h#14" {A2(26)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(27)} -pin  "for:for:for:for:if:mux1h#14" {A2(27)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(28)} -pin  "for:for:for:for:if:mux1h#14" {A2(28)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(29)} -pin  "for:for:for:for:if:mux1h#14" {A2(29)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(30)} -pin  "for:for:for:for:if:mux1h#14" {A2(30)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {image:rsci.data_out_d(31)} -pin  "for:for:for:for:if:mux1h#14" {A2(31)} -attr vt d -attr @path {/conv/conv:core/image:rsci.data_out_d}
load net {fsm_output(3)} -pin  "for:for:for:for:if:mux1h#14" {S0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-243 -attr oid 241 -attr @path {/conv/conv:core/slc(fsm_output)(3)#12}
load net {fsm_output(4)} -pin  "for:for:for:for:if:mux1h#14" {S1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-244 -attr oid 242 -attr @path {/conv/conv:core/slc(fsm_output)(4)#5}
load net {fsm_output(5)} -pin  "for:for:for:for:if:mux1h#14" {S2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-245 -attr oid 243 -attr @path {/conv/conv:core/slc(fsm_output)(5)#8}
load net {for:for:for:for:if:mux1h#14.tmpw(0)} -pin  "for:for:for:for:if:mux1h#14" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(1)} -pin  "for:for:for:for:if:mux1h#14" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(2)} -pin  "for:for:for:for:if:mux1h#14" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(3)} -pin  "for:for:for:for:if:mux1h#14" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(4)} -pin  "for:for:for:for:if:mux1h#14" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(5)} -pin  "for:for:for:for:if:mux1h#14" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(6)} -pin  "for:for:for:for:if:mux1h#14" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(7)} -pin  "for:for:for:for:if:mux1h#14" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(8)} -pin  "for:for:for:for:if:mux1h#14" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(9)} -pin  "for:for:for:for:if:mux1h#14" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(10)} -pin  "for:for:for:for:if:mux1h#14" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(11)} -pin  "for:for:for:for:if:mux1h#14" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(12)} -pin  "for:for:for:for:if:mux1h#14" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(13)} -pin  "for:for:for:for:if:mux1h#14" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(14)} -pin  "for:for:for:for:if:mux1h#14" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(15)} -pin  "for:for:for:for:if:mux1h#14" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(16)} -pin  "for:for:for:for:if:mux1h#14" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(17)} -pin  "for:for:for:for:if:mux1h#14" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(18)} -pin  "for:for:for:for:if:mux1h#14" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(19)} -pin  "for:for:for:for:if:mux1h#14" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(20)} -pin  "for:for:for:for:if:mux1h#14" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(21)} -pin  "for:for:for:for:if:mux1h#14" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(22)} -pin  "for:for:for:for:if:mux1h#14" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(23)} -pin  "for:for:for:for:if:mux1h#14" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(24)} -pin  "for:for:for:for:if:mux1h#14" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(25)} -pin  "for:for:for:for:if:mux1h#14" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(26)} -pin  "for:for:for:for:if:mux1h#14" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(27)} -pin  "for:for:for:for:if:mux1h#14" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(28)} -pin  "for:for:for:for:if:mux1h#14" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(29)} -pin  "for:for:for:for:if:mux1h#14" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(30)} -pin  "for:for:for:for:if:mux1h#14" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load net {for:for:for:for:if:mux1h#14.tmpw(31)} -pin  "for:for:for:for:if:mux1h#14" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#14.tmpw}
load inst "for:for:for:for:if:mux1h#13" "mux1h(3,32)" "INTERFACE" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-246 -attr oid 244 -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13} -attr area 45.639848 -attr delay 0.600000 -attr qmod "mgc_Xilinx-ARTIX-7-3_beh_psr.mgc_mux1hot(32,3)"
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A0(0)} -attr @path {/conv/conv:core/27#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A0(1)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(2)} -attr @path {/conv/conv:core/27#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A0(3)} -attr @path {/conv/conv:core/27#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A0(4)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(5)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(6)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(7)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(8)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(9)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(10)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(11)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(12)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(13)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(14)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(15)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(16)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(17)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(18)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(19)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(20)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(21)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(22)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(23)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(24)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(25)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(26)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(27)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(28)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(29)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(30)} -attr @path {/conv/conv:core/27#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A0(31)} -attr @path {/conv/conv:core/27#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A1(0)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(1)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(2)} -attr @path {/conv/conv:core/25#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A1(3)} -attr @path {/conv/conv:core/25#1}
load net {PWR} -pin  "for:for:for:for:if:mux1h#13" {A1(4)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(5)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(6)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(7)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(8)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(9)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(10)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(11)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(12)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(13)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(14)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(15)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(16)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(17)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(18)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(19)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(20)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(21)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(22)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(23)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(24)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(25)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(26)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(27)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(28)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(29)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(30)} -attr @path {/conv/conv:core/25#1}
load net {GND} -pin  "for:for:for:for:if:mux1h#13" {A1(31)} -attr @path {/conv/conv:core/25#1}
load net {for:for:for:for:if:asn#6.itm#2(0)} -pin  "for:for:for:for:if:mux1h#13" {A2(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(1)} -pin  "for:for:for:for:if:mux1h#13" {A2(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(2)} -pin  "for:for:for:for:if:mux1h#13" {A2(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(3)} -pin  "for:for:for:for:if:mux1h#13" {A2(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(4)} -pin  "for:for:for:for:if:mux1h#13" {A2(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(5)} -pin  "for:for:for:for:if:mux1h#13" {A2(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(6)} -pin  "for:for:for:for:if:mux1h#13" {A2(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(7)} -pin  "for:for:for:for:if:mux1h#13" {A2(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(8)} -pin  "for:for:for:for:if:mux1h#13" {A2(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(9)} -pin  "for:for:for:for:if:mux1h#13" {A2(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(10)} -pin  "for:for:for:for:if:mux1h#13" {A2(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(11)} -pin  "for:for:for:for:if:mux1h#13" {A2(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(12)} -pin  "for:for:for:for:if:mux1h#13" {A2(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(13)} -pin  "for:for:for:for:if:mux1h#13" {A2(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(14)} -pin  "for:for:for:for:if:mux1h#13" {A2(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(15)} -pin  "for:for:for:for:if:mux1h#13" {A2(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(16)} -pin  "for:for:for:for:if:mux1h#13" {A2(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(17)} -pin  "for:for:for:for:if:mux1h#13" {A2(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(18)} -pin  "for:for:for:for:if:mux1h#13" {A2(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(19)} -pin  "for:for:for:for:if:mux1h#13" {A2(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(20)} -pin  "for:for:for:for:if:mux1h#13" {A2(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(21)} -pin  "for:for:for:for:if:mux1h#13" {A2(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(22)} -pin  "for:for:for:for:if:mux1h#13" {A2(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(23)} -pin  "for:for:for:for:if:mux1h#13" {A2(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(24)} -pin  "for:for:for:for:if:mux1h#13" {A2(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(25)} -pin  "for:for:for:for:if:mux1h#13" {A2(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(26)} -pin  "for:for:for:for:if:mux1h#13" {A2(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(27)} -pin  "for:for:for:for:if:mux1h#13" {A2(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(28)} -pin  "for:for:for:for:if:mux1h#13" {A2(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(29)} -pin  "for:for:for:for:if:mux1h#13" {A2(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(30)} -pin  "for:for:for:for:if:mux1h#13" {A2(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {for:for:for:for:if:asn#6.itm#2(31)} -pin  "for:for:for:for:if:mux1h#13" {A2(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:asn#6.itm#2}
load net {fsm_output(3)} -pin  "for:for:for:for:if:mux1h#13" {S0} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-247 -attr oid 245 -attr @path {/conv/conv:core/slc(fsm_output)(3)#1}
load net {fsm_output(4)} -pin  "for:for:for:for:if:mux1h#13" {S1} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-248 -attr oid 246 -attr @path {/conv/conv:core/slc(fsm_output)(4)#2}
load net {fsm_output(5)} -pin  "for:for:for:for:if:mux1h#13" {S2} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-249 -attr oid 247 -attr @path {/conv/conv:core/slc(fsm_output)(5)#3}
load net {for:for:for:for:if:mux1h#13.tmpw(0)} -pin  "for:for:for:for:if:mux1h#13" {Z(0)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(1)} -pin  "for:for:for:for:if:mux1h#13" {Z(1)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(2)} -pin  "for:for:for:for:if:mux1h#13" {Z(2)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(3)} -pin  "for:for:for:for:if:mux1h#13" {Z(3)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(4)} -pin  "for:for:for:for:if:mux1h#13" {Z(4)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(5)} -pin  "for:for:for:for:if:mux1h#13" {Z(5)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(6)} -pin  "for:for:for:for:if:mux1h#13" {Z(6)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(7)} -pin  "for:for:for:for:if:mux1h#13" {Z(7)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(8)} -pin  "for:for:for:for:if:mux1h#13" {Z(8)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(9)} -pin  "for:for:for:for:if:mux1h#13" {Z(9)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(10)} -pin  "for:for:for:for:if:mux1h#13" {Z(10)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(11)} -pin  "for:for:for:for:if:mux1h#13" {Z(11)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(12)} -pin  "for:for:for:for:if:mux1h#13" {Z(12)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(13)} -pin  "for:for:for:for:if:mux1h#13" {Z(13)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(14)} -pin  "for:for:for:for:if:mux1h#13" {Z(14)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(15)} -pin  "for:for:for:for:if:mux1h#13" {Z(15)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(16)} -pin  "for:for:for:for:if:mux1h#13" {Z(16)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(17)} -pin  "for:for:for:for:if:mux1h#13" {Z(17)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(18)} -pin  "for:for:for:for:if:mux1h#13" {Z(18)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(19)} -pin  "for:for:for:for:if:mux1h#13" {Z(19)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(20)} -pin  "for:for:for:for:if:mux1h#13" {Z(20)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(21)} -pin  "for:for:for:for:if:mux1h#13" {Z(21)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(22)} -pin  "for:for:for:for:if:mux1h#13" {Z(22)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(23)} -pin  "for:for:for:for:if:mux1h#13" {Z(23)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(24)} -pin  "for:for:for:for:if:mux1h#13" {Z(24)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(25)} -pin  "for:for:for:for:if:mux1h#13" {Z(25)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(26)} -pin  "for:for:for:for:if:mux1h#13" {Z(26)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(27)} -pin  "for:for:for:for:if:mux1h#13" {Z(27)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(28)} -pin  "for:for:for:for:if:mux1h#13" {Z(28)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(29)} -pin  "for:for:for:for:if:mux1h#13" {Z(29)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(30)} -pin  "for:for:for:for:if:mux1h#13" {Z(30)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
load net {for:for:for:for:if:mux1h#13.tmpw(31)} -pin  "for:for:for:for:if:mux1h#13" {Z(31)} -attr vt d -attr @path {/conv/conv:core/for:for:for:for:if:mux1h#13.tmpw}
### END MODULE 

module new "conv" "orig"
load symbol left_portin noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 -7 -7 -21 -7 -21 7 -7 7 0 0 \
   place input_port
load symbol right_portin noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 21 -7 21 7 7 7 0 0 \
   place output_port
load symbol right_portout noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 0 -7 14 -7 21 0 14 7 0 7 0 0 \
   place output_port
load symbol left_portout noname DEF \
   port p output -loc 0 0 0 0 \
   attrdsp @name -cr -25 0 12 \
   fpath 0 0 0 -7 -14 -7 -21 0 -14 7 0 7 0 0 \
   place input_port
load symbol probe_out noname DEF \
   port p input -loc 0 0 0 0 \
   attrdsp @name -cl  25 0 12 \
   fpath 0 0 7 -7 14 0 7 7 0 0 \
   place output_port fillcolor 3
load port {clk} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-250 -attr oid 248 -attr vt d -attr @path {/conv/clk}
load port {rst} input -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-251 -attr oid 249 -attr vt d -attr @path {/conv/rst}
load portBus image:rsc.addr(15:0) output 16 {image:rsc.addr(15)} {image:rsc.addr(14)} {image:rsc.addr(13)} {image:rsc.addr(12)} {image:rsc.addr(11)} {image:rsc.addr(10)} {image:rsc.addr(9)} {image:rsc.addr(8)} {image:rsc.addr(7)} {image:rsc.addr(6)} {image:rsc.addr(5)} {image:rsc.addr(4)} {image:rsc.addr(3)} {image:rsc.addr(2)} {image:rsc.addr(1)} {image:rsc.addr(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-252 -attr oid 250 -attr vt d -attr @path {/conv/image:rsc.addr}
load port {image:rsc.re} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-253 -attr oid 251 -attr vt d -attr @path {/conv/image:rsc.re}
load portBus image:rsc.data_out(31:0) input 32 {image:rsc.data_out(31)} {image:rsc.data_out(30)} {image:rsc.data_out(29)} {image:rsc.data_out(28)} {image:rsc.data_out(27)} {image:rsc.data_out(26)} {image:rsc.data_out(25)} {image:rsc.data_out(24)} {image:rsc.data_out(23)} {image:rsc.data_out(22)} {image:rsc.data_out(21)} {image:rsc.data_out(20)} {image:rsc.data_out(19)} {image:rsc.data_out(18)} {image:rsc.data_out(17)} {image:rsc.data_out(16)} {image:rsc.data_out(15)} {image:rsc.data_out(14)} {image:rsc.data_out(13)} {image:rsc.data_out(12)} {image:rsc.data_out(11)} {image:rsc.data_out(10)} {image:rsc.data_out(9)} {image:rsc.data_out(8)} {image:rsc.data_out(7)} {image:rsc.data_out(6)} {image:rsc.data_out(5)} {image:rsc.data_out(4)} {image:rsc.data_out(3)} {image:rsc.data_out(2)} {image:rsc.data_out(1)} {image:rsc.data_out(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-254 -attr oid 252 -attr vt d -attr @path {/conv/image:rsc.data_out}
load port {image:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-255 -attr oid 253 -attr vt d -attr @path {/conv/image:rsc.triosy.lz}
load portBus rows:rsc.z(31:0) input 32 {rows:rsc.z(31)} {rows:rsc.z(30)} {rows:rsc.z(29)} {rows:rsc.z(28)} {rows:rsc.z(27)} {rows:rsc.z(26)} {rows:rsc.z(25)} {rows:rsc.z(24)} {rows:rsc.z(23)} {rows:rsc.z(22)} {rows:rsc.z(21)} {rows:rsc.z(20)} {rows:rsc.z(19)} {rows:rsc.z(18)} {rows:rsc.z(17)} {rows:rsc.z(16)} {rows:rsc.z(15)} {rows:rsc.z(14)} {rows:rsc.z(13)} {rows:rsc.z(12)} {rows:rsc.z(11)} {rows:rsc.z(10)} {rows:rsc.z(9)} {rows:rsc.z(8)} {rows:rsc.z(7)} {rows:rsc.z(6)} {rows:rsc.z(5)} {rows:rsc.z(4)} {rows:rsc.z(3)} {rows:rsc.z(2)} {rows:rsc.z(1)} {rows:rsc.z(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-256 -attr oid 254 -attr vt d -attr @path {/conv/rows:rsc.z}
load port {rows:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-257 -attr oid 255 -attr vt d -attr @path {/conv/rows:rsc.triosy.lz}
load portBus cols:rsc.z(31:0) input 32 {cols:rsc.z(31)} {cols:rsc.z(30)} {cols:rsc.z(29)} {cols:rsc.z(28)} {cols:rsc.z(27)} {cols:rsc.z(26)} {cols:rsc.z(25)} {cols:rsc.z(24)} {cols:rsc.z(23)} {cols:rsc.z(22)} {cols:rsc.z(21)} {cols:rsc.z(20)} {cols:rsc.z(19)} {cols:rsc.z(18)} {cols:rsc.z(17)} {cols:rsc.z(16)} {cols:rsc.z(15)} {cols:rsc.z(14)} {cols:rsc.z(13)} {cols:rsc.z(12)} {cols:rsc.z(11)} {cols:rsc.z(10)} {cols:rsc.z(9)} {cols:rsc.z(8)} {cols:rsc.z(7)} {cols:rsc.z(6)} {cols:rsc.z(5)} {cols:rsc.z(4)} {cols:rsc.z(3)} {cols:rsc.z(2)} {cols:rsc.z(1)} {cols:rsc.z(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-258 -attr oid 256 -attr vt d -attr @path {/conv/cols:rsc.z}
load port {cols:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-259 -attr oid 257 -attr vt d -attr @path {/conv/cols:rsc.triosy.lz}
load portBus kernel:rsc.addr(8:0) output 9 {kernel:rsc.addr(8)} {kernel:rsc.addr(7)} {kernel:rsc.addr(6)} {kernel:rsc.addr(5)} {kernel:rsc.addr(4)} {kernel:rsc.addr(3)} {kernel:rsc.addr(2)} {kernel:rsc.addr(1)} {kernel:rsc.addr(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-260 -attr oid 258 -attr vt d -attr @path {/conv/kernel:rsc.addr}
load port {kernel:rsc.re} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-261 -attr oid 259 -attr vt d -attr @path {/conv/kernel:rsc.re}
load portBus kernel:rsc.data_out(31:0) input 32 {kernel:rsc.data_out(31)} {kernel:rsc.data_out(30)} {kernel:rsc.data_out(29)} {kernel:rsc.data_out(28)} {kernel:rsc.data_out(27)} {kernel:rsc.data_out(26)} {kernel:rsc.data_out(25)} {kernel:rsc.data_out(24)} {kernel:rsc.data_out(23)} {kernel:rsc.data_out(22)} {kernel:rsc.data_out(21)} {kernel:rsc.data_out(20)} {kernel:rsc.data_out(19)} {kernel:rsc.data_out(18)} {kernel:rsc.data_out(17)} {kernel:rsc.data_out(16)} {kernel:rsc.data_out(15)} {kernel:rsc.data_out(14)} {kernel:rsc.data_out(13)} {kernel:rsc.data_out(12)} {kernel:rsc.data_out(11)} {kernel:rsc.data_out(10)} {kernel:rsc.data_out(9)} {kernel:rsc.data_out(8)} {kernel:rsc.data_out(7)} {kernel:rsc.data_out(6)} {kernel:rsc.data_out(5)} {kernel:rsc.data_out(4)} {kernel:rsc.data_out(3)} {kernel:rsc.data_out(2)} {kernel:rsc.data_out(1)} {kernel:rsc.data_out(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-262 -attr oid 260 -attr vt d -attr @path {/conv/kernel:rsc.data_out}
load port {kernel:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-263 -attr oid 261 -attr vt d -attr @path {/conv/kernel:rsc.triosy.lz}
load portBus sortie:rsc.data_in(31:0) output 32 {sortie:rsc.data_in(31)} {sortie:rsc.data_in(30)} {sortie:rsc.data_in(29)} {sortie:rsc.data_in(28)} {sortie:rsc.data_in(27)} {sortie:rsc.data_in(26)} {sortie:rsc.data_in(25)} {sortie:rsc.data_in(24)} {sortie:rsc.data_in(23)} {sortie:rsc.data_in(22)} {sortie:rsc.data_in(21)} {sortie:rsc.data_in(20)} {sortie:rsc.data_in(19)} {sortie:rsc.data_in(18)} {sortie:rsc.data_in(17)} {sortie:rsc.data_in(16)} {sortie:rsc.data_in(15)} {sortie:rsc.data_in(14)} {sortie:rsc.data_in(13)} {sortie:rsc.data_in(12)} {sortie:rsc.data_in(11)} {sortie:rsc.data_in(10)} {sortie:rsc.data_in(9)} {sortie:rsc.data_in(8)} {sortie:rsc.data_in(7)} {sortie:rsc.data_in(6)} {sortie:rsc.data_in(5)} {sortie:rsc.data_in(4)} {sortie:rsc.data_in(3)} {sortie:rsc.data_in(2)} {sortie:rsc.data_in(1)} {sortie:rsc.data_in(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-264 -attr oid 262 -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load portBus sortie:rsc.addr(16:0) output 17 {sortie:rsc.addr(16)} {sortie:rsc.addr(15)} {sortie:rsc.addr(14)} {sortie:rsc.addr(13)} {sortie:rsc.addr(12)} {sortie:rsc.addr(11)} {sortie:rsc.addr(10)} {sortie:rsc.addr(9)} {sortie:rsc.addr(8)} {sortie:rsc.addr(7)} {sortie:rsc.addr(6)} {sortie:rsc.addr(5)} {sortie:rsc.addr(4)} {sortie:rsc.addr(3)} {sortie:rsc.addr(2)} {sortie:rsc.addr(1)} {sortie:rsc.addr(0)} -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-265 -attr oid 263 -attr vt d -attr @path {/conv/sortie:rsc.addr}
load port {sortie:rsc.re} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-266 -attr oid 264 -attr vt d -attr @path {/conv/sortie:rsc.re}
load port {sortie:rsc.we} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-267 -attr oid 265 -attr vt d -attr @path {/conv/sortie:rsc.we}
load portBus sortie:rsc.data_out(31:0) input 32 {sortie:rsc.data_out(31)} {sortie:rsc.data_out(30)} {sortie:rsc.data_out(29)} {sortie:rsc.data_out(28)} {sortie:rsc.data_out(27)} {sortie:rsc.data_out(26)} {sortie:rsc.data_out(25)} {sortie:rsc.data_out(24)} {sortie:rsc.data_out(23)} {sortie:rsc.data_out(22)} {sortie:rsc.data_out(21)} {sortie:rsc.data_out(20)} {sortie:rsc.data_out(19)} {sortie:rsc.data_out(18)} {sortie:rsc.data_out(17)} {sortie:rsc.data_out(16)} {sortie:rsc.data_out(15)} {sortie:rsc.data_out(14)} {sortie:rsc.data_out(13)} {sortie:rsc.data_out(12)} {sortie:rsc.data_out(11)} {sortie:rsc.data_out(10)} {sortie:rsc.data_out(9)} {sortie:rsc.data_out(8)} {sortie:rsc.data_out(7)} {sortie:rsc.data_out(6)} {sortie:rsc.data_out(5)} {sortie:rsc.data_out(4)} {sortie:rsc.data_out(3)} {sortie:rsc.data_out(2)} {sortie:rsc.data_out(1)} {sortie:rsc.data_out(0)} -symbol left_portin noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-268 -attr oid 266 -attr vt d -attr @path {/conv/sortie:rsc.data_out}
load port {sortie:rsc.triosy.lz} output -symbol right_portout noname -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-269 -attr oid 267 -attr vt d -attr @path {/conv/sortie:rsc.triosy.lz}
load symbol "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(1,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1):gen" "orig" GEN \
 fillcolor 1 \
     portBus data_out(31:0) input 32 {data_out(31)} {data_out(30)} {data_out(29)} {data_out(28)} {data_out(27)} {data_out(26)} {data_out(25)} {data_out(24)} {data_out(23)} {data_out(22)} {data_out(21)} {data_out(20)} {data_out(19)} {data_out(18)} {data_out(17)} {data_out(16)} {data_out(15)} {data_out(14)} {data_out(13)} {data_out(12)} {data_out(11)} {data_out(10)} {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {re} output \
     portBus addr(15:0) output 16 {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus addr_d(15:0) input 16 {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     portBus data_out_d(31:0) output 32 {data_out_d(31)} {data_out_d(30)} {data_out_d(29)} {data_out_d(28)} {data_out_d(27)} {data_out_d(26)} {data_out_d(25)} {data_out_d(24)} {data_out_d(23)} {data_out_d(22)} {data_out_d(21)} {data_out_d(20)} {data_out_d(19)} {data_out_d(18)} {data_out_d(17)} {data_out_d(16)} {data_out_d(15)} {data_out_d(14)} {data_out_d(13)} {data_out_d(12)} {data_out_d(11)} {data_out_d(10)} {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(4,289,32,9,0,1,0,0,0,1,1,1,0,289,32,1):gen" "orig" GEN \
 fillcolor 1 \
     portBus data_out(31:0) input 32 {data_out(31)} {data_out(30)} {data_out(29)} {data_out(28)} {data_out(27)} {data_out(26)} {data_out(25)} {data_out(24)} {data_out(23)} {data_out(22)} {data_out(21)} {data_out(20)} {data_out(19)} {data_out(18)} {data_out(17)} {data_out(16)} {data_out(15)} {data_out(14)} {data_out(13)} {data_out(12)} {data_out(11)} {data_out(10)} {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {re} output \
     portBus addr(8:0) output 9 {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus addr_d(8:0) input 9 {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     portBus data_out_d(31:0) output 32 {data_out_d(31)} {data_out_d(30)} {data_out_d(29)} {data_out_d(28)} {data_out_d(27)} {data_out_d(26)} {data_out_d(25)} {data_out_d(24)} {data_out_d(23)} {data_out_d(22)} {data_out_d(21)} {data_out_d(20)} {data_out_d(19)} {data_out_d(18)} {data_out_d(17)} {data_out_d(16)} {data_out_d(15)} {data_out_d(14)} {data_out_d(13)} {data_out_d(12)} {data_out_d(11)} {data_out_d(10)} {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rwport(5,68256,32,17,0,1,0,0,0,1,1,1,0,68256,32,1):gen" "orig" GEN \
 fillcolor 1 \
     portBus data_out(31:0) input 32 {data_out(31)} {data_out(30)} {data_out(29)} {data_out(28)} {data_out(27)} {data_out(26)} {data_out(25)} {data_out(24)} {data_out(23)} {data_out(22)} {data_out(21)} {data_out(20)} {data_out(19)} {data_out(18)} {data_out(17)} {data_out(16)} {data_out(15)} {data_out(14)} {data_out(13)} {data_out(12)} {data_out(11)} {data_out(10)} {data_out(9)} {data_out(8)} {data_out(7)} {data_out(6)} {data_out(5)} {data_out(4)} {data_out(3)} {data_out(2)} {data_out(1)} {data_out(0)} \
     port {we} output \
     port {re} output \
     portBus addr(16:0) output 17 {addr(16)} {addr(15)} {addr(14)} {addr(13)} {addr(12)} {addr(11)} {addr(10)} {addr(9)} {addr(8)} {addr(7)} {addr(6)} {addr(5)} {addr(4)} {addr(3)} {addr(2)} {addr(1)} {addr(0)} \
     portBus data_in(31:0) output 32 {data_in(31)} {data_in(30)} {data_in(29)} {data_in(28)} {data_in(27)} {data_in(26)} {data_in(25)} {data_in(24)} {data_in(23)} {data_in(22)} {data_in(21)} {data_in(20)} {data_in(19)} {data_in(18)} {data_in(17)} {data_in(16)} {data_in(15)} {data_in(14)} {data_in(13)} {data_in(12)} {data_in(11)} {data_in(10)} {data_in(9)} {data_in(8)} {data_in(7)} {data_in(6)} {data_in(5)} {data_in(4)} {data_in(3)} {data_in(2)} {data_in(1)} {data_in(0)} \
     portBus data_in_d(31:0) input 32 {data_in_d(31)} {data_in_d(30)} {data_in_d(29)} {data_in_d(28)} {data_in_d(27)} {data_in_d(26)} {data_in_d(25)} {data_in_d(24)} {data_in_d(23)} {data_in_d(22)} {data_in_d(21)} {data_in_d(20)} {data_in_d(19)} {data_in_d(18)} {data_in_d(17)} {data_in_d(16)} {data_in_d(15)} {data_in_d(14)} {data_in_d(13)} {data_in_d(12)} {data_in_d(11)} {data_in_d(10)} {data_in_d(9)} {data_in_d(8)} {data_in_d(7)} {data_in_d(6)} {data_in_d(5)} {data_in_d(4)} {data_in_d(3)} {data_in_d(2)} {data_in_d(1)} {data_in_d(0)} \
     portBus addr_d(16:0) input 17 {addr_d(16)} {addr_d(15)} {addr_d(14)} {addr_d(13)} {addr_d(12)} {addr_d(11)} {addr_d(10)} {addr_d(9)} {addr_d(8)} {addr_d(7)} {addr_d(6)} {addr_d(5)} {addr_d(4)} {addr_d(3)} {addr_d(2)} {addr_d(1)} {addr_d(0)} \
     port {re_d} input \
     port {we_d} input \
     portBus data_out_d(31:0) output 32 {data_out_d(31)} {data_out_d(30)} {data_out_d(29)} {data_out_d(28)} {data_out_d(27)} {data_out_d(26)} {data_out_d(25)} {data_out_d(24)} {data_out_d(23)} {data_out_d(22)} {data_out_d(21)} {data_out_d(20)} {data_out_d(19)} {data_out_d(18)} {data_out_d(17)} {data_out_d(16)} {data_out_d(15)} {data_out_d(14)} {data_out_d(13)} {data_out_d(12)} {data_out_d(11)} {data_out_d(10)} {data_out_d(9)} {data_out_d(8)} {data_out_d(7)} {data_out_d(6)} {data_out_d(5)} {data_out_d(4)} {data_out_d(3)} {data_out_d(2)} {data_out_d(1)} {data_out_d(0)} \
     port {clk} input \
     port {a_rst} input \
     port {s_rst} input \
     port {en} input \

load symbol "conv:core" "orig" GEN \
 fillcolor 1 \
     port {clk} input \
     port {rst} input \
     port {image:rsc.triosy.lz} output \
     portBus rows:rsc.z(31:0) input 32 {rows:rsc.z(31)} {rows:rsc.z(30)} {rows:rsc.z(29)} {rows:rsc.z(28)} {rows:rsc.z(27)} {rows:rsc.z(26)} {rows:rsc.z(25)} {rows:rsc.z(24)} {rows:rsc.z(23)} {rows:rsc.z(22)} {rows:rsc.z(21)} {rows:rsc.z(20)} {rows:rsc.z(19)} {rows:rsc.z(18)} {rows:rsc.z(17)} {rows:rsc.z(16)} {rows:rsc.z(15)} {rows:rsc.z(14)} {rows:rsc.z(13)} {rows:rsc.z(12)} {rows:rsc.z(11)} {rows:rsc.z(10)} {rows:rsc.z(9)} {rows:rsc.z(8)} {rows:rsc.z(7)} {rows:rsc.z(6)} {rows:rsc.z(5)} {rows:rsc.z(4)} {rows:rsc.z(3)} {rows:rsc.z(2)} {rows:rsc.z(1)} {rows:rsc.z(0)} \
     port {rows:rsc.triosy.lz} output \
     portBus cols:rsc.z(31:0) input 32 {cols:rsc.z(31)} {cols:rsc.z(30)} {cols:rsc.z(29)} {cols:rsc.z(28)} {cols:rsc.z(27)} {cols:rsc.z(26)} {cols:rsc.z(25)} {cols:rsc.z(24)} {cols:rsc.z(23)} {cols:rsc.z(22)} {cols:rsc.z(21)} {cols:rsc.z(20)} {cols:rsc.z(19)} {cols:rsc.z(18)} {cols:rsc.z(17)} {cols:rsc.z(16)} {cols:rsc.z(15)} {cols:rsc.z(14)} {cols:rsc.z(13)} {cols:rsc.z(12)} {cols:rsc.z(11)} {cols:rsc.z(10)} {cols:rsc.z(9)} {cols:rsc.z(8)} {cols:rsc.z(7)} {cols:rsc.z(6)} {cols:rsc.z(5)} {cols:rsc.z(4)} {cols:rsc.z(3)} {cols:rsc.z(2)} {cols:rsc.z(1)} {cols:rsc.z(0)} \
     port {cols:rsc.triosy.lz} output \
     port {kernel:rsc.triosy.lz} output \
     port {sortie:rsc.triosy.lz} output \
     portBus image:rsci.addr_d(15:0) output 16 {image:rsci.addr_d(15)} {image:rsci.addr_d(14)} {image:rsci.addr_d(13)} {image:rsci.addr_d(12)} {image:rsci.addr_d(11)} {image:rsci.addr_d(10)} {image:rsci.addr_d(9)} {image:rsci.addr_d(8)} {image:rsci.addr_d(7)} {image:rsci.addr_d(6)} {image:rsci.addr_d(5)} {image:rsci.addr_d(4)} {image:rsci.addr_d(3)} {image:rsci.addr_d(2)} {image:rsci.addr_d(1)} {image:rsci.addr_d(0)} \
     port {image:rsci.re_d} output \
     portBus image:rsci.data_out_d(31:0) input 32 {image:rsci.data_out_d(31)} {image:rsci.data_out_d(30)} {image:rsci.data_out_d(29)} {image:rsci.data_out_d(28)} {image:rsci.data_out_d(27)} {image:rsci.data_out_d(26)} {image:rsci.data_out_d(25)} {image:rsci.data_out_d(24)} {image:rsci.data_out_d(23)} {image:rsci.data_out_d(22)} {image:rsci.data_out_d(21)} {image:rsci.data_out_d(20)} {image:rsci.data_out_d(19)} {image:rsci.data_out_d(18)} {image:rsci.data_out_d(17)} {image:rsci.data_out_d(16)} {image:rsci.data_out_d(15)} {image:rsci.data_out_d(14)} {image:rsci.data_out_d(13)} {image:rsci.data_out_d(12)} {image:rsci.data_out_d(11)} {image:rsci.data_out_d(10)} {image:rsci.data_out_d(9)} {image:rsci.data_out_d(8)} {image:rsci.data_out_d(7)} {image:rsci.data_out_d(6)} {image:rsci.data_out_d(5)} {image:rsci.data_out_d(4)} {image:rsci.data_out_d(3)} {image:rsci.data_out_d(2)} {image:rsci.data_out_d(1)} {image:rsci.data_out_d(0)} \
     portBus kernel:rsci.addr_d(8:0) output 9 {kernel:rsci.addr_d(8)} {kernel:rsci.addr_d(7)} {kernel:rsci.addr_d(6)} {kernel:rsci.addr_d(5)} {kernel:rsci.addr_d(4)} {kernel:rsci.addr_d(3)} {kernel:rsci.addr_d(2)} {kernel:rsci.addr_d(1)} {kernel:rsci.addr_d(0)} \
     portBus kernel:rsci.data_out_d(31:0) input 32 {kernel:rsci.data_out_d(31)} {kernel:rsci.data_out_d(30)} {kernel:rsci.data_out_d(29)} {kernel:rsci.data_out_d(28)} {kernel:rsci.data_out_d(27)} {kernel:rsci.data_out_d(26)} {kernel:rsci.data_out_d(25)} {kernel:rsci.data_out_d(24)} {kernel:rsci.data_out_d(23)} {kernel:rsci.data_out_d(22)} {kernel:rsci.data_out_d(21)} {kernel:rsci.data_out_d(20)} {kernel:rsci.data_out_d(19)} {kernel:rsci.data_out_d(18)} {kernel:rsci.data_out_d(17)} {kernel:rsci.data_out_d(16)} {kernel:rsci.data_out_d(15)} {kernel:rsci.data_out_d(14)} {kernel:rsci.data_out_d(13)} {kernel:rsci.data_out_d(12)} {kernel:rsci.data_out_d(11)} {kernel:rsci.data_out_d(10)} {kernel:rsci.data_out_d(9)} {kernel:rsci.data_out_d(8)} {kernel:rsci.data_out_d(7)} {kernel:rsci.data_out_d(6)} {kernel:rsci.data_out_d(5)} {kernel:rsci.data_out_d(4)} {kernel:rsci.data_out_d(3)} {kernel:rsci.data_out_d(2)} {kernel:rsci.data_out_d(1)} {kernel:rsci.data_out_d(0)} \
     portBus sortie:rsci.data_in_d(31:0) output 32 {sortie:rsci.data_in_d(31)} {sortie:rsci.data_in_d(30)} {sortie:rsci.data_in_d(29)} {sortie:rsci.data_in_d(28)} {sortie:rsci.data_in_d(27)} {sortie:rsci.data_in_d(26)} {sortie:rsci.data_in_d(25)} {sortie:rsci.data_in_d(24)} {sortie:rsci.data_in_d(23)} {sortie:rsci.data_in_d(22)} {sortie:rsci.data_in_d(21)} {sortie:rsci.data_in_d(20)} {sortie:rsci.data_in_d(19)} {sortie:rsci.data_in_d(18)} {sortie:rsci.data_in_d(17)} {sortie:rsci.data_in_d(16)} {sortie:rsci.data_in_d(15)} {sortie:rsci.data_in_d(14)} {sortie:rsci.data_in_d(13)} {sortie:rsci.data_in_d(12)} {sortie:rsci.data_in_d(11)} {sortie:rsci.data_in_d(10)} {sortie:rsci.data_in_d(9)} {sortie:rsci.data_in_d(8)} {sortie:rsci.data_in_d(7)} {sortie:rsci.data_in_d(6)} {sortie:rsci.data_in_d(5)} {sortie:rsci.data_in_d(4)} {sortie:rsci.data_in_d(3)} {sortie:rsci.data_in_d(2)} {sortie:rsci.data_in_d(1)} {sortie:rsci.data_in_d(0)} \
     portBus sortie:rsci.addr_d(16:0) output 17 {sortie:rsci.addr_d(16)} {sortie:rsci.addr_d(15)} {sortie:rsci.addr_d(14)} {sortie:rsci.addr_d(13)} {sortie:rsci.addr_d(12)} {sortie:rsci.addr_d(11)} {sortie:rsci.addr_d(10)} {sortie:rsci.addr_d(9)} {sortie:rsci.addr_d(8)} {sortie:rsci.addr_d(7)} {sortie:rsci.addr_d(6)} {sortie:rsci.addr_d(5)} {sortie:rsci.addr_d(4)} {sortie:rsci.addr_d(3)} {sortie:rsci.addr_d(2)} {sortie:rsci.addr_d(1)} {sortie:rsci.addr_d(0)} \
     port {sortie:rsci.we_d} output \
     portBus sortie:rsci.data_out_d(31:0) input 32 {sortie:rsci.data_out_d(31)} {sortie:rsci.data_out_d(30)} {sortie:rsci.data_out_d(29)} {sortie:rsci.data_out_d(28)} {sortie:rsci.data_out_d(27)} {sortie:rsci.data_out_d(26)} {sortie:rsci.data_out_d(25)} {sortie:rsci.data_out_d(24)} {sortie:rsci.data_out_d(23)} {sortie:rsci.data_out_d(22)} {sortie:rsci.data_out_d(21)} {sortie:rsci.data_out_d(20)} {sortie:rsci.data_out_d(19)} {sortie:rsci.data_out_d(18)} {sortie:rsci.data_out_d(17)} {sortie:rsci.data_out_d(16)} {sortie:rsci.data_out_d(15)} {sortie:rsci.data_out_d(14)} {sortie:rsci.data_out_d(13)} {sortie:rsci.data_out_d(12)} {sortie:rsci.data_out_d(11)} {sortie:rsci.data_out_d(10)} {sortie:rsci.data_out_d(9)} {sortie:rsci.data_out_d(8)} {sortie:rsci.data_out_d(7)} {sortie:rsci.data_out_d(6)} {sortie:rsci.data_out_d(5)} {sortie:rsci.data_out_d(4)} {sortie:rsci.data_out_d(3)} {sortie:rsci.data_out_d(2)} {sortie:rsci.data_out_d(1)} {sortie:rsci.data_out_d(0)} \
     port {kernel:rsci.re_d.pff} output \

load net {image:rsci.addr_d(0)} -attr vt d
load net {image:rsci.addr_d(1)} -attr vt d
load net {image:rsci.addr_d(2)} -attr vt d
load net {image:rsci.addr_d(3)} -attr vt d
load net {image:rsci.addr_d(4)} -attr vt d
load net {image:rsci.addr_d(5)} -attr vt d
load net {image:rsci.addr_d(6)} -attr vt d
load net {image:rsci.addr_d(7)} -attr vt d
load net {image:rsci.addr_d(8)} -attr vt d
load net {image:rsci.addr_d(9)} -attr vt d
load net {image:rsci.addr_d(10)} -attr vt d
load net {image:rsci.addr_d(11)} -attr vt d
load net {image:rsci.addr_d(12)} -attr vt d
load net {image:rsci.addr_d(13)} -attr vt d
load net {image:rsci.addr_d(14)} -attr vt d
load net {image:rsci.addr_d(15)} -attr vt d
load netBundle {image:rsci.addr_d} 16 {image:rsci.addr_d(0)} {image:rsci.addr_d(1)} {image:rsci.addr_d(2)} {image:rsci.addr_d(3)} {image:rsci.addr_d(4)} {image:rsci.addr_d(5)} {image:rsci.addr_d(6)} {image:rsci.addr_d(7)} {image:rsci.addr_d(8)} {image:rsci.addr_d(9)} {image:rsci.addr_d(10)} {image:rsci.addr_d(11)} {image:rsci.addr_d(12)} {image:rsci.addr_d(13)} {image:rsci.addr_d(14)} {image:rsci.addr_d(15)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-270 -attr oid 268 -attr vt d -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-271 -attr oid 269 -attr vt d
load net {image:rsci.data_out_d(0)} -attr vt d
load net {image:rsci.data_out_d(1)} -attr vt d
load net {image:rsci.data_out_d(2)} -attr vt d
load net {image:rsci.data_out_d(3)} -attr vt d
load net {image:rsci.data_out_d(4)} -attr vt d
load net {image:rsci.data_out_d(5)} -attr vt d
load net {image:rsci.data_out_d(6)} -attr vt d
load net {image:rsci.data_out_d(7)} -attr vt d
load net {image:rsci.data_out_d(8)} -attr vt d
load net {image:rsci.data_out_d(9)} -attr vt d
load net {image:rsci.data_out_d(10)} -attr vt d
load net {image:rsci.data_out_d(11)} -attr vt d
load net {image:rsci.data_out_d(12)} -attr vt d
load net {image:rsci.data_out_d(13)} -attr vt d
load net {image:rsci.data_out_d(14)} -attr vt d
load net {image:rsci.data_out_d(15)} -attr vt d
load net {image:rsci.data_out_d(16)} -attr vt d
load net {image:rsci.data_out_d(17)} -attr vt d
load net {image:rsci.data_out_d(18)} -attr vt d
load net {image:rsci.data_out_d(19)} -attr vt d
load net {image:rsci.data_out_d(20)} -attr vt d
load net {image:rsci.data_out_d(21)} -attr vt d
load net {image:rsci.data_out_d(22)} -attr vt d
load net {image:rsci.data_out_d(23)} -attr vt d
load net {image:rsci.data_out_d(24)} -attr vt d
load net {image:rsci.data_out_d(25)} -attr vt d
load net {image:rsci.data_out_d(26)} -attr vt d
load net {image:rsci.data_out_d(27)} -attr vt d
load net {image:rsci.data_out_d(28)} -attr vt d
load net {image:rsci.data_out_d(29)} -attr vt d
load net {image:rsci.data_out_d(30)} -attr vt d
load net {image:rsci.data_out_d(31)} -attr vt d
load netBundle {image:rsci.data_out_d} 32 {image:rsci.data_out_d(0)} {image:rsci.data_out_d(1)} {image:rsci.data_out_d(2)} {image:rsci.data_out_d(3)} {image:rsci.data_out_d(4)} {image:rsci.data_out_d(5)} {image:rsci.data_out_d(6)} {image:rsci.data_out_d(7)} {image:rsci.data_out_d(8)} {image:rsci.data_out_d(9)} {image:rsci.data_out_d(10)} {image:rsci.data_out_d(11)} {image:rsci.data_out_d(12)} {image:rsci.data_out_d(13)} {image:rsci.data_out_d(14)} {image:rsci.data_out_d(15)} {image:rsci.data_out_d(16)} {image:rsci.data_out_d(17)} {image:rsci.data_out_d(18)} {image:rsci.data_out_d(19)} {image:rsci.data_out_d(20)} {image:rsci.data_out_d(21)} {image:rsci.data_out_d(22)} {image:rsci.data_out_d(23)} {image:rsci.data_out_d(24)} {image:rsci.data_out_d(25)} {image:rsci.data_out_d(26)} {image:rsci.data_out_d(27)} {image:rsci.data_out_d(28)} {image:rsci.data_out_d(29)} {image:rsci.data_out_d(30)} {image:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-272 -attr oid 270 -attr vt d -attr @path {/conv/image:rsci.data_out_d}
load net {kernel:rsci.addr_d(0)} -attr vt d
load net {kernel:rsci.addr_d(1)} -attr vt d
load net {kernel:rsci.addr_d(2)} -attr vt d
load net {kernel:rsci.addr_d(3)} -attr vt d
load net {kernel:rsci.addr_d(4)} -attr vt d
load net {kernel:rsci.addr_d(5)} -attr vt d
load net {kernel:rsci.addr_d(6)} -attr vt d
load net {kernel:rsci.addr_d(7)} -attr vt d
load net {kernel:rsci.addr_d(8)} -attr vt d
load netBundle {kernel:rsci.addr_d} 9 {kernel:rsci.addr_d(0)} {kernel:rsci.addr_d(1)} {kernel:rsci.addr_d(2)} {kernel:rsci.addr_d(3)} {kernel:rsci.addr_d(4)} {kernel:rsci.addr_d(5)} {kernel:rsci.addr_d(6)} {kernel:rsci.addr_d(7)} {kernel:rsci.addr_d(8)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-273 -attr oid 271 -attr vt d -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.data_out_d(0)} -attr vt d
load net {kernel:rsci.data_out_d(1)} -attr vt d
load net {kernel:rsci.data_out_d(2)} -attr vt d
load net {kernel:rsci.data_out_d(3)} -attr vt d
load net {kernel:rsci.data_out_d(4)} -attr vt d
load net {kernel:rsci.data_out_d(5)} -attr vt d
load net {kernel:rsci.data_out_d(6)} -attr vt d
load net {kernel:rsci.data_out_d(7)} -attr vt d
load net {kernel:rsci.data_out_d(8)} -attr vt d
load net {kernel:rsci.data_out_d(9)} -attr vt d
load net {kernel:rsci.data_out_d(10)} -attr vt d
load net {kernel:rsci.data_out_d(11)} -attr vt d
load net {kernel:rsci.data_out_d(12)} -attr vt d
load net {kernel:rsci.data_out_d(13)} -attr vt d
load net {kernel:rsci.data_out_d(14)} -attr vt d
load net {kernel:rsci.data_out_d(15)} -attr vt d
load net {kernel:rsci.data_out_d(16)} -attr vt d
load net {kernel:rsci.data_out_d(17)} -attr vt d
load net {kernel:rsci.data_out_d(18)} -attr vt d
load net {kernel:rsci.data_out_d(19)} -attr vt d
load net {kernel:rsci.data_out_d(20)} -attr vt d
load net {kernel:rsci.data_out_d(21)} -attr vt d
load net {kernel:rsci.data_out_d(22)} -attr vt d
load net {kernel:rsci.data_out_d(23)} -attr vt d
load net {kernel:rsci.data_out_d(24)} -attr vt d
load net {kernel:rsci.data_out_d(25)} -attr vt d
load net {kernel:rsci.data_out_d(26)} -attr vt d
load net {kernel:rsci.data_out_d(27)} -attr vt d
load net {kernel:rsci.data_out_d(28)} -attr vt d
load net {kernel:rsci.data_out_d(29)} -attr vt d
load net {kernel:rsci.data_out_d(30)} -attr vt d
load net {kernel:rsci.data_out_d(31)} -attr vt d
load netBundle {kernel:rsci.data_out_d} 32 {kernel:rsci.data_out_d(0)} {kernel:rsci.data_out_d(1)} {kernel:rsci.data_out_d(2)} {kernel:rsci.data_out_d(3)} {kernel:rsci.data_out_d(4)} {kernel:rsci.data_out_d(5)} {kernel:rsci.data_out_d(6)} {kernel:rsci.data_out_d(7)} {kernel:rsci.data_out_d(8)} {kernel:rsci.data_out_d(9)} {kernel:rsci.data_out_d(10)} {kernel:rsci.data_out_d(11)} {kernel:rsci.data_out_d(12)} {kernel:rsci.data_out_d(13)} {kernel:rsci.data_out_d(14)} {kernel:rsci.data_out_d(15)} {kernel:rsci.data_out_d(16)} {kernel:rsci.data_out_d(17)} {kernel:rsci.data_out_d(18)} {kernel:rsci.data_out_d(19)} {kernel:rsci.data_out_d(20)} {kernel:rsci.data_out_d(21)} {kernel:rsci.data_out_d(22)} {kernel:rsci.data_out_d(23)} {kernel:rsci.data_out_d(24)} {kernel:rsci.data_out_d(25)} {kernel:rsci.data_out_d(26)} {kernel:rsci.data_out_d(27)} {kernel:rsci.data_out_d(28)} {kernel:rsci.data_out_d(29)} {kernel:rsci.data_out_d(30)} {kernel:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-274 -attr oid 272 -attr vt d -attr @path {/conv/kernel:rsci.data_out_d}
load net {sortie:rsci.data_in_d(0)} -attr vt d
load net {sortie:rsci.data_in_d(1)} -attr vt d
load net {sortie:rsci.data_in_d(2)} -attr vt d
load net {sortie:rsci.data_in_d(3)} -attr vt d
load net {sortie:rsci.data_in_d(4)} -attr vt d
load net {sortie:rsci.data_in_d(5)} -attr vt d
load net {sortie:rsci.data_in_d(6)} -attr vt d
load net {sortie:rsci.data_in_d(7)} -attr vt d
load net {sortie:rsci.data_in_d(8)} -attr vt d
load net {sortie:rsci.data_in_d(9)} -attr vt d
load net {sortie:rsci.data_in_d(10)} -attr vt d
load net {sortie:rsci.data_in_d(11)} -attr vt d
load net {sortie:rsci.data_in_d(12)} -attr vt d
load net {sortie:rsci.data_in_d(13)} -attr vt d
load net {sortie:rsci.data_in_d(14)} -attr vt d
load net {sortie:rsci.data_in_d(15)} -attr vt d
load net {sortie:rsci.data_in_d(16)} -attr vt d
load net {sortie:rsci.data_in_d(17)} -attr vt d
load net {sortie:rsci.data_in_d(18)} -attr vt d
load net {sortie:rsci.data_in_d(19)} -attr vt d
load net {sortie:rsci.data_in_d(20)} -attr vt d
load net {sortie:rsci.data_in_d(21)} -attr vt d
load net {sortie:rsci.data_in_d(22)} -attr vt d
load net {sortie:rsci.data_in_d(23)} -attr vt d
load net {sortie:rsci.data_in_d(24)} -attr vt d
load net {sortie:rsci.data_in_d(25)} -attr vt d
load net {sortie:rsci.data_in_d(26)} -attr vt d
load net {sortie:rsci.data_in_d(27)} -attr vt d
load net {sortie:rsci.data_in_d(28)} -attr vt d
load net {sortie:rsci.data_in_d(29)} -attr vt d
load net {sortie:rsci.data_in_d(30)} -attr vt d
load net {sortie:rsci.data_in_d(31)} -attr vt d
load netBundle {sortie:rsci.data_in_d} 32 {sortie:rsci.data_in_d(0)} {sortie:rsci.data_in_d(1)} {sortie:rsci.data_in_d(2)} {sortie:rsci.data_in_d(3)} {sortie:rsci.data_in_d(4)} {sortie:rsci.data_in_d(5)} {sortie:rsci.data_in_d(6)} {sortie:rsci.data_in_d(7)} {sortie:rsci.data_in_d(8)} {sortie:rsci.data_in_d(9)} {sortie:rsci.data_in_d(10)} {sortie:rsci.data_in_d(11)} {sortie:rsci.data_in_d(12)} {sortie:rsci.data_in_d(13)} {sortie:rsci.data_in_d(14)} {sortie:rsci.data_in_d(15)} {sortie:rsci.data_in_d(16)} {sortie:rsci.data_in_d(17)} {sortie:rsci.data_in_d(18)} {sortie:rsci.data_in_d(19)} {sortie:rsci.data_in_d(20)} {sortie:rsci.data_in_d(21)} {sortie:rsci.data_in_d(22)} {sortie:rsci.data_in_d(23)} {sortie:rsci.data_in_d(24)} {sortie:rsci.data_in_d(25)} {sortie:rsci.data_in_d(26)} {sortie:rsci.data_in_d(27)} {sortie:rsci.data_in_d(28)} {sortie:rsci.data_in_d(29)} {sortie:rsci.data_in_d(30)} {sortie:rsci.data_in_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-275 -attr oid 273 -attr vt d -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.addr_d(0)} -attr vt d
load net {sortie:rsci.addr_d(1)} -attr vt d
load net {sortie:rsci.addr_d(2)} -attr vt d
load net {sortie:rsci.addr_d(3)} -attr vt d
load net {sortie:rsci.addr_d(4)} -attr vt d
load net {sortie:rsci.addr_d(5)} -attr vt d
load net {sortie:rsci.addr_d(6)} -attr vt d
load net {sortie:rsci.addr_d(7)} -attr vt d
load net {sortie:rsci.addr_d(8)} -attr vt d
load net {sortie:rsci.addr_d(9)} -attr vt d
load net {sortie:rsci.addr_d(10)} -attr vt d
load net {sortie:rsci.addr_d(11)} -attr vt d
load net {sortie:rsci.addr_d(12)} -attr vt d
load net {sortie:rsci.addr_d(13)} -attr vt d
load net {sortie:rsci.addr_d(14)} -attr vt d
load net {sortie:rsci.addr_d(15)} -attr vt d
load net {sortie:rsci.addr_d(16)} -attr vt d
load netBundle {sortie:rsci.addr_d} 17 {sortie:rsci.addr_d(0)} {sortie:rsci.addr_d(1)} {sortie:rsci.addr_d(2)} {sortie:rsci.addr_d(3)} {sortie:rsci.addr_d(4)} {sortie:rsci.addr_d(5)} {sortie:rsci.addr_d(6)} {sortie:rsci.addr_d(7)} {sortie:rsci.addr_d(8)} {sortie:rsci.addr_d(9)} {sortie:rsci.addr_d(10)} {sortie:rsci.addr_d(11)} {sortie:rsci.addr_d(12)} {sortie:rsci.addr_d(13)} {sortie:rsci.addr_d(14)} {sortie:rsci.addr_d(15)} {sortie:rsci.addr_d(16)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-276 -attr oid 274 -attr vt d -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.we_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-277 -attr oid 275 -attr vt d
load net {sortie:rsci.data_out_d(0)} -attr vt d
load net {sortie:rsci.data_out_d(1)} -attr vt d
load net {sortie:rsci.data_out_d(2)} -attr vt d
load net {sortie:rsci.data_out_d(3)} -attr vt d
load net {sortie:rsci.data_out_d(4)} -attr vt d
load net {sortie:rsci.data_out_d(5)} -attr vt d
load net {sortie:rsci.data_out_d(6)} -attr vt d
load net {sortie:rsci.data_out_d(7)} -attr vt d
load net {sortie:rsci.data_out_d(8)} -attr vt d
load net {sortie:rsci.data_out_d(9)} -attr vt d
load net {sortie:rsci.data_out_d(10)} -attr vt d
load net {sortie:rsci.data_out_d(11)} -attr vt d
load net {sortie:rsci.data_out_d(12)} -attr vt d
load net {sortie:rsci.data_out_d(13)} -attr vt d
load net {sortie:rsci.data_out_d(14)} -attr vt d
load net {sortie:rsci.data_out_d(15)} -attr vt d
load net {sortie:rsci.data_out_d(16)} -attr vt d
load net {sortie:rsci.data_out_d(17)} -attr vt d
load net {sortie:rsci.data_out_d(18)} -attr vt d
load net {sortie:rsci.data_out_d(19)} -attr vt d
load net {sortie:rsci.data_out_d(20)} -attr vt d
load net {sortie:rsci.data_out_d(21)} -attr vt d
load net {sortie:rsci.data_out_d(22)} -attr vt d
load net {sortie:rsci.data_out_d(23)} -attr vt d
load net {sortie:rsci.data_out_d(24)} -attr vt d
load net {sortie:rsci.data_out_d(25)} -attr vt d
load net {sortie:rsci.data_out_d(26)} -attr vt d
load net {sortie:rsci.data_out_d(27)} -attr vt d
load net {sortie:rsci.data_out_d(28)} -attr vt d
load net {sortie:rsci.data_out_d(29)} -attr vt d
load net {sortie:rsci.data_out_d(30)} -attr vt d
load net {sortie:rsci.data_out_d(31)} -attr vt d
load netBundle {sortie:rsci.data_out_d} 32 {sortie:rsci.data_out_d(0)} {sortie:rsci.data_out_d(1)} {sortie:rsci.data_out_d(2)} {sortie:rsci.data_out_d(3)} {sortie:rsci.data_out_d(4)} {sortie:rsci.data_out_d(5)} {sortie:rsci.data_out_d(6)} {sortie:rsci.data_out_d(7)} {sortie:rsci.data_out_d(8)} {sortie:rsci.data_out_d(9)} {sortie:rsci.data_out_d(10)} {sortie:rsci.data_out_d(11)} {sortie:rsci.data_out_d(12)} {sortie:rsci.data_out_d(13)} {sortie:rsci.data_out_d(14)} {sortie:rsci.data_out_d(15)} {sortie:rsci.data_out_d(16)} {sortie:rsci.data_out_d(17)} {sortie:rsci.data_out_d(18)} {sortie:rsci.data_out_d(19)} {sortie:rsci.data_out_d(20)} {sortie:rsci.data_out_d(21)} {sortie:rsci.data_out_d(22)} {sortie:rsci.data_out_d(23)} {sortie:rsci.data_out_d(24)} {sortie:rsci.data_out_d(25)} {sortie:rsci.data_out_d(26)} {sortie:rsci.data_out_d(27)} {sortie:rsci.data_out_d(28)} {sortie:rsci.data_out_d(29)} {sortie:rsci.data_out_d(30)} {sortie:rsci.data_out_d(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-278 -attr oid 276 -attr vt d -attr @path {/conv/sortie:rsci.data_out_d}
load net {kernel:rsci.re_d.iff} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-279 -attr oid 277 -attr vt d
load net {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-280 -attr oid 278 -attr vt d
load net {clk} -port {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-281 -attr oid 279 -attr vt d
load net {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-282 -attr oid 280 -attr vt d
load net {rst} -port {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-283 -attr oid 281 -attr vt d
load net {image:rsc.addr(0)} -attr vt d
load net {image:rsc.addr(1)} -attr vt d
load net {image:rsc.addr(2)} -attr vt d
load net {image:rsc.addr(3)} -attr vt d
load net {image:rsc.addr(4)} -attr vt d
load net {image:rsc.addr(5)} -attr vt d
load net {image:rsc.addr(6)} -attr vt d
load net {image:rsc.addr(7)} -attr vt d
load net {image:rsc.addr(8)} -attr vt d
load net {image:rsc.addr(9)} -attr vt d
load net {image:rsc.addr(10)} -attr vt d
load net {image:rsc.addr(11)} -attr vt d
load net {image:rsc.addr(12)} -attr vt d
load net {image:rsc.addr(13)} -attr vt d
load net {image:rsc.addr(14)} -attr vt d
load net {image:rsc.addr(15)} -attr vt d
load netBundle {image:rsc.addr} 16 {image:rsc.addr(0)} {image:rsc.addr(1)} {image:rsc.addr(2)} {image:rsc.addr(3)} {image:rsc.addr(4)} {image:rsc.addr(5)} {image:rsc.addr(6)} {image:rsc.addr(7)} {image:rsc.addr(8)} {image:rsc.addr(9)} {image:rsc.addr(10)} {image:rsc.addr(11)} {image:rsc.addr(12)} {image:rsc.addr(13)} {image:rsc.addr(14)} {image:rsc.addr(15)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-284 -attr oid 282 -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(0)} -port {image:rsc.addr(0)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(1)} -port {image:rsc.addr(1)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(2)} -port {image:rsc.addr(2)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(3)} -port {image:rsc.addr(3)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(4)} -port {image:rsc.addr(4)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(5)} -port {image:rsc.addr(5)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(6)} -port {image:rsc.addr(6)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(7)} -port {image:rsc.addr(7)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(8)} -port {image:rsc.addr(8)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(9)} -port {image:rsc.addr(9)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(10)} -port {image:rsc.addr(10)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(11)} -port {image:rsc.addr(11)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(12)} -port {image:rsc.addr(12)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(13)} -port {image:rsc.addr(13)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(14)} -port {image:rsc.addr(14)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(15)} -port {image:rsc.addr(15)} -attr vt d -attr @path {/conv/image:rsc.addr}
load net {image:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-285 -attr oid 283 -attr vt d
load net {image:rsc.re} -port {image:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-286 -attr oid 284 -attr vt d -attr @path {/conv/image:rsc.re}
load net {image:rsc.data_out(0)} -attr vt d
load net {image:rsc.data_out(1)} -attr vt d
load net {image:rsc.data_out(2)} -attr vt d
load net {image:rsc.data_out(3)} -attr vt d
load net {image:rsc.data_out(4)} -attr vt d
load net {image:rsc.data_out(5)} -attr vt d
load net {image:rsc.data_out(6)} -attr vt d
load net {image:rsc.data_out(7)} -attr vt d
load net {image:rsc.data_out(8)} -attr vt d
load net {image:rsc.data_out(9)} -attr vt d
load net {image:rsc.data_out(10)} -attr vt d
load net {image:rsc.data_out(11)} -attr vt d
load net {image:rsc.data_out(12)} -attr vt d
load net {image:rsc.data_out(13)} -attr vt d
load net {image:rsc.data_out(14)} -attr vt d
load net {image:rsc.data_out(15)} -attr vt d
load net {image:rsc.data_out(16)} -attr vt d
load net {image:rsc.data_out(17)} -attr vt d
load net {image:rsc.data_out(18)} -attr vt d
load net {image:rsc.data_out(19)} -attr vt d
load net {image:rsc.data_out(20)} -attr vt d
load net {image:rsc.data_out(21)} -attr vt d
load net {image:rsc.data_out(22)} -attr vt d
load net {image:rsc.data_out(23)} -attr vt d
load net {image:rsc.data_out(24)} -attr vt d
load net {image:rsc.data_out(25)} -attr vt d
load net {image:rsc.data_out(26)} -attr vt d
load net {image:rsc.data_out(27)} -attr vt d
load net {image:rsc.data_out(28)} -attr vt d
load net {image:rsc.data_out(29)} -attr vt d
load net {image:rsc.data_out(30)} -attr vt d
load net {image:rsc.data_out(31)} -attr vt d
load netBundle {image:rsc.data_out} 32 {image:rsc.data_out(0)} {image:rsc.data_out(1)} {image:rsc.data_out(2)} {image:rsc.data_out(3)} {image:rsc.data_out(4)} {image:rsc.data_out(5)} {image:rsc.data_out(6)} {image:rsc.data_out(7)} {image:rsc.data_out(8)} {image:rsc.data_out(9)} {image:rsc.data_out(10)} {image:rsc.data_out(11)} {image:rsc.data_out(12)} {image:rsc.data_out(13)} {image:rsc.data_out(14)} {image:rsc.data_out(15)} {image:rsc.data_out(16)} {image:rsc.data_out(17)} {image:rsc.data_out(18)} {image:rsc.data_out(19)} {image:rsc.data_out(20)} {image:rsc.data_out(21)} {image:rsc.data_out(22)} {image:rsc.data_out(23)} {image:rsc.data_out(24)} {image:rsc.data_out(25)} {image:rsc.data_out(26)} {image:rsc.data_out(27)} {image:rsc.data_out(28)} {image:rsc.data_out(29)} {image:rsc.data_out(30)} {image:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-287 -attr oid 285 -attr vt d -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(0)} -port {image:rsc.data_out(0)} -attr vt d
load net {image:rsc.data_out(1)} -port {image:rsc.data_out(1)} -attr vt d
load net {image:rsc.data_out(2)} -port {image:rsc.data_out(2)} -attr vt d
load net {image:rsc.data_out(3)} -port {image:rsc.data_out(3)} -attr vt d
load net {image:rsc.data_out(4)} -port {image:rsc.data_out(4)} -attr vt d
load net {image:rsc.data_out(5)} -port {image:rsc.data_out(5)} -attr vt d
load net {image:rsc.data_out(6)} -port {image:rsc.data_out(6)} -attr vt d
load net {image:rsc.data_out(7)} -port {image:rsc.data_out(7)} -attr vt d
load net {image:rsc.data_out(8)} -port {image:rsc.data_out(8)} -attr vt d
load net {image:rsc.data_out(9)} -port {image:rsc.data_out(9)} -attr vt d
load net {image:rsc.data_out(10)} -port {image:rsc.data_out(10)} -attr vt d
load net {image:rsc.data_out(11)} -port {image:rsc.data_out(11)} -attr vt d
load net {image:rsc.data_out(12)} -port {image:rsc.data_out(12)} -attr vt d
load net {image:rsc.data_out(13)} -port {image:rsc.data_out(13)} -attr vt d
load net {image:rsc.data_out(14)} -port {image:rsc.data_out(14)} -attr vt d
load net {image:rsc.data_out(15)} -port {image:rsc.data_out(15)} -attr vt d
load net {image:rsc.data_out(16)} -port {image:rsc.data_out(16)} -attr vt d
load net {image:rsc.data_out(17)} -port {image:rsc.data_out(17)} -attr vt d
load net {image:rsc.data_out(18)} -port {image:rsc.data_out(18)} -attr vt d
load net {image:rsc.data_out(19)} -port {image:rsc.data_out(19)} -attr vt d
load net {image:rsc.data_out(20)} -port {image:rsc.data_out(20)} -attr vt d
load net {image:rsc.data_out(21)} -port {image:rsc.data_out(21)} -attr vt d
load net {image:rsc.data_out(22)} -port {image:rsc.data_out(22)} -attr vt d
load net {image:rsc.data_out(23)} -port {image:rsc.data_out(23)} -attr vt d
load net {image:rsc.data_out(24)} -port {image:rsc.data_out(24)} -attr vt d
load net {image:rsc.data_out(25)} -port {image:rsc.data_out(25)} -attr vt d
load net {image:rsc.data_out(26)} -port {image:rsc.data_out(26)} -attr vt d
load net {image:rsc.data_out(27)} -port {image:rsc.data_out(27)} -attr vt d
load net {image:rsc.data_out(28)} -port {image:rsc.data_out(28)} -attr vt d
load net {image:rsc.data_out(29)} -port {image:rsc.data_out(29)} -attr vt d
load net {image:rsc.data_out(30)} -port {image:rsc.data_out(30)} -attr vt d
load net {image:rsc.data_out(31)} -port {image:rsc.data_out(31)} -attr vt d
load netBundle {image:rsc.data_out} 32 {image:rsc.data_out(0)} {image:rsc.data_out(1)} {image:rsc.data_out(2)} {image:rsc.data_out(3)} {image:rsc.data_out(4)} {image:rsc.data_out(5)} {image:rsc.data_out(6)} {image:rsc.data_out(7)} {image:rsc.data_out(8)} {image:rsc.data_out(9)} {image:rsc.data_out(10)} {image:rsc.data_out(11)} {image:rsc.data_out(12)} {image:rsc.data_out(13)} {image:rsc.data_out(14)} {image:rsc.data_out(15)} {image:rsc.data_out(16)} {image:rsc.data_out(17)} {image:rsc.data_out(18)} {image:rsc.data_out(19)} {image:rsc.data_out(20)} {image:rsc.data_out(21)} {image:rsc.data_out(22)} {image:rsc.data_out(23)} {image:rsc.data_out(24)} {image:rsc.data_out(25)} {image:rsc.data_out(26)} {image:rsc.data_out(27)} {image:rsc.data_out(28)} {image:rsc.data_out(29)} {image:rsc.data_out(30)} {image:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-288 -attr oid 286 -attr vt d -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-289 -attr oid 287 -attr vt d
load net {image:rsc.triosy.lz} -port {image:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-290 -attr oid 288 -attr vt d -attr @path {/conv/image:rsc.triosy.lz}
load net {rows:rsc.z(0)} -attr vt d
load net {rows:rsc.z(1)} -attr vt d
load net {rows:rsc.z(2)} -attr vt d
load net {rows:rsc.z(3)} -attr vt d
load net {rows:rsc.z(4)} -attr vt d
load net {rows:rsc.z(5)} -attr vt d
load net {rows:rsc.z(6)} -attr vt d
load net {rows:rsc.z(7)} -attr vt d
load net {rows:rsc.z(8)} -attr vt d
load net {rows:rsc.z(9)} -attr vt d
load net {rows:rsc.z(10)} -attr vt d
load net {rows:rsc.z(11)} -attr vt d
load net {rows:rsc.z(12)} -attr vt d
load net {rows:rsc.z(13)} -attr vt d
load net {rows:rsc.z(14)} -attr vt d
load net {rows:rsc.z(15)} -attr vt d
load net {rows:rsc.z(16)} -attr vt d
load net {rows:rsc.z(17)} -attr vt d
load net {rows:rsc.z(18)} -attr vt d
load net {rows:rsc.z(19)} -attr vt d
load net {rows:rsc.z(20)} -attr vt d
load net {rows:rsc.z(21)} -attr vt d
load net {rows:rsc.z(22)} -attr vt d
load net {rows:rsc.z(23)} -attr vt d
load net {rows:rsc.z(24)} -attr vt d
load net {rows:rsc.z(25)} -attr vt d
load net {rows:rsc.z(26)} -attr vt d
load net {rows:rsc.z(27)} -attr vt d
load net {rows:rsc.z(28)} -attr vt d
load net {rows:rsc.z(29)} -attr vt d
load net {rows:rsc.z(30)} -attr vt d
load net {rows:rsc.z(31)} -attr vt d
load netBundle {rows:rsc.z} 32 {rows:rsc.z(0)} {rows:rsc.z(1)} {rows:rsc.z(2)} {rows:rsc.z(3)} {rows:rsc.z(4)} {rows:rsc.z(5)} {rows:rsc.z(6)} {rows:rsc.z(7)} {rows:rsc.z(8)} {rows:rsc.z(9)} {rows:rsc.z(10)} {rows:rsc.z(11)} {rows:rsc.z(12)} {rows:rsc.z(13)} {rows:rsc.z(14)} {rows:rsc.z(15)} {rows:rsc.z(16)} {rows:rsc.z(17)} {rows:rsc.z(18)} {rows:rsc.z(19)} {rows:rsc.z(20)} {rows:rsc.z(21)} {rows:rsc.z(22)} {rows:rsc.z(23)} {rows:rsc.z(24)} {rows:rsc.z(25)} {rows:rsc.z(26)} {rows:rsc.z(27)} {rows:rsc.z(28)} {rows:rsc.z(29)} {rows:rsc.z(30)} {rows:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-291 -attr oid 289 -attr vt d -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(0)} -port {rows:rsc.z(0)} -attr vt d
load net {rows:rsc.z(1)} -port {rows:rsc.z(1)} -attr vt d
load net {rows:rsc.z(2)} -port {rows:rsc.z(2)} -attr vt d
load net {rows:rsc.z(3)} -port {rows:rsc.z(3)} -attr vt d
load net {rows:rsc.z(4)} -port {rows:rsc.z(4)} -attr vt d
load net {rows:rsc.z(5)} -port {rows:rsc.z(5)} -attr vt d
load net {rows:rsc.z(6)} -port {rows:rsc.z(6)} -attr vt d
load net {rows:rsc.z(7)} -port {rows:rsc.z(7)} -attr vt d
load net {rows:rsc.z(8)} -port {rows:rsc.z(8)} -attr vt d
load net {rows:rsc.z(9)} -port {rows:rsc.z(9)} -attr vt d
load net {rows:rsc.z(10)} -port {rows:rsc.z(10)} -attr vt d
load net {rows:rsc.z(11)} -port {rows:rsc.z(11)} -attr vt d
load net {rows:rsc.z(12)} -port {rows:rsc.z(12)} -attr vt d
load net {rows:rsc.z(13)} -port {rows:rsc.z(13)} -attr vt d
load net {rows:rsc.z(14)} -port {rows:rsc.z(14)} -attr vt d
load net {rows:rsc.z(15)} -port {rows:rsc.z(15)} -attr vt d
load net {rows:rsc.z(16)} -port {rows:rsc.z(16)} -attr vt d
load net {rows:rsc.z(17)} -port {rows:rsc.z(17)} -attr vt d
load net {rows:rsc.z(18)} -port {rows:rsc.z(18)} -attr vt d
load net {rows:rsc.z(19)} -port {rows:rsc.z(19)} -attr vt d
load net {rows:rsc.z(20)} -port {rows:rsc.z(20)} -attr vt d
load net {rows:rsc.z(21)} -port {rows:rsc.z(21)} -attr vt d
load net {rows:rsc.z(22)} -port {rows:rsc.z(22)} -attr vt d
load net {rows:rsc.z(23)} -port {rows:rsc.z(23)} -attr vt d
load net {rows:rsc.z(24)} -port {rows:rsc.z(24)} -attr vt d
load net {rows:rsc.z(25)} -port {rows:rsc.z(25)} -attr vt d
load net {rows:rsc.z(26)} -port {rows:rsc.z(26)} -attr vt d
load net {rows:rsc.z(27)} -port {rows:rsc.z(27)} -attr vt d
load net {rows:rsc.z(28)} -port {rows:rsc.z(28)} -attr vt d
load net {rows:rsc.z(29)} -port {rows:rsc.z(29)} -attr vt d
load net {rows:rsc.z(30)} -port {rows:rsc.z(30)} -attr vt d
load net {rows:rsc.z(31)} -port {rows:rsc.z(31)} -attr vt d
load netBundle {rows:rsc.z} 32 {rows:rsc.z(0)} {rows:rsc.z(1)} {rows:rsc.z(2)} {rows:rsc.z(3)} {rows:rsc.z(4)} {rows:rsc.z(5)} {rows:rsc.z(6)} {rows:rsc.z(7)} {rows:rsc.z(8)} {rows:rsc.z(9)} {rows:rsc.z(10)} {rows:rsc.z(11)} {rows:rsc.z(12)} {rows:rsc.z(13)} {rows:rsc.z(14)} {rows:rsc.z(15)} {rows:rsc.z(16)} {rows:rsc.z(17)} {rows:rsc.z(18)} {rows:rsc.z(19)} {rows:rsc.z(20)} {rows:rsc.z(21)} {rows:rsc.z(22)} {rows:rsc.z(23)} {rows:rsc.z(24)} {rows:rsc.z(25)} {rows:rsc.z(26)} {rows:rsc.z(27)} {rows:rsc.z(28)} {rows:rsc.z(29)} {rows:rsc.z(30)} {rows:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-292 -attr oid 290 -attr vt d -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-293 -attr oid 291 -attr vt d
load net {rows:rsc.triosy.lz} -port {rows:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-294 -attr oid 292 -attr vt d -attr @path {/conv/rows:rsc.triosy.lz}
load net {cols:rsc.z(0)} -attr vt d
load net {cols:rsc.z(1)} -attr vt d
load net {cols:rsc.z(2)} -attr vt d
load net {cols:rsc.z(3)} -attr vt d
load net {cols:rsc.z(4)} -attr vt d
load net {cols:rsc.z(5)} -attr vt d
load net {cols:rsc.z(6)} -attr vt d
load net {cols:rsc.z(7)} -attr vt d
load net {cols:rsc.z(8)} -attr vt d
load net {cols:rsc.z(9)} -attr vt d
load net {cols:rsc.z(10)} -attr vt d
load net {cols:rsc.z(11)} -attr vt d
load net {cols:rsc.z(12)} -attr vt d
load net {cols:rsc.z(13)} -attr vt d
load net {cols:rsc.z(14)} -attr vt d
load net {cols:rsc.z(15)} -attr vt d
load net {cols:rsc.z(16)} -attr vt d
load net {cols:rsc.z(17)} -attr vt d
load net {cols:rsc.z(18)} -attr vt d
load net {cols:rsc.z(19)} -attr vt d
load net {cols:rsc.z(20)} -attr vt d
load net {cols:rsc.z(21)} -attr vt d
load net {cols:rsc.z(22)} -attr vt d
load net {cols:rsc.z(23)} -attr vt d
load net {cols:rsc.z(24)} -attr vt d
load net {cols:rsc.z(25)} -attr vt d
load net {cols:rsc.z(26)} -attr vt d
load net {cols:rsc.z(27)} -attr vt d
load net {cols:rsc.z(28)} -attr vt d
load net {cols:rsc.z(29)} -attr vt d
load net {cols:rsc.z(30)} -attr vt d
load net {cols:rsc.z(31)} -attr vt d
load netBundle {cols:rsc.z} 32 {cols:rsc.z(0)} {cols:rsc.z(1)} {cols:rsc.z(2)} {cols:rsc.z(3)} {cols:rsc.z(4)} {cols:rsc.z(5)} {cols:rsc.z(6)} {cols:rsc.z(7)} {cols:rsc.z(8)} {cols:rsc.z(9)} {cols:rsc.z(10)} {cols:rsc.z(11)} {cols:rsc.z(12)} {cols:rsc.z(13)} {cols:rsc.z(14)} {cols:rsc.z(15)} {cols:rsc.z(16)} {cols:rsc.z(17)} {cols:rsc.z(18)} {cols:rsc.z(19)} {cols:rsc.z(20)} {cols:rsc.z(21)} {cols:rsc.z(22)} {cols:rsc.z(23)} {cols:rsc.z(24)} {cols:rsc.z(25)} {cols:rsc.z(26)} {cols:rsc.z(27)} {cols:rsc.z(28)} {cols:rsc.z(29)} {cols:rsc.z(30)} {cols:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-295 -attr oid 293 -attr vt d -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(0)} -port {cols:rsc.z(0)} -attr vt d
load net {cols:rsc.z(1)} -port {cols:rsc.z(1)} -attr vt d
load net {cols:rsc.z(2)} -port {cols:rsc.z(2)} -attr vt d
load net {cols:rsc.z(3)} -port {cols:rsc.z(3)} -attr vt d
load net {cols:rsc.z(4)} -port {cols:rsc.z(4)} -attr vt d
load net {cols:rsc.z(5)} -port {cols:rsc.z(5)} -attr vt d
load net {cols:rsc.z(6)} -port {cols:rsc.z(6)} -attr vt d
load net {cols:rsc.z(7)} -port {cols:rsc.z(7)} -attr vt d
load net {cols:rsc.z(8)} -port {cols:rsc.z(8)} -attr vt d
load net {cols:rsc.z(9)} -port {cols:rsc.z(9)} -attr vt d
load net {cols:rsc.z(10)} -port {cols:rsc.z(10)} -attr vt d
load net {cols:rsc.z(11)} -port {cols:rsc.z(11)} -attr vt d
load net {cols:rsc.z(12)} -port {cols:rsc.z(12)} -attr vt d
load net {cols:rsc.z(13)} -port {cols:rsc.z(13)} -attr vt d
load net {cols:rsc.z(14)} -port {cols:rsc.z(14)} -attr vt d
load net {cols:rsc.z(15)} -port {cols:rsc.z(15)} -attr vt d
load net {cols:rsc.z(16)} -port {cols:rsc.z(16)} -attr vt d
load net {cols:rsc.z(17)} -port {cols:rsc.z(17)} -attr vt d
load net {cols:rsc.z(18)} -port {cols:rsc.z(18)} -attr vt d
load net {cols:rsc.z(19)} -port {cols:rsc.z(19)} -attr vt d
load net {cols:rsc.z(20)} -port {cols:rsc.z(20)} -attr vt d
load net {cols:rsc.z(21)} -port {cols:rsc.z(21)} -attr vt d
load net {cols:rsc.z(22)} -port {cols:rsc.z(22)} -attr vt d
load net {cols:rsc.z(23)} -port {cols:rsc.z(23)} -attr vt d
load net {cols:rsc.z(24)} -port {cols:rsc.z(24)} -attr vt d
load net {cols:rsc.z(25)} -port {cols:rsc.z(25)} -attr vt d
load net {cols:rsc.z(26)} -port {cols:rsc.z(26)} -attr vt d
load net {cols:rsc.z(27)} -port {cols:rsc.z(27)} -attr vt d
load net {cols:rsc.z(28)} -port {cols:rsc.z(28)} -attr vt d
load net {cols:rsc.z(29)} -port {cols:rsc.z(29)} -attr vt d
load net {cols:rsc.z(30)} -port {cols:rsc.z(30)} -attr vt d
load net {cols:rsc.z(31)} -port {cols:rsc.z(31)} -attr vt d
load netBundle {cols:rsc.z} 32 {cols:rsc.z(0)} {cols:rsc.z(1)} {cols:rsc.z(2)} {cols:rsc.z(3)} {cols:rsc.z(4)} {cols:rsc.z(5)} {cols:rsc.z(6)} {cols:rsc.z(7)} {cols:rsc.z(8)} {cols:rsc.z(9)} {cols:rsc.z(10)} {cols:rsc.z(11)} {cols:rsc.z(12)} {cols:rsc.z(13)} {cols:rsc.z(14)} {cols:rsc.z(15)} {cols:rsc.z(16)} {cols:rsc.z(17)} {cols:rsc.z(18)} {cols:rsc.z(19)} {cols:rsc.z(20)} {cols:rsc.z(21)} {cols:rsc.z(22)} {cols:rsc.z(23)} {cols:rsc.z(24)} {cols:rsc.z(25)} {cols:rsc.z(26)} {cols:rsc.z(27)} {cols:rsc.z(28)} {cols:rsc.z(29)} {cols:rsc.z(30)} {cols:rsc.z(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-296 -attr oid 294 -attr vt d -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-297 -attr oid 295 -attr vt d
load net {cols:rsc.triosy.lz} -port {cols:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-298 -attr oid 296 -attr vt d -attr @path {/conv/cols:rsc.triosy.lz}
load net {kernel:rsc.addr(0)} -attr vt d
load net {kernel:rsc.addr(1)} -attr vt d
load net {kernel:rsc.addr(2)} -attr vt d
load net {kernel:rsc.addr(3)} -attr vt d
load net {kernel:rsc.addr(4)} -attr vt d
load net {kernel:rsc.addr(5)} -attr vt d
load net {kernel:rsc.addr(6)} -attr vt d
load net {kernel:rsc.addr(7)} -attr vt d
load net {kernel:rsc.addr(8)} -attr vt d
load netBundle {kernel:rsc.addr} 9 {kernel:rsc.addr(0)} {kernel:rsc.addr(1)} {kernel:rsc.addr(2)} {kernel:rsc.addr(3)} {kernel:rsc.addr(4)} {kernel:rsc.addr(5)} {kernel:rsc.addr(6)} {kernel:rsc.addr(7)} {kernel:rsc.addr(8)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-299 -attr oid 297 -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(0)} -port {kernel:rsc.addr(0)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(1)} -port {kernel:rsc.addr(1)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(2)} -port {kernel:rsc.addr(2)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(3)} -port {kernel:rsc.addr(3)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(4)} -port {kernel:rsc.addr(4)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(5)} -port {kernel:rsc.addr(5)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(6)} -port {kernel:rsc.addr(6)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(7)} -port {kernel:rsc.addr(7)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(8)} -port {kernel:rsc.addr(8)} -attr vt d -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-300 -attr oid 298 -attr vt d
load net {kernel:rsc.re} -port {kernel:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-301 -attr oid 299 -attr vt d -attr @path {/conv/kernel:rsc.re}
load net {kernel:rsc.data_out(0)} -attr vt d
load net {kernel:rsc.data_out(1)} -attr vt d
load net {kernel:rsc.data_out(2)} -attr vt d
load net {kernel:rsc.data_out(3)} -attr vt d
load net {kernel:rsc.data_out(4)} -attr vt d
load net {kernel:rsc.data_out(5)} -attr vt d
load net {kernel:rsc.data_out(6)} -attr vt d
load net {kernel:rsc.data_out(7)} -attr vt d
load net {kernel:rsc.data_out(8)} -attr vt d
load net {kernel:rsc.data_out(9)} -attr vt d
load net {kernel:rsc.data_out(10)} -attr vt d
load net {kernel:rsc.data_out(11)} -attr vt d
load net {kernel:rsc.data_out(12)} -attr vt d
load net {kernel:rsc.data_out(13)} -attr vt d
load net {kernel:rsc.data_out(14)} -attr vt d
load net {kernel:rsc.data_out(15)} -attr vt d
load net {kernel:rsc.data_out(16)} -attr vt d
load net {kernel:rsc.data_out(17)} -attr vt d
load net {kernel:rsc.data_out(18)} -attr vt d
load net {kernel:rsc.data_out(19)} -attr vt d
load net {kernel:rsc.data_out(20)} -attr vt d
load net {kernel:rsc.data_out(21)} -attr vt d
load net {kernel:rsc.data_out(22)} -attr vt d
load net {kernel:rsc.data_out(23)} -attr vt d
load net {kernel:rsc.data_out(24)} -attr vt d
load net {kernel:rsc.data_out(25)} -attr vt d
load net {kernel:rsc.data_out(26)} -attr vt d
load net {kernel:rsc.data_out(27)} -attr vt d
load net {kernel:rsc.data_out(28)} -attr vt d
load net {kernel:rsc.data_out(29)} -attr vt d
load net {kernel:rsc.data_out(30)} -attr vt d
load net {kernel:rsc.data_out(31)} -attr vt d
load netBundle {kernel:rsc.data_out} 32 {kernel:rsc.data_out(0)} {kernel:rsc.data_out(1)} {kernel:rsc.data_out(2)} {kernel:rsc.data_out(3)} {kernel:rsc.data_out(4)} {kernel:rsc.data_out(5)} {kernel:rsc.data_out(6)} {kernel:rsc.data_out(7)} {kernel:rsc.data_out(8)} {kernel:rsc.data_out(9)} {kernel:rsc.data_out(10)} {kernel:rsc.data_out(11)} {kernel:rsc.data_out(12)} {kernel:rsc.data_out(13)} {kernel:rsc.data_out(14)} {kernel:rsc.data_out(15)} {kernel:rsc.data_out(16)} {kernel:rsc.data_out(17)} {kernel:rsc.data_out(18)} {kernel:rsc.data_out(19)} {kernel:rsc.data_out(20)} {kernel:rsc.data_out(21)} {kernel:rsc.data_out(22)} {kernel:rsc.data_out(23)} {kernel:rsc.data_out(24)} {kernel:rsc.data_out(25)} {kernel:rsc.data_out(26)} {kernel:rsc.data_out(27)} {kernel:rsc.data_out(28)} {kernel:rsc.data_out(29)} {kernel:rsc.data_out(30)} {kernel:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-302 -attr oid 300 -attr vt d -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(0)} -port {kernel:rsc.data_out(0)} -attr vt d
load net {kernel:rsc.data_out(1)} -port {kernel:rsc.data_out(1)} -attr vt d
load net {kernel:rsc.data_out(2)} -port {kernel:rsc.data_out(2)} -attr vt d
load net {kernel:rsc.data_out(3)} -port {kernel:rsc.data_out(3)} -attr vt d
load net {kernel:rsc.data_out(4)} -port {kernel:rsc.data_out(4)} -attr vt d
load net {kernel:rsc.data_out(5)} -port {kernel:rsc.data_out(5)} -attr vt d
load net {kernel:rsc.data_out(6)} -port {kernel:rsc.data_out(6)} -attr vt d
load net {kernel:rsc.data_out(7)} -port {kernel:rsc.data_out(7)} -attr vt d
load net {kernel:rsc.data_out(8)} -port {kernel:rsc.data_out(8)} -attr vt d
load net {kernel:rsc.data_out(9)} -port {kernel:rsc.data_out(9)} -attr vt d
load net {kernel:rsc.data_out(10)} -port {kernel:rsc.data_out(10)} -attr vt d
load net {kernel:rsc.data_out(11)} -port {kernel:rsc.data_out(11)} -attr vt d
load net {kernel:rsc.data_out(12)} -port {kernel:rsc.data_out(12)} -attr vt d
load net {kernel:rsc.data_out(13)} -port {kernel:rsc.data_out(13)} -attr vt d
load net {kernel:rsc.data_out(14)} -port {kernel:rsc.data_out(14)} -attr vt d
load net {kernel:rsc.data_out(15)} -port {kernel:rsc.data_out(15)} -attr vt d
load net {kernel:rsc.data_out(16)} -port {kernel:rsc.data_out(16)} -attr vt d
load net {kernel:rsc.data_out(17)} -port {kernel:rsc.data_out(17)} -attr vt d
load net {kernel:rsc.data_out(18)} -port {kernel:rsc.data_out(18)} -attr vt d
load net {kernel:rsc.data_out(19)} -port {kernel:rsc.data_out(19)} -attr vt d
load net {kernel:rsc.data_out(20)} -port {kernel:rsc.data_out(20)} -attr vt d
load net {kernel:rsc.data_out(21)} -port {kernel:rsc.data_out(21)} -attr vt d
load net {kernel:rsc.data_out(22)} -port {kernel:rsc.data_out(22)} -attr vt d
load net {kernel:rsc.data_out(23)} -port {kernel:rsc.data_out(23)} -attr vt d
load net {kernel:rsc.data_out(24)} -port {kernel:rsc.data_out(24)} -attr vt d
load net {kernel:rsc.data_out(25)} -port {kernel:rsc.data_out(25)} -attr vt d
load net {kernel:rsc.data_out(26)} -port {kernel:rsc.data_out(26)} -attr vt d
load net {kernel:rsc.data_out(27)} -port {kernel:rsc.data_out(27)} -attr vt d
load net {kernel:rsc.data_out(28)} -port {kernel:rsc.data_out(28)} -attr vt d
load net {kernel:rsc.data_out(29)} -port {kernel:rsc.data_out(29)} -attr vt d
load net {kernel:rsc.data_out(30)} -port {kernel:rsc.data_out(30)} -attr vt d
load net {kernel:rsc.data_out(31)} -port {kernel:rsc.data_out(31)} -attr vt d
load netBundle {kernel:rsc.data_out} 32 {kernel:rsc.data_out(0)} {kernel:rsc.data_out(1)} {kernel:rsc.data_out(2)} {kernel:rsc.data_out(3)} {kernel:rsc.data_out(4)} {kernel:rsc.data_out(5)} {kernel:rsc.data_out(6)} {kernel:rsc.data_out(7)} {kernel:rsc.data_out(8)} {kernel:rsc.data_out(9)} {kernel:rsc.data_out(10)} {kernel:rsc.data_out(11)} {kernel:rsc.data_out(12)} {kernel:rsc.data_out(13)} {kernel:rsc.data_out(14)} {kernel:rsc.data_out(15)} {kernel:rsc.data_out(16)} {kernel:rsc.data_out(17)} {kernel:rsc.data_out(18)} {kernel:rsc.data_out(19)} {kernel:rsc.data_out(20)} {kernel:rsc.data_out(21)} {kernel:rsc.data_out(22)} {kernel:rsc.data_out(23)} {kernel:rsc.data_out(24)} {kernel:rsc.data_out(25)} {kernel:rsc.data_out(26)} {kernel:rsc.data_out(27)} {kernel:rsc.data_out(28)} {kernel:rsc.data_out(29)} {kernel:rsc.data_out(30)} {kernel:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-303 -attr oid 301 -attr vt d -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-304 -attr oid 302 -attr vt d
load net {kernel:rsc.triosy.lz} -port {kernel:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-305 -attr oid 303 -attr vt d -attr @path {/conv/kernel:rsc.triosy.lz}
load net {sortie:rsc.data_in(0)} -attr vt d
load net {sortie:rsc.data_in(1)} -attr vt d
load net {sortie:rsc.data_in(2)} -attr vt d
load net {sortie:rsc.data_in(3)} -attr vt d
load net {sortie:rsc.data_in(4)} -attr vt d
load net {sortie:rsc.data_in(5)} -attr vt d
load net {sortie:rsc.data_in(6)} -attr vt d
load net {sortie:rsc.data_in(7)} -attr vt d
load net {sortie:rsc.data_in(8)} -attr vt d
load net {sortie:rsc.data_in(9)} -attr vt d
load net {sortie:rsc.data_in(10)} -attr vt d
load net {sortie:rsc.data_in(11)} -attr vt d
load net {sortie:rsc.data_in(12)} -attr vt d
load net {sortie:rsc.data_in(13)} -attr vt d
load net {sortie:rsc.data_in(14)} -attr vt d
load net {sortie:rsc.data_in(15)} -attr vt d
load net {sortie:rsc.data_in(16)} -attr vt d
load net {sortie:rsc.data_in(17)} -attr vt d
load net {sortie:rsc.data_in(18)} -attr vt d
load net {sortie:rsc.data_in(19)} -attr vt d
load net {sortie:rsc.data_in(20)} -attr vt d
load net {sortie:rsc.data_in(21)} -attr vt d
load net {sortie:rsc.data_in(22)} -attr vt d
load net {sortie:rsc.data_in(23)} -attr vt d
load net {sortie:rsc.data_in(24)} -attr vt d
load net {sortie:rsc.data_in(25)} -attr vt d
load net {sortie:rsc.data_in(26)} -attr vt d
load net {sortie:rsc.data_in(27)} -attr vt d
load net {sortie:rsc.data_in(28)} -attr vt d
load net {sortie:rsc.data_in(29)} -attr vt d
load net {sortie:rsc.data_in(30)} -attr vt d
load net {sortie:rsc.data_in(31)} -attr vt d
load netBundle {sortie:rsc.data_in} 32 {sortie:rsc.data_in(0)} {sortie:rsc.data_in(1)} {sortie:rsc.data_in(2)} {sortie:rsc.data_in(3)} {sortie:rsc.data_in(4)} {sortie:rsc.data_in(5)} {sortie:rsc.data_in(6)} {sortie:rsc.data_in(7)} {sortie:rsc.data_in(8)} {sortie:rsc.data_in(9)} {sortie:rsc.data_in(10)} {sortie:rsc.data_in(11)} {sortie:rsc.data_in(12)} {sortie:rsc.data_in(13)} {sortie:rsc.data_in(14)} {sortie:rsc.data_in(15)} {sortie:rsc.data_in(16)} {sortie:rsc.data_in(17)} {sortie:rsc.data_in(18)} {sortie:rsc.data_in(19)} {sortie:rsc.data_in(20)} {sortie:rsc.data_in(21)} {sortie:rsc.data_in(22)} {sortie:rsc.data_in(23)} {sortie:rsc.data_in(24)} {sortie:rsc.data_in(25)} {sortie:rsc.data_in(26)} {sortie:rsc.data_in(27)} {sortie:rsc.data_in(28)} {sortie:rsc.data_in(29)} {sortie:rsc.data_in(30)} {sortie:rsc.data_in(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-306 -attr oid 304 -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(0)} -port {sortie:rsc.data_in(0)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(1)} -port {sortie:rsc.data_in(1)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(2)} -port {sortie:rsc.data_in(2)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(3)} -port {sortie:rsc.data_in(3)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(4)} -port {sortie:rsc.data_in(4)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(5)} -port {sortie:rsc.data_in(5)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(6)} -port {sortie:rsc.data_in(6)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(7)} -port {sortie:rsc.data_in(7)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(8)} -port {sortie:rsc.data_in(8)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(9)} -port {sortie:rsc.data_in(9)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(10)} -port {sortie:rsc.data_in(10)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(11)} -port {sortie:rsc.data_in(11)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(12)} -port {sortie:rsc.data_in(12)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(13)} -port {sortie:rsc.data_in(13)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(14)} -port {sortie:rsc.data_in(14)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(15)} -port {sortie:rsc.data_in(15)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(16)} -port {sortie:rsc.data_in(16)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(17)} -port {sortie:rsc.data_in(17)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(18)} -port {sortie:rsc.data_in(18)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(19)} -port {sortie:rsc.data_in(19)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(20)} -port {sortie:rsc.data_in(20)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(21)} -port {sortie:rsc.data_in(21)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(22)} -port {sortie:rsc.data_in(22)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(23)} -port {sortie:rsc.data_in(23)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(24)} -port {sortie:rsc.data_in(24)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(25)} -port {sortie:rsc.data_in(25)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(26)} -port {sortie:rsc.data_in(26)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(27)} -port {sortie:rsc.data_in(27)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(28)} -port {sortie:rsc.data_in(28)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(29)} -port {sortie:rsc.data_in(29)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(30)} -port {sortie:rsc.data_in(30)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(31)} -port {sortie:rsc.data_in(31)} -attr vt d -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.addr(0)} -attr vt d
load net {sortie:rsc.addr(1)} -attr vt d
load net {sortie:rsc.addr(2)} -attr vt d
load net {sortie:rsc.addr(3)} -attr vt d
load net {sortie:rsc.addr(4)} -attr vt d
load net {sortie:rsc.addr(5)} -attr vt d
load net {sortie:rsc.addr(6)} -attr vt d
load net {sortie:rsc.addr(7)} -attr vt d
load net {sortie:rsc.addr(8)} -attr vt d
load net {sortie:rsc.addr(9)} -attr vt d
load net {sortie:rsc.addr(10)} -attr vt d
load net {sortie:rsc.addr(11)} -attr vt d
load net {sortie:rsc.addr(12)} -attr vt d
load net {sortie:rsc.addr(13)} -attr vt d
load net {sortie:rsc.addr(14)} -attr vt d
load net {sortie:rsc.addr(15)} -attr vt d
load net {sortie:rsc.addr(16)} -attr vt d
load netBundle {sortie:rsc.addr} 17 {sortie:rsc.addr(0)} {sortie:rsc.addr(1)} {sortie:rsc.addr(2)} {sortie:rsc.addr(3)} {sortie:rsc.addr(4)} {sortie:rsc.addr(5)} {sortie:rsc.addr(6)} {sortie:rsc.addr(7)} {sortie:rsc.addr(8)} {sortie:rsc.addr(9)} {sortie:rsc.addr(10)} {sortie:rsc.addr(11)} {sortie:rsc.addr(12)} {sortie:rsc.addr(13)} {sortie:rsc.addr(14)} {sortie:rsc.addr(15)} {sortie:rsc.addr(16)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-307 -attr oid 305 -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(0)} -port {sortie:rsc.addr(0)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(1)} -port {sortie:rsc.addr(1)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(2)} -port {sortie:rsc.addr(2)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(3)} -port {sortie:rsc.addr(3)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(4)} -port {sortie:rsc.addr(4)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(5)} -port {sortie:rsc.addr(5)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(6)} -port {sortie:rsc.addr(6)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(7)} -port {sortie:rsc.addr(7)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(8)} -port {sortie:rsc.addr(8)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(9)} -port {sortie:rsc.addr(9)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(10)} -port {sortie:rsc.addr(10)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(11)} -port {sortie:rsc.addr(11)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(12)} -port {sortie:rsc.addr(12)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(13)} -port {sortie:rsc.addr(13)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(14)} -port {sortie:rsc.addr(14)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(15)} -port {sortie:rsc.addr(15)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(16)} -port {sortie:rsc.addr(16)} -attr vt d -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-308 -attr oid 306 -attr vt d
load net {sortie:rsc.re} -port {sortie:rsc.re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-309 -attr oid 307 -attr vt d -attr @path {/conv/sortie:rsc.re}
load net {sortie:rsc.we} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-310 -attr oid 308 -attr vt d
load net {sortie:rsc.we} -port {sortie:rsc.we} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-311 -attr oid 309 -attr vt d -attr @path {/conv/sortie:rsc.we}
load net {sortie:rsc.data_out(0)} -attr vt d
load net {sortie:rsc.data_out(1)} -attr vt d
load net {sortie:rsc.data_out(2)} -attr vt d
load net {sortie:rsc.data_out(3)} -attr vt d
load net {sortie:rsc.data_out(4)} -attr vt d
load net {sortie:rsc.data_out(5)} -attr vt d
load net {sortie:rsc.data_out(6)} -attr vt d
load net {sortie:rsc.data_out(7)} -attr vt d
load net {sortie:rsc.data_out(8)} -attr vt d
load net {sortie:rsc.data_out(9)} -attr vt d
load net {sortie:rsc.data_out(10)} -attr vt d
load net {sortie:rsc.data_out(11)} -attr vt d
load net {sortie:rsc.data_out(12)} -attr vt d
load net {sortie:rsc.data_out(13)} -attr vt d
load net {sortie:rsc.data_out(14)} -attr vt d
load net {sortie:rsc.data_out(15)} -attr vt d
load net {sortie:rsc.data_out(16)} -attr vt d
load net {sortie:rsc.data_out(17)} -attr vt d
load net {sortie:rsc.data_out(18)} -attr vt d
load net {sortie:rsc.data_out(19)} -attr vt d
load net {sortie:rsc.data_out(20)} -attr vt d
load net {sortie:rsc.data_out(21)} -attr vt d
load net {sortie:rsc.data_out(22)} -attr vt d
load net {sortie:rsc.data_out(23)} -attr vt d
load net {sortie:rsc.data_out(24)} -attr vt d
load net {sortie:rsc.data_out(25)} -attr vt d
load net {sortie:rsc.data_out(26)} -attr vt d
load net {sortie:rsc.data_out(27)} -attr vt d
load net {sortie:rsc.data_out(28)} -attr vt d
load net {sortie:rsc.data_out(29)} -attr vt d
load net {sortie:rsc.data_out(30)} -attr vt d
load net {sortie:rsc.data_out(31)} -attr vt d
load netBundle {sortie:rsc.data_out} 32 {sortie:rsc.data_out(0)} {sortie:rsc.data_out(1)} {sortie:rsc.data_out(2)} {sortie:rsc.data_out(3)} {sortie:rsc.data_out(4)} {sortie:rsc.data_out(5)} {sortie:rsc.data_out(6)} {sortie:rsc.data_out(7)} {sortie:rsc.data_out(8)} {sortie:rsc.data_out(9)} {sortie:rsc.data_out(10)} {sortie:rsc.data_out(11)} {sortie:rsc.data_out(12)} {sortie:rsc.data_out(13)} {sortie:rsc.data_out(14)} {sortie:rsc.data_out(15)} {sortie:rsc.data_out(16)} {sortie:rsc.data_out(17)} {sortie:rsc.data_out(18)} {sortie:rsc.data_out(19)} {sortie:rsc.data_out(20)} {sortie:rsc.data_out(21)} {sortie:rsc.data_out(22)} {sortie:rsc.data_out(23)} {sortie:rsc.data_out(24)} {sortie:rsc.data_out(25)} {sortie:rsc.data_out(26)} {sortie:rsc.data_out(27)} {sortie:rsc.data_out(28)} {sortie:rsc.data_out(29)} {sortie:rsc.data_out(30)} {sortie:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-312 -attr oid 310 -attr vt d -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(0)} -port {sortie:rsc.data_out(0)} -attr vt d
load net {sortie:rsc.data_out(1)} -port {sortie:rsc.data_out(1)} -attr vt d
load net {sortie:rsc.data_out(2)} -port {sortie:rsc.data_out(2)} -attr vt d
load net {sortie:rsc.data_out(3)} -port {sortie:rsc.data_out(3)} -attr vt d
load net {sortie:rsc.data_out(4)} -port {sortie:rsc.data_out(4)} -attr vt d
load net {sortie:rsc.data_out(5)} -port {sortie:rsc.data_out(5)} -attr vt d
load net {sortie:rsc.data_out(6)} -port {sortie:rsc.data_out(6)} -attr vt d
load net {sortie:rsc.data_out(7)} -port {sortie:rsc.data_out(7)} -attr vt d
load net {sortie:rsc.data_out(8)} -port {sortie:rsc.data_out(8)} -attr vt d
load net {sortie:rsc.data_out(9)} -port {sortie:rsc.data_out(9)} -attr vt d
load net {sortie:rsc.data_out(10)} -port {sortie:rsc.data_out(10)} -attr vt d
load net {sortie:rsc.data_out(11)} -port {sortie:rsc.data_out(11)} -attr vt d
load net {sortie:rsc.data_out(12)} -port {sortie:rsc.data_out(12)} -attr vt d
load net {sortie:rsc.data_out(13)} -port {sortie:rsc.data_out(13)} -attr vt d
load net {sortie:rsc.data_out(14)} -port {sortie:rsc.data_out(14)} -attr vt d
load net {sortie:rsc.data_out(15)} -port {sortie:rsc.data_out(15)} -attr vt d
load net {sortie:rsc.data_out(16)} -port {sortie:rsc.data_out(16)} -attr vt d
load net {sortie:rsc.data_out(17)} -port {sortie:rsc.data_out(17)} -attr vt d
load net {sortie:rsc.data_out(18)} -port {sortie:rsc.data_out(18)} -attr vt d
load net {sortie:rsc.data_out(19)} -port {sortie:rsc.data_out(19)} -attr vt d
load net {sortie:rsc.data_out(20)} -port {sortie:rsc.data_out(20)} -attr vt d
load net {sortie:rsc.data_out(21)} -port {sortie:rsc.data_out(21)} -attr vt d
load net {sortie:rsc.data_out(22)} -port {sortie:rsc.data_out(22)} -attr vt d
load net {sortie:rsc.data_out(23)} -port {sortie:rsc.data_out(23)} -attr vt d
load net {sortie:rsc.data_out(24)} -port {sortie:rsc.data_out(24)} -attr vt d
load net {sortie:rsc.data_out(25)} -port {sortie:rsc.data_out(25)} -attr vt d
load net {sortie:rsc.data_out(26)} -port {sortie:rsc.data_out(26)} -attr vt d
load net {sortie:rsc.data_out(27)} -port {sortie:rsc.data_out(27)} -attr vt d
load net {sortie:rsc.data_out(28)} -port {sortie:rsc.data_out(28)} -attr vt d
load net {sortie:rsc.data_out(29)} -port {sortie:rsc.data_out(29)} -attr vt d
load net {sortie:rsc.data_out(30)} -port {sortie:rsc.data_out(30)} -attr vt d
load net {sortie:rsc.data_out(31)} -port {sortie:rsc.data_out(31)} -attr vt d
load netBundle {sortie:rsc.data_out} 32 {sortie:rsc.data_out(0)} {sortie:rsc.data_out(1)} {sortie:rsc.data_out(2)} {sortie:rsc.data_out(3)} {sortie:rsc.data_out(4)} {sortie:rsc.data_out(5)} {sortie:rsc.data_out(6)} {sortie:rsc.data_out(7)} {sortie:rsc.data_out(8)} {sortie:rsc.data_out(9)} {sortie:rsc.data_out(10)} {sortie:rsc.data_out(11)} {sortie:rsc.data_out(12)} {sortie:rsc.data_out(13)} {sortie:rsc.data_out(14)} {sortie:rsc.data_out(15)} {sortie:rsc.data_out(16)} {sortie:rsc.data_out(17)} {sortie:rsc.data_out(18)} {sortie:rsc.data_out(19)} {sortie:rsc.data_out(20)} {sortie:rsc.data_out(21)} {sortie:rsc.data_out(22)} {sortie:rsc.data_out(23)} {sortie:rsc.data_out(24)} {sortie:rsc.data_out(25)} {sortie:rsc.data_out(26)} {sortie:rsc.data_out(27)} {sortie:rsc.data_out(28)} {sortie:rsc.data_out(29)} {sortie:rsc.data_out(30)} {sortie:rsc.data_out(31)} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-313 -attr oid 311 -attr vt d -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-314 -attr oid 312 -attr vt d
load net {sortie:rsc.triosy.lz} -port {sortie:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-315 -attr oid 313 -attr vt d -attr @path {/conv/sortie:rsc.triosy.lz}
load inst "image:rsci" "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(1,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1):gen" "orig" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-316 -attr oid 314 -attr vt dc -attr @path {/conv/image:rsci} -attr hier "/conv/ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(1,60000,32,16,0,1,0,0,0,1,1,1,0,60000,32,1):gen"
load net {image:rsc.data_out(0)} -pin  "image:rsci" {data_out(0)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(1)} -pin  "image:rsci" {data_out(1)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(2)} -pin  "image:rsci" {data_out(2)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(3)} -pin  "image:rsci" {data_out(3)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(4)} -pin  "image:rsci" {data_out(4)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(5)} -pin  "image:rsci" {data_out(5)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(6)} -pin  "image:rsci" {data_out(6)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(7)} -pin  "image:rsci" {data_out(7)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(8)} -pin  "image:rsci" {data_out(8)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(9)} -pin  "image:rsci" {data_out(9)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(10)} -pin  "image:rsci" {data_out(10)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(11)} -pin  "image:rsci" {data_out(11)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(12)} -pin  "image:rsci" {data_out(12)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(13)} -pin  "image:rsci" {data_out(13)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(14)} -pin  "image:rsci" {data_out(14)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(15)} -pin  "image:rsci" {data_out(15)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(16)} -pin  "image:rsci" {data_out(16)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(17)} -pin  "image:rsci" {data_out(17)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(18)} -pin  "image:rsci" {data_out(18)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(19)} -pin  "image:rsci" {data_out(19)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(20)} -pin  "image:rsci" {data_out(20)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(21)} -pin  "image:rsci" {data_out(21)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(22)} -pin  "image:rsci" {data_out(22)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(23)} -pin  "image:rsci" {data_out(23)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(24)} -pin  "image:rsci" {data_out(24)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(25)} -pin  "image:rsci" {data_out(25)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(26)} -pin  "image:rsci" {data_out(26)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(27)} -pin  "image:rsci" {data_out(27)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(28)} -pin  "image:rsci" {data_out(28)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(29)} -pin  "image:rsci" {data_out(29)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(30)} -pin  "image:rsci" {data_out(30)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.data_out(31)} -pin  "image:rsci" {data_out(31)} -attr vt dc -attr @path {/conv/image:rsc.data_out}
load net {image:rsc.re} -pin  "image:rsci" {re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-317 -attr oid 315 -attr vt dc -attr @path {/conv/image:rsc.re}
load net {image:rsc.addr(0)} -pin  "image:rsci" {addr(0)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(1)} -pin  "image:rsci" {addr(1)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(2)} -pin  "image:rsci" {addr(2)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(3)} -pin  "image:rsci" {addr(3)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(4)} -pin  "image:rsci" {addr(4)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(5)} -pin  "image:rsci" {addr(5)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(6)} -pin  "image:rsci" {addr(6)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(7)} -pin  "image:rsci" {addr(7)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(8)} -pin  "image:rsci" {addr(8)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(9)} -pin  "image:rsci" {addr(9)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(10)} -pin  "image:rsci" {addr(10)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(11)} -pin  "image:rsci" {addr(11)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(12)} -pin  "image:rsci" {addr(12)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(13)} -pin  "image:rsci" {addr(13)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(14)} -pin  "image:rsci" {addr(14)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsc.addr(15)} -pin  "image:rsci" {addr(15)} -attr vt dc -attr @path {/conv/image:rsc.addr}
load net {image:rsci.addr_d(0)} -pin  "image:rsci" {addr_d(0)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(1)} -pin  "image:rsci" {addr_d(1)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(2)} -pin  "image:rsci" {addr_d(2)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(3)} -pin  "image:rsci" {addr_d(3)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(4)} -pin  "image:rsci" {addr_d(4)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(5)} -pin  "image:rsci" {addr_d(5)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(6)} -pin  "image:rsci" {addr_d(6)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(7)} -pin  "image:rsci" {addr_d(7)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(8)} -pin  "image:rsci" {addr_d(8)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(9)} -pin  "image:rsci" {addr_d(9)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(10)} -pin  "image:rsci" {addr_d(10)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(11)} -pin  "image:rsci" {addr_d(11)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(12)} -pin  "image:rsci" {addr_d(12)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(13)} -pin  "image:rsci" {addr_d(13)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(14)} -pin  "image:rsci" {addr_d(14)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(15)} -pin  "image:rsci" {addr_d(15)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.re_d} -pin  "image:rsci" {re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-318 -attr oid 316 -attr vt dc -attr @path {/conv/image:rsci.re_d}
load net {image:rsci.data_out_d(0)} -pin  "image:rsci" {data_out_d(0)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(1)} -pin  "image:rsci" {data_out_d(1)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(2)} -pin  "image:rsci" {data_out_d(2)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(3)} -pin  "image:rsci" {data_out_d(3)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(4)} -pin  "image:rsci" {data_out_d(4)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(5)} -pin  "image:rsci" {data_out_d(5)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(6)} -pin  "image:rsci" {data_out_d(6)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(7)} -pin  "image:rsci" {data_out_d(7)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(8)} -pin  "image:rsci" {data_out_d(8)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(9)} -pin  "image:rsci" {data_out_d(9)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(10)} -pin  "image:rsci" {data_out_d(10)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(11)} -pin  "image:rsci" {data_out_d(11)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(12)} -pin  "image:rsci" {data_out_d(12)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(13)} -pin  "image:rsci" {data_out_d(13)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(14)} -pin  "image:rsci" {data_out_d(14)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(15)} -pin  "image:rsci" {data_out_d(15)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(16)} -pin  "image:rsci" {data_out_d(16)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(17)} -pin  "image:rsci" {data_out_d(17)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(18)} -pin  "image:rsci" {data_out_d(18)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(19)} -pin  "image:rsci" {data_out_d(19)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(20)} -pin  "image:rsci" {data_out_d(20)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(21)} -pin  "image:rsci" {data_out_d(21)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(22)} -pin  "image:rsci" {data_out_d(22)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(23)} -pin  "image:rsci" {data_out_d(23)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(24)} -pin  "image:rsci" {data_out_d(24)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(25)} -pin  "image:rsci" {data_out_d(25)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(26)} -pin  "image:rsci" {data_out_d(26)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(27)} -pin  "image:rsci" {data_out_d(27)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(28)} -pin  "image:rsci" {data_out_d(28)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(29)} -pin  "image:rsci" {data_out_d(29)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(30)} -pin  "image:rsci" {data_out_d(30)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(31)} -pin  "image:rsci" {data_out_d(31)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {clk} -pin  "image:rsci" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-319 -attr oid 317 -attr vt dc -attr @path {/conv/clk}
load net {PWR} -pin  "image:rsci" {a_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-320 -attr oid 318 -attr @path {/conv/1}
load net {rst} -pin  "image:rsci" {s_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-321 -attr oid 319 -attr vt dc -attr @path {/conv/rst}
load net {GND} -pin  "image:rsci" {en} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-322 -attr oid 320 -attr @path {/conv/0}
load inst "kernel:rsci" "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(4,289,32,9,0,1,0,0,0,1,1,1,0,289,32,1):gen" "orig" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-323 -attr oid 321 -attr vt dc -attr @path {/conv/kernel:rsci} -attr hier "/conv/ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rport(4,289,32,9,0,1,0,0,0,1,1,1,0,289,32,1):gen"
load net {kernel:rsc.data_out(0)} -pin  "kernel:rsci" {data_out(0)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(1)} -pin  "kernel:rsci" {data_out(1)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(2)} -pin  "kernel:rsci" {data_out(2)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(3)} -pin  "kernel:rsci" {data_out(3)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(4)} -pin  "kernel:rsci" {data_out(4)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(5)} -pin  "kernel:rsci" {data_out(5)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(6)} -pin  "kernel:rsci" {data_out(6)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(7)} -pin  "kernel:rsci" {data_out(7)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(8)} -pin  "kernel:rsci" {data_out(8)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(9)} -pin  "kernel:rsci" {data_out(9)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(10)} -pin  "kernel:rsci" {data_out(10)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(11)} -pin  "kernel:rsci" {data_out(11)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(12)} -pin  "kernel:rsci" {data_out(12)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(13)} -pin  "kernel:rsci" {data_out(13)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(14)} -pin  "kernel:rsci" {data_out(14)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(15)} -pin  "kernel:rsci" {data_out(15)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(16)} -pin  "kernel:rsci" {data_out(16)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(17)} -pin  "kernel:rsci" {data_out(17)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(18)} -pin  "kernel:rsci" {data_out(18)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(19)} -pin  "kernel:rsci" {data_out(19)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(20)} -pin  "kernel:rsci" {data_out(20)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(21)} -pin  "kernel:rsci" {data_out(21)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(22)} -pin  "kernel:rsci" {data_out(22)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(23)} -pin  "kernel:rsci" {data_out(23)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(24)} -pin  "kernel:rsci" {data_out(24)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(25)} -pin  "kernel:rsci" {data_out(25)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(26)} -pin  "kernel:rsci" {data_out(26)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(27)} -pin  "kernel:rsci" {data_out(27)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(28)} -pin  "kernel:rsci" {data_out(28)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(29)} -pin  "kernel:rsci" {data_out(29)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(30)} -pin  "kernel:rsci" {data_out(30)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.data_out(31)} -pin  "kernel:rsci" {data_out(31)} -attr vt dc -attr @path {/conv/kernel:rsc.data_out}
load net {kernel:rsc.re} -pin  "kernel:rsci" {re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-324 -attr oid 322 -attr vt dc -attr @path {/conv/kernel:rsc.re}
load net {kernel:rsc.addr(0)} -pin  "kernel:rsci" {addr(0)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(1)} -pin  "kernel:rsci" {addr(1)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(2)} -pin  "kernel:rsci" {addr(2)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(3)} -pin  "kernel:rsci" {addr(3)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(4)} -pin  "kernel:rsci" {addr(4)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(5)} -pin  "kernel:rsci" {addr(5)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(6)} -pin  "kernel:rsci" {addr(6)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(7)} -pin  "kernel:rsci" {addr(7)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsc.addr(8)} -pin  "kernel:rsci" {addr(8)} -attr vt dc -attr @path {/conv/kernel:rsc.addr}
load net {kernel:rsci.addr_d(0)} -pin  "kernel:rsci" {addr_d(0)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(1)} -pin  "kernel:rsci" {addr_d(1)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(2)} -pin  "kernel:rsci" {addr_d(2)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(3)} -pin  "kernel:rsci" {addr_d(3)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(4)} -pin  "kernel:rsci" {addr_d(4)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(5)} -pin  "kernel:rsci" {addr_d(5)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(6)} -pin  "kernel:rsci" {addr_d(6)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(7)} -pin  "kernel:rsci" {addr_d(7)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(8)} -pin  "kernel:rsci" {addr_d(8)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.re_d.iff} -pin  "kernel:rsci" {re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-325 -attr oid 323 -attr vt dc -attr @path {/conv/kernel:rsci.re_d.iff}
load net {kernel:rsci.data_out_d(0)} -pin  "kernel:rsci" {data_out_d(0)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(1)} -pin  "kernel:rsci" {data_out_d(1)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(2)} -pin  "kernel:rsci" {data_out_d(2)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(3)} -pin  "kernel:rsci" {data_out_d(3)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(4)} -pin  "kernel:rsci" {data_out_d(4)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(5)} -pin  "kernel:rsci" {data_out_d(5)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(6)} -pin  "kernel:rsci" {data_out_d(6)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(7)} -pin  "kernel:rsci" {data_out_d(7)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(8)} -pin  "kernel:rsci" {data_out_d(8)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(9)} -pin  "kernel:rsci" {data_out_d(9)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(10)} -pin  "kernel:rsci" {data_out_d(10)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(11)} -pin  "kernel:rsci" {data_out_d(11)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(12)} -pin  "kernel:rsci" {data_out_d(12)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(13)} -pin  "kernel:rsci" {data_out_d(13)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(14)} -pin  "kernel:rsci" {data_out_d(14)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(15)} -pin  "kernel:rsci" {data_out_d(15)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(16)} -pin  "kernel:rsci" {data_out_d(16)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(17)} -pin  "kernel:rsci" {data_out_d(17)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(18)} -pin  "kernel:rsci" {data_out_d(18)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(19)} -pin  "kernel:rsci" {data_out_d(19)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(20)} -pin  "kernel:rsci" {data_out_d(20)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(21)} -pin  "kernel:rsci" {data_out_d(21)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(22)} -pin  "kernel:rsci" {data_out_d(22)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(23)} -pin  "kernel:rsci" {data_out_d(23)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(24)} -pin  "kernel:rsci" {data_out_d(24)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(25)} -pin  "kernel:rsci" {data_out_d(25)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(26)} -pin  "kernel:rsci" {data_out_d(26)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(27)} -pin  "kernel:rsci" {data_out_d(27)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(28)} -pin  "kernel:rsci" {data_out_d(28)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(29)} -pin  "kernel:rsci" {data_out_d(29)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(30)} -pin  "kernel:rsci" {data_out_d(30)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(31)} -pin  "kernel:rsci" {data_out_d(31)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {clk} -pin  "kernel:rsci" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-326 -attr oid 324 -attr vt dc -attr @path {/conv/clk}
load net {PWR} -pin  "kernel:rsci" {a_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-327 -attr oid 325 -attr @path {/conv/1}
load net {rst} -pin  "kernel:rsci" {s_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-328 -attr oid 326 -attr vt dc -attr @path {/conv/rst}
load net {GND} -pin  "kernel:rsci" {en} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-329 -attr oid 327 -attr @path {/conv/0}
load inst "sortie:rsci" "ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rwport(5,68256,32,17,0,1,0,0,0,1,1,1,0,68256,32,1):gen" "orig" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-330 -attr oid 328 -attr vt dc -attr @path {/conv/sortie:rsci} -attr hier "/conv/ram_Xilinx-ARTIX-7-3_RAMSB.singleport_rwport(5,68256,32,17,0,1,0,0,0,1,1,1,0,68256,32,1):gen"
load net {sortie:rsc.data_out(0)} -pin  "sortie:rsci" {data_out(0)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(1)} -pin  "sortie:rsci" {data_out(1)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(2)} -pin  "sortie:rsci" {data_out(2)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(3)} -pin  "sortie:rsci" {data_out(3)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(4)} -pin  "sortie:rsci" {data_out(4)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(5)} -pin  "sortie:rsci" {data_out(5)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(6)} -pin  "sortie:rsci" {data_out(6)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(7)} -pin  "sortie:rsci" {data_out(7)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(8)} -pin  "sortie:rsci" {data_out(8)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(9)} -pin  "sortie:rsci" {data_out(9)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(10)} -pin  "sortie:rsci" {data_out(10)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(11)} -pin  "sortie:rsci" {data_out(11)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(12)} -pin  "sortie:rsci" {data_out(12)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(13)} -pin  "sortie:rsci" {data_out(13)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(14)} -pin  "sortie:rsci" {data_out(14)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(15)} -pin  "sortie:rsci" {data_out(15)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(16)} -pin  "sortie:rsci" {data_out(16)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(17)} -pin  "sortie:rsci" {data_out(17)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(18)} -pin  "sortie:rsci" {data_out(18)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(19)} -pin  "sortie:rsci" {data_out(19)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(20)} -pin  "sortie:rsci" {data_out(20)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(21)} -pin  "sortie:rsci" {data_out(21)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(22)} -pin  "sortie:rsci" {data_out(22)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(23)} -pin  "sortie:rsci" {data_out(23)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(24)} -pin  "sortie:rsci" {data_out(24)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(25)} -pin  "sortie:rsci" {data_out(25)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(26)} -pin  "sortie:rsci" {data_out(26)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(27)} -pin  "sortie:rsci" {data_out(27)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(28)} -pin  "sortie:rsci" {data_out(28)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(29)} -pin  "sortie:rsci" {data_out(29)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(30)} -pin  "sortie:rsci" {data_out(30)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.data_out(31)} -pin  "sortie:rsci" {data_out(31)} -attr vt dc -attr @path {/conv/sortie:rsc.data_out}
load net {sortie:rsc.we} -pin  "sortie:rsci" {we} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-331 -attr oid 329 -attr vt dc -attr @path {/conv/sortie:rsc.we}
load net {sortie:rsc.re} -pin  "sortie:rsci" {re} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-332 -attr oid 330 -attr vt dc -attr @path {/conv/sortie:rsc.re}
load net {sortie:rsc.addr(0)} -pin  "sortie:rsci" {addr(0)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(1)} -pin  "sortie:rsci" {addr(1)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(2)} -pin  "sortie:rsci" {addr(2)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(3)} -pin  "sortie:rsci" {addr(3)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(4)} -pin  "sortie:rsci" {addr(4)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(5)} -pin  "sortie:rsci" {addr(5)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(6)} -pin  "sortie:rsci" {addr(6)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(7)} -pin  "sortie:rsci" {addr(7)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(8)} -pin  "sortie:rsci" {addr(8)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(9)} -pin  "sortie:rsci" {addr(9)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(10)} -pin  "sortie:rsci" {addr(10)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(11)} -pin  "sortie:rsci" {addr(11)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(12)} -pin  "sortie:rsci" {addr(12)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(13)} -pin  "sortie:rsci" {addr(13)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(14)} -pin  "sortie:rsci" {addr(14)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(15)} -pin  "sortie:rsci" {addr(15)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.addr(16)} -pin  "sortie:rsci" {addr(16)} -attr vt dc -attr @path {/conv/sortie:rsc.addr}
load net {sortie:rsc.data_in(0)} -pin  "sortie:rsci" {data_in(0)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(1)} -pin  "sortie:rsci" {data_in(1)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(2)} -pin  "sortie:rsci" {data_in(2)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(3)} -pin  "sortie:rsci" {data_in(3)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(4)} -pin  "sortie:rsci" {data_in(4)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(5)} -pin  "sortie:rsci" {data_in(5)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(6)} -pin  "sortie:rsci" {data_in(6)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(7)} -pin  "sortie:rsci" {data_in(7)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(8)} -pin  "sortie:rsci" {data_in(8)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(9)} -pin  "sortie:rsci" {data_in(9)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(10)} -pin  "sortie:rsci" {data_in(10)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(11)} -pin  "sortie:rsci" {data_in(11)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(12)} -pin  "sortie:rsci" {data_in(12)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(13)} -pin  "sortie:rsci" {data_in(13)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(14)} -pin  "sortie:rsci" {data_in(14)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(15)} -pin  "sortie:rsci" {data_in(15)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(16)} -pin  "sortie:rsci" {data_in(16)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(17)} -pin  "sortie:rsci" {data_in(17)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(18)} -pin  "sortie:rsci" {data_in(18)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(19)} -pin  "sortie:rsci" {data_in(19)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(20)} -pin  "sortie:rsci" {data_in(20)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(21)} -pin  "sortie:rsci" {data_in(21)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(22)} -pin  "sortie:rsci" {data_in(22)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(23)} -pin  "sortie:rsci" {data_in(23)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(24)} -pin  "sortie:rsci" {data_in(24)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(25)} -pin  "sortie:rsci" {data_in(25)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(26)} -pin  "sortie:rsci" {data_in(26)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(27)} -pin  "sortie:rsci" {data_in(27)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(28)} -pin  "sortie:rsci" {data_in(28)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(29)} -pin  "sortie:rsci" {data_in(29)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(30)} -pin  "sortie:rsci" {data_in(30)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsc.data_in(31)} -pin  "sortie:rsci" {data_in(31)} -attr vt dc -attr @path {/conv/sortie:rsc.data_in}
load net {sortie:rsci.data_in_d(0)} -pin  "sortie:rsci" {data_in_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(1)} -pin  "sortie:rsci" {data_in_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(2)} -pin  "sortie:rsci" {data_in_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(3)} -pin  "sortie:rsci" {data_in_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(4)} -pin  "sortie:rsci" {data_in_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(5)} -pin  "sortie:rsci" {data_in_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(6)} -pin  "sortie:rsci" {data_in_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(7)} -pin  "sortie:rsci" {data_in_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(8)} -pin  "sortie:rsci" {data_in_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(9)} -pin  "sortie:rsci" {data_in_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(10)} -pin  "sortie:rsci" {data_in_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(11)} -pin  "sortie:rsci" {data_in_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(12)} -pin  "sortie:rsci" {data_in_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(13)} -pin  "sortie:rsci" {data_in_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(14)} -pin  "sortie:rsci" {data_in_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(15)} -pin  "sortie:rsci" {data_in_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(16)} -pin  "sortie:rsci" {data_in_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(17)} -pin  "sortie:rsci" {data_in_d(17)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(18)} -pin  "sortie:rsci" {data_in_d(18)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(19)} -pin  "sortie:rsci" {data_in_d(19)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(20)} -pin  "sortie:rsci" {data_in_d(20)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(21)} -pin  "sortie:rsci" {data_in_d(21)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(22)} -pin  "sortie:rsci" {data_in_d(22)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(23)} -pin  "sortie:rsci" {data_in_d(23)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(24)} -pin  "sortie:rsci" {data_in_d(24)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(25)} -pin  "sortie:rsci" {data_in_d(25)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(26)} -pin  "sortie:rsci" {data_in_d(26)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(27)} -pin  "sortie:rsci" {data_in_d(27)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(28)} -pin  "sortie:rsci" {data_in_d(28)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(29)} -pin  "sortie:rsci" {data_in_d(29)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(30)} -pin  "sortie:rsci" {data_in_d(30)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(31)} -pin  "sortie:rsci" {data_in_d(31)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.addr_d(0)} -pin  "sortie:rsci" {addr_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(1)} -pin  "sortie:rsci" {addr_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(2)} -pin  "sortie:rsci" {addr_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(3)} -pin  "sortie:rsci" {addr_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(4)} -pin  "sortie:rsci" {addr_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(5)} -pin  "sortie:rsci" {addr_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(6)} -pin  "sortie:rsci" {addr_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(7)} -pin  "sortie:rsci" {addr_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(8)} -pin  "sortie:rsci" {addr_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(9)} -pin  "sortie:rsci" {addr_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(10)} -pin  "sortie:rsci" {addr_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(11)} -pin  "sortie:rsci" {addr_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(12)} -pin  "sortie:rsci" {addr_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(13)} -pin  "sortie:rsci" {addr_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(14)} -pin  "sortie:rsci" {addr_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(15)} -pin  "sortie:rsci" {addr_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(16)} -pin  "sortie:rsci" {addr_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {kernel:rsci.re_d.iff} -pin  "sortie:rsci" {re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-333 -attr oid 331 -attr vt dc -attr @path {/conv/kernel:rsci.re_d.iff}
load net {sortie:rsci.we_d} -pin  "sortie:rsci" {we_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-334 -attr oid 332 -attr vt dc -attr @path {/conv/sortie:rsci.we_d}
load net {sortie:rsci.data_out_d(0)} -pin  "sortie:rsci" {data_out_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(1)} -pin  "sortie:rsci" {data_out_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(2)} -pin  "sortie:rsci" {data_out_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(3)} -pin  "sortie:rsci" {data_out_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(4)} -pin  "sortie:rsci" {data_out_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(5)} -pin  "sortie:rsci" {data_out_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(6)} -pin  "sortie:rsci" {data_out_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(7)} -pin  "sortie:rsci" {data_out_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(8)} -pin  "sortie:rsci" {data_out_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(9)} -pin  "sortie:rsci" {data_out_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(10)} -pin  "sortie:rsci" {data_out_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(11)} -pin  "sortie:rsci" {data_out_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(12)} -pin  "sortie:rsci" {data_out_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(13)} -pin  "sortie:rsci" {data_out_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(14)} -pin  "sortie:rsci" {data_out_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(15)} -pin  "sortie:rsci" {data_out_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(16)} -pin  "sortie:rsci" {data_out_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(17)} -pin  "sortie:rsci" {data_out_d(17)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(18)} -pin  "sortie:rsci" {data_out_d(18)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(19)} -pin  "sortie:rsci" {data_out_d(19)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(20)} -pin  "sortie:rsci" {data_out_d(20)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(21)} -pin  "sortie:rsci" {data_out_d(21)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(22)} -pin  "sortie:rsci" {data_out_d(22)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(23)} -pin  "sortie:rsci" {data_out_d(23)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(24)} -pin  "sortie:rsci" {data_out_d(24)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(25)} -pin  "sortie:rsci" {data_out_d(25)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(26)} -pin  "sortie:rsci" {data_out_d(26)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(27)} -pin  "sortie:rsci" {data_out_d(27)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(28)} -pin  "sortie:rsci" {data_out_d(28)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(29)} -pin  "sortie:rsci" {data_out_d(29)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(30)} -pin  "sortie:rsci" {data_out_d(30)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(31)} -pin  "sortie:rsci" {data_out_d(31)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {clk} -pin  "sortie:rsci" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-335 -attr oid 333 -attr vt dc -attr @path {/conv/clk}
load net {PWR} -pin  "sortie:rsci" {a_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-336 -attr oid 334 -attr @path {/conv/1}
load net {rst} -pin  "sortie:rsci" {s_rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-337 -attr oid 335 -attr vt dc -attr @path {/conv/rst}
load net {GND} -pin  "sortie:rsci" {en} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-338 -attr oid 336 -attr @path {/conv/0}
load inst "conv:core:inst" "conv:core" "orig" -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-339 -attr oid 337 -attr vt dc -attr @path {/conv/conv:core:inst} -attr area 2409.034000 -attr delay 8.748229 -attr hier "/conv/conv:core"
load net {clk} -pin  "conv:core:inst" {clk} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-340 -attr oid 338 -attr vt dc -attr @path {/conv/clk}
load net {rst} -pin  "conv:core:inst" {rst} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-341 -attr oid 339 -attr vt dc -attr @path {/conv/rst}
load net {image:rsc.triosy.lz} -pin  "conv:core:inst" {image:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-342 -attr oid 340 -attr vt dc -attr @path {/conv/image:rsc.triosy.lz}
load net {rows:rsc.z(0)} -pin  "conv:core:inst" {rows:rsc.z(0)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(1)} -pin  "conv:core:inst" {rows:rsc.z(1)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(2)} -pin  "conv:core:inst" {rows:rsc.z(2)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(3)} -pin  "conv:core:inst" {rows:rsc.z(3)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(4)} -pin  "conv:core:inst" {rows:rsc.z(4)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(5)} -pin  "conv:core:inst" {rows:rsc.z(5)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(6)} -pin  "conv:core:inst" {rows:rsc.z(6)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(7)} -pin  "conv:core:inst" {rows:rsc.z(7)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(8)} -pin  "conv:core:inst" {rows:rsc.z(8)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(9)} -pin  "conv:core:inst" {rows:rsc.z(9)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(10)} -pin  "conv:core:inst" {rows:rsc.z(10)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(11)} -pin  "conv:core:inst" {rows:rsc.z(11)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(12)} -pin  "conv:core:inst" {rows:rsc.z(12)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(13)} -pin  "conv:core:inst" {rows:rsc.z(13)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(14)} -pin  "conv:core:inst" {rows:rsc.z(14)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(15)} -pin  "conv:core:inst" {rows:rsc.z(15)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(16)} -pin  "conv:core:inst" {rows:rsc.z(16)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(17)} -pin  "conv:core:inst" {rows:rsc.z(17)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(18)} -pin  "conv:core:inst" {rows:rsc.z(18)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(19)} -pin  "conv:core:inst" {rows:rsc.z(19)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(20)} -pin  "conv:core:inst" {rows:rsc.z(20)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(21)} -pin  "conv:core:inst" {rows:rsc.z(21)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(22)} -pin  "conv:core:inst" {rows:rsc.z(22)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(23)} -pin  "conv:core:inst" {rows:rsc.z(23)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(24)} -pin  "conv:core:inst" {rows:rsc.z(24)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(25)} -pin  "conv:core:inst" {rows:rsc.z(25)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(26)} -pin  "conv:core:inst" {rows:rsc.z(26)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(27)} -pin  "conv:core:inst" {rows:rsc.z(27)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(28)} -pin  "conv:core:inst" {rows:rsc.z(28)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(29)} -pin  "conv:core:inst" {rows:rsc.z(29)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(30)} -pin  "conv:core:inst" {rows:rsc.z(30)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.z(31)} -pin  "conv:core:inst" {rows:rsc.z(31)} -attr vt dc -attr @path {/conv/rows:rsc.z}
load net {rows:rsc.triosy.lz} -pin  "conv:core:inst" {rows:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-343 -attr oid 341 -attr vt dc -attr @path {/conv/rows:rsc.triosy.lz}
load net {cols:rsc.z(0)} -pin  "conv:core:inst" {cols:rsc.z(0)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(1)} -pin  "conv:core:inst" {cols:rsc.z(1)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(2)} -pin  "conv:core:inst" {cols:rsc.z(2)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(3)} -pin  "conv:core:inst" {cols:rsc.z(3)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(4)} -pin  "conv:core:inst" {cols:rsc.z(4)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(5)} -pin  "conv:core:inst" {cols:rsc.z(5)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(6)} -pin  "conv:core:inst" {cols:rsc.z(6)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(7)} -pin  "conv:core:inst" {cols:rsc.z(7)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(8)} -pin  "conv:core:inst" {cols:rsc.z(8)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(9)} -pin  "conv:core:inst" {cols:rsc.z(9)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(10)} -pin  "conv:core:inst" {cols:rsc.z(10)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(11)} -pin  "conv:core:inst" {cols:rsc.z(11)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(12)} -pin  "conv:core:inst" {cols:rsc.z(12)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(13)} -pin  "conv:core:inst" {cols:rsc.z(13)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(14)} -pin  "conv:core:inst" {cols:rsc.z(14)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(15)} -pin  "conv:core:inst" {cols:rsc.z(15)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(16)} -pin  "conv:core:inst" {cols:rsc.z(16)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(17)} -pin  "conv:core:inst" {cols:rsc.z(17)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(18)} -pin  "conv:core:inst" {cols:rsc.z(18)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(19)} -pin  "conv:core:inst" {cols:rsc.z(19)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(20)} -pin  "conv:core:inst" {cols:rsc.z(20)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(21)} -pin  "conv:core:inst" {cols:rsc.z(21)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(22)} -pin  "conv:core:inst" {cols:rsc.z(22)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(23)} -pin  "conv:core:inst" {cols:rsc.z(23)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(24)} -pin  "conv:core:inst" {cols:rsc.z(24)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(25)} -pin  "conv:core:inst" {cols:rsc.z(25)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(26)} -pin  "conv:core:inst" {cols:rsc.z(26)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(27)} -pin  "conv:core:inst" {cols:rsc.z(27)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(28)} -pin  "conv:core:inst" {cols:rsc.z(28)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(29)} -pin  "conv:core:inst" {cols:rsc.z(29)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(30)} -pin  "conv:core:inst" {cols:rsc.z(30)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.z(31)} -pin  "conv:core:inst" {cols:rsc.z(31)} -attr vt dc -attr @path {/conv/cols:rsc.z}
load net {cols:rsc.triosy.lz} -pin  "conv:core:inst" {cols:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-344 -attr oid 342 -attr vt dc -attr @path {/conv/cols:rsc.triosy.lz}
load net {kernel:rsc.triosy.lz} -pin  "conv:core:inst" {kernel:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-345 -attr oid 343 -attr vt dc -attr @path {/conv/kernel:rsc.triosy.lz}
load net {sortie:rsc.triosy.lz} -pin  "conv:core:inst" {sortie:rsc.triosy.lz} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-346 -attr oid 344 -attr vt dc -attr @path {/conv/sortie:rsc.triosy.lz}
load net {image:rsci.addr_d(0)} -pin  "conv:core:inst" {image:rsci.addr_d(0)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(1)} -pin  "conv:core:inst" {image:rsci.addr_d(1)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(2)} -pin  "conv:core:inst" {image:rsci.addr_d(2)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(3)} -pin  "conv:core:inst" {image:rsci.addr_d(3)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(4)} -pin  "conv:core:inst" {image:rsci.addr_d(4)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(5)} -pin  "conv:core:inst" {image:rsci.addr_d(5)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(6)} -pin  "conv:core:inst" {image:rsci.addr_d(6)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(7)} -pin  "conv:core:inst" {image:rsci.addr_d(7)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(8)} -pin  "conv:core:inst" {image:rsci.addr_d(8)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(9)} -pin  "conv:core:inst" {image:rsci.addr_d(9)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(10)} -pin  "conv:core:inst" {image:rsci.addr_d(10)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(11)} -pin  "conv:core:inst" {image:rsci.addr_d(11)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(12)} -pin  "conv:core:inst" {image:rsci.addr_d(12)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(13)} -pin  "conv:core:inst" {image:rsci.addr_d(13)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(14)} -pin  "conv:core:inst" {image:rsci.addr_d(14)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.addr_d(15)} -pin  "conv:core:inst" {image:rsci.addr_d(15)} -attr vt dc -attr @path {/conv/image:rsci.addr_d}
load net {image:rsci.re_d} -pin  "conv:core:inst" {image:rsci.re_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-347 -attr oid 345 -attr vt dc -attr @path {/conv/image:rsci.re_d}
load net {image:rsci.data_out_d(0)} -pin  "conv:core:inst" {image:rsci.data_out_d(0)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(1)} -pin  "conv:core:inst" {image:rsci.data_out_d(1)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(2)} -pin  "conv:core:inst" {image:rsci.data_out_d(2)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(3)} -pin  "conv:core:inst" {image:rsci.data_out_d(3)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(4)} -pin  "conv:core:inst" {image:rsci.data_out_d(4)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(5)} -pin  "conv:core:inst" {image:rsci.data_out_d(5)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(6)} -pin  "conv:core:inst" {image:rsci.data_out_d(6)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(7)} -pin  "conv:core:inst" {image:rsci.data_out_d(7)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(8)} -pin  "conv:core:inst" {image:rsci.data_out_d(8)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(9)} -pin  "conv:core:inst" {image:rsci.data_out_d(9)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(10)} -pin  "conv:core:inst" {image:rsci.data_out_d(10)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(11)} -pin  "conv:core:inst" {image:rsci.data_out_d(11)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(12)} -pin  "conv:core:inst" {image:rsci.data_out_d(12)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(13)} -pin  "conv:core:inst" {image:rsci.data_out_d(13)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(14)} -pin  "conv:core:inst" {image:rsci.data_out_d(14)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(15)} -pin  "conv:core:inst" {image:rsci.data_out_d(15)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(16)} -pin  "conv:core:inst" {image:rsci.data_out_d(16)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(17)} -pin  "conv:core:inst" {image:rsci.data_out_d(17)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(18)} -pin  "conv:core:inst" {image:rsci.data_out_d(18)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(19)} -pin  "conv:core:inst" {image:rsci.data_out_d(19)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(20)} -pin  "conv:core:inst" {image:rsci.data_out_d(20)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(21)} -pin  "conv:core:inst" {image:rsci.data_out_d(21)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(22)} -pin  "conv:core:inst" {image:rsci.data_out_d(22)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(23)} -pin  "conv:core:inst" {image:rsci.data_out_d(23)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(24)} -pin  "conv:core:inst" {image:rsci.data_out_d(24)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(25)} -pin  "conv:core:inst" {image:rsci.data_out_d(25)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(26)} -pin  "conv:core:inst" {image:rsci.data_out_d(26)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(27)} -pin  "conv:core:inst" {image:rsci.data_out_d(27)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(28)} -pin  "conv:core:inst" {image:rsci.data_out_d(28)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(29)} -pin  "conv:core:inst" {image:rsci.data_out_d(29)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(30)} -pin  "conv:core:inst" {image:rsci.data_out_d(30)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {image:rsci.data_out_d(31)} -pin  "conv:core:inst" {image:rsci.data_out_d(31)} -attr vt dc -attr @path {/conv/image:rsci.data_out_d}
load net {kernel:rsci.addr_d(0)} -pin  "conv:core:inst" {kernel:rsci.addr_d(0)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(1)} -pin  "conv:core:inst" {kernel:rsci.addr_d(1)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(2)} -pin  "conv:core:inst" {kernel:rsci.addr_d(2)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(3)} -pin  "conv:core:inst" {kernel:rsci.addr_d(3)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(4)} -pin  "conv:core:inst" {kernel:rsci.addr_d(4)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(5)} -pin  "conv:core:inst" {kernel:rsci.addr_d(5)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(6)} -pin  "conv:core:inst" {kernel:rsci.addr_d(6)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(7)} -pin  "conv:core:inst" {kernel:rsci.addr_d(7)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.addr_d(8)} -pin  "conv:core:inst" {kernel:rsci.addr_d(8)} -attr vt dc -attr @path {/conv/kernel:rsci.addr_d}
load net {kernel:rsci.data_out_d(0)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(0)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(1)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(1)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(2)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(2)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(3)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(3)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(4)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(4)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(5)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(5)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(6)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(6)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(7)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(7)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(8)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(8)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(9)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(9)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(10)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(10)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(11)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(11)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(12)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(12)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(13)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(13)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(14)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(14)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(15)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(15)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(16)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(16)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(17)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(17)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(18)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(18)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(19)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(19)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(20)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(20)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(21)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(21)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(22)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(22)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(23)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(23)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(24)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(24)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(25)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(25)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(26)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(26)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(27)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(27)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(28)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(28)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(29)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(29)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(30)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(30)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {kernel:rsci.data_out_d(31)} -pin  "conv:core:inst" {kernel:rsci.data_out_d(31)} -attr vt dc -attr @path {/conv/kernel:rsci.data_out_d}
load net {sortie:rsci.data_in_d(0)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(1)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(2)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(3)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(4)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(5)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(6)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(7)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(8)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(9)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(10)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(11)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(12)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(13)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(14)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(15)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(16)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(17)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(17)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(18)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(18)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(19)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(19)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(20)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(20)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(21)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(21)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(22)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(22)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(23)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(23)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(24)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(24)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(25)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(25)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(26)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(26)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(27)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(27)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(28)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(28)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(29)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(29)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(30)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(30)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.data_in_d(31)} -pin  "conv:core:inst" {sortie:rsci.data_in_d(31)} -attr vt dc -attr @path {/conv/sortie:rsci.data_in_d}
load net {sortie:rsci.addr_d(0)} -pin  "conv:core:inst" {sortie:rsci.addr_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(1)} -pin  "conv:core:inst" {sortie:rsci.addr_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(2)} -pin  "conv:core:inst" {sortie:rsci.addr_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(3)} -pin  "conv:core:inst" {sortie:rsci.addr_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(4)} -pin  "conv:core:inst" {sortie:rsci.addr_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(5)} -pin  "conv:core:inst" {sortie:rsci.addr_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(6)} -pin  "conv:core:inst" {sortie:rsci.addr_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(7)} -pin  "conv:core:inst" {sortie:rsci.addr_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(8)} -pin  "conv:core:inst" {sortie:rsci.addr_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(9)} -pin  "conv:core:inst" {sortie:rsci.addr_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(10)} -pin  "conv:core:inst" {sortie:rsci.addr_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(11)} -pin  "conv:core:inst" {sortie:rsci.addr_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(12)} -pin  "conv:core:inst" {sortie:rsci.addr_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(13)} -pin  "conv:core:inst" {sortie:rsci.addr_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(14)} -pin  "conv:core:inst" {sortie:rsci.addr_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(15)} -pin  "conv:core:inst" {sortie:rsci.addr_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.addr_d(16)} -pin  "conv:core:inst" {sortie:rsci.addr_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.addr_d}
load net {sortie:rsci.we_d} -pin  "conv:core:inst" {sortie:rsci.we_d} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-348 -attr oid 346 -attr vt dc -attr @path {/conv/sortie:rsci.we_d}
load net {sortie:rsci.data_out_d(0)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(0)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(1)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(1)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(2)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(2)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(3)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(3)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(4)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(4)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(5)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(5)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(6)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(6)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(7)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(7)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(8)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(8)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(9)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(9)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(10)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(10)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(11)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(11)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(12)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(12)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(13)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(13)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(14)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(14)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(15)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(15)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(16)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(16)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(17)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(17)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(18)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(18)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(19)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(19)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(20)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(20)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(21)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(21)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(22)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(22)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(23)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(23)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(24)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(24)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(25)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(25)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(26)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(26)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(27)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(27)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(28)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(28)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(29)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(29)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(30)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(30)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {sortie:rsci.data_out_d(31)} -pin  "conv:core:inst" {sortie:rsci.data_out_d(31)} -attr vt dc -attr @path {/conv/sortie:rsci.data_out_d}
load net {kernel:rsci.re_d.iff} -pin  "conv:core:inst" {kernel:rsci.re_d.pff} -attr xrf ad68db91-82a1-4cdb-95d9-8a12818377b1-349 -attr oid 347 -attr vt dc -attr @path {/conv/kernel:rsci.re_d.iff}
### END MODULE 

