 
****************************************
Report : qor
Design : rca_pipelined
Version: T-2022.03-SP5
Date   : Wed May 17 13:13:29 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:        103.01
  Critical Path Slack:         -72.22
  Critical Path Clk Period:     50.00
  Total Negative Slack:       -566.05
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 55
  Buf/Inv Cell Count:              22
  Buf Cell Count:                   4
  Inv Cell Count:                  18
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        34
  Sequential Cell Count:           21
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       38.724480
  Noncombinational Area:   127.370879
  Buf/Inv Area:             17.029440
  Total Buffer Area:             4.43
  Total Inverter Area:          12.60
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               166.095359
  Design Area:             166.095359


  Design Rules
  -----------------------------------
  Total Number of Nets:            65
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.22
  Logic Optimization:                  0.12
  Mapping Optimization:                1.41
  -----------------------------------------
  Overall Compile Time:                8.14
  Overall Compile Wall Clock Time:     8.45

  --------------------------------------------------------------------

  Design  WNS: 72.22  TNS: 566.05  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
