// Seed: 683073105
module module_0 (
    id_1
);
  inout wand id_1;
  assign id_1 = -1 - id_1;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_12 = 32'd20,
    parameter id_14 = 32'd63,
    parameter id_5  = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12[id_5 : id_12],
    id_13,
    _id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire _id_14;
  input wire id_13;
  output logic [7:0] _id_12;
  output reg id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  inout logic [7:0] id_4;
  module_0 modCall_1 (id_15);
  assign modCall_1.id_1 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always id_11 <= id_4[id_14];
  wire id_17;
endmodule
