<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_bcd10: FDCPE port map (bcd1(0),din,clk,'0','0','1');
</td></tr><tr><td>
FDCPE_bcd11: FDCPE port map (bcd1(1),bcd1_D(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd1_D(1) <= ((NOT bcd1(0) AND bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(0) AND NOT bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND bcd1(1) AND bcd1(2)));
</td></tr><tr><td>
FDCPE_bcd12: FDCPE port map (bcd1(2),bcd1_D(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd1_D(2) <= ((bcd1(0) AND bcd1(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND NOT bcd1(1) AND bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2)));
</td></tr><tr><td>
FDCPE_bcd13: FDCPE port map (bcd1(3),bcd1_D(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd1_D(3) <= ((bcd1(0) AND bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2)));
</td></tr><tr><td>
FDCPE_bcd20: FDCPE port map (bcd2(0),bcd2_D(0),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd2_D(0) <= NOT (((NOT bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3))));
</td></tr><tr><td>
FDCPE_bcd21: FDCPE port map (bcd2(1),bcd2_D(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd2_D(1) <= ((NOT bcd2(0) AND bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(0) AND NOT bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND bcd2(1) AND bcd2(2)));
</td></tr><tr><td>
FDCPE_bcd22: FDCPE port map (bcd2(2),bcd2_D(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd2_D(2) <= ((bcd2(0) AND bcd2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND NOT bcd2(1) AND bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2)));
</td></tr><tr><td>
FDCPE_bcd23: FDCPE port map (bcd2(3),bcd2_D(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd2_D(3) <= ((bcd2(0) AND bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2)));
</td></tr><tr><td>
FDCPE_bcd30: FDCPE port map (bcd3(0),bcd3_D(0),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd3_D(0) <= NOT (((NOT bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3))));
</td></tr><tr><td>
FDCPE_bcd31: FDCPE port map (bcd3(1),bcd3_D(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd3_D(1) <= ((NOT bcd3(0) AND bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(0) AND NOT bcd3(3) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND bcd3(1) AND bcd3(2)));
</td></tr><tr><td>
FDCPE_bcd32: FDCPE port map (bcd3(2),bcd3_D(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd3_D(2) <= ((bcd3(0) AND bcd3(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND NOT bcd3(1) AND bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2)));
</td></tr><tr><td>
FDCPE_bcd33: FDCPE port map (bcd3(3),bcd3_D(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bcd3_D(3) <= ((bcd3(0) AND bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2)));
</td></tr><tr><td>
</td></tr><tr><td>
d1(0) <= NOT ((bcd1(0) AND NOT bcd1(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd1(0) AND bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(1) <= NOT ((NOT bcd1(0) AND bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd1(0) AND bcd1(1) AND bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(2) <= NOT (((NOT bcd1(0) AND bcd1(3) AND bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(1) AND bcd1(3) AND bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(3) <= NOT (((bcd1(0) AND bcd1(1) AND bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND bcd1(1) AND bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(4) <= NOT (((bcd1(0) AND NOT bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(0) AND NOT bcd1(1) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(1) AND NOT bcd1(3) AND bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(5) <= NOT ((bcd1(0) AND NOT bcd1(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd1(0) AND NOT bcd1(1) AND bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d1(6) <= NOT (((NOT bcd1(1) AND NOT bcd1(3) AND NOT bcd1(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd1(0) AND bcd1(1) AND NOT bcd1(3) AND bcd1(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(0) <= NOT ((bcd2(0) AND NOT bcd2(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd2(0) AND bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(1) <= NOT ((NOT bcd2(0) AND bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd2(0) AND bcd2(1) AND bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(2) <= NOT (((NOT bcd2(0) AND bcd2(3) AND bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(1) AND bcd2(3) AND bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(3) <= NOT (((bcd2(0) AND bcd2(1) AND bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND bcd2(1) AND bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(4) <= NOT (((bcd2(0) AND NOT bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(0) AND NOT bcd2(1) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(1) AND NOT bcd2(3) AND bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(5) <= NOT ((bcd2(0) AND NOT bcd2(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd2(0) AND NOT bcd2(1) AND bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d2(6) <= NOT (((NOT bcd2(1) AND NOT bcd2(3) AND NOT bcd2(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd2(0) AND bcd2(1) AND NOT bcd2(3) AND bcd2(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(0) <= NOT ((bcd3(0) AND NOT bcd3(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd3(0) AND bcd3(3) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(1) <= NOT ((NOT bcd3(0) AND bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd3(0) AND bcd3(1) AND bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(2) <= NOT (((NOT bcd3(0) AND bcd3(3) AND bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(1) AND bcd3(3) AND bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(3) <= NOT (((bcd3(0) AND bcd3(1) AND bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND bcd3(1) AND bcd3(3) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(4) <= NOT (((bcd3(0) AND NOT bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(0) AND NOT bcd3(1) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(1) AND NOT bcd3(3) AND bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(5) <= NOT ((bcd3(0) AND NOT bcd3(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	XOR ((bcd3(0) AND NOT bcd3(1) AND bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
d3(6) <= NOT (((NOT bcd3(1) AND NOT bcd3(3) AND NOT bcd3(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (bcd3(0) AND bcd3(1) AND NOT bcd3(3) AND bcd3(2))));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
