{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637381488494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637381488503 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 20 12:11:28 2021 " "Processing started: Sat Nov 20 12:11:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637381488503 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381488503 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BPNetwork -c BPNetwork " "Command: quartus_map --read_settings_files=on --write_settings_files=off BPNetwork -c BPNetwork" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381488503 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637381489461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637381489461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_LATENCY mult_latency lay1_mod.v(21) " "Verilog HDL Declaration information at lay1_mod.v(21): object \"MULT_LATENCY\" differs only in case from object \"mult_latency\" in the same scope" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637381498677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD_LATENCY add_latency lay1_mod.v(22) " "Verilog HDL Declaration information at lay1_mod.v(22): object \"ADD_LATENCY\" differs only in case from object \"add_latency\" in the same scope" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637381498678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lay1_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lay1_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 lay1_mod " "Found entity 1: lay1_mod" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MULT_LATENCY mult_latency lay2_mod.v(20) " "Verilog HDL Declaration information at lay2_mod.v(20): object \"MULT_LATENCY\" differs only in case from object \"mult_latency\" in the same scope" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637381498685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADD_LATENCY add_latency lay2_mod.v(21) " "Verilog HDL Declaration information at lay2_mod.v(21): object \"ADD_LATENCY\" differs only in case from object \"add_latency\" in the same scope" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637381498686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lay2_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lay2_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 lay2_mod " "Found entity 1: lay2_mod" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bpnetwork.v 1 1 " "Found 1 design units, including 1 entities, in source file src/bpnetwork.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpnetwork " "Found entity 1: bpnetwork" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/bpparams.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/bpparams.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpparams " "Found entity 1: bpparams" {  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/sigmoid_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/sigmoid_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid_lut " "Found entity 1: sigmoid_lut" {  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498704 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/IntelFPGA/BPNetwork/ip_core/ADD.v D:/IntelFPGA/BPNetwork/db/ADD.v " "Clear box output file D:/IntelFPGA/BPNetwork/ip_core/ADD.v is not compatible with the current compile. Used regenerated output file D:/IntelFPGA/BPNetwork/db/ADD.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1637381498805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add.v 22 22 " "Found 22 design units, including 22 entities, in source file db/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_altbarrel_shift_ltd " "Found entity 1: ADD_altbarrel_shift_ltd" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADD_altbarrel_shift_aeb " "Found entity 2: ADD_altbarrel_shift_aeb" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADD_altpriority_encoder_3e8 " "Found entity 3: ADD_altpriority_encoder_3e8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADD_altpriority_encoder_6e8 " "Found entity 4: ADD_altpriority_encoder_6e8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADD_altpriority_encoder_be8 " "Found entity 5: ADD_altpriority_encoder_be8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADD_altpriority_encoder_3v7 " "Found entity 6: ADD_altpriority_encoder_3v7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADD_altpriority_encoder_6v7 " "Found entity 7: ADD_altpriority_encoder_6v7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADD_altpriority_encoder_bv7 " "Found entity 8: ADD_altpriority_encoder_bv7" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADD_altpriority_encoder_r08 " "Found entity 9: ADD_altpriority_encoder_r08" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADD_altpriority_encoder_rf8 " "Found entity 10: ADD_altpriority_encoder_rf8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADD_altpriority_encoder_qb6 " "Found entity 11: ADD_altpriority_encoder_qb6" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADD_altpriority_encoder_nh8 " "Found entity 12: ADD_altpriority_encoder_nh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADD_altpriority_encoder_qh8 " "Found entity 13: ADD_altpriority_encoder_qh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADD_altpriority_encoder_vh8 " "Found entity 14: ADD_altpriority_encoder_vh8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADD_altpriority_encoder_fj8 " "Found entity 15: ADD_altpriority_encoder_fj8" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADD_altpriority_encoder_n28 " "Found entity 16: ADD_altpriority_encoder_n28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADD_altpriority_encoder_q28 " "Found entity 17: ADD_altpriority_encoder_q28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADD_altpriority_encoder_v28 " "Found entity 18: ADD_altpriority_encoder_v28" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADD_altpriority_encoder_f48 " "Found entity 19: ADD_altpriority_encoder_f48" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADD_altpriority_encoder_e48 " "Found entity 20: ADD_altpriority_encoder_e48" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADD_altfp_add_sub_55j " "Found entity 21: ADD_altfp_add_sub_55j" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADD " "Found entity 22: ADD" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498828 ""}
{ "Warning" "WSGN_OUTDATED_CLEARBOX" "D:/IntelFPGA/BPNetwork/ip_core/MULT.v D:/IntelFPGA/BPNetwork/db/MULT.v " "Clear box output file D:/IntelFPGA/BPNetwork/ip_core/MULT.v is not compatible with the current compile. Used regenerated output file D:/IntelFPGA/BPNetwork/db/MULT.v for elaboration" {  } {  } 0 12136 "Clear box output file %1!s! is not compatible with the current compile. Used regenerated output file %2!s! for elaboration" 0 0 "Analysis & Synthesis" 0 -1 1637381498902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file db/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT_altfp_mult_trn " "Found entity 1: MULT_altfp_mult_trn" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498908 ""} { "Info" "ISGN_ENTITY_NAME" "2 MULT " "Found entity 2: MULT" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_display " "Found entity 1: seg_display" {  } { { "src/seg_display.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381498925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381498925 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637381499270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:seg_display_u " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:seg_display_u\"" {  } { { "src/top.v" "seg_display_u" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499273 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_display.v(25) " "Verilog HDL Case Statement information at seg_display.v(25): all case item expressions in this case statement are onehot" {  } { { "src/seg_display.v" "" { Text "D:/IntelFPGA/BPNetwork/src/seg_display.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637381499274 "|top|seg_display:seg_display_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpnetwork bpnetwork:bpnetwork_u " "Elaborating entity \"bpnetwork\" for hierarchy \"bpnetwork:bpnetwork_u\"" {  } { { "src/top.v" "bpnetwork_u" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499276 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[0\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[0\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[1\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[1\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[2\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[2\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[3\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[3\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[4\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[4\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[5\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[5\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[6\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[6\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[7\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[7\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lay1_x\[8\] bpnetwork.v(51) " "Inferred latch for \"lay1_x\[8\]\" at bpnetwork.v(51)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] bpnetwork.v(44) " "Inferred latch for \"result\[0\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] bpnetwork.v(44) " "Inferred latch for \"result\[1\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] bpnetwork.v(44) " "Inferred latch for \"result\[2\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] bpnetwork.v(44) " "Inferred latch for \"result\[3\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] bpnetwork.v(44) " "Inferred latch for \"result\[4\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] bpnetwork.v(44) " "Inferred latch for \"result\[5\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] bpnetwork.v(44) " "Inferred latch for \"result\[6\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] bpnetwork.v(44) " "Inferred latch for \"result\[7\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] bpnetwork.v(44) " "Inferred latch for \"result\[8\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] bpnetwork.v(44) " "Inferred latch for \"result\[9\]\" at bpnetwork.v(44)" {  } { { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499278 "|top|bpnetwork:bpnetwork_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lay1_mod bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u " "Elaborating entity \"lay1_mod\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\"" {  } { { "src/bpnetwork.v" "lay1_mod_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499279 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lay1_mod.v(72) " "Verilog HDL assignment warning at lay1_mod.v(72): truncated value with size 32 to match size of target (7)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499284 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(152) " "Verilog HDL assignment warning at lay1_mod.v(152): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499284 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(167) " "Verilog HDL assignment warning at lay1_mod.v(167): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499284 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lay1_mod.v(182) " "Verilog HDL assignment warning at lay1_mod.v(182): truncated value with size 32 to match size of target (3)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lay1_mod.v(188) " "Verilog HDL assignment warning at lay1_mod.v(188): truncated value with size 32 to match size of target (3)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(192) " "Verilog HDL assignment warning at lay1_mod.v(192): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay1_mod.v(196) " "Verilog HDL assignment warning at lay1_mod.v(196): truncated value with size 32 to match size of target (4)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lay1_mod.v(209) " "Verilog HDL assignment warning at lay1_mod.v(209): truncated value with size 32 to match size of target (6)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay1_mod.v(212) " "Verilog HDL assignment warning at lay1_mod.v(212): truncated value with size 32 to match size of target (2)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay1_mod.v(317) " "Verilog HDL assignment warning at lay1_mod.v(317): truncated value with size 32 to match size of target (2)" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lay1_mod.v(242) " "Verilog HDL Case Statement information at lay1_mod.v(242): all case item expressions in this case statement are onehot" {  } { { "src/lay1_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 242 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1637381499285 "|top|bpnetwork:bpnetwork_u|lay1_mod:lay1_mod_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1 " "Elaborating entity \"ADD\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\"" {  } { { "src/lay1_mod.v" "add_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altfp_add_sub_55j bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component " "Elaborating entity \"ADD_altfp_add_sub_55j\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\"" {  } { { "db/ADD.v" "ADD_altfp_add_sub_55j_component" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altbarrel_shift_ltd bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"ADD_altbarrel_shift_ltd\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "db/ADD.v" "lbarrel_shift" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altbarrel_shift_aeb bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"ADD_altbarrel_shift_aeb\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "db/ADD.v" "rbarrel_shift" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_qb6 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADD_altpriority_encoder_qb6\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "db/ADD.v" "leading_zeroes_cnt" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_r08 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADD_altpriority_encoder_r08\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "db/ADD.v" "altpriority_encoder7" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_be8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADD_altpriority_encoder_be8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "db/ADD.v" "altpriority_encoder10" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_6e8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADD_altpriority_encoder_6e8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "db/ADD.v" "altpriority_encoder11" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_3e8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\|ADD_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADD_altpriority_encoder_3e8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_be8:altpriority_encoder10\|ADD_altpriority_encoder_6e8:altpriority_encoder11\|ADD_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "db/ADD.v" "altpriority_encoder13" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_bv7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADD_altpriority_encoder_bv7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "db/ADD.v" "altpriority_encoder9" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_6v7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADD_altpriority_encoder_6v7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "db/ADD.v" "altpriority_encoder15" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_3v7 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\|ADD_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADD_altpriority_encoder_3v7\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_r08:altpriority_encoder7\|ADD_altpriority_encoder_bv7:altpriority_encoder9\|ADD_altpriority_encoder_6v7:altpriority_encoder15\|ADD_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "db/ADD.v" "altpriority_encoder17" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_rf8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADD_altpriority_encoder_rf8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_qb6:leading_zeroes_cnt\|ADD_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "db/ADD.v" "altpriority_encoder8" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_e48 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADD_altpriority_encoder_e48\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "db/ADD.v" "trailing_zeros_cnt" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_fj8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADD_altpriority_encoder_fj8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "db/ADD.v" "altpriority_encoder21" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_vh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADD_altpriority_encoder_vh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "db/ADD.v" "altpriority_encoder23" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_qh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADD_altpriority_encoder_qh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "db/ADD.v" "altpriority_encoder25" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_nh8 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\|ADD_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADD_altpriority_encoder_nh8\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_fj8:altpriority_encoder21\|ADD_altpriority_encoder_vh8:altpriority_encoder23\|ADD_altpriority_encoder_qh8:altpriority_encoder25\|ADD_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "db/ADD.v" "altpriority_encoder27" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_f48 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADD_altpriority_encoder_f48\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "db/ADD.v" "altpriority_encoder22" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_v28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADD_altpriority_encoder_v28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "db/ADD.v" "altpriority_encoder30" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_q28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADD_altpriority_encoder_q28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "db/ADD.v" "altpriority_encoder32" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_altpriority_encoder_n28 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\|ADD_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADD_altpriority_encoder_n28\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|ADD_altpriority_encoder_e48:trailing_zeros_cnt\|ADD_altpriority_encoder_f48:altpriority_encoder22\|ADD_altpriority_encoder_v28:altpriority_encoder30\|ADD_altpriority_encoder_q28:altpriority_encoder32\|ADD_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "db/ADD.v" "altpriority_encoder34" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "db/ADD.v" "add_sub1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499862 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381499862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_soe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381499922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381499922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "db/ADD.v" "add_sub3" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381499960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381499960 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381499960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "db/ADD.v" "add_sub4" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500037 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "db/ADD.v" "add_sub5" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500113 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_pdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ADD.v" "man_2comp_res_lower" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500204 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1939 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6i " "Found entity 1: add_sub_p6i" {  } { { "db/add_sub_p6i.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_p6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6i bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated " "Elaborating entity \"add_sub_p6i\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ADD.v" "man_2comp_res_upper0" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500282 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1956 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_unh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ADD.v" "man_2comp_res_upper1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500359 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 1973 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ADD.v" "man_res_rounding_add_sub_lower" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500433 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2049 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ADD.v" "man_res_rounding_add_sub_upper1" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500514 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ADD.v" "trailing_zeros_limit_comparator" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500644 ""}  } { { "db/ADD.v" "" { Text "D:/IntelFPGA/BPNetwork/db/ADD.v" 2100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|ADD:add_1\|ADD_altfp_add_sub_55j:ADD_altfp_add_sub_55j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1 " "Elaborating entity \"MULT\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\"" {  } { { "src/lay1_mod.v" "mult_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT_altfp_mult_trn bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component " "Elaborating entity \"MULT_altfp_mult_trn\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\"" {  } { { "db/MULT.v" "MULT_altfp_mult_trn_component" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/MULT.v" "exp_add_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500745 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_a9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/MULT.v" "exp_adj_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500824 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/MULT.v" "exp_bias_subtr" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500904 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381500962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381500962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/MULT.v" "man_round_adder" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381500982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381500982 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381500982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381501041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381501041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/MULT.v" "man_product2_mult" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501126 ""}  } { { "db/MULT.v" "" { Text "D:/IntelFPGA/BPNetwork/db/MULT.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381501126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "D:/IntelFPGA/BPNetwork/db/mult_ncs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381501191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381501191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|MULT:mult_1\|MULT_altfp_mult_trn:MULT_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid_lut bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1 " "Elaborating entity \"sigmoid_lut\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\"" {  } { { "src/lay1_mod.v" "lut_1" { Text "D:/IntelFPGA/BPNetwork/src/lay1_mod.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/sigmoid_lut.v" "altsyncram_component" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\"" {  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/IntelFPGA/BPNetwork/simulation/modelsim/sigmoid_lut.hex " "Parameter \"init_file\" = \"D:/IntelFPGA/BPNetwork/simulation/modelsim/sigmoid_lut.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381501325 ""}  } { { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381501325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_17k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_17k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_17k1 " "Found entity 1: altsyncram_17k1" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381501404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381501404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_17k1 bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated " "Elaborating entity \"altsyncram_17k1\" for hierarchy \"bpnetwork:bpnetwork_u\|lay1_mod:lay1_mod_u\|sigmoid_lut:lut_1\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lay2_mod bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u " "Elaborating entity \"lay2_mod\" for hierarchy \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\"" {  } { { "src/bpnetwork.v" "lay2_mod_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381501481 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lay2_mod.v(56) " "Verilog HDL assignment warning at lay2_mod.v(56): truncated value with size 32 to match size of target (7)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(131) " "Verilog HDL assignment warning at lay2_mod.v(131): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(139) " "Verilog HDL assignment warning at lay2_mod.v(139): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(144) " "Verilog HDL assignment warning at lay2_mod.v(144): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(156) " "Verilog HDL assignment warning at lay2_mod.v(156): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 lay2_mod.v(159) " "Verilog HDL assignment warning at lay2_mod.v(159): truncated value with size 32 to match size of target (4)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lay2_mod.v(218) " "Verilog HDL assignment warning at lay2_mod.v(218): truncated value with size 32 to match size of target (2)" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637381501485 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpparams bpnetwork:bpnetwork_u\|bpparams:bpparams_u " "Elaborating entity \"bpparams\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\"" {  } { { "src/bpnetwork.v" "bpparams_u" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381502286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\"" {  } { { "ip_core/bpparams.v" "altsyncram_component" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381502299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\"" {  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381502300 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component " "Instantiated megafunction \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file D:/IntelFPGA/BPNetwork/simulation/modelsim/bpparams.hex " "Parameter \"init_file\" = \"D:/IntelFPGA/BPNetwork/simulation/modelsim/bpparams.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637381502300 ""}  } { { "ip_core/bpparams.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/bpparams.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637381502300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4cc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4cc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4cc2 " "Found entity 1: altsyncram_4cc2" {  } { { "db/altsyncram_4cc2.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_4cc2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637381502378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381502378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4cc2 bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated " "Elaborating entity \"altsyncram_4cc2\" for hierarchy \"bpnetwork:bpnetwork_u\|bpparams:bpparams_u\|altsyncram:altsyncram_component\|altsyncram_4cc2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381502380 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[0\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[1\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[2\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[3\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[4\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[5\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[6\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[7\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[8\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[9\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[10\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[11\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[12\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[13\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[14\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[15\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[16\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[17\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[18\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[19\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[20\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[31\] " "Synthesized away node \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|sigmoid_lut:lut_2\|altsyncram:altsyncram_component\|altsyncram_17k1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_17k1.tdf" "" { Text "D:/IntelFPGA/BPNetwork/db/altsyncram_17k1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_core/sigmoid_lut.v" "" { Text "D:/IntelFPGA/BPNetwork/ip_core/sigmoid_lut.v" 81 0 0 } } { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 248 0 0 } } { "src/bpnetwork.v" "" { Text "D:/IntelFPGA/BPNetwork/src/bpnetwork.v" 86 0 0 } } { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 32 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637381502894 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|sigmoid_lut:lut_2|altsyncram:altsyncram_component|altsyncram_17k1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637381502894 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637381502894 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637381503694 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~1 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[30\]~1\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~5 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[29\]~5\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~9 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[28\]~9\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~13 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[27\]~13\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~17 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[26\]~17\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~21 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[25\]~21\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~25 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[24\]~25\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~29 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[23\]~29\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~33 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[10\]~33\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~37 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[9\]~37\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~41 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[8\]~41\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~45 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[7\]~45\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~49 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[6\]~49\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~53 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[5\]~53\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~57 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[4\]~57\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~61 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[3\]~61\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~65 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[2\]~65\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~69 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[1\]~69\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~73 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[0\]~73\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~77 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[22\]~77\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~81 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[21\]~81\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~85 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[20\]~85\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~89 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[19\]~89\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~93 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[18\]~93\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~97 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[17\]~97\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~101 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[16\]~101\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~105 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[15\]~105\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~109 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[14\]~109\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~113 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[13\]~113\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~117 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[12\]~117\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~121 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[11\]~121\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\] bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~_emulated bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~125 " "Register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]\" is converted into an equivalent circuit using register \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~_emulated\" and latch \"bpnetwork:bpnetwork_u\|lay2_mod:lay2_mod_u\|mult_dataa\[31\]~125\"" {  } { { "src/lay2_mod.v" "" { Text "D:/IntelFPGA/BPNetwork/src/lay2_mod.v" 108 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1637381504885 "|top|bpnetwork:bpnetwork_u|lay2_mod:lay2_mod_u|mult_dataa[31]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1637381504885 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[1\] GND " "Pin \"seg\[1\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637381505711 "|top|seg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[4\] GND " "Pin \"seg\[4\]\" is stuck at GND" {  } { { "src/top.v" "" { Text "D:/IntelFPGA/BPNetwork/src/top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637381505711 "|top|seg[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637381505711 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637381507221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/IntelFPGA/BPNetwork/output_files/BPNetwork.map.smsg " "Generated suppressed messages file D:/IntelFPGA/BPNetwork/output_files/BPNetwork.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381508090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637381508438 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637381508438 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2928 " "Implemented 2928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637381508730 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637381508730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2833 " "Implemented 2833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637381508730 ""} { "Info" "ICUT_CUT_TM_RAMS" "74 " "Implemented 74 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637381508730 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1637381508730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637381508730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4909 " "Peak virtual memory: 4909 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637381508765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 20 12:11:48 2021 " "Processing ended: Sat Nov 20 12:11:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637381508765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637381508765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637381508765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637381508765 ""}
