// Seed: 1961273390
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = (id_1);
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri  id_4,
    input  tri  id_5
);
  wire id_7;
  wire id_8;
  ;
  module_0 modCall_1 (
      id_8,
      id_7
  );
endmodule
module module_2 #(
    parameter id_11 = 32'd91,
    parameter id_14 = 32'd89,
    parameter id_18 = 32'd27,
    parameter id_22 = 32'd66,
    parameter id_3  = 32'd78
) (
    id_1[id_3 :-1],
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    _id_18[-1'd0 : 'b0],
    id_19,
    id_20,
    id_21,
    _id_22[id_18 : 1]
);
  input logic [7:0] _id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input logic [7:0] _id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire _id_14;
  inout wire id_13;
  inout wire id_12;
  input wire _id_11;
  output wire id_10;
  output wire id_9;
  module_0 modCall_1 (
      id_2,
      id_13
  );
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  wire [id_22  -  id_14 : id_11] id_23;
endmodule
