Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Etudiant\Documents\amlg\suite_tp_nios\config_tp.qsys --block-symbol-file --output-directory=C:\Users\Etudiant\Documents\amlg\suite_tp_nios\config_tp --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading suite_tp_nios/config_tp.qsys
Progress: Reading input file
Progress: Adding avalon_notre_composant_perso_tp [avalon_notre_composant_perso 1.0]
Progress: Parameterizing module avalon_notre_composant_perso_tp
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_tp [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_tp
Progress: Adding nios_cpu_tp [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios_cpu_tp
Progress: Adding onchip_RAM_tp [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_RAM_tp
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: config_tp.jtag_uart_tp: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Etudiant\Documents\amlg\suite_tp_nios\config_tp.qsys --synthesis=VHDL --output-directory=C:\Users\Etudiant\Documents\amlg\suite_tp_nios\config_tp\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading suite_tp_nios/config_tp.qsys
Progress: Reading input file
Progress: Adding avalon_notre_composant_perso_tp [avalon_notre_composant_perso 1.0]
Progress: Parameterizing module avalon_notre_composant_perso_tp
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_tp [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_tp
Progress: Adding nios_cpu_tp [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios_cpu_tp
Progress: Adding onchip_RAM_tp [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_RAM_tp
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: config_tp.jtag_uart_tp: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: config_tp: Generating config_tp "config_tp" for QUARTUS_SYNTH
Info: avalon_notre_composant_perso_tp: "config_tp" instantiated avalon_notre_composant_perso "avalon_notre_composant_perso_tp"
Info: jtag_uart_tp: Starting RTL generation for module 'config_tp_jtag_uart_tp'
Info: jtag_uart_tp:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=config_tp_jtag_uart_tp --dir=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0009_jtag_uart_tp_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0009_jtag_uart_tp_gen//config_tp_jtag_uart_tp_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_tp: Done RTL generation for module 'config_tp_jtag_uart_tp'
Info: jtag_uart_tp: "config_tp" instantiated altera_avalon_jtag_uart "jtag_uart_tp"
Info: nios_cpu_tp: "config_tp" instantiated altera_nios2_gen2 "nios_cpu_tp"
Info: onchip_RAM_tp: Starting RTL generation for module 'config_tp_onchip_RAM_tp'
Info: onchip_RAM_tp:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=config_tp_onchip_RAM_tp --dir=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0010_onchip_RAM_tp_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0010_onchip_RAM_tp_gen//config_tp_onchip_RAM_tp_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_RAM_tp: Done RTL generation for module 'config_tp_onchip_RAM_tp'
Info: onchip_RAM_tp: "config_tp" instantiated altera_avalon_onchip_memory2 "onchip_RAM_tp"
Info: pio_led: Starting RTL generation for module 'config_tp_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=config_tp_pio_led --dir=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0011_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0011_pio_led_gen//config_tp_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'config_tp_pio_led'
Info: pio_led: "config_tp" instantiated altera_avalon_pio "pio_led"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "config_tp" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "config_tp" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "config_tp" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'config_tp_nios_cpu_tp_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=config_tp_nios_cpu_tp_cpu --dir=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0014_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Etudiant/AppData/Local/Temp/alt8879_3956515257420392923.dir/0014_cpu_gen//config_tp_nios_cpu_tp_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.09.09 10:12:40 (*) Starting Nios II generation
Info: cpu: # 2021.09.09 10:12:40 (*)   Checking for plaintext license.
Info: cpu: # 2021.09.09 10:12:40 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2021.09.09 10:12:40 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2021.09.09 10:12:40 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2021.09.09 10:12:40 (*)   Plaintext license not found.
Info: cpu: # 2021.09.09 10:12:40 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2021.09.09 10:12:40 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.09.09 10:12:40 (*)   Creating all objects for CPU
Info: cpu: # 2021.09.09 10:12:41 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.09.09 10:12:41 (*)   Creating plain-text RTL
Info: cpu: # 2021.09.09 10:12:41 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'config_tp_nios_cpu_tp_cpu'
Info: cpu: "nios_cpu_tp" instantiated altera_nios2_gen2_unit "cpu"
Info: nios_cpu_tp_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios_cpu_tp_data_master_translator"
Info: jtag_uart_tp_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_tp_avalon_jtag_slave_translator"
Info: nios_cpu_tp_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios_cpu_tp_data_master_agent"
Info: jtag_uart_tp_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_tp_avalon_jtag_slave_agent"
Info: jtag_uart_tp_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_tp_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Etudiant/Documents/amlg/suite_tp_nios/config_tp/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: config_tp: Done "config_tp" with 29 modules, 42 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
