{"vcs1":{"timestamp_begin":1682469128.792262537, "rt":0.29, "ut":0.10, "st":0.05}}
{"vcselab":{"timestamp_begin":1682469129.102846646, "rt":0.24, "ut":0.11, "st":0.04}}
{"link":{"timestamp_begin":1682469129.361789904, "rt":0.14, "ut":0.04, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682469128.631074695}
{"VCS_COMP_START_TIME": 1682469128.631074695}
{"VCS_COMP_END_TIME": 1682469129.527859163}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc RISC240.sv controlpath.sv datapath.sv library.sv memory.sv constants.sv regfile.sv alu.sv"}
{"vcs1": {"peak_mem": 338832}}
{"stitch_vcselab": {"peak_mem": 238976}}
