{"sha": "0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGZjODdmMmZjMmMyNmYyZjM2ZTVlYTIxMDhiODgyNzYzN2VmMDY0Yw==", "commit": {"author": {"name": "Alexander Fomin", "email": "alexander.fomin@intel.com", "date": "2015-10-09T15:57:06Z"}, "committer": {"name": "Alexander Fomin", "email": "afomin@gcc.gnu.org", "date": "2015-10-09T15:57:06Z"}, "message": "AVX512: Fix embedded rounding/SAE specifier position.\n\ngcc/\n\n\tPR target/67895\n\t* config/i386/sse.md (define_insn \"sse_cvtsi2ss<round_name>\"):\n\tAdjust embedded rounding/SAE specifier position.\n\t(define_insn \"sse_cvtsi2ssq<round_name>\"): Likewise.\n\t(define_insn \"cvtusi2<ssescalarmodesuffix>32<round_name>\"): Likewise.\n\t(define_insn \"cvtusi2<ssescalarmodesuffix>64<round_name>\"): Likewise.\n\t(define_insn \"sse2_cvtsi2sdq<round_name>\"): Likewise.\n\t(define_insn \"avx512dq_rangep<mode><mask_name><round_saeonly_name>\"):\n\tLikewise.\n\t(define_insn \"avx512dq_ranges<mode><round_saeonly_name>\"): Likewise.\n\ngcc/testsuite\n\n\tPR target/67895\n\t* gcc.target/i386/avx512dq-vrangepd-1.c: Adjust assembly regexp.\n\t* gcc.target/i386/avx512dq-vrangeps-1.c: Likewise.\n\t* gcc.target/i386/avx512dq-vrangesd-1.c: Likewise.\n\t* gcc.target/i386/avx512dq-vrangess-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtsi2sd64-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtsi2ss-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtsi2ss64-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtusi2sd64-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtusi2ss-1.c: Likewise.\n\t* gcc.target/i386/avx512f-vcvtusi2ss64-1.c: Likewise.\n\nFrom-SVN: r228660", "tree": {"sha": "75dc8c14d8856485fa22ecaad77540352a431740", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/75dc8c14d8856485fa22ecaad77540352a431740"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/comments", "author": null, "committer": null, "parents": [{"sha": "9e531d3749daaedb2bf86f277d86977cd5ba3101", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9e531d3749daaedb2bf86f277d86977cd5ba3101", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9e531d3749daaedb2bf86f277d86977cd5ba3101"}], "stats": {"total": 69, "additions": 48, "deletions": 21}, "files": [{"sha": "cca2a8b524179c0edb47a0b51b5a1f99956bf5c0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 13, "deletions": 0, "changes": 13, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,3 +1,16 @@\n+2015-10-09  Alexander Fomin  <alexander.fomin@intel.com>\n+\n+\tPR target/67895\n+\t* config/i386/sse.md (define_insn \"sse_cvtsi2ss<round_name>\"):\n+\tAdjust embedded rounding/SAE specifier position.\n+\t(define_insn \"sse_cvtsi2ssq<round_name>\"): Likewise.\n+\t(define_insn \"cvtusi2<ssescalarmodesuffix>32<round_name>\"): Likewise.\n+\t(define_insn \"cvtusi2<ssescalarmodesuffix>64<round_name>\"): Likewise.\n+\t(define_insn \"sse2_cvtsi2sdq<round_name>\"): Likewise.\n+\t(define_insn \"avx512dq_rangep<mode><mask_name><round_saeonly_name>\"):\n+\tLikewise.\n+\t(define_insn \"avx512dq_ranges<mode><round_saeonly_name>\"): Likewise.\n+\n 2015-10-09  Martin Jambor  <mjambor@suse.cz>\n \n \ttree-optimization/67794"}, {"sha": "43dcc6a17e24c5c2e97bb6ffe095a2224a1f0da9", "filename": "gcc/config/i386/sse.md", "status": "modified", "additions": 7, "deletions": 7, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Fconfig%2Fi386%2Fsse.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Fconfig%2Fi386%2Fsse.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fsse.md?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -4014,7 +4014,7 @@\n   \"@\n    cvtsi2ss\\t{%2, %0|%0, %2}\n    cvtsi2ss\\t{%2, %0|%0, %2}\n-   vcvtsi2ss\\t{<round_op3>%2, %1, %0|%0, %1, %2<round_op3>}\"\n+   vcvtsi2ss\\t{%2, <round_op3>%1, %0|%0, %1<round_op3>, %2}\"\n   [(set_attr \"isa\" \"noavx,noavx,avx\")\n    (set_attr \"type\" \"sseicvt\")\n    (set_attr \"athlon_decode\" \"vector,double,*\")\n@@ -4036,7 +4036,7 @@\n   \"@\n    cvtsi2ssq\\t{%2, %0|%0, %2}\n    cvtsi2ssq\\t{%2, %0|%0, %2}\n-   vcvtsi2ssq\\t{<round_op3>%2, %1, %0|%0, %1, %2<round_op3>}\"\n+   vcvtsi2ssq\\t{%2, <round_op3>%1, %0|%0, %1<round_op3>, %2}\"\n   [(set_attr \"isa\" \"noavx,noavx,avx\")\n    (set_attr \"type\" \"sseicvt\")\n    (set_attr \"athlon_decode\" \"vector,double,*\")\n@@ -4149,7 +4149,7 @@\n \t  (match_operand:VF_128 1 \"register_operand\" \"v\")\n \t  (const_int 1)))]\n   \"TARGET_AVX512F && <round_modev4sf_condition>\"\n-  \"vcvtusi2<ssescalarmodesuffix>\\t{<round_op3>%2, %1, %0|%0, %1, %2<round_op3>}\"\n+  \"vcvtusi2<ssescalarmodesuffix>\\t{%2, <round_op3>%1, %0|%0, %1<round_op3>, %2}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -4163,7 +4163,7 @@\n \t  (match_operand:VF_128 1 \"register_operand\" \"v\")\n \t  (const_int 1)))]\n   \"TARGET_AVX512F && TARGET_64BIT\"\n-  \"vcvtusi2<ssescalarmodesuffix>\\t{<round_op3>%2, %1, %0|%0, %1, %2<round_op3>}\"\n+  \"vcvtusi2<ssescalarmodesuffix>\\t{%2, <round_op3>%1, %0|%0, %1<round_op3>, %2}\"\n   [(set_attr \"type\" \"sseicvt\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<ssescalarmode>\")])\n@@ -4429,7 +4429,7 @@\n   \"@\n    cvtsi2sdq\\t{%2, %0|%0, %2}\n    cvtsi2sdq\\t{%2, %0|%0, %2}\n-   vcvtsi2sdq\\t{<round_op3>%2, %1, %0|%0, %1, %2<round_op3>}\"\n+   vcvtsi2sdq\\t{%2, <round_op3>%1, %0|%0, %1<round_op3>, %2}\"\n   [(set_attr \"isa\" \"noavx,noavx,avx\")\n    (set_attr \"type\" \"sseicvt\")\n    (set_attr \"athlon_decode\" \"double,direct,*\")\n@@ -18684,7 +18684,7 @@\n \t   (match_operand:SI 3 \"const_0_to_15_operand\")]\n \t  UNSPEC_RANGE))]\n   \"TARGET_AVX512DQ && <round_saeonly_mode512bit_condition>\"\n-  \"vrange<ssemodesuffix>\\t{<round_saeonly_mask_op4>%3, %2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %2, %3<round_saeonly_mask_op4>}\"\n+  \"vrange<ssemodesuffix>\\t{%3, <round_saeonly_mask_op4>%2, %1, %0<mask_operand4>|%0<mask_operand4>, %1, %2<round_saeonly_mask_op4>, %3}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])\n@@ -18700,7 +18700,7 @@\n \t  (match_dup 1)\n \t  (const_int 1)))]\n   \"TARGET_AVX512DQ\"\n-  \"vrange<ssescalarmodesuffix>\\t{<round_saeonly_op4>%3, %2, %1, %0|%0, %1, %2, %3<round_saeonly_op4>}\"\n+  \"vrange<ssescalarmodesuffix>\\t{%3, <round_saeonly_op4>%2, %1, %0|%0, %1, %2<round_saeonly_op4>, %3}\"\n   [(set_attr \"type\" \"sse\")\n    (set_attr \"prefix\" \"evex\")\n    (set_attr \"mode\" \"<MODE>\")])"}, {"sha": "f84b8ca38ad35c9f911d56da6ee79ee0ee0e0362", "filename": "gcc/testsuite/ChangeLog", "status": "modified", "additions": 14, "deletions": 0, "changes": 14, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2FChangeLog?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,3 +1,17 @@\n+2015-10-09  Alexander Fomin  <alexander.fomin@intel.com>\n+\n+\tPR target/67895\n+\t* gcc.target/i386/avx512dq-vrangepd-1.c: Adjust assembly regexp.\n+\t* gcc.target/i386/avx512dq-vrangeps-1.c: Likewise.\n+\t* gcc.target/i386/avx512dq-vrangesd-1.c: Likewise.\n+\t* gcc.target/i386/avx512dq-vrangess-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtsi2sd64-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtsi2ss-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtsi2ss64-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtusi2sd64-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtusi2ss-1.c: Likewise.\n+\t* gcc.target/i386/avx512f-vcvtusi2ss64-1.c: Likewise.\n+\n 2015-10-09  David Malcolm  <dmalcolm@redhat.com>\n \n \t* lib/multiline.exp: New file."}, {"sha": "7e5a9cb139366078fac7866b257245eed7cb3d8e", "filename": "gcc/testsuite/gcc.target/i386/avx512dq-vrangepd-1.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangepd-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangepd-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangepd-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,15 +1,15 @@\n /* { dg-do compile } */\n /* { dg-options \"-mavx512dq -mavx512vl -O2\" } */\n-/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangepd\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n "}, {"sha": "a376dc13e728bae8dc5f0e1e1ec6bc6db7277ba3", "filename": "gcc/testsuite/gcc.target/i386/avx512dq-vrangeps-1.c", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangeps-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangeps-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangeps-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -3,15 +3,15 @@\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n-/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n+/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\"  1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%ymm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n /* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangeps\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%zmm\\[0-9\\]+\\{%k\\[1-7\\]\\}\\{z\\}(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "4f7d6352da45330df8fecfb2d976ab78546d1486", "filename": "gcc/testsuite/gcc.target/i386/avx512dq-vrangesd-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangesd-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangesd-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangesd-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile } */\n /* { dg-options \"-mavx512dq -O2\" } */\n /* { dg-final { scan-assembler-times \"vrangesd\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vrangesd\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangesd\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "b0ed86d59ad4f2f415d3a4efb177073d60088523", "filename": "gcc/testsuite/gcc.target/i386/avx512dq-vrangess-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangess-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangess-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512dq-vrangess-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile } */\n /* { dg-options \"-mavx512dq -O2\" } */\n /* { dg-final { scan-assembler-times \"vrangess\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vrangess\\[ \\\\t\\]+\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vrangess\\[ \\\\t\\]+\\[^\\$\\n\\]*\\\\$\\[^\\{\\n\\]*\\{sae\\}\\[^\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "7e8bcc0f73ea374087c08d8fc2e5bb4696576f7f", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtsi2sd64-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2sd64-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2sd64-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2sd64-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,6 +1,6 @@\n /* { dg-do compile { target { ! { ia32 } } } } */\n /* { dg-options \"-mavx512f -O2\" } */\n-/* { dg-final { scan-assembler-times \"vcvtsi2sdq\\[ \\\\t\\]+\\[^\\n\\]*\\{ru-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtsi2sdq\\[ \\\\t\\]+\\[^%\\n\\]*%r\\[^\\{\\n\\]*\\{ru-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "179ab64a7269517c80d86a7b67d29acc2d4fd79e", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtsi2ss-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,6 +1,6 @@\n /* { dg-do compile } */\n /* { dg-options \"-mavx512f -O2\" } */\n-/* { dg-final { scan-assembler-times \"vcvtsi2ss\\[ \\\\t\\]+\\[^\\n\\]*\\{rn-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtsi2ss\\[ \\\\t\\]+\\[^%\\n\\]*%e\\[^\\{\\n\\]*\\{rn-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "114a687707b17a010f1d8ba1413dde53c7c76cfa", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtsi2ss64-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss64-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss64-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtsi2ss64-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,6 +1,6 @@\n /* { dg-do compile { target { ! { ia32 } } } } */\n /* { dg-options \"-mavx512f -O2\" } */\n-/* { dg-final { scan-assembler-times \"vcvtsi2ssq\\[ \\\\t\\]+\\[^\\n\\]*\\{rz-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtsi2ssq\\[ \\\\t\\]+\\[^%\\n\\]*%r\\[^\\{\\n\\]*\\{rz-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "fcdfcacbecac73506de9ee9c48054c33407d7b37", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtusi2sd64-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2sd64-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2sd64-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2sd64-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile { target { ! { ia32 } } } } */\n /* { dg-options \"-mavx512f -O2\" } */\n /* { dg-final { scan-assembler-times \"vcvtusi2sd\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vcvtusi2sd\\[ \\\\t\\]+\\[^\\n\\]*\\{ru-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtusi2sd\\[ \\\\t\\]+\\[^%\\n\\]*%r\\[^\\{\\n\\]*\\{ru-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "cbd5d3f0d5e0de083e38583a139cb09e465db666", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtusi2ss-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile } */\n /* { dg-options \"-mavx512f -O2\" } */\n /* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^\\n\\]*\\{rn-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^%\\n\\]*%e\\[^\\{\\n\\]*\\{rn-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}, {"sha": "6b9368f87048a5464bbac280e0ac0fe72c47a58f", "filename": "gcc/testsuite/gcc.target/i386/avx512f-vcvtusi2ss64-1.c", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss64-1.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0fc87f2fc2c26f2f36e5ea2108b8827637ef064c/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss64-1.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Ftestsuite%2Fgcc.target%2Fi386%2Favx512f-vcvtusi2ss64-1.c?ref=0fc87f2fc2c26f2f36e5ea2108b8827637ef064c", "patch": "@@ -1,7 +1,7 @@\n /* { dg-do compile { target { ! { ia32 } } } } */\n /* { dg-options \"-mavx512f -O2\" } */\n /* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n-/* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^\\n\\]*\\{rz-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n+/* { dg-final { scan-assembler-times \"vcvtusi2ss\\[ \\\\t\\]+\\[^%\\n\\]*%r\\[^\\{\\n\\]*\\{rz-sae\\}\\[^\\{\\n\\]*%xmm\\[0-9\\]+(?:\\n|\\[ \\\\t\\]+#)\" 1 } } */\n \n #include <immintrin.h>\n "}]}