<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c24xx › clock-s3c2443.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-s3c2443.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* linux/arch/arm/mach-s3c2443/clock.c</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2007, 2010 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * S3C2443 Clock control support</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm">*/</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/serial_core.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;asm/mach/map.h&gt;</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#include &lt;mach/regs-s3c2443-clock.h&gt;</span>

<span class="cp">#include &lt;plat/cpu-freq.h&gt;</span>

<span class="cp">#include &lt;plat/s3c2443.h&gt;</span>
<span class="cp">#include &lt;plat/clock.h&gt;</span>
<span class="cp">#include &lt;plat/clock-clksrc.h&gt;</span>
<span class="cp">#include &lt;plat/cpu.h&gt;</span>

<span class="cm">/* We currently have to assume that the system is running</span>
<span class="cm"> * from the XTPll input, and that all ***REFCLKs are being</span>
<span class="cm"> * fed from it, as we cannot read the state of OM[4] from</span>
<span class="cm"> * software.</span>
<span class="cm"> *</span>
<span class="cm"> * It would be possible for each board initialisation to</span>
<span class="cm"> * set the correct muxing at initialisation</span>
<span class="cm">*/</span>

<span class="cm">/* clock selections */</span>

<span class="cm">/* armdiv</span>
<span class="cm"> *</span>
<span class="cm"> * this clock is sourced from msysclk and can have a number of</span>
<span class="cm"> * divider values applied to it to then be fed into armclk.</span>
<span class="cm"> * The real clock definition is done in s3c2443-clock.c,</span>
<span class="cm"> * only the armdiv divisor table must be defined here.</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">armdiv</span><span class="p">[</span><span class="mi">16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_1</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_2</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_3</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_4</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_6</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_8</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_12</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">12</span><span class="p">,</span>
	<span class="p">[</span><span class="n">S3C2443_CLKDIV0_ARMDIV_16</span> <span class="o">&gt;&gt;</span> <span class="n">S3C2443_CLKDIV0_ARMDIV_SHIFT</span><span class="p">]</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* hsspi</span>
<span class="cm"> *</span>
<span class="cm"> * high-speed spi clock, sourced from esysclk</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_hsspi</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsspi-if&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_SCLKCON_HSSPICLK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_s</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">4</span> <span class="p">},</span>
<span class="p">};</span>


<span class="cm">/* clk_hsmcc_div</span>
<span class="cm"> *</span>
<span class="cm"> * this clock is sourced from epll, and is fed through a divider,</span>
<span class="cm"> * to a mux controlled by sclkcon where either it or a extclk can</span>
<span class="cm"> * be fed to the hsmmc block</span>
<span class="cm">*/</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="n">clk_hsmmc_div</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">clk</span>	<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc-div&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_esysclk</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">reg_div</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">S3C2443_CLKDIV1</span><span class="p">,</span> <span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span> <span class="p">.</span><span class="n">shift</span> <span class="o">=</span> <span class="mi">6</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2443_setparent_hsmmc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">parent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">clksrc</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_SCLKCON</span><span class="p">);</span>

	<span class="n">clksrc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C2443_SCLKCON_HSMMCCLK_EXT</span> <span class="o">|</span>
		    <span class="n">S3C2443_SCLKCON_HSMMCCLK_EPLL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_epll</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2443_SCLKCON_HSMMCCLK_EPLL</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">parent</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">clk_ext</span><span class="p">)</span>
		<span class="n">clksrc</span> <span class="o">|=</span> <span class="n">S3C2443_SCLKCON_HSMMCCLK_EXT</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">usage</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__raw_writel</span><span class="p">(</span><span class="n">clksrc</span><span class="p">,</span> <span class="n">S3C2443_SCLKCON</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span> <span class="o">=</span> <span class="n">parent</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c2443_enable_hsmmc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">s3c2443_setparent_hsmmc</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">clk_hsmmc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;hsmmc-if&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_hsmmc_div</span><span class="p">.</span><span class="n">clk</span><span class="p">,</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_enable_hsmmc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk_ops</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">set_parent</span>	<span class="o">=</span> <span class="n">s3c2443_setparent_hsmmc</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* standard clock definitions */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">init_clocks_off</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sdi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_SDI</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2410-spi.0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_SPI0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">devname</span>	<span class="o">=</span> <span class="s">&quot;s3c2410-spi.1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">s3c2443_clkcon_enable_p</span><span class="p">,</span>
		<span class="p">.</span><span class="n">ctrlbit</span>	<span class="o">=</span> <span class="n">S3C2443_PCLKCON_SPI1</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="cm">/* clocks to add straight away */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clksrc_clk</span> <span class="o">*</span><span class="n">clksrcs</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_hsspi</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clk_hsmmc_div</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clk_hsmmc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">s3c2443_clk_lookup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c-sdhci.1&quot;</span><span class="p">,</span> <span class="s">&quot;mmc_busclk.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_hsmmc</span><span class="p">),</span>
	<span class="n">CLKDEV_INIT</span><span class="p">(</span><span class="s">&quot;s3c64xx-spi.0&quot;</span><span class="p">,</span> <span class="s">&quot;spi_busclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clk_hsspi</span><span class="p">.</span><span class="n">clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">s3c2443_init_clocks</span><span class="p">(</span><span class="kt">int</span> <span class="n">xtal</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">epllcon</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">S3C2443_EPLLCON</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ptr</span><span class="p">;</span>

	<span class="n">clk_epll</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">s3c2443_get_epll</span><span class="p">(</span><span class="n">epllcon</span><span class="p">,</span> <span class="n">xtal</span><span class="p">);</span>
	<span class="n">clk_epll</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clk_epllref</span><span class="p">.</span><span class="n">clk</span><span class="p">;</span>

	<span class="n">s3c2443_common_init_clocks</span><span class="p">(</span><span class="n">xtal</span><span class="p">,</span> <span class="n">s3c2443_get_mpll</span><span class="p">,</span>
				   <span class="n">armdiv</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">armdiv</span><span class="p">),</span>
				   <span class="n">S3C2443_CLKDIV0_ARMDIV_MASK</span><span class="p">);</span>

	<span class="n">s3c24xx_register_clocks</span><span class="p">(</span><span class="n">clks</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clks</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">ptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">ptr</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">);</span> <span class="n">ptr</span><span class="o">++</span><span class="p">)</span>
		<span class="n">s3c_register_clksrc</span><span class="p">(</span><span class="n">clksrcs</span><span class="p">[</span><span class="n">ptr</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* We must be careful disabling the clocks we are not intending to</span>
<span class="cm">	 * be using at boot time, as subsystems such as the LCD which do</span>
<span class="cm">	 * their own DMA requests to the bus can cause the system to lockup</span>
<span class="cm">	 * if they where in the middle of requesting bus access.</span>
<span class="cm">	 *</span>
<span class="cm">	 * Disabling the LCD clock if the LCD is active is very dangerous,</span>
<span class="cm">	 * and therefore the bootloader should be careful to not enable</span>
<span class="cm">	 * the LCD clock if it is not needed.</span>
<span class="cm">	*/</span>

	<span class="cm">/* install (and disable) the clocks we do not need immediately */</span>

	<span class="n">s3c_register_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">s3c_disable_clocks</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">init_clocks_off</span><span class="p">));</span>
	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">s3c2443_clk_lookup</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">s3c2443_clk_lookup</span><span class="p">));</span>

	<span class="n">s3c_pwmclk_init</span><span class="p">();</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
