Some simple exercise problems on Verilog and Systemverilog
