<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F107xC HAL User Manual: stm32f1xx_hal_rcc_ex.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F107xC HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32f1xx_hal_rcc_ex.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f1xx__hal__rcc__ex_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/**</span>
<a name="l00002"></a>00002 <span class="comment">  ******************************************************************************</span>
<a name="l00003"></a>00003 <span class="comment">  * @file    stm32f1xx_hal_rcc_ex.h</span>
<a name="l00004"></a>00004 <span class="comment">  * @author  MCD Application Team</span>
<a name="l00005"></a>00005 <span class="comment">  * @brief   Header file of RCC HAL Extension module.</span>
<a name="l00006"></a>00006 <span class="comment">  ******************************************************************************</span>
<a name="l00007"></a>00007 <span class="comment">  * @attention</span>
<a name="l00008"></a>00008 <span class="comment">  *</span>
<a name="l00009"></a>00009 <span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; Copyright (c) 2016 STMicroelectronics.</span>
<a name="l00010"></a>00010 <span class="comment">  * All rights reserved.&lt;/center&gt;&lt;/h2&gt;</span>
<a name="l00011"></a>00011 <span class="comment">  *</span>
<a name="l00012"></a>00012 <span class="comment">  * This software component is licensed by ST under BSD 3-Clause license,</span>
<a name="l00013"></a>00013 <span class="comment">  * the &quot;License&quot;; You may not use this file except in compliance with the</span>
<a name="l00014"></a>00014 <span class="comment">  * License. You may obtain a copy of the License at:</span>
<a name="l00015"></a>00015 <span class="comment">  *                        opensource.org/licenses/BSD-3-Clause</span>
<a name="l00016"></a>00016 <span class="comment">  *</span>
<a name="l00017"></a>00017 <span class="comment">  ******************************************************************************</span>
<a name="l00018"></a>00018 <span class="comment">  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span>
<a name="l00021"></a>00021 <span class="preprocessor">#ifndef __STM32F1xx_HAL_RCC_EX_H</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span><span class="preprocessor">#define __STM32F1xx_HAL_RCC_EX_H</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span>
<a name="l00024"></a>00024 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l00025"></a>00025 <span class="preprocessor"></span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {
<a name="l00026"></a>00026 <span class="preprocessor">#endif</span>
<a name="l00027"></a>00027 <span class="preprocessor"></span>
<a name="l00028"></a>00028 <span class="comment">/* Includes ------------------------------------------------------------------*/</span>
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;stm32f1xx_hal_def.h&quot;</span>
<a name="l00030"></a>00030 <span class="comment"></span>
<a name="l00031"></a>00031 <span class="comment">/** @addtogroup STM32F1xx_HAL_Driver</span>
<a name="l00032"></a>00032 <span class="comment">  * @{</span>
<a name="l00033"></a>00033 <span class="comment">  */</span>
<a name="l00034"></a>00034 <span class="comment"></span>
<a name="l00035"></a>00035 <span class="comment">/** @addtogroup RCCEx</span>
<a name="l00036"></a>00036 <span class="comment">  * @{</span>
<a name="l00037"></a>00037 <span class="comment">  */</span> 
<a name="l00038"></a>00038 <span class="comment"></span>
<a name="l00039"></a>00039 <span class="comment">/** @addtogroup RCCEx_Private_Constants</span>
<a name="l00040"></a>00040 <span class="comment"> * @{</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 
<a name="l00043"></a>00043 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="comment">/* Alias word address of PLLI2SON bit */</span>
<a name="l00046"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga3ef461cc8d21a2025c21875d3870e46d">00046</a> <span class="preprocessor">#define PLLI2SON_BITNUMBER           RCC_CR_PLL3ON_Pos</span>
<a name="l00047"></a><a class="code" href="group__RCCEx__Private__Constants.html#gaba1aa8936828d49aab102dd1fcc1ce22">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLI2SON_BB           ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLLI2SON_BITNUMBER * 4U)))</span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="comment">/* Alias word address of PLL2ON bit */</span>
<a name="l00049"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga261090f81fbcb73114399a0efca6b26b">00049</a> <span class="preprocessor">#define PLL2ON_BITNUMBER             RCC_CR_PLL2ON_Pos</span>
<a name="l00050"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga50f06a2402b0238d8646e8e59f072038">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLL2ON_BB             ((uint32_t)(PERIPH_BB_BASE + (RCC_CR_OFFSET_BB * 32U) + (PLL2ON_BITNUMBER * 4U)))</span>
<a name="l00051"></a>00051 <span class="preprocessor"></span>
<a name="l00052"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga50ad77d63441cb945dd630964285cc07">00052</a> <span class="preprocessor">#define PLLI2S_TIMEOUT_VALUE         100U  </span><span class="comment">/* 100 ms */</span>
<a name="l00053"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga86c015c6436d8371b1d25acbce330ef1">00053</a> <span class="preprocessor">#define PLL2_TIMEOUT_VALUE           100U  </span><span class="comment">/* 100 ms */</span>
<a name="l00054"></a>00054 
<a name="l00055"></a>00055 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 
<a name="l00058"></a><a class="code" href="group__RCCEx__Private__Constants.html#ga56feb1abcd35b22427fa55164c585afa">00058</a> <span class="preprocessor">#define CR_REG_INDEX                 ((uint8_t)1)    </span>
<a name="l00059"></a>00059 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00060"></a>00060 <span class="comment">/**</span>
<a name="l00061"></a>00061 <span class="comment">  * @}</span>
<a name="l00062"></a>00062 <span class="comment">  */</span>
<a name="l00063"></a>00063 <span class="comment"></span>
<a name="l00064"></a>00064 <span class="comment">/** @addtogroup RCCEx_Private_Macros</span>
<a name="l00065"></a>00065 <span class="comment"> * @{</span>
<a name="l00066"></a>00066 <span class="comment"> */</span>
<a name="l00067"></a>00067 
<a name="l00068"></a>00068 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00069"></a><a class="code" href="group__RCCEx__Private__Macros.html#gaa71eba243e2b3b50991c9dfd2c3d47c2">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_PREDIV1_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_PREDIV1_SOURCE_HSE) || \</span>
<a name="l00070"></a>00070 <span class="preprocessor">                                           ((__SOURCE__) == RCC_PREDIV1_SOURCE_PLL2))</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00072"></a>00072 
<a name="l00073"></a>00073 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span>
<a name="l00074"></a>00074 <span class="preprocessor"> || defined(STM32F100xE)</span>
<a name="l00075"></a><a class="code" href="group__RCCEx__Private__Macros.html#gac11d788cab2ff6f84e2cab45da43c5d4">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2)  || \</span>
<a name="l00076"></a>00076 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV_DIV4)  || \</span>
<a name="l00077"></a>00077 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV_DIV6)  || \</span>
<a name="l00078"></a>00078 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV_DIV8)  || \</span>
<a name="l00079"></a>00079 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV_DIV10) || \</span>
<a name="l00080"></a>00080 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV11) || ((__DIV__) == RCC_HSE_PREDIV_DIV12) || \</span>
<a name="l00081"></a>00081 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV13) || ((__DIV__) == RCC_HSE_PREDIV_DIV14) || \</span>
<a name="l00082"></a>00082 <span class="preprocessor">                                    ((__DIV__) == RCC_HSE_PREDIV_DIV15) || ((__DIV__) == RCC_HSE_PREDIV_DIV16))</span>
<a name="l00083"></a>00083 <span class="preprocessor"></span>
<a name="l00084"></a>00084 <span class="preprocessor">#else</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_HSE_PREDIV(__DIV__) (((__DIV__) == RCC_HSE_PREDIV_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV_DIV2))</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00089"></a><a class="code" href="group__RCCEx__Private__Macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5) || \</span>
<a name="l00090"></a>00090 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7) || \</span>
<a name="l00091"></a>00091 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9) || \</span>
<a name="l00092"></a>00092 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6_5))</span>
<a name="l00093"></a>00093 <span class="preprocessor"></span>
<a name="l00094"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga17690472f266a032db5324907a0ddc31">00094</a> <span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \</span>
<a name="l00095"></a>00095 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \</span>
<a name="l00096"></a>00096 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL2CLK) || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK) \</span>
<a name="l00097"></a>00097 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_PLL3CLK_DIV2) || ((__SOURCE__) == RCC_MCO1SOURCE_EXT_HSE) \</span>
<a name="l00098"></a>00098 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="preprocessor">#else</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_PLL_MUL(__MUL__) (((__MUL__) == RCC_PLL_MUL2)  || ((__MUL__) == RCC_PLL_MUL3)  || \</span>
<a name="l00102"></a>00102 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL4)  || ((__MUL__) == RCC_PLL_MUL5)  || \</span>
<a name="l00103"></a>00103 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL6)  || ((__MUL__) == RCC_PLL_MUL7)  || \</span>
<a name="l00104"></a>00104 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL8)  || ((__MUL__) == RCC_PLL_MUL9)  || \</span>
<a name="l00105"></a>00105 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL10) || ((__MUL__) == RCC_PLL_MUL11) || \</span>
<a name="l00106"></a>00106 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL12) || ((__MUL__) == RCC_PLL_MUL13) || \</span>
<a name="l00107"></a>00107 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL14) || ((__MUL__) == RCC_PLL_MUL15) || \</span>
<a name="l00108"></a>00108 <span class="preprocessor">                                 ((__MUL__) == RCC_PLL_MUL16))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span>
<a name="l00110"></a>00110 <span class="preprocessor">#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK)  || ((__SOURCE__) == RCC_MCO1SOURCE_HSI) \</span>
<a name="l00111"></a>00111 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_HSE)     || ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) \</span>
<a name="l00112"></a>00112 <span class="preprocessor">                                    || ((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK))</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span>
<a name="l00114"></a>00114 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span>
<a name="l00115"></a>00115 
<a name="l00116"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga755487c23148a5a52184ff6dc796c1d1">00116</a> <span class="preprocessor">#define IS_RCC_ADCPLLCLK_DIV(__ADCCLK__) (((__ADCCLK__) == RCC_ADCPCLK2_DIV2)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV4)   || \</span>
<a name="l00117"></a>00117 <span class="preprocessor">                                          ((__ADCCLK__) == RCC_ADCPCLK2_DIV6)  || ((__ADCCLK__) == RCC_ADCPCLK2_DIV8))</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00120"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga6a49a9c60f0bafa3b05ed9d30ff2f9d9">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S2CLKSOURCE_PLLI2S_VCO))</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a><a class="code" href="group__RCCEx__Private__Macros.html#gad94afeec9e671bb4ba01b6bb57ea91e5">00122</a> <span class="preprocessor">#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)  || ((__SOURCE__) == RCC_I2S3CLKSOURCE_PLLI2S_VCO))</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span>
<a name="l00124"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga373f9fe69b52eec2577a90b8c5da4a12">00124</a> <span class="preprocessor">#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV2)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV3))</span>
<a name="l00125"></a>00125 <span class="preprocessor"></span>
<a name="l00126"></a><a class="code" href="group__RCCEx__Private__Macros.html#gadbbf9109add31430065a2bf393ac3a69">00126</a> <span class="preprocessor">#define IS_RCC_PLLI2S_MUL(__MUL__) (((__MUL__) == RCC_PLLI2S_MUL8)   || ((__MUL__) == RCC_PLLI2S_MUL9)  || \</span>
<a name="l00127"></a>00127 <span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL10)  || ((__MUL__) == RCC_PLLI2S_MUL11)  || \</span>
<a name="l00128"></a>00128 <span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL12)  || ((__MUL__) == RCC_PLLI2S_MUL13)  || \</span>
<a name="l00129"></a>00129 <span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL14)  || ((__MUL__) == RCC_PLLI2S_MUL16)  || \</span>
<a name="l00130"></a>00130 <span class="preprocessor">                                    ((__MUL__) == RCC_PLLI2S_MUL20))</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="group__RCCEx__Private__Macros.html#gaa38af22f92573e63f1531860f537993b">00132</a> <span class="preprocessor">#define IS_RCC_HSE_PREDIV2(__DIV__) (((__DIV__) == RCC_HSE_PREDIV2_DIV1)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV2)  || \</span>
<a name="l00133"></a>00133 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV3)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV4)  || \</span>
<a name="l00134"></a>00134 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV5)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV6)  || \</span>
<a name="l00135"></a>00135 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV7)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV8)  || \</span>
<a name="l00136"></a>00136 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV9)  || ((__DIV__) == RCC_HSE_PREDIV2_DIV10) || \</span>
<a name="l00137"></a>00137 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV11) || ((__DIV__) == RCC_HSE_PREDIV2_DIV12) || \</span>
<a name="l00138"></a>00138 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV13) || ((__DIV__) == RCC_HSE_PREDIV2_DIV14) || \</span>
<a name="l00139"></a>00139 <span class="preprocessor">                                     ((__DIV__) == RCC_HSE_PREDIV2_DIV15) || ((__DIV__) == RCC_HSE_PREDIV2_DIV16))</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga859be675f1ab0239f91956ee9c287835">00141</a> <span class="preprocessor">#define IS_RCC_PLL2(__PLL__) (((__PLL__) == RCC_PLL2_NONE) || ((__PLL__) == RCC_PLL2_OFF) || \</span>
<a name="l00142"></a>00142 <span class="preprocessor">                              ((__PLL__) == RCC_PLL2_ON))</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="group__RCCEx__Private__Macros.html#gacc40a5aefe8059b9de5184b4abb128a2">00144</a> <span class="preprocessor">#define IS_RCC_PLL2_MUL(__MUL__) (((__MUL__) == RCC_PLL2_MUL8)  || ((__MUL__) == RCC_PLL2_MUL9)  || \</span>
<a name="l00145"></a>00145 <span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL10)  || ((__MUL__) == RCC_PLL2_MUL11)  || \</span>
<a name="l00146"></a>00146 <span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL12)  || ((__MUL__) == RCC_PLL2_MUL13)  || \</span>
<a name="l00147"></a>00147 <span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL14)  || ((__MUL__) == RCC_PLL2_MUL16)  || \</span>
<a name="l00148"></a>00148 <span class="preprocessor">                                  ((__MUL__) == RCC_PLL2_MUL20))</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00150"></a><a class="code" href="group__RCCEx__Private__Macros.html#ga7ef5298a4d0e7b186c4a4e5471987084">00150</a> <span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span>
<a name="l00151"></a>00151 <span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span>
<a name="l00152"></a>00152 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \</span>
<a name="l00153"></a>00153 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S2)  == RCC_PERIPHCLK_I2S2)  || \</span>
<a name="l00154"></a>00154 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S3)   == RCC_PERIPHCLK_I2S3)   || \</span>
<a name="l00155"></a>00155 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB)   == RCC_PERIPHCLK_USB))</span>
<a name="l00156"></a>00156 <span class="preprocessor"></span>
<a name="l00157"></a>00157 <span class="preprocessor">#elif defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span>
<a name="l00159"></a>00159 <span class="preprocessor">#define IS_RCC_I2S2CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S2CLKSOURCE_SYSCLK)</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a>00161 <span class="preprocessor">#define IS_RCC_I2S3CLKSOURCE(__SOURCE__) ((__SOURCE__) == RCC_I2S3CLKSOURCE_SYSCLK)</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span>
<a name="l00164"></a>00164 <span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span>
<a name="l00165"></a>00165 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC)  || \</span>
<a name="l00166"></a>00166 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)  || \</span>
<a name="l00167"></a>00167 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)   || \</span>
<a name="l00168"></a>00168 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB)  == RCC_PERIPHCLK_USB))</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="preprocessor">#elif defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00172"></a>00172 <span class="preprocessor"> || defined(STM32F103xB)</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>
<a name="l00174"></a>00174 <span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span>
<a name="l00175"></a>00175 <span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)  || \</span>
<a name="l00176"></a>00176 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)  || \</span>
<a name="l00177"></a>00177 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB))</span>
<a name="l00178"></a>00178 <span class="preprocessor"></span>
<a name="l00179"></a>00179 <span class="preprocessor">#else</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span>
<a name="l00181"></a>00181 <span class="preprocessor">#define IS_RCC_PERIPHCLOCK(__SELECTION__)  \</span>
<a name="l00182"></a>00182 <span class="preprocessor">               ((((__SELECTION__) &amp; RCC_PERIPHCLK_RTC)  == RCC_PERIPHCLK_RTC)  || \</span>
<a name="l00183"></a>00183 <span class="preprocessor">                (((__SELECTION__) &amp; RCC_PERIPHCLK_ADC)  == RCC_PERIPHCLK_ADC))</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00188"></a>00188 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span>
<a name="l00190"></a>00190 <span class="preprocessor">#define IS_RCC_USBPLLCLK_DIV(__USBCLK__) (((__USBCLK__) == RCC_USBCLKSOURCE_PLL)  || ((__USBCLK__) == RCC_USBCLKSOURCE_PLL_DIV1_5))</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a>00192 <span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l00193"></a>00193 <span class="comment"></span>
<a name="l00194"></a>00194 <span class="comment">/**</span>
<a name="l00195"></a>00195 <span class="comment">  * @}</span>
<a name="l00196"></a>00196 <span class="comment">  */</span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="comment">/* Exported types ------------------------------------------------------------*/</span> 
<a name="l00199"></a>00199 <span class="comment"></span>
<a name="l00200"></a>00200 <span class="comment">/** @defgroup RCCEx_Exported_Types RCCEx Exported Types</span>
<a name="l00201"></a>00201 <span class="comment">  * @{</span>
<a name="l00202"></a>00202 <span class="comment">  */</span>
<a name="l00203"></a>00203 
<a name="l00204"></a>00204 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="comment">/** </span>
<a name="l00206"></a>00206 <span class="comment">  * @brief  RCC PLL2 configuration structure definition  </span>
<a name="l00207"></a>00207 <span class="comment">  */</span>
<a name="l00208"></a><a class="code" href="structRCC__PLL2InitTypeDef.html">00208</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00209"></a>00209 {
<a name="l00210"></a><a class="code" href="structRCC__PLL2InitTypeDef.html#aa2f61b0b69a16d0534fbe938ebdc7fb8">00210</a>   uint32_t PLL2State;     <span class="comment">/*!&lt; The new state of the PLL2.</span>
<a name="l00211"></a>00211 <span class="comment">                              This parameter can be a value of @ref RCCEx_PLL2_Config */</span>
<a name="l00212"></a>00212 
<a name="l00213"></a><a class="code" href="structRCC__PLL2InitTypeDef.html#a625809a29de3a538a5b6e57c2cffb2e1">00213</a>   uint32_t PLL2MUL;         <span class="comment">/*!&lt; PLL2MUL: Multiplication factor for PLL2 VCO input clock</span>
<a name="l00214"></a>00214 <span class="comment">                              This parameter must be a value of @ref RCCEx_PLL2_Multiplication_Factor*/</span>        
<a name="l00215"></a>00215 
<a name="l00216"></a>00216 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00217"></a><a class="code" href="structRCC__PLL2InitTypeDef.html#a28cef31c6e0b3dd88d08498419da414c">00217</a> <span class="preprocessor"></span>  uint32_t HSEPrediv2Value;       <span class="comment">/*!&lt;  The Prediv2 factor value.</span>
<a name="l00218"></a>00218 <span class="comment">                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */</span>
<a name="l00219"></a>00219 
<a name="l00220"></a>00220 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00221"></a>00221 } <a class="code" href="structRCC__PLL2InitTypeDef.html" title="RCC PLL2 configuration structure definition.">RCC_PLL2InitTypeDef</a>;
<a name="l00222"></a>00222 
<a name="l00223"></a>00223 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00224"></a>00224 <span class="comment"></span>
<a name="l00225"></a>00225 <span class="comment">/** </span>
<a name="l00226"></a>00226 <span class="comment">  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition  </span>
<a name="l00227"></a>00227 <span class="comment">  */</span>
<a name="l00228"></a><a class="code" href="structRCC__OscInitTypeDef.html">00228</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00229"></a>00229 {
<a name="l00230"></a><a class="code" href="structRCC__OscInitTypeDef.html#af9e7bc89cab81c1705d94c74c7a81088">00230</a>   uint32_t OscillatorType;       <span class="comment">/*!&lt; The oscillators to be configured.</span>
<a name="l00231"></a>00231 <span class="comment">                                       This parameter can be a value of @ref RCC_Oscillator_Type */</span>
<a name="l00232"></a>00232 
<a name="l00233"></a>00233 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00234"></a><a class="code" href="structRCC__OscInitTypeDef.html#a6fa9d8ca838ca9d0cca7dc47bfdaecb6">00234</a> <span class="preprocessor"></span>  uint32_t Prediv1Source;       <span class="comment">/*!&lt;  The Prediv1 source value.</span>
<a name="l00235"></a>00235 <span class="comment">                                       This parameter can be a value of @ref RCCEx_Prediv1_Source */</span>
<a name="l00236"></a>00236 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00237"></a>00237 
<a name="l00238"></a><a class="code" href="structRCC__OscInitTypeDef.html#a7e05d6eec98ed8cdaba00ca3d167ff72">00238</a>   uint32_t HSEState;              <span class="comment">/*!&lt; The new state of the HSE.</span>
<a name="l00239"></a>00239 <span class="comment">                                       This parameter can be a value of @ref RCC_HSE_Config */</span>
<a name="l00240"></a>00240                           
<a name="l00241"></a><a class="code" href="structRCC__OscInitTypeDef.html#a687e1f3454f8b47f2b8b0689941c6dea">00241</a>   uint32_t HSEPredivValue;       <span class="comment">/*!&lt;  The Prediv1 factor value (named PREDIV1 or PLLXTPRE in RM)</span>
<a name="l00242"></a>00242 <span class="comment">                                       This parameter can be a value of @ref RCCEx_Prediv1_Factor */</span>
<a name="l00243"></a>00243 
<a name="l00244"></a><a class="code" href="structRCC__OscInitTypeDef.html#a7c1294e9407e69e80fe034caf35fe7ea">00244</a>   uint32_t LSEState;              <span class="comment">/*!&lt;  The new state of the LSE.</span>
<a name="l00245"></a>00245 <span class="comment">                                        This parameter can be a value of @ref RCC_LSE_Config */</span>
<a name="l00246"></a>00246                                           
<a name="l00247"></a><a class="code" href="structRCC__OscInitTypeDef.html#a39b62cae65fe7a251000354e5bba8cb6">00247</a>   uint32_t HSIState;              <span class="comment">/*!&lt; The new state of the HSI.</span>
<a name="l00248"></a>00248 <span class="comment">                                       This parameter can be a value of @ref RCC_HSI_Config */</span>
<a name="l00249"></a>00249 
<a name="l00250"></a><a class="code" href="structRCC__OscInitTypeDef.html#a9b2e48e452d0c334f2b9473216064560">00250</a>   uint32_t HSICalibrationValue;   <span class="comment">/*!&lt; The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).</span>
<a name="l00251"></a>00251 <span class="comment">                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */</span>
<a name="l00252"></a>00252                                
<a name="l00253"></a><a class="code" href="structRCC__OscInitTypeDef.html#a955de90db8882fde02c4fb59c7c000f0">00253</a>   uint32_t LSIState;              <span class="comment">/*!&lt;  The new state of the LSI.</span>
<a name="l00254"></a>00254 <span class="comment">                                        This parameter can be a value of @ref RCC_LSI_Config */</span>
<a name="l00255"></a>00255 
<a name="l00256"></a><a class="code" href="structRCC__OscInitTypeDef.html#af76de5ee86798f0c3a4c83c84dfa58be">00256</a>   <a class="code" href="structRCC__PLLInitTypeDef.html" title="RCC PLL configuration structure definition.">RCC_PLLInitTypeDef</a> <a class="code" href="structRCC__OscInitTypeDef.html#af76de5ee86798f0c3a4c83c84dfa58be">PLL</a>;         <span class="comment">/*!&lt; PLL structure parameters */</span>      
<a name="l00257"></a>00257 
<a name="l00258"></a>00258 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00259"></a><a class="code" href="structRCC__OscInitTypeDef.html#a1094dbd89c0cd23d46824b11b6bf7ab1">00259</a> <span class="preprocessor"></span>  <a class="code" href="structRCC__PLL2InitTypeDef.html" title="RCC PLL2 configuration structure definition.">RCC_PLL2InitTypeDef</a> <a class="code" href="structRCC__OscInitTypeDef.html#a1094dbd89c0cd23d46824b11b6bf7ab1">PLL2</a>;         <span class="comment">/*!&lt; PLL2 structure parameters */</span>      
<a name="l00260"></a>00260 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00261"></a>00261 } <a class="code" href="structRCC__OscInitTypeDef.html" title="RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.">RCC_OscInitTypeDef</a>;
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="comment">/** </span>
<a name="l00265"></a>00265 <span class="comment">  * @brief  RCC PLLI2S configuration structure definition  </span>
<a name="l00266"></a>00266 <span class="comment">  */</span>
<a name="l00267"></a><a class="code" href="structRCC__PLLI2SInitTypeDef.html">00267</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00268"></a>00268 {
<a name="l00269"></a><a class="code" href="structRCC__PLLI2SInitTypeDef.html#a63f5fccc68dddcf7c3b486c2cfe8208b">00269</a>   uint32_t PLLI2SMUL;         <span class="comment">/*!&lt; PLLI2SMUL: Multiplication factor for PLLI2S VCO input clock</span>
<a name="l00270"></a>00270 <span class="comment">                              This parameter must be a value of @ref RCCEx_PLLI2S_Multiplication_Factor*/</span>        
<a name="l00271"></a>00271 
<a name="l00272"></a>00272 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00273"></a><a class="code" href="structRCC__PLLI2SInitTypeDef.html#a5e0ac394be58da1d11949d807934d7c3">00273</a> <span class="preprocessor"></span>  uint32_t HSEPrediv2Value;       <span class="comment">/*!&lt;  The Prediv2 factor value.</span>
<a name="l00274"></a>00274 <span class="comment">                                       This parameter can be a value of @ref RCCEx_Prediv2_Factor */</span>
<a name="l00275"></a>00275 
<a name="l00276"></a>00276 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00277"></a>00277 } <a class="code" href="structRCC__PLLI2SInitTypeDef.html" title="RCC PLLI2S configuration structure definition.">RCC_PLLI2SInitTypeDef</a>;
<a name="l00278"></a>00278 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00279"></a>00279 <span class="comment"></span>
<a name="l00280"></a>00280 <span class="comment">/** </span>
<a name="l00281"></a>00281 <span class="comment">  * @brief  RCC extended clocks structure definition  </span>
<a name="l00282"></a>00282 <span class="comment">  */</span>
<a name="l00283"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html">00283</a> <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00284"></a>00284 {
<a name="l00285"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#a1fe6e3d75864d85b911eef15dfc35925">00285</a>   uint32_t PeriphClockSelection;      <span class="comment">/*!&lt; The Extended Clock to be configured.</span>
<a name="l00286"></a>00286 <span class="comment">                                       This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */</span>
<a name="l00287"></a>00287 
<a name="l00288"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#ad2c422d62b056a61d7bbb599c89dbc1e">00288</a>   uint32_t RTCClockSelection;         <span class="comment">/*!&lt; specifies the RTC clock source.</span>
<a name="l00289"></a>00289 <span class="comment">                                       This parameter can be a value of @ref RCC_RTC_Clock_Source */</span>
<a name="l00290"></a>00290 
<a name="l00291"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#ab69770bf33cdee0878e1c0db0faf748c">00291</a>   uint32_t AdcClockSelection;         <span class="comment">/*!&lt; ADC clock source      </span>
<a name="l00292"></a>00292 <span class="comment">                                       This parameter can be a value of @ref RCCEx_ADC_Prescaler */</span>
<a name="l00293"></a>00293 
<a name="l00294"></a>00294 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l00295"></a>00295 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l00296"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#aef0bc50b46d465ee58d579aebcb10fef">00296</a> <span class="preprocessor"></span>  uint32_t I2s2ClockSelection;         <span class="comment">/*!&lt; I2S2 clock source</span>
<a name="l00297"></a>00297 <span class="comment">                                       This parameter can be a value of @ref RCCEx_I2S2_Clock_Source */</span>
<a name="l00298"></a>00298 
<a name="l00299"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#a048bc1086dabd30d6ba027be99b41743">00299</a>   uint32_t I2s3ClockSelection;         <span class="comment">/*!&lt; I2S3 clock source</span>
<a name="l00300"></a>00300 <span class="comment">                                       This parameter can be a value of @ref RCCEx_I2S3_Clock_Source */</span>
<a name="l00301"></a>00301   
<a name="l00302"></a>00302 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00303"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">00303</a> <span class="preprocessor"></span>  <a class="code" href="structRCC__PLLI2SInitTypeDef.html" title="RCC PLLI2S configuration structure definition.">RCC_PLLI2SInitTypeDef</a> PLLI2S;  <span class="comment">/*!&lt; PLL I2S structure parameters </span>
<a name="l00304"></a>00304 <span class="comment">                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S2 or I2S3 */</span>
<a name="l00305"></a>00305 
<a name="l00306"></a>00306 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00307"></a>00307 <span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00308"></a>00308 
<a name="l00309"></a>00309 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00310"></a>00310 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span>
<a name="l00311"></a>00311 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00312"></a><a class="code" href="structRCC__PeriphCLKInitTypeDef.html#ade70caf46b06e60adb93973c42e6a900">00312</a> <span class="preprocessor"></span>  uint32_t UsbClockSelection;         <span class="comment">/*!&lt; USB clock source      </span>
<a name="l00313"></a>00313 <span class="comment">                                       This parameter can be a value of @ref RCCEx_USB_Prescaler */</span>
<a name="l00314"></a>00314 
<a name="l00315"></a>00315 <span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00316"></a>00316 } <a class="code" href="structRCC__PeriphCLKInitTypeDef.html" title="RCC extended clocks structure definition.">RCC_PeriphCLKInitTypeDef</a>;
<a name="l00317"></a>00317 <span class="comment"></span>
<a name="l00318"></a>00318 <span class="comment">/**</span>
<a name="l00319"></a>00319 <span class="comment">  * @}</span>
<a name="l00320"></a>00320 <span class="comment">  */</span>
<a name="l00321"></a>00321 
<a name="l00322"></a>00322 <span class="comment">/* Exported constants --------------------------------------------------------*/</span>
<a name="l00323"></a>00323 <span class="comment"></span>
<a name="l00324"></a>00324 <span class="comment">/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants</span>
<a name="l00325"></a>00325 <span class="comment">  * @{</span>
<a name="l00326"></a>00326 <span class="comment">  */</span>
<a name="l00327"></a>00327 <span class="comment"></span>
<a name="l00328"></a>00328 <span class="comment">/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection</span>
<a name="l00329"></a>00329 <span class="comment">  * @{</span>
<a name="l00330"></a>00330 <span class="comment">  */</span>
<a name="l00331"></a><a class="code" href="group__RCCEx__Periph__Clock__Selection.html#gaede03aaafb5319bb39767bf50182406f">00331</a> <span class="preprocessor">#define RCC_PERIPHCLK_RTC           0x00000001U</span>
<a name="l00332"></a><a class="code" href="group__RCCEx__Periph__Clock__Selection.html#gaa234e496ace2f188b106dc15a95ed6bc">00332</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PERIPHCLK_ADC           0x00000002U</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l00334"></a>00334 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l00335"></a><a class="code" href="group__RCCEx__Periph__Clock__Selection.html#gac059932abb02c0664b3c4549e81e24ce">00335</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PERIPHCLK_I2S2          0x00000004U</span>
<a name="l00336"></a><a class="code" href="group__RCCEx__Periph__Clock__Selection.html#gac0ad871596a016930fca7171d067a9a2">00336</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PERIPHCLK_I2S3          0x00000008U</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00338"></a>00338 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00339"></a>00339 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span>
<a name="l00340"></a>00340 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00341"></a><a class="code" href="group__RCCEx__Periph__Clock__Selection.html#gadcb42dbf21f29d046443b8158f95fb81">00341</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PERIPHCLK_USB          0x00000010U</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00343"></a>00343 <span class="comment"></span>
<a name="l00344"></a>00344 <span class="comment">/**</span>
<a name="l00345"></a>00345 <span class="comment">  * @}</span>
<a name="l00346"></a>00346 <span class="comment">  */</span>
<a name="l00347"></a>00347 <span class="comment"></span>
<a name="l00348"></a>00348 <span class="comment">/** @defgroup RCCEx_ADC_Prescaler ADC Prescaler</span>
<a name="l00349"></a>00349 <span class="comment">  * @{</span>
<a name="l00350"></a>00350 <span class="comment">  */</span>
<a name="l00351"></a><a class="code" href="group__RCCEx__ADC__Prescaler.html#gabf0c62e72916675e7a7fb4d1ff6daa17">00351</a> <span class="preprocessor">#define RCC_ADCPCLK2_DIV2              RCC_CFGR_ADCPRE_DIV2</span>
<a name="l00352"></a><a class="code" href="group__RCCEx__ADC__Prescaler.html#ga8faad39ce8c436a2db1b0c26e27ee5c3">00352</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_ADCPCLK2_DIV4              RCC_CFGR_ADCPRE_DIV4</span>
<a name="l00353"></a><a class="code" href="group__RCCEx__ADC__Prescaler.html#gac487ed2d7f4c9d67b72c847ae2a2e292">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_ADCPCLK2_DIV6              RCC_CFGR_ADCPRE_DIV6</span>
<a name="l00354"></a><a class="code" href="group__RCCEx__ADC__Prescaler.html#gaabcb60850e93dcba0a166361166eecaf">00354</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_ADCPCLK2_DIV8              RCC_CFGR_ADCPRE_DIV8</span>
<a name="l00355"></a>00355 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00356"></a>00356 <span class="comment">/**</span>
<a name="l00357"></a>00357 <span class="comment">  * @}</span>
<a name="l00358"></a>00358 <span class="comment">  */</span>
<a name="l00359"></a>00359 
<a name="l00360"></a>00360 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l00361"></a>00361 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l00362"></a>00362 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_I2S2_Clock_Source I2S2 Clock Source</span>
<a name="l00363"></a>00363 <span class="comment">  * @{</span>
<a name="l00364"></a>00364 <span class="comment">  */</span>
<a name="l00365"></a><a class="code" href="group__RCCEx__I2S2__Clock__Source.html#ga8db6cf62719e156fd20940aafc6fdd71">00365</a> <span class="preprocessor">#define RCC_I2S2CLKSOURCE_SYSCLK              0x00000000U</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00367"></a><a class="code" href="group__RCCEx__I2S2__Clock__Source.html#ga2bc29f17be1f1749fa94a2fbcd364631">00367</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_I2S2CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S2SRC</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00369"></a>00369 <span class="comment"></span>
<a name="l00370"></a>00370 <span class="comment">/**</span>
<a name="l00371"></a>00371 <span class="comment">  * @}</span>
<a name="l00372"></a>00372 <span class="comment">  */</span>
<a name="l00373"></a>00373 <span class="comment"></span>
<a name="l00374"></a>00374 <span class="comment">/** @defgroup RCCEx_I2S3_Clock_Source I2S3 Clock Source</span>
<a name="l00375"></a>00375 <span class="comment">  * @{</span>
<a name="l00376"></a>00376 <span class="comment">  */</span>
<a name="l00377"></a><a class="code" href="group__RCCEx__I2S3__Clock__Source.html#ga5f6c556c4f13c6b71710410577858da5">00377</a> <span class="preprocessor">#define RCC_I2S3CLKSOURCE_SYSCLK              0x00000000U</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00379"></a><a class="code" href="group__RCCEx__I2S3__Clock__Source.html#ga876e46cd5378b21d81dbcf95036d3aa9">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_I2S3CLKSOURCE_PLLI2S_VCO          RCC_CFGR2_I2S3SRC</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00381"></a>00381 <span class="comment"></span>
<a name="l00382"></a>00382 <span class="comment">/**</span>
<a name="l00383"></a>00383 <span class="comment">  * @}</span>
<a name="l00384"></a>00384 <span class="comment">  */</span>
<a name="l00385"></a>00385 
<a name="l00386"></a>00386 <span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00387"></a>00387 
<a name="l00388"></a>00388 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00389"></a>00389 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00391"></a>00391 <span class="comment">/** @defgroup RCCEx_USB_Prescaler USB Prescaler</span>
<a name="l00392"></a>00392 <span class="comment">  * @{</span>
<a name="l00393"></a>00393 <span class="comment">  */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#define RCC_USBCLKSOURCE_PLL              RCC_CFGR_USBPRE</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span><span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV1_5       0x00000000U</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00397"></a>00397 <span class="comment">/**</span>
<a name="l00398"></a>00398 <span class="comment">  * @}</span>
<a name="l00399"></a>00399 <span class="comment">  */</span>
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 <span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l00402"></a>00402 
<a name="l00403"></a>00403 
<a name="l00404"></a>00404 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00405"></a>00405 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_USB_Prescaler USB Prescaler</span>
<a name="l00406"></a>00406 <span class="comment">  * @{</span>
<a name="l00407"></a>00407 <span class="comment">  */</span>
<a name="l00408"></a><a class="code" href="group__RCCEx__USB__Prescaler.html#ga8afa6d84f8480689d5b57842ce4ecc6b">00408</a> <span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV2              RCC_CFGR_OTGFSPRE</span>
<a name="l00409"></a><a class="code" href="group__RCCEx__USB__Prescaler.html#ga846fe85b5f91fa3f98f411a4c2b163df">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_USBCLKSOURCE_PLL_DIV3              0x00000000U</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00411"></a>00411 <span class="comment">/**</span>
<a name="l00412"></a>00412 <span class="comment">  * @}</span>
<a name="l00413"></a>00413 <span class="comment">  */</span>
<a name="l00414"></a>00414 <span class="comment"></span>
<a name="l00415"></a>00415 <span class="comment">/** @defgroup RCCEx_PLLI2S_Multiplication_Factor PLLI2S Multiplication Factor</span>
<a name="l00416"></a>00416 <span class="comment">  * @{</span>
<a name="l00417"></a>00417 <span class="comment">  */</span>
<a name="l00418"></a>00418 
<a name="l00419"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gad1f3469e40927f31437d2375e45a6c2e">00419</a> <span class="preprocessor">#define RCC_PLLI2S_MUL8                   RCC_CFGR2_PLL3MUL8   </span><span class="comment">/*!&lt; PLLI2S input clock * 8 */</span>
<a name="l00420"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gaf85434e22fa7c603f6b891464d2a16ac">00420</a> <span class="preprocessor">#define RCC_PLLI2S_MUL9                   RCC_CFGR2_PLL3MUL9   </span><span class="comment">/*!&lt; PLLI2S input clock * 9 */</span>
<a name="l00421"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga718129efff4c1ae14d3c3e66d4bc5deb">00421</a> <span class="preprocessor">#define RCC_PLLI2S_MUL10                  RCC_CFGR2_PLL3MUL10  </span><span class="comment">/*!&lt; PLLI2S input clock * 10 */</span>
<a name="l00422"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#gadd9f7c1b9533cf41755343ba29d9d1ef">00422</a> <span class="preprocessor">#define RCC_PLLI2S_MUL11                  RCC_CFGR2_PLL3MUL11  </span><span class="comment">/*!&lt; PLLI2S input clock * 11 */</span>
<a name="l00423"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga836072ab3818a30ed5747f3e99aaae8a">00423</a> <span class="preprocessor">#define RCC_PLLI2S_MUL12                  RCC_CFGR2_PLL3MUL12  </span><span class="comment">/*!&lt; PLLI2S input clock * 12 */</span>
<a name="l00424"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga8bfbbc75fa52ceaa25c86d121847d931">00424</a> <span class="preprocessor">#define RCC_PLLI2S_MUL13                  RCC_CFGR2_PLL3MUL13  </span><span class="comment">/*!&lt; PLLI2S input clock * 13 */</span>
<a name="l00425"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga684344656b942c18f1c616392819fbe6">00425</a> <span class="preprocessor">#define RCC_PLLI2S_MUL14                  RCC_CFGR2_PLL3MUL14  </span><span class="comment">/*!&lt; PLLI2S input clock * 14 */</span>
<a name="l00426"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga330a5a4b52e8f02eb8965564e0fa782e">00426</a> <span class="preprocessor">#define RCC_PLLI2S_MUL16                  RCC_CFGR2_PLL3MUL16  </span><span class="comment">/*!&lt; PLLI2S input clock * 16 */</span>
<a name="l00427"></a><a class="code" href="group__RCCEx__PLLI2S__Multiplication__Factor.html#ga89ce06d0541803aa7b9beee96f7916af">00427</a> <span class="preprocessor">#define RCC_PLLI2S_MUL20                  RCC_CFGR2_PLL3MUL20  </span><span class="comment">/*!&lt; PLLI2S input clock * 20 */</span>
<a name="l00428"></a>00428 <span class="comment"></span>
<a name="l00429"></a>00429 <span class="comment">/**</span>
<a name="l00430"></a>00430 <span class="comment">  * @}</span>
<a name="l00431"></a>00431 <span class="comment">  */</span>
<a name="l00432"></a>00432 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00433"></a>00433 
<a name="l00434"></a>00434 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00435"></a>00435 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_Prediv1_Source Prediv1 Source</span>
<a name="l00436"></a>00436 <span class="comment">  * @{</span>
<a name="l00437"></a>00437 <span class="comment">  */</span>
<a name="l00438"></a>00438 
<a name="l00439"></a><a class="code" href="group__RCCEx__Prediv1__Source.html#ga8f5a86f08e6a5a06ca47b587ef42e517">00439</a> <span class="preprocessor">#define RCC_PREDIV1_SOURCE_HSE           RCC_CFGR2_PREDIV1SRC_HSE</span>
<a name="l00440"></a><a class="code" href="group__RCCEx__Prediv1__Source.html#ga62d729d58b9369511436dde800d17668">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PREDIV1_SOURCE_PLL2          RCC_CFGR2_PREDIV1SRC_PLL2</span>
<a name="l00441"></a>00441 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00442"></a>00442 <span class="comment">/**</span>
<a name="l00443"></a>00443 <span class="comment">  * @}</span>
<a name="l00444"></a>00444 <span class="comment">  */</span>
<a name="l00445"></a>00445 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00446"></a>00446 <span class="comment"></span>
<a name="l00447"></a>00447 <span class="comment">/** @defgroup RCCEx_Prediv1_Factor HSE Prediv1 Factor</span>
<a name="l00448"></a>00448 <span class="comment">  * @{</span>
<a name="l00449"></a>00449 <span class="comment">  */</span>
<a name="l00450"></a>00450 
<a name="l00451"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gaab87e46cf9de9a7bd69b5844e3fb6e8d">00451</a> <span class="preprocessor">#define RCC_HSE_PREDIV_DIV1              0x00000000U</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a>00453 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span>
<a name="l00454"></a>00454 <span class="preprocessor"> || defined(STM32F100xE)</span>
<a name="l00455"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gaac01eab0da229849f4619a7d69dda65e">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV2              RCC_CFGR2_PREDIV1_DIV2</span>
<a name="l00456"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga21d9afb7cd5438365890cdb0dfb66bd4">00456</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV3              RCC_CFGR2_PREDIV1_DIV3</span>
<a name="l00457"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gadd89fe878b2647bfaefd57c1de89703d">00457</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV4              RCC_CFGR2_PREDIV1_DIV4</span>
<a name="l00458"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gaedc0a17db25dd50148b3fb3f84e1a863">00458</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV5              RCC_CFGR2_PREDIV1_DIV5</span>
<a name="l00459"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gabf410b380d5ab856c2c37e63668d3d7b">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV6              RCC_CFGR2_PREDIV1_DIV6</span>
<a name="l00460"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga16a6b373c24d0c9abb03bd3049e82b8e">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV7              RCC_CFGR2_PREDIV1_DIV7</span>
<a name="l00461"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gad900d15f8e083b94273bc60b3c2a4408">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV8              RCC_CFGR2_PREDIV1_DIV8</span>
<a name="l00462"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga67eef0466cd83bf872fd803a0e253301">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV9              RCC_CFGR2_PREDIV1_DIV9</span>
<a name="l00463"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga0d3652b80568e08739d8817019ebe603">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV10             RCC_CFGR2_PREDIV1_DIV10</span>
<a name="l00464"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gac6efdbd5e4f7e0982324eeaf5b4c65de">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV11             RCC_CFGR2_PREDIV1_DIV11</span>
<a name="l00465"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga10ca73283fb221cedc667954f943279e">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV12             RCC_CFGR2_PREDIV1_DIV12</span>
<a name="l00466"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga5004f9799373ec8bea8716c50a016507">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV13             RCC_CFGR2_PREDIV1_DIV13</span>
<a name="l00467"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#gaa29e20bfed4699e510cd55c5d5fff9db">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV14             RCC_CFGR2_PREDIV1_DIV14</span>
<a name="l00468"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga2011997a95a554617569d24f6c35bbd3">00468</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV15             RCC_CFGR2_PREDIV1_DIV15</span>
<a name="l00469"></a><a class="code" href="group__RCCEx__Prediv1__Factor.html#ga79d4cdf96f9d45f3aecc3962a1d85a00">00469</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV16             RCC_CFGR2_PREDIV1_DIV16</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00471"></a>00471 <span class="preprocessor"></span><span class="preprocessor">#define RCC_HSE_PREDIV_DIV2              RCC_CFGR_PLLXTPRE</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span>
<a name="l00473"></a>00473 <span class="comment"></span>
<a name="l00474"></a>00474 <span class="comment">/**</span>
<a name="l00475"></a>00475 <span class="comment">  * @}</span>
<a name="l00476"></a>00476 <span class="comment">  */</span>
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_Prediv2_Factor HSE Prediv2 Factor</span>
<a name="l00480"></a>00480 <span class="comment">  * @{</span>
<a name="l00481"></a>00481 <span class="comment">  */</span>
<a name="l00482"></a>00482 
<a name="l00483"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga77aff731224dfbb2c08462a25832c613">00483</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV1                RCC_CFGR2_PREDIV2_DIV1   </span><span class="comment">/*!&lt; PREDIV2 input clock not divided */</span>
<a name="l00484"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga3f68045af8da9e9c7318c26e5dc7c1bf">00484</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV2                RCC_CFGR2_PREDIV2_DIV2   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 2 */</span>
<a name="l00485"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga1a28975061a4cbc84f767add6e760561">00485</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV3                RCC_CFGR2_PREDIV2_DIV3   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 3 */</span>
<a name="l00486"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gab732721e70dcc94163fb752f57fd6f92">00486</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV4                RCC_CFGR2_PREDIV2_DIV4   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 4 */</span>
<a name="l00487"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gafed0d08ed1a9343f6f79e175de5c4d9b">00487</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV5                RCC_CFGR2_PREDIV2_DIV5   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 5 */</span>
<a name="l00488"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gad53924a1fea0bf0b8d7c8f8833a3584c">00488</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV6                RCC_CFGR2_PREDIV2_DIV6   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 6 */</span>
<a name="l00489"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gad291e72ac2f39514a85b8ebab0769ad2">00489</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV7                RCC_CFGR2_PREDIV2_DIV7   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 7 */</span>
<a name="l00490"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga47cb71de4c37ad3d3d00e210fe2c77d2">00490</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV8                RCC_CFGR2_PREDIV2_DIV8   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 8 */</span>
<a name="l00491"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga85c776a8e3dbc498059204b7df2e7bc7">00491</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV9                RCC_CFGR2_PREDIV2_DIV9   </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 9 */</span>
<a name="l00492"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gadfbba8d8483a80b626afda585caffc36">00492</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV10               RCC_CFGR2_PREDIV2_DIV10  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 10 */</span>
<a name="l00493"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga3c20a5c021997b175f517847c37d74e8">00493</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV11               RCC_CFGR2_PREDIV2_DIV11  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 11 */</span>
<a name="l00494"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga8b77947b9b9a9e8eb750be010acd7332">00494</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV12               RCC_CFGR2_PREDIV2_DIV12  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 12 */</span>
<a name="l00495"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga9c96926a90ad92dfa2d50498e1703f9c">00495</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV13               RCC_CFGR2_PREDIV2_DIV13  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 13 */</span>
<a name="l00496"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga202a08bdf628f80f4f9195e0ee7daa3f">00496</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV14               RCC_CFGR2_PREDIV2_DIV14  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 14 */</span>
<a name="l00497"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#gae4bfacef2da1cd113735456ae4a648b0">00497</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV15               RCC_CFGR2_PREDIV2_DIV15  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 15 */</span>
<a name="l00498"></a><a class="code" href="group__RCCEx__Prediv2__Factor.html#ga81ca14eaeee828624433da6cf5cd5385">00498</a> <span class="preprocessor">#define RCC_HSE_PREDIV2_DIV16               RCC_CFGR2_PREDIV2_DIV16  </span><span class="comment">/*!&lt; PREDIV2 input clock divided by 16 */</span>
<a name="l00499"></a>00499 <span class="comment"></span>
<a name="l00500"></a>00500 <span class="comment">/**</span>
<a name="l00501"></a>00501 <span class="comment">  * @}</span>
<a name="l00502"></a>00502 <span class="comment">  */</span>
<a name="l00503"></a>00503 <span class="comment"></span>
<a name="l00504"></a>00504 <span class="comment">/** @defgroup RCCEx_PLL2_Config PLL Config</span>
<a name="l00505"></a>00505 <span class="comment">  * @{</span>
<a name="l00506"></a>00506 <span class="comment">  */</span>
<a name="l00507"></a><a class="code" href="group__RCCEx__PLL2__Config.html#ga3df3b821e4efd8d78ed6fcced12fcbb0">00507</a> <span class="preprocessor">#define RCC_PLL2_NONE                      0x00000000U</span>
<a name="l00508"></a><a class="code" href="group__RCCEx__PLL2__Config.html#gad8d9af575cf34dc6bf416f5c80ec2377">00508</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL2_OFF                       0x00000001U</span>
<a name="l00509"></a><a class="code" href="group__RCCEx__PLL2__Config.html#ga585252d705e5b1647049b43d72498009">00509</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL2_ON                        0x00000002U</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00511"></a>00511 <span class="comment">/**</span>
<a name="l00512"></a>00512 <span class="comment">  * @}</span>
<a name="l00513"></a>00513 <span class="comment">  */</span>
<a name="l00514"></a>00514 <span class="comment"></span>
<a name="l00515"></a>00515 <span class="comment">/** @defgroup RCCEx_PLL2_Multiplication_Factor PLL2 Multiplication Factor</span>
<a name="l00516"></a>00516 <span class="comment">  * @{</span>
<a name="l00517"></a>00517 <span class="comment">  */</span>
<a name="l00518"></a>00518 
<a name="l00519"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga6ada5388ef796a8cce7be8dcc7c51f4f">00519</a> <span class="preprocessor">#define RCC_PLL2_MUL8                   RCC_CFGR2_PLL2MUL8   </span><span class="comment">/*!&lt; PLL2 input clock * 8 */</span>
<a name="l00520"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#gace7ab6e428feb3cb8b7cd207cda7a453">00520</a> <span class="preprocessor">#define RCC_PLL2_MUL9                   RCC_CFGR2_PLL2MUL9   </span><span class="comment">/*!&lt; PLL2 input clock * 9 */</span>
<a name="l00521"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga7ecae8ea875e656ad5ef50da990c8763">00521</a> <span class="preprocessor">#define RCC_PLL2_MUL10                  RCC_CFGR2_PLL2MUL10  </span><span class="comment">/*!&lt; PLL2 input clock * 10 */</span>
<a name="l00522"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#gad02c7dc77c2b7fd03ccbebde48254378">00522</a> <span class="preprocessor">#define RCC_PLL2_MUL11                  RCC_CFGR2_PLL2MUL11  </span><span class="comment">/*!&lt; PLL2 input clock * 11 */</span>
<a name="l00523"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga5020a4a21fcd55af1fae3ea0ce780328">00523</a> <span class="preprocessor">#define RCC_PLL2_MUL12                  RCC_CFGR2_PLL2MUL12  </span><span class="comment">/*!&lt; PLL2 input clock * 12 */</span>
<a name="l00524"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#gacce21515ef554cad6776897c10f782c9">00524</a> <span class="preprocessor">#define RCC_PLL2_MUL13                  RCC_CFGR2_PLL2MUL13  </span><span class="comment">/*!&lt; PLL2 input clock * 13 */</span>
<a name="l00525"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga0fcbd85a0f8496df9003ef3cbb152f8b">00525</a> <span class="preprocessor">#define RCC_PLL2_MUL14                  RCC_CFGR2_PLL2MUL14  </span><span class="comment">/*!&lt; PLL2 input clock * 14 */</span>
<a name="l00526"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#ga42f7071e4008d0b2600d1eee8218d67e">00526</a> <span class="preprocessor">#define RCC_PLL2_MUL16                  RCC_CFGR2_PLL2MUL16  </span><span class="comment">/*!&lt; PLL2 input clock * 16 */</span>
<a name="l00527"></a><a class="code" href="group__RCCEx__PLL2__Multiplication__Factor.html#gaf955708383158ac3c0cf4d3f65c0dae8">00527</a> <span class="preprocessor">#define RCC_PLL2_MUL20                  RCC_CFGR2_PLL2MUL20  </span><span class="comment">/*!&lt; PLL2 input clock * 20 */</span>
<a name="l00528"></a>00528 <span class="comment"></span>
<a name="l00529"></a>00529 <span class="comment">/**</span>
<a name="l00530"></a>00530 <span class="comment">  * @}</span>
<a name="l00531"></a>00531 <span class="comment">  */</span>
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00534"></a>00534 <span class="comment"></span>
<a name="l00535"></a>00535 <span class="comment">/** @defgroup RCCEx_PLL_Multiplication_Factor PLL Multiplication Factor</span>
<a name="l00536"></a>00536 <span class="comment">  * @{</span>
<a name="l00537"></a>00537 <span class="comment">  */</span>
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL2                    RCC_CFGR_PLLMULL2</span>
<a name="l00542"></a>00542 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL3                    RCC_CFGR_PLLMULL3</span>
<a name="l00543"></a>00543 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00544"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#ga2aedc8bc6552d98fb748b58a2379820b">00544</a> <span class="preprocessor">#define RCC_PLL_MUL4                    RCC_CFGR_PLLMULL4</span>
<a name="l00545"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL5                    RCC_CFGR_PLLMULL5</span>
<a name="l00546"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#gae2f8dd748556470dcac6901ac7a3e650">00546</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL6                    RCC_CFGR_PLLMULL6</span>
<a name="l00547"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#gae215b8ba691fe0ea413c45d56e77eca0">00547</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL7                    RCC_CFGR_PLLMULL7</span>
<a name="l00548"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL8                    RCC_CFGR_PLLMULL8</span>
<a name="l00549"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL9                    RCC_CFGR_PLLMULL9</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00551"></a><a class="code" href="group__RCCEx__PLL__Multiplication__Factor.html#gaa2649e47772cb1f882cb09f67ebac155">00551</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL6_5                  RCC_CFGR_PLLMULL6_5</span>
<a name="l00552"></a>00552 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL10                   RCC_CFGR_PLLMULL10</span>
<a name="l00554"></a>00554 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL11                   RCC_CFGR_PLLMULL11</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL12                   RCC_CFGR_PLLMULL12</span>
<a name="l00556"></a>00556 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL13                   RCC_CFGR_PLLMULL13</span>
<a name="l00557"></a>00557 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL14                   RCC_CFGR_PLLMULL14</span>
<a name="l00558"></a>00558 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL15                   RCC_CFGR_PLLMULL15</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span><span class="preprocessor">#define RCC_PLL_MUL16                   RCC_CFGR_PLLMULL16</span>
<a name="l00560"></a>00560 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l00561"></a>00561 <span class="comment"></span>
<a name="l00562"></a>00562 <span class="comment">/**</span>
<a name="l00563"></a>00563 <span class="comment">  * @}</span>
<a name="l00564"></a>00564 <span class="comment">  */</span>
<a name="l00565"></a>00565 <span class="comment"></span>
<a name="l00566"></a>00566 <span class="comment">/** @defgroup RCCEx_MCO1_Clock_Source MCO1 Clock Source</span>
<a name="l00567"></a>00567 <span class="comment">  * @{</span>
<a name="l00568"></a>00568 <span class="comment">  */</span>
<a name="l00569"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#ga725a16362f3324ef5866dc5a1ff07cf5">00569</a> <span class="preprocessor">#define RCC_MCO1SOURCE_NOCLOCK           ((uint32_t)RCC_CFGR_MCO_NOCLOCK)</span>
<a name="l00570"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#gae8ca2959a1252ecd319843da02c79526">00570</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_SYSCLK            ((uint32_t)RCC_CFGR_MCO_SYSCLK)</span>
<a name="l00571"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#gad99c388c455852143220397db3730635">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSI               ((uint32_t)RCC_CFGR_MCO_HSI)</span>
<a name="l00572"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#ga5582d2ab152eb440a6cc3ae4833b043f">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_HSE               ((uint32_t)RCC_CFGR_MCO_HSE)</span>
<a name="l00573"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLLCLK            ((uint32_t)RCC_CFGR_MCO_PLLCLK_DIV2)</span>
<a name="l00574"></a>00574 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00575"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#gae3d8affc9d1e70d5c65a83aa9a4c00e3">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLL2CLK           ((uint32_t)RCC_CFGR_MCO_PLL2CLK)</span>
<a name="l00576"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#gaaee0692d4c6fda747c6d29293b2b9f60">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLL3CLK_DIV2      ((uint32_t)RCC_CFGR_MCO_PLL3CLK_DIV2)</span>
<a name="l00577"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#ga709d16e9f704189727072ab039960208">00577</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_EXT_HSE           ((uint32_t)RCC_CFGR_MCO_EXT_HSE)</span>
<a name="l00578"></a><a class="code" href="group__RCCEx__MCO1__Clock__Source.html#ga025c75531fa8b72275b28b324aae5edb">00578</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_MCO1SOURCE_PLL3CLK           ((uint32_t)RCC_CFGR_MCO_PLL3CLK)</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span>
<a name="l00580"></a>00580 <span class="comment">/**</span>
<a name="l00581"></a>00581 <span class="comment">  * @}</span>
<a name="l00582"></a>00582 <span class="comment">  */</span>
<a name="l00583"></a>00583 
<a name="l00584"></a>00584 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_Interrupt RCCEx Interrupt</span>
<a name="l00586"></a>00586 <span class="comment">  * @{</span>
<a name="l00587"></a>00587 <span class="comment">  */</span>
<a name="l00588"></a><a class="code" href="group__RCCEx__Interrupt.html#gaefaac7cea56a4e13482cafd21e16ad47">00588</a> <span class="preprocessor">#define RCC_IT_PLL2RDY                   ((uint8_t)RCC_CIR_PLL2RDYF)</span>
<a name="l00589"></a><a class="code" href="group__RCCEx__Interrupt.html#ga6468ff3bad854272cf1120ffbf69b7ac">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_IT_PLLI2SRDY                 ((uint8_t)RCC_CIR_PLL3RDYF)</span>
<a name="l00590"></a>00590 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00591"></a>00591 <span class="comment">  * @}</span>
<a name="l00592"></a>00592 <span class="comment">  */</span>  
<a name="l00593"></a>00593 <span class="comment"></span>
<a name="l00594"></a>00594 <span class="comment">/** @defgroup RCCEx_Flag RCCEx Flag</span>
<a name="l00595"></a>00595 <span class="comment">  *        Elements values convention: 0XXYYYYYb</span>
<a name="l00596"></a>00596 <span class="comment">  *           - YYYYY  : Flag position in the register</span>
<a name="l00597"></a>00597 <span class="comment">  *           - XX  : Register index</span>
<a name="l00598"></a>00598 <span class="comment">  *                 - 01: CR register</span>
<a name="l00599"></a>00599 <span class="comment">  * @{</span>
<a name="l00600"></a>00600 <span class="comment">  */</span>
<a name="l00601"></a>00601 <span class="comment">/* Flags in the CR register */</span>
<a name="l00602"></a><a class="code" href="group__RCCEx__Flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">00602</a> <span class="preprocessor">#define RCC_FLAG_PLL2RDY                  ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLL2RDY_Pos))</span>
<a name="l00603"></a><a class="code" href="group__RCCEx__Flag.html#ga31e67a9f19cf673acf196d19f443f3d5">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define RCC_FLAG_PLLI2SRDY                ((uint8_t)((CR_REG_INDEX &lt;&lt; 5U) | RCC_CR_PLL3RDY_Pos))</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00605"></a>00605 <span class="comment">  * @}</span>
<a name="l00606"></a>00606 <span class="comment">  */</span> 
<a name="l00607"></a>00607 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span>
<a name="l00608"></a>00608 <span class="comment"></span>
<a name="l00609"></a>00609 <span class="comment">/**</span>
<a name="l00610"></a>00610 <span class="comment">  * @}</span>
<a name="l00611"></a>00611 <span class="comment">  */</span>
<a name="l00612"></a>00612 
<a name="l00613"></a>00613 <span class="comment">/* Exported macro ------------------------------------------------------------*/</span><span class="comment"></span>
<a name="l00614"></a>00614 <span class="comment">/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros</span>
<a name="l00615"></a>00615 <span class="comment"> * @{</span>
<a name="l00616"></a>00616 <span class="comment"> */</span>
<a name="l00617"></a>00617 <span class="comment"></span>
<a name="l00618"></a>00618 <span class="comment">/** @defgroup RCCEx_Peripheral_Clock_Enable_Disable Peripheral Clock Enable Disable</span>
<a name="l00619"></a>00619 <span class="comment">  * @brief  Enable or disable the AHB1 peripheral clock.</span>
<a name="l00620"></a>00620 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00621"></a>00621 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l00622"></a>00622 <span class="comment">  *         using it.   </span>
<a name="l00623"></a>00623 <span class="comment">  * @{</span>
<a name="l00624"></a>00624 <span class="comment">  */</span>
<a name="l00625"></a>00625 
<a name="l00626"></a>00626 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l00627"></a>00627 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\</span>
<a name="l00628"></a>00628 <span class="preprocessor"> || defined  (STM32F100xE)</span>
<a name="l00629"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga1b5c4bd52d8e7c70e105dd415a191afd">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DMA2_CLK_ENABLE()   do { \</span>
<a name="l00630"></a>00630 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00631"></a>00631 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\</span>
<a name="l00632"></a>00632 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00633"></a>00633                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_DMA2EN);\
<a name="l00634"></a>00634                                         UNUSED(tmpreg); \
<a name="l00635"></a>00635                                       } while(0U)
<a name="l00636"></a>00636 
<a name="l00637"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaa97383d7ee14e9a638eb8c9ba35658f0">00637</a> <span class="preprocessor">#define __HAL_RCC_DMA2_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_DMA2EN))</span>
<a name="l00638"></a>00638 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */</span>
<a name="l00639"></a>00639 
<a name="l00640"></a>00640 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l00641"></a>00641 <span class="preprocessor"> || defined(STM32F103xG) || defined  (STM32F100xE)</span>
<a name="l00642"></a>00642 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \</span>
<a name="l00643"></a>00643 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00644"></a>00644 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FSMCEN);\</span>
<a name="l00645"></a>00645 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00646"></a>00646                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_FSMCEN);\
<a name="l00647"></a>00647                                         UNUSED(tmpreg); \
<a name="l00648"></a>00648                                       } while(0U)
<a name="l00649"></a>00649 
<a name="l00650"></a>00650 <span class="preprocessor">#define __HAL_RCC_FSMC_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_FSMCEN))</span>
<a name="l00651"></a>00651 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */</span>
<a name="l00652"></a>00652 
<a name="l00653"></a>00653 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SDIO_CLK_ENABLE()   do { \</span>
<a name="l00655"></a>00655 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00656"></a>00656 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SDIOEN);\</span>
<a name="l00657"></a>00657 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00658"></a>00658                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_SDIOEN);\
<a name="l00659"></a>00659                                         UNUSED(tmpreg); \
<a name="l00660"></a>00660                                       } while(0U)
<a name="l00661"></a>00661 
<a name="l00662"></a>00662 
<a name="l00663"></a>00663 <span class="preprocessor">#define __HAL_RCC_SDIO_CLK_DISABLE()        (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_SDIOEN))</span>
<a name="l00664"></a>00664 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span>
<a name="l00665"></a>00665 
<a name="l00666"></a>00666 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00667"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gade1fdadf89ca65cdaf8fc75de7a3aa1e">00667</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()   do { \</span>
<a name="l00668"></a>00668 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00669"></a>00669 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_OTGFSEN);\</span>
<a name="l00670"></a>00670 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00671"></a>00671                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_OTGFSEN);\
<a name="l00672"></a>00672                                         UNUSED(tmpreg); \
<a name="l00673"></a>00673                                       } while(0U)
<a name="l00674"></a>00674 
<a name="l00675"></a>00675 
<a name="l00676"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga2564a1cc04e854a0aa895416f11e32a6">00676</a> <span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()       (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_OTGFSEN))</span>
<a name="l00677"></a>00677 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span>
<a name="l00678"></a>00678 
<a name="l00679"></a>00679 <span class="preprocessor">#if defined(STM32F107xC)</span>
<a name="l00680"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaeb36ed97470ac9e2882e2e5c21ecc90f">00680</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \</span>
<a name="l00681"></a>00681 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00682"></a>00682 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACEN);\</span>
<a name="l00683"></a>00683 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00684"></a>00684                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACEN);\
<a name="l00685"></a>00685                                         UNUSED(tmpreg); \
<a name="l00686"></a>00686                                       } while(0U)
<a name="l00687"></a>00687 
<a name="l00688"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gabe01a8a3b090f57905520b639c22dd3d">00688</a> <span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_ENABLE()   do { \</span>
<a name="l00689"></a>00689 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00690"></a>00690 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACTXEN);\</span>
<a name="l00691"></a>00691 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00692"></a>00692                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACTXEN);\
<a name="l00693"></a>00693                                         UNUSED(tmpreg); \
<a name="l00694"></a>00694                                       } while(0U)
<a name="l00695"></a>00695 
<a name="l00696"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga0c54c27fb4b2ffba0bdefbb4b76369e8">00696</a> <span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_ENABLE()   do { \</span>
<a name="l00697"></a>00697 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00698"></a>00698 <span class="preprocessor">                                        SET_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACRXEN);\</span>
<a name="l00699"></a>00699 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00700"></a>00700                                         tmpreg = READ_BIT(RCC-&gt;AHBENR, RCC_AHBENR_ETHMACRXEN);\
<a name="l00701"></a>00701                                         UNUSED(tmpreg); \
<a name="l00702"></a>00702                                       } while(0U)
<a name="l00703"></a>00703 
<a name="l00704"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga02d914a6a539a0e9d2d288d4def5ccd9">00704</a> <span class="preprocessor">#define __HAL_RCC_ETHMAC_CLK_DISABLE()      (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACEN))</span>
<a name="l00705"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga97a0dff6a546d541c668a798df4c6ad6">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_CLK_DISABLE()    (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACTXEN))</span>
<a name="l00706"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga1822e8d34fbcef1e531e6d93eaa52ea0">00706</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_CLK_DISABLE()    (RCC-&gt;AHBENR &amp;= ~(RCC_AHBENR_ETHMACRXEN))</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00708"></a>00708 <span class="comment">/**</span>
<a name="l00709"></a>00709 <span class="comment">  * @brief  Enable ETHERNET clock.</span>
<a name="l00710"></a>00710 <span class="comment">  */</span>
<a name="l00711"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#gaaec2db8be7cd6f6a9b0a6291070a16b6">00711</a> <span class="preprocessor">#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \</span>
<a name="l00712"></a>00712 <span class="preprocessor">                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \</span>
<a name="l00713"></a>00713 <span class="preprocessor">                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \</span>
<a name="l00714"></a>00714 <span class="preprocessor">                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \</span>
<a name="l00715"></a>00715 <span class="preprocessor">                                      } while(0U)</span>
<a name="l00716"></a>00716 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l00717"></a>00717 <span class="comment">  * @brief  Disable ETHERNET clock.</span>
<a name="l00718"></a>00718 <span class="comment">  */</span>
<a name="l00719"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Enable__Disable.html#ga3111da9e2c834663c494ad725928ac6d">00719</a> <span class="preprocessor">#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \</span>
<a name="l00720"></a>00720 <span class="preprocessor">                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \</span>
<a name="l00721"></a>00721 <span class="preprocessor">                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \</span>
<a name="l00722"></a>00722 <span class="preprocessor">                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \</span>
<a name="l00723"></a>00723 <span class="preprocessor">                                        } while(0U)</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>                                     
<a name="l00725"></a>00725 <span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC*/</span>
<a name="l00726"></a>00726 <span class="comment"></span>
<a name="l00727"></a>00727 <span class="comment">/**</span>
<a name="l00728"></a>00728 <span class="comment">  * @}</span>
<a name="l00729"></a>00729 <span class="comment">  */</span>
<a name="l00730"></a>00730 <span class="comment"></span>
<a name="l00731"></a>00731 <span class="comment">/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status</span>
<a name="l00732"></a>00732 <span class="comment">  * @brief  Get the enable or disable status of the AHB1 peripheral clock.</span>
<a name="l00733"></a>00733 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00734"></a>00734 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l00735"></a>00735 <span class="comment">  *         using it.</span>
<a name="l00736"></a>00736 <span class="comment">  * @{</span>
<a name="l00737"></a>00737 <span class="comment">  */</span>
<a name="l00738"></a>00738 
<a name="l00739"></a>00739 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l00740"></a>00740 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined  (STM32F107xC)\</span>
<a name="l00741"></a>00741 <span class="preprocessor"> || defined  (STM32F100xE)</span>
<a name="l00742"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad0ccdaf669ea327e80c455db4dc36177">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) != RESET)</span>
<a name="l00743"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga725d2a38d8519867922438d48a5885cf">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DMA2_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_DMA2EN)) == RESET)</span>
<a name="l00744"></a>00744 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F105xC || STM32F107xC || STM32F100xE */</span>
<a name="l00745"></a>00745 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l00746"></a>00746 <span class="preprocessor"> || defined(STM32F103xG) || defined  (STM32F100xE)</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) != RESET)</span>
<a name="l00748"></a>00748 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_FSMC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_FSMCEN)) == RESET)</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG || STM32F100xE */</span>
<a name="l00750"></a>00750 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SDIOEN)) != RESET)</span>
<a name="l00752"></a>00752 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SDIO_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_SDIOEN)) == RESET)</span>
<a name="l00753"></a>00753 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span>
<a name="l00754"></a>00754 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00755"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaa4b2148406841d5459e86a25c277e0a3">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) != RESET)</span>
<a name="l00756"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gad1a3a82461316522f4cb37d3aad3fd23">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_OTGFSEN)) == RESET)</span>
<a name="l00757"></a>00757 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC*/</span>
<a name="l00758"></a>00758 <span class="preprocessor">#if defined(STM32F107xC)</span>
<a name="l00759"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga7ff89028a8931f448060bb44a2321824">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) != RESET)</span>
<a name="l00760"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gabee19b45f83d965f41e8dc4c1c16c0a8">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACEN)) == RESET)</span>
<a name="l00761"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gac214e7083cd67739079f21f2c8379539">00761</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) != RESET)</span>
<a name="l00762"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gaaefc294cb1ac77b8a8f869c1c609dc84">00762</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACTXEN)) == RESET)</span>
<a name="l00763"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#gae3ea476946728b6188dd597cc010c7aa">00763</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()       ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) != RESET)</span>
<a name="l00764"></a><a class="code" href="group__RCCEx__AHB1__Peripheral__Clock__Enable__Disable__Status.html#ga2ac650ebf761120564827043b057ec39">00764</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()      ((RCC-&gt;AHBENR &amp; (RCC_AHBENR_ETHMACRXEN)) == RESET)</span>
<a name="l00765"></a>00765 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC*/</span>
<a name="l00766"></a>00766 <span class="comment"></span>
<a name="l00767"></a>00767 <span class="comment">/**</span>
<a name="l00768"></a>00768 <span class="comment">  * @}</span>
<a name="l00769"></a>00769 <span class="comment">  */</span>
<a name="l00770"></a>00770 <span class="comment"></span>
<a name="l00771"></a>00771 <span class="comment">/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Clock Enable Disable</span>
<a name="l00772"></a>00772 <span class="comment">  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.</span>
<a name="l00773"></a>00773 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l00774"></a>00774 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l00775"></a>00775 <span class="comment">  *         using it. </span>
<a name="l00776"></a>00776 <span class="comment">  * @{   </span>
<a name="l00777"></a>00777 <span class="comment">  */</span>
<a name="l00778"></a>00778 
<a name="l00779"></a>00779 <span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span>
<a name="l00780"></a>00780 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span>
<a name="l00781"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga886a8892d3ad60d020ccb1e0d2d6f06c">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \</span>
<a name="l00782"></a>00782 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00783"></a>00783 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\</span>
<a name="l00784"></a>00784 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00785"></a>00785                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN1EN);\
<a name="l00786"></a>00786                                         UNUSED(tmpreg); \
<a name="l00787"></a>00787                                       } while(0U)
<a name="l00788"></a>00788 
<a name="l00789"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gad8f3d2055731b09adc0e9588a1dce823">00789</a> <span class="preprocessor">#define __HAL_RCC_CAN1_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN1EN))</span>
<a name="l00790"></a>00790 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l00791"></a>00791 
<a name="l00792"></a>00792 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span>
<a name="l00793"></a>00793 <span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span>
<a name="l00794"></a>00794 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span>
<a name="l00795"></a>00795 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00796"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gaf9b08205c361d1779b6c7a3afdb67e7c">00796</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM4_CLK_ENABLE()   do { \</span>
<a name="l00797"></a>00797 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00798"></a>00798 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\</span>
<a name="l00799"></a>00799 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00800"></a>00800                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM4EN);\
<a name="l00801"></a>00801                                         UNUSED(tmpreg); \
<a name="l00802"></a>00802                                       } while(0U)
<a name="l00803"></a>00803 
<a name="l00804"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga12352adbb876f2b827d6ac3a04d94e26">00804</a> <span class="preprocessor">#define __HAL_RCC_SPI2_CLK_ENABLE()   do { \</span>
<a name="l00805"></a>00805 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00806"></a>00806 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\</span>
<a name="l00807"></a>00807 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00808"></a>00808                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI2EN);\
<a name="l00809"></a>00809                                         UNUSED(tmpreg); \
<a name="l00810"></a>00810                                       } while(0U)
<a name="l00811"></a>00811 
<a name="l00812"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga34a7bf921d694c001b67dcd531c807a3">00812</a> <span class="preprocessor">#define __HAL_RCC_USART3_CLK_ENABLE()   do { \</span>
<a name="l00813"></a>00813 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00814"></a>00814 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\</span>
<a name="l00815"></a>00815 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00816"></a>00816                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USART3EN);\
<a name="l00817"></a>00817                                         UNUSED(tmpreg); \
<a name="l00818"></a>00818                                       } while(0U)
<a name="l00819"></a>00819 
<a name="l00820"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga7826848ae938c7f59984d12bc883a6f0">00820</a> <span class="preprocessor">#define __HAL_RCC_I2C2_CLK_ENABLE()   do { \</span>
<a name="l00821"></a>00821 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00822"></a>00822 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\</span>
<a name="l00823"></a>00823 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00824"></a>00824                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_I2C2EN);\
<a name="l00825"></a>00825                                         UNUSED(tmpreg); \
<a name="l00826"></a>00826                                       } while(0U)
<a name="l00827"></a>00827 
<a name="l00828"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga8888dfd8a1e50f8019f581506ec776d8">00828</a> <span class="preprocessor">#define __HAL_RCC_TIM4_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM4EN))</span>
<a name="l00829"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gabb56a85a6424a60da8edc681f3a1c918">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI2EN))</span>
<a name="l00830"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga5b0866dac14f73ddeafa6308ac447bec">00830</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART3_CLK_DISABLE()      (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USART3EN))</span>
<a name="l00831"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga3ebc5988bcf1e2965ed482fd76c67b22">00831</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_I2C2EN))</span>
<a name="l00832"></a>00832 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l00833"></a>00833 
<a name="l00834"></a>00834 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l00835"></a>00835 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l00836"></a>00836 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_CLK_ENABLE()   do { \</span>
<a name="l00837"></a>00837 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00838"></a>00838 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\</span>
<a name="l00839"></a>00839 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00840"></a>00840                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_USBEN);\
<a name="l00841"></a>00841                                         UNUSED(tmpreg); \
<a name="l00842"></a>00842                                       } while(0U)
<a name="l00843"></a>00843 
<a name="l00844"></a>00844 <span class="preprocessor">#define __HAL_RCC_USB_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_USBEN))</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l00846"></a>00846 
<a name="l00847"></a>00847 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l00848"></a>00848 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l00849"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gab6669f7a9f892e39fb22b349c1afd78d">00849</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span>
<a name="l00850"></a>00850 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00851"></a>00851 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span>
<a name="l00852"></a>00852 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00853"></a>00853                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\
<a name="l00854"></a>00854                                         UNUSED(tmpreg); \
<a name="l00855"></a>00855                                       } while(0U)
<a name="l00856"></a>00856 
<a name="l00857"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga669982035ad2dd6cf095fd8b281f9dab">00857</a> <span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span>
<a name="l00858"></a>00858 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00859"></a>00859 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span>
<a name="l00860"></a>00860 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00861"></a>00861                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\
<a name="l00862"></a>00862                                         UNUSED(tmpreg); \
<a name="l00863"></a>00863                                       } while(0U)
<a name="l00864"></a>00864 
<a name="l00865"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga92313068bbe6883497ca424b24f31d44">00865</a> <span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span>
<a name="l00866"></a>00866 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00867"></a>00867 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span>
<a name="l00868"></a>00868 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00869"></a>00869                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\
<a name="l00870"></a>00870                                         UNUSED(tmpreg); \
<a name="l00871"></a>00871                                       } while(0U)
<a name="l00872"></a>00872 
<a name="l00873"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga16612e19c1a7d4cd3c601bf2be916026">00873</a> <span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span>
<a name="l00874"></a>00874 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00875"></a>00875 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span>
<a name="l00876"></a>00876 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00877"></a>00877                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\
<a name="l00878"></a>00878                                         UNUSED(tmpreg); \
<a name="l00879"></a>00879                                       } while(0U)
<a name="l00880"></a>00880 
<a name="l00881"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga4a09294d81a526606fb6e2a8bd8f2955">00881</a> <span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span>
<a name="l00882"></a>00882 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00883"></a>00883 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span>
<a name="l00884"></a>00884 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00885"></a>00885                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\
<a name="l00886"></a>00886                                         UNUSED(tmpreg); \
<a name="l00887"></a>00887                                       } while(0U)
<a name="l00888"></a>00888 
<a name="l00889"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga801a26037f0fd4fa1bad78fefe677f89">00889</a> <span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span>
<a name="l00890"></a>00890 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00891"></a>00891 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span>
<a name="l00892"></a>00892 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00893"></a>00893                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\
<a name="l00894"></a>00894                                         UNUSED(tmpreg); \
<a name="l00895"></a>00895                                       } while(0U)
<a name="l00896"></a>00896 
<a name="l00897"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gabf537ba2ca2f41342fdfb724b1f3f260">00897</a> <span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span>
<a name="l00898"></a>00898 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00899"></a>00899 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span>
<a name="l00900"></a>00900 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00901"></a>00901                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\
<a name="l00902"></a>00902                                         UNUSED(tmpreg); \
<a name="l00903"></a>00903                                       } while(0U)
<a name="l00904"></a>00904 
<a name="l00905"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga44f246a1407fadc350e416e4c3256f6e">00905</a> <span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span>
<a name="l00906"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga1ee14a6e314a50eee7a1a09482a25abf">00906</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span>
<a name="l00907"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga865f11c3f70a9b85ebc5f09baf60eec9">00907</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span>
<a name="l00908"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gadc6ab93c1c538a7f2ee24a85a6831274">00908</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span>
<a name="l00909"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga0c7d9a072dd5ad3f28220667001bfc08">00909</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span>
<a name="l00910"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga8a95ee8616f039fd0b00b0efa7297e6c">00910</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span>
<a name="l00911"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga6817d8397756e235e5d29e980c7dbb47">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l00913"></a>00913 
<a name="l00914"></a>00914 <span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span>
<a name="l00915"></a>00915 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \</span>
<a name="l00916"></a>00916 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00917"></a>00917 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\</span>
<a name="l00918"></a>00918 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00919"></a>00919                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM6EN);\
<a name="l00920"></a>00920                                         UNUSED(tmpreg); \
<a name="l00921"></a>00921                                       } while(0U)
<a name="l00922"></a>00922 
<a name="l00923"></a>00923 <span class="preprocessor">#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \</span>
<a name="l00924"></a>00924 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00925"></a>00925 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\</span>
<a name="l00926"></a>00926 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00927"></a>00927                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM7EN);\
<a name="l00928"></a>00928                                         UNUSED(tmpreg); \
<a name="l00929"></a>00929                                       } while(0U)
<a name="l00930"></a>00930 
<a name="l00931"></a>00931 <span class="preprocessor">#define __HAL_RCC_DAC_CLK_ENABLE()   do { \</span>
<a name="l00932"></a>00932 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00933"></a>00933 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\</span>
<a name="l00934"></a>00934 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00935"></a>00935                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_DACEN);\
<a name="l00936"></a>00936                                         UNUSED(tmpreg); \
<a name="l00937"></a>00937                                       } while(0U)
<a name="l00938"></a>00938 
<a name="l00939"></a>00939 <span class="preprocessor">#define __HAL_RCC_CEC_CLK_ENABLE()   do { \</span>
<a name="l00940"></a>00940 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00941"></a>00941 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\</span>
<a name="l00942"></a>00942 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00943"></a>00943                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CECEN);\
<a name="l00944"></a>00944                                         UNUSED(tmpreg); \
<a name="l00945"></a>00945                                       } while(0U)
<a name="l00946"></a>00946 
<a name="l00947"></a>00947 <span class="preprocessor">#define __HAL_RCC_TIM6_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM6EN))</span>
<a name="l00948"></a>00948 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM7EN))</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_DACEN))</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CEC_CLK_DISABLE()         (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CECEN))</span>
<a name="l00951"></a>00951 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l00952"></a>00952 
<a name="l00953"></a>00953 <span class="preprocessor">#ifdef STM32F100xE</span>
<a name="l00954"></a>00954 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_CLK_ENABLE()   do { \</span>
<a name="l00955"></a>00955 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00956"></a>00956 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\</span>
<a name="l00957"></a>00957 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00958"></a>00958                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM5EN);\
<a name="l00959"></a>00959                                         UNUSED(tmpreg); \
<a name="l00960"></a>00960                                       } while(0U)
<a name="l00961"></a>00961 
<a name="l00962"></a>00962 <span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span>
<a name="l00963"></a>00963 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00964"></a>00964 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span>
<a name="l00965"></a>00965 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00966"></a>00966                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\
<a name="l00967"></a>00967                                         UNUSED(tmpreg); \
<a name="l00968"></a>00968                                       } while(0U)
<a name="l00969"></a>00969 
<a name="l00970"></a>00970 <span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span>
<a name="l00971"></a>00971 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00972"></a>00972 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span>
<a name="l00973"></a>00973 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00974"></a>00974                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\
<a name="l00975"></a>00975                                         UNUSED(tmpreg); \
<a name="l00976"></a>00976                                       } while(0U)
<a name="l00977"></a>00977 
<a name="l00978"></a>00978 <span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span>
<a name="l00979"></a>00979 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00980"></a>00980 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span>
<a name="l00981"></a>00981 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00982"></a>00982                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\
<a name="l00983"></a>00983                                         UNUSED(tmpreg); \
<a name="l00984"></a>00984                                       } while(0U)
<a name="l00985"></a>00985 
<a name="l00986"></a>00986 <span class="preprocessor">#define __HAL_RCC_SPI3_CLK_ENABLE()   do { \</span>
<a name="l00987"></a>00987 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00988"></a>00988 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\</span>
<a name="l00989"></a>00989 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00990"></a>00990                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_SPI3EN);\
<a name="l00991"></a>00991                                         UNUSED(tmpreg); \
<a name="l00992"></a>00992                                       } while(0U)
<a name="l00993"></a>00993 
<a name="l00994"></a>00994 <span class="preprocessor">#define __HAL_RCC_UART4_CLK_ENABLE()   do { \</span>
<a name="l00995"></a>00995 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l00996"></a>00996 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\</span>
<a name="l00997"></a>00997 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l00998"></a>00998                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART4EN);\
<a name="l00999"></a>00999                                         UNUSED(tmpreg); \
<a name="l01000"></a>01000                                       } while(0U)
<a name="l01001"></a>01001 
<a name="l01002"></a>01002 <span class="preprocessor">#define __HAL_RCC_UART5_CLK_ENABLE()   do { \</span>
<a name="l01003"></a>01003 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01004"></a>01004 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\</span>
<a name="l01005"></a>01005 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01006"></a>01006                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_UART5EN);\
<a name="l01007"></a>01007                                         UNUSED(tmpreg); \
<a name="l01008"></a>01008                                       } while(0U)
<a name="l01009"></a>01009 
<a name="l01010"></a>01010 <span class="preprocessor">#define __HAL_RCC_TIM5_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM5EN))</span>
<a name="l01011"></a>01011 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span>
<a name="l01012"></a>01012 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span>
<a name="l01014"></a>01014 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_SPI3EN))</span>
<a name="l01015"></a>01015 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART4EN))</span>
<a name="l01016"></a>01016 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_UART5EN))</span>
<a name="l01017"></a>01017 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01018"></a>01018 
<a name="l01019"></a>01019 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01020"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#ga24dc2364cfd00eb8854073af7b1fbadd">01020</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \</span>
<a name="l01021"></a>01021 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01022"></a>01022 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\</span>
<a name="l01023"></a>01023 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01024"></a>01024                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_CAN2EN);\
<a name="l01025"></a>01025                                         UNUSED(tmpreg); \
<a name="l01026"></a>01026                                       } while(0U)
<a name="l01027"></a>01027 
<a name="l01028"></a><a class="code" href="group__RCCEx__APB1__Clock__Enable__Disable.html#gafdd330ba875df2bbda10222dcc37274c">01028</a> <span class="preprocessor">#define __HAL_RCC_CAN2_CLK_DISABLE()        (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_CAN2EN))</span>
<a name="l01029"></a>01029 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01030"></a>01030 
<a name="l01031"></a>01031 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01032"></a>01032 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_CLK_ENABLE()   do { \</span>
<a name="l01033"></a>01033 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01034"></a>01034 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\</span>
<a name="l01035"></a>01035 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01036"></a>01036                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM12EN);\
<a name="l01037"></a>01037                                         UNUSED(tmpreg); \
<a name="l01038"></a>01038                                       } while(0U)
<a name="l01039"></a>01039 
<a name="l01040"></a>01040 <span class="preprocessor">#define __HAL_RCC_TIM13_CLK_ENABLE()   do { \</span>
<a name="l01041"></a>01041 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01042"></a>01042 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\</span>
<a name="l01043"></a>01043 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01044"></a>01044                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM13EN);\
<a name="l01045"></a>01045                                         UNUSED(tmpreg); \
<a name="l01046"></a>01046                                       } while(0U)
<a name="l01047"></a>01047 
<a name="l01048"></a>01048 <span class="preprocessor">#define __HAL_RCC_TIM14_CLK_ENABLE()   do { \</span>
<a name="l01049"></a>01049 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01050"></a>01050 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\</span>
<a name="l01051"></a>01051 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01052"></a>01052                                         tmpreg = READ_BIT(RCC-&gt;APB1ENR, RCC_APB1ENR_TIM14EN);\
<a name="l01053"></a>01053                                         UNUSED(tmpreg); \
<a name="l01054"></a>01054                                       } while(0U)
<a name="l01055"></a>01055 
<a name="l01056"></a>01056 <span class="preprocessor">#define __HAL_RCC_TIM12_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM12EN))</span>
<a name="l01057"></a>01057 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM13EN))</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_CLK_DISABLE()       (RCC-&gt;APB1ENR &amp;= ~(RCC_APB1ENR_TIM14EN))</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span>
<a name="l01060"></a>01060 <span class="comment"></span>
<a name="l01061"></a>01061 <span class="comment">/**</span>
<a name="l01062"></a>01062 <span class="comment">  * @}</span>
<a name="l01063"></a>01063 <span class="comment">  */</span>
<a name="l01064"></a>01064 <span class="comment"></span>
<a name="l01065"></a>01065 <span class="comment">/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status</span>
<a name="l01066"></a>01066 <span class="comment">  * @brief  Get the enable or disable status of the APB1 peripheral clock.</span>
<a name="l01067"></a>01067 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l01068"></a>01068 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l01069"></a>01069 <span class="comment">  *         using it.</span>
<a name="l01070"></a>01070 <span class="comment">  * @{</span>
<a name="l01071"></a>01071 <span class="comment">  */</span>
<a name="l01072"></a>01072 
<a name="l01073"></a>01073 <span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span>
<a name="l01074"></a>01074 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span>
<a name="l01075"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga33330d380c0f0c7b3122e86aa3a1ae2c">01075</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) != RESET)</span>
<a name="l01076"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga817f67e1c99ce380a0e399efd8d32db0">01076</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN1_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN1EN)) == RESET)</span>
<a name="l01077"></a>01077 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l01078"></a>01078 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span>
<a name="l01079"></a>01079 <span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span>
<a name="l01080"></a>01080 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span>
<a name="l01081"></a>01081 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01082"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga62bee605d886067f86f890ee3af68eb5">01082</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) != RESET)</span>
<a name="l01083"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga30913be6e4b95cf2ebdf79647af18f34">01083</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM4EN)) == RESET)</span>
<a name="l01084"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga282522dda9557cf715be3ee13c031a5b">01084</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) != RESET)</span>
<a name="l01085"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gaab213cf8807d6e7e8b3867ffb404d763">01085</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI2EN)) == RESET)</span>
<a name="l01086"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5addec8b6604857d81c1386cad21c391">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) != RESET)</span>
<a name="l01087"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga9c6b66352f998564a6492d3e5d6aa536">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USART3EN)) == RESET)</span>
<a name="l01088"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga2ae540056d72f4230da38c082b6c34c1">01088</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) != RESET)</span>
<a name="l01089"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gae051ecb26de5c5b44f1827923c9837a5">01089</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_I2C2EN)) == RESET)</span>
<a name="l01090"></a>01090 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01091"></a>01091 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l01092"></a>01092 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01093"></a>01093 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) != RESET)</span>
<a name="l01094"></a>01094 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_USBEN)) == RESET)</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l01096"></a>01096 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l01097"></a>01097 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01098"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76f0a16fed0812fbab8bf15621939c8b">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span>
<a name="l01099"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gacbe7ae446991adf3d9d6102549a3faac">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span>
<a name="l01100"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb273361eaae66c857b5db26b639ff45">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span>
<a name="l01101"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga70e84a0b11a0dab64a048f8dd6bbafb2">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span>
<a name="l01102"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga5642c4226ce18792efeca9d39cb0c5e0">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span>
<a name="l01103"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gac230813514cd9ee769f8f46b83d83f23">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span>
<a name="l01104"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga3de049f8b2ad6c2d4561863021f9e2f9">01104</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span>
<a name="l01105"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga625e04cf32d6c74d418ba29368f680d4">01105</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span>
<a name="l01106"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga76b47e85a8669651c01256ec11ebdc3f">01106</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span>
<a name="l01107"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1384af5e720a24c083a2154c22e60391">01107</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span>
<a name="l01108"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gabb2b7e20045558372779949fb841ae00">01108</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span>
<a name="l01109"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga1e5611011911ef745b5e9d2c8d3160f6">01109</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span>
<a name="l01110"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga22c9af6855a6f9f9c947497908adcc9f">01110</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span>
<a name="l01111"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#gadb2c1ec9bfcc21993094506a39e08f33">01111</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01113"></a>01113 <span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span>
<a name="l01114"></a>01114 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) != RESET)</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM6EN)) == RESET)</span>
<a name="l01116"></a>01116 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) != RESET)</span>
<a name="l01117"></a>01117 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM7EN)) == RESET)</span>
<a name="l01118"></a>01118 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) != RESET)</span>
<a name="l01119"></a>01119 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_DACEN)) == RESET)</span>
<a name="l01120"></a>01120 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) != RESET)</span>
<a name="l01121"></a>01121 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CEC_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CECEN)) == RESET)</span>
<a name="l01122"></a>01122 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l01123"></a>01123 <span class="preprocessor">#ifdef STM32F100xE</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) != RESET)</span>
<a name="l01125"></a>01125 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM5EN)) == RESET)</span>
<a name="l01126"></a>01126 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span>
<a name="l01127"></a>01127 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span>
<a name="l01129"></a>01129 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span>
<a name="l01130"></a>01130 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span>
<a name="l01131"></a>01131 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span>
<a name="l01132"></a>01132 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) != RESET)</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_SPI3EN)) == RESET)</span>
<a name="l01134"></a>01134 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) != RESET)</span>
<a name="l01135"></a>01135 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART4EN)) == RESET)</span>
<a name="l01136"></a>01136 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) != RESET)</span>
<a name="l01137"></a>01137 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_UART5EN)) == RESET)</span>
<a name="l01138"></a>01138 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) != RESET)</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN2_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_CAN2EN)) == RESET)</span>
<a name="l01140"></a>01140 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01141"></a>01141 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01142"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga7afed5bd30e0175ae5e46e78173b112f">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) != RESET)</span>
<a name="l01143"></a><a class="code" href="group__RCCEx__APB1__Peripheral__Clock__Enable__Disable__Status.html#ga211c8274b7043802f9c746ac4f18e0fd">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM12EN)) == RESET)</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01145"></a>01145 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01146"></a>01146 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) != RESET)</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM13EN)) == RESET)</span>
<a name="l01148"></a>01148 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_ENABLED()       ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) != RESET)</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_IS_CLK_DISABLED()      ((RCC-&gt;APB1ENR &amp; (RCC_APB1ENR_TIM14EN)) == RESET)</span>
<a name="l01150"></a>01150 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span>
<a name="l01151"></a>01151 <span class="comment"></span>
<a name="l01152"></a>01152 <span class="comment">/**</span>
<a name="l01153"></a>01153 <span class="comment">  * @}</span>
<a name="l01154"></a>01154 <span class="comment">  */</span>
<a name="l01155"></a>01155 <span class="comment"></span>
<a name="l01156"></a>01156 <span class="comment">/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Clock Enable Disable</span>
<a name="l01157"></a>01157 <span class="comment">  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.</span>
<a name="l01158"></a>01158 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l01159"></a>01159 <span class="comment">  *         is disabled and the application software has to enable this clock before </span>
<a name="l01160"></a>01160 <span class="comment">  *         using it.</span>
<a name="l01161"></a>01161 <span class="comment">  * @{   </span>
<a name="l01162"></a>01162 <span class="comment">  */</span>
<a name="l01163"></a>01163 
<a name="l01164"></a>01164 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span>
<a name="l01165"></a>01165 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span>
<a name="l01166"></a>01166 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01167"></a><a class="code" href="group__RCCEx__APB2__Clock__Enable__Disable.html#ga39066209e4e4386d4924bb8ee31ff761">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \</span>
<a name="l01168"></a>01168 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01169"></a>01169 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\</span>
<a name="l01170"></a>01170 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01171"></a>01171                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC2EN);\
<a name="l01172"></a>01172                                         UNUSED(tmpreg); \
<a name="l01173"></a>01173                                       } while(0U)
<a name="l01174"></a>01174 
<a name="l01175"></a><a class="code" href="group__RCCEx__APB2__Clock__Enable__Disable.html#gab85790f59a2033b43e7b58e2bfd91aa7">01175</a> <span class="preprocessor">#define __HAL_RCC_ADC2_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC2EN))</span>
<a name="l01176"></a>01176 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span>
<a name="l01177"></a>01177 
<a name="l01178"></a>01178 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span>
<a name="l01179"></a>01179 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM15_CLK_ENABLE()   do { \</span>
<a name="l01180"></a>01180 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01181"></a>01181 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\</span>
<a name="l01182"></a>01182 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01183"></a>01183                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM15EN);\
<a name="l01184"></a>01184                                         UNUSED(tmpreg); \
<a name="l01185"></a>01185                                       } while(0U)
<a name="l01186"></a>01186 
<a name="l01187"></a>01187 <span class="preprocessor">#define __HAL_RCC_TIM16_CLK_ENABLE()   do { \</span>
<a name="l01188"></a>01188 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01189"></a>01189 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\</span>
<a name="l01190"></a>01190 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01191"></a>01191                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM16EN);\
<a name="l01192"></a>01192                                         UNUSED(tmpreg); \
<a name="l01193"></a>01193                                       } while(0U)
<a name="l01194"></a>01194 
<a name="l01195"></a>01195 <span class="preprocessor">#define __HAL_RCC_TIM17_CLK_ENABLE()   do { \</span>
<a name="l01196"></a>01196 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01197"></a>01197 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\</span>
<a name="l01198"></a>01198 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01199"></a>01199                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM17EN);\
<a name="l01200"></a>01200                                         UNUSED(tmpreg); \
<a name="l01201"></a>01201                                       } while(0U)
<a name="l01202"></a>01202 
<a name="l01203"></a>01203 <span class="preprocessor">#define __HAL_RCC_TIM15_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM15EN))</span>
<a name="l01204"></a>01204 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM16_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM16EN))</span>
<a name="l01205"></a>01205 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM17_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM17EN))</span>
<a name="l01206"></a>01206 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l01207"></a>01207 
<a name="l01208"></a>01208 <span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span>
<a name="l01209"></a>01209 <span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span>
<a name="l01210"></a>01210 <span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l01211"></a>01211 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l01212"></a><a class="code" href="group__RCCEx__APB2__Clock__Enable__Disable.html#ga2cba7d47b6aee57d469f1d8972d442f1">01212</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \</span>
<a name="l01213"></a>01213 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01214"></a>01214 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPEEN);\</span>
<a name="l01215"></a>01215 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01216"></a>01216                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPEEN);\
<a name="l01217"></a>01217                                         UNUSED(tmpreg); \
<a name="l01218"></a>01218                                       } while(0U)
<a name="l01219"></a>01219 
<a name="l01220"></a><a class="code" href="group__RCCEx__APB2__Clock__Enable__Disable.html#gad8982750e98b22493ae0677b3021b01b">01220</a> <span class="preprocessor">#define __HAL_RCC_GPIOE_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPEEN))</span>
<a name="l01221"></a>01221 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01222"></a>01222 
<a name="l01223"></a>01223 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l01224"></a>01224 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01225"></a>01225 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span>
<a name="l01226"></a>01226 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01227"></a>01227 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span>
<a name="l01228"></a>01228 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01229"></a>01229                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\
<a name="l01230"></a>01230                                         UNUSED(tmpreg); \
<a name="l01231"></a>01231                                       } while(0U)
<a name="l01232"></a>01232 
<a name="l01233"></a>01233 <span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span>
<a name="l01234"></a>01234 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01235"></a>01235 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span>
<a name="l01236"></a>01236 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01237"></a>01237                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\
<a name="l01238"></a>01238                                         UNUSED(tmpreg); \
<a name="l01239"></a>01239                                       } while(0U)
<a name="l01240"></a>01240 
<a name="l01241"></a>01241 <span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPFEN))</span>
<a name="l01242"></a>01242 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPGEN))</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span>
<a name="l01244"></a>01244 
<a name="l01245"></a>01245 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01246"></a>01246 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \</span>
<a name="l01247"></a>01247 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01248"></a>01248 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\</span>
<a name="l01249"></a>01249 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01250"></a>01250                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM8EN);\
<a name="l01251"></a>01251                                         UNUSED(tmpreg); \
<a name="l01252"></a>01252                                       } while(0U)
<a name="l01253"></a>01253 
<a name="l01254"></a>01254 <span class="preprocessor">#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \</span>
<a name="l01255"></a>01255 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01256"></a>01256 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\</span>
<a name="l01257"></a>01257 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01258"></a>01258                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_ADC3EN);\
<a name="l01259"></a>01259                                         UNUSED(tmpreg); \
<a name="l01260"></a>01260                                       } while(0U)
<a name="l01261"></a>01261 
<a name="l01262"></a>01262 <span class="preprocessor">#define __HAL_RCC_TIM8_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM8EN))</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC3_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_ADC3EN))</span>
<a name="l01264"></a>01264 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span>
<a name="l01265"></a>01265 
<a name="l01266"></a>01266 <span class="preprocessor">#if defined(STM32F100xE)</span>
<a name="l01267"></a>01267 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \</span>
<a name="l01268"></a>01268 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01269"></a>01269 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\</span>
<a name="l01270"></a>01270 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01271"></a>01271                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPFEN);\
<a name="l01272"></a>01272                                         UNUSED(tmpreg); \
<a name="l01273"></a>01273                                       } while(0U)
<a name="l01274"></a>01274 
<a name="l01275"></a>01275 <span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \</span>
<a name="l01276"></a>01276 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01277"></a>01277 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\</span>
<a name="l01278"></a>01278 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01279"></a>01279                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_IOPGEN);\
<a name="l01280"></a>01280                                         UNUSED(tmpreg); \
<a name="l01281"></a>01281                                       } while(0U)
<a name="l01282"></a>01282 
<a name="l01283"></a>01283 <span class="preprocessor">#define __HAL_RCC_GPIOF_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPFEN))</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_IOPGEN))</span>
<a name="l01285"></a>01285 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01286"></a>01286 
<a name="l01287"></a>01287 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM9_CLK_ENABLE()   do { \</span>
<a name="l01289"></a>01289 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01290"></a>01290 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\</span>
<a name="l01291"></a>01291 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01292"></a>01292                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM9EN);\
<a name="l01293"></a>01293                                         UNUSED(tmpreg); \
<a name="l01294"></a>01294                                       } while(0U)
<a name="l01295"></a>01295 
<a name="l01296"></a>01296 <span class="preprocessor">#define __HAL_RCC_TIM10_CLK_ENABLE()   do { \</span>
<a name="l01297"></a>01297 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01298"></a>01298 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\</span>
<a name="l01299"></a>01299 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01300"></a>01300                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM10EN);\
<a name="l01301"></a>01301                                         UNUSED(tmpreg); \
<a name="l01302"></a>01302                                       } while(0U)
<a name="l01303"></a>01303 
<a name="l01304"></a>01304 <span class="preprocessor">#define __HAL_RCC_TIM11_CLK_ENABLE()   do { \</span>
<a name="l01305"></a>01305 <span class="preprocessor">                                        __IO uint32_t tmpreg; \</span>
<a name="l01306"></a>01306 <span class="preprocessor">                                        SET_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\</span>
<a name="l01307"></a>01307 <span class="preprocessor">                                        </span><span class="comment">/* Delay after an RCC peripheral clock enabling */</span> \
<a name="l01308"></a>01308                                         tmpreg = READ_BIT(RCC-&gt;APB2ENR, RCC_APB2ENR_TIM11EN);\
<a name="l01309"></a>01309                                         UNUSED(tmpreg); \
<a name="l01310"></a>01310                                       } while(0U)
<a name="l01311"></a>01311 
<a name="l01312"></a>01312 <span class="preprocessor">#define __HAL_RCC_TIM9_CLK_DISABLE()        (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM9EN))</span>
<a name="l01313"></a>01313 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM10_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM10EN))</span>
<a name="l01314"></a>01314 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM11_CLK_DISABLE()       (RCC-&gt;APB2ENR &amp;= ~(RCC_APB2ENR_TIM11EN))</span>
<a name="l01315"></a>01315 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span>
<a name="l01316"></a>01316 <span class="comment"></span>
<a name="l01317"></a>01317 <span class="comment">/**</span>
<a name="l01318"></a>01318 <span class="comment">  * @}</span>
<a name="l01319"></a>01319 <span class="comment">  */</span>
<a name="l01320"></a>01320 <span class="comment"></span>
<a name="l01321"></a>01321 <span class="comment">/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status</span>
<a name="l01322"></a>01322 <span class="comment">  * @brief  Get the enable or disable status of the APB2 peripheral clock.</span>
<a name="l01323"></a>01323 <span class="comment">  * @note   After reset, the peripheral clock (used for registers read/write access)</span>
<a name="l01324"></a>01324 <span class="comment">  *         is disabled and the application software has to enable this clock before</span>
<a name="l01325"></a>01325 <span class="comment">  *         using it.</span>
<a name="l01326"></a>01326 <span class="comment">  * @{</span>
<a name="l01327"></a>01327 <span class="comment">  */</span>
<a name="l01328"></a>01328 
<a name="l01329"></a>01329 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span>
<a name="l01330"></a>01330 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span>
<a name="l01331"></a>01331 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01332"></a><a class="code" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga15b3a60ca51c76fa9da900d5cbcd4234">01332</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) != RESET)</span>
<a name="l01333"></a><a class="code" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga0768b7e93fe5c5d335e4da3cac2218b6">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC2_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC2EN)) == RESET)</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span>
<a name="l01335"></a>01335 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) != RESET)</span>
<a name="l01337"></a>01337 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM15_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM15EN)) == RESET)</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) != RESET)</span>
<a name="l01339"></a>01339 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM16_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM16EN)) == RESET)</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) != RESET)</span>
<a name="l01341"></a>01341 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM17_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM17EN)) == RESET)</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l01343"></a>01343 <span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span>
<a name="l01344"></a>01344 <span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span>
<a name="l01345"></a>01345 <span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l01346"></a>01346 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l01347"></a><a class="code" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga2c0dd8ae5cf2026dab691c05f55fa384">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) != RESET)</span>
<a name="l01348"></a><a class="code" href="group__RCCEx__APB2__Peripheral__Clock__Enable__Disable__Status.html#ga04deb9fe7c5fad8f1644682c1114613f">01348</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPEEN)) == RESET)</span>
<a name="l01349"></a>01349 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01350"></a>01350 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l01351"></a>01351 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) != RESET)</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) == RESET)</span>
<a name="l01354"></a>01354 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) != RESET)</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) == RESET)</span>
<a name="l01356"></a>01356 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span>
<a name="l01357"></a>01357 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01358"></a>01358 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) != RESET)</span>
<a name="l01359"></a>01359 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM8_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM8EN)) == RESET)</span>
<a name="l01360"></a>01360 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) != RESET)</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC3_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_ADC3EN)) == RESET)</span>
<a name="l01362"></a>01362 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span>
<a name="l01363"></a>01363 <span class="preprocessor">#if defined(STM32F100xE)</span>
<a name="l01364"></a>01364 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) != RESET)</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPFEN)) == RESET)</span>
<a name="l01366"></a>01366 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) != RESET)</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_IOPGEN)) == RESET)</span>
<a name="l01368"></a>01368 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01369"></a>01369 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) != RESET)</span>
<a name="l01371"></a>01371 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM9_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM9EN)) == RESET)</span>
<a name="l01372"></a>01372 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) != RESET)</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM10_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM10EN)) == RESET)</span>
<a name="l01374"></a>01374 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_ENABLED()       ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) != RESET)</span>
<a name="l01375"></a>01375 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM11_IS_CLK_DISABLED()      ((RCC-&gt;APB2ENR &amp; (RCC_APB2ENR_TIM11EN)) == RESET)</span>
<a name="l01376"></a>01376 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span>
<a name="l01377"></a>01377 <span class="comment"></span>
<a name="l01378"></a>01378 <span class="comment">/**</span>
<a name="l01379"></a>01379 <span class="comment">  * @}</span>
<a name="l01380"></a>01380 <span class="comment">  */</span>
<a name="l01381"></a>01381 
<a name="l01382"></a>01382 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01383"></a>01383 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_Peripheral_Clock_Force_Release Peripheral Clock Force Release</span>
<a name="l01384"></a>01384 <span class="comment">  * @brief  Force or release AHB peripheral reset.</span>
<a name="l01385"></a>01385 <span class="comment">  * @{</span>
<a name="l01386"></a>01386 <span class="comment">  */</span>  
<a name="l01387"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#ga70ac7ee64a7f1911e3c89d54efb13695">01387</a> <span class="preprocessor">#define __HAL_RCC_AHB_FORCE_RESET()         (RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</span>
<a name="l01388"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gaaa1c3a6f5933e1a0c7335a20b34b6f4d">01388</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()       (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_OTGFSRST))</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F107xC)</span>
<a name="l01390"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gae8f63674877f663996728ebc096a1876">01390</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMAC_FORCE_RESET()      (RCC-&gt;AHBRSTR |= (RCC_AHBRSTR_ETHMACRST))</span>
<a name="l01391"></a>01391 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC */</span>
<a name="l01392"></a>01392 
<a name="l01393"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gab9a849fdb7ef7ea4021af51799b474d7">01393</a> <span class="preprocessor">#define __HAL_RCC_AHB_RELEASE_RESET()       (RCC-&gt;AHBRSTR = 0x00)</span>
<a name="l01394"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#gaa6020376afc45814f682e039aa1248e7">01394</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()     (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_OTGFSRST))</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span><span class="preprocessor">#if defined(STM32F107xC)</span>
<a name="l01396"></a><a class="code" href="group__RCCEx__Peripheral__Clock__Force__Release.html#ga6bef07c6990549d74c2593ab996019e4">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ETHMAC_RELEASE_RESET()    (RCC-&gt;AHBRSTR &amp;= ~(RCC_AHBRSTR_ETHMACRST))</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F107xC */</span>
<a name="l01398"></a>01398 <span class="comment"></span>
<a name="l01399"></a>01399 <span class="comment">/**</span>
<a name="l01400"></a>01400 <span class="comment">  * @}</span>
<a name="l01401"></a>01401 <span class="comment">  */</span>
<a name="l01402"></a>01402 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01403"></a>01403 <span class="comment"></span>
<a name="l01404"></a>01404 <span class="comment">/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset</span>
<a name="l01405"></a>01405 <span class="comment">  * @brief  Force or release APB1 peripheral reset.</span>
<a name="l01406"></a>01406 <span class="comment">  * @{   </span>
<a name="l01407"></a>01407 <span class="comment">  */</span>
<a name="l01408"></a>01408 
<a name="l01409"></a>01409 <span class="preprocessor">#if defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE)\</span>
<a name="l01410"></a>01410 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) ||defined(STM32F107xC)</span>
<a name="l01411"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga9cadd1984daacca632f99a6f77677c28">01411</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN1_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN1RST))</span>
<a name="l01412"></a>01412 <span class="preprocessor"></span>
<a name="l01413"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga4b2e677ba2e3a39f1c8f0c074ce50664">01413</a> <span class="preprocessor">#define __HAL_RCC_CAN1_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN1RST))</span>
<a name="l01414"></a>01414 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */</span>
<a name="l01415"></a>01415 
<a name="l01416"></a>01416 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE) || defined(STM32F101xB)\</span>
<a name="l01417"></a>01417 <span class="preprocessor"> || defined(STM32F101xE) || defined(STM32F101xG) || defined(STM32F102xB)\</span>
<a name="l01418"></a>01418 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\</span>
<a name="l01419"></a>01419 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01420"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga16ff4de009e6cf02e8bfff068866837a">01420</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM4_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM4RST))</span>
<a name="l01421"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga869e4f5c1132e3dfce084099cf454c51">01421</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI2RST))</span>
<a name="l01422"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga8902e16d49b4335d213b6a115c19127b">01422</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART3_FORCE_RESET()      (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USART3RST))</span>
<a name="l01423"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gaed404dfdc9bc032cf718b7ed17f664f0">01423</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_I2C2RST))</span>
<a name="l01424"></a>01424 <span class="preprocessor"></span>
<a name="l01425"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gaab43d37f4682740d15c4b1fadb908d51">01425</a> <span class="preprocessor">#define __HAL_RCC_TIM4_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM4RST))</span>
<a name="l01426"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gacb910fd0c3c5a27d020ef3df20fce4c7">01426</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI2RST))</span>
<a name="l01427"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga25b71d0f7fb3b9455fb360fcb780c492">01427</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USART3_RELEASE_RESET()    (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USART3RST))</span>
<a name="l01428"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga2fa8cc909b285813af86c253ec110356">01428</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_I2C2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_I2C2RST))</span>
<a name="l01429"></a>01429 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01430"></a>01430 
<a name="l01431"></a>01431 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l01432"></a>01432 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_USBRST))</span>
<a name="l01434"></a>01434 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_USB_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_USBRST))</span>
<a name="l01435"></a>01435 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l01436"></a>01436 
<a name="l01437"></a>01437 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l01438"></a>01438 <span class="preprocessor"> || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01439"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga20ca12317dd14485d79902863aad063b">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span>
<a name="l01440"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga3446c3ea4d5e101b591fcb0222d0fb10">01440</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span>
<a name="l01441"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga350e60b0e21e094ff1624e1da9855e65">01441</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span>
<a name="l01442"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gafb0c679992eba330a2d47ac722a5c143">01442</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span>
<a name="l01443"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga462f7bbb84307a5841556d43d7932d83">01443</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span>
<a name="l01444"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga326264be9dae134e1bdccdd0161b23d1">01444</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span>
<a name="l01445"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gad8ea14ca039a7298fecf64b829dc6384">01445</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span>
<a name="l01446"></a>01446 <span class="preprocessor"></span>
<a name="l01447"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gaf7e0cde5ea8f6425d87ebf2d91e8b360">01447</a> <span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span>
<a name="l01448"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga7eba1763b83169bc7cec3e10bfbccf20">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span>
<a name="l01449"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga4451d9cbc82223d913fae1f6b8187996">01449</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span>
<a name="l01450"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga1fb7a5367cfed25545058af0eb4f55f1">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span>
<a name="l01451"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gabbfb393dffbb0652bbd581302f4de609">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span>
<a name="l01452"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga7009cc550412874444d1d519b0b56b07">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span>
<a name="l01453"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga1ac476b29c9395378bc16a7c4df08c7c">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span>
<a name="l01454"></a>01454 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01455"></a>01455 
<a name="l01456"></a>01456 <span class="preprocessor">#if defined(STM32F100xB) || defined  (STM32F100xE)</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM6_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM6RST))</span>
<a name="l01458"></a>01458 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM7RST))</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_DACRST))</span>
<a name="l01460"></a>01460 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CEC_FORCE_RESET()         (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CECRST))</span>
<a name="l01461"></a>01461 <span class="preprocessor"></span>
<a name="l01462"></a>01462 <span class="preprocessor">#define __HAL_RCC_TIM6_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM6RST))</span>
<a name="l01463"></a>01463 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM7_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM7RST))</span>
<a name="l01464"></a>01464 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_DAC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_DACRST))</span>
<a name="l01465"></a>01465 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CEC_RELEASE_RESET()       (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CECRST))</span>
<a name="l01466"></a>01466 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l01467"></a>01467 
<a name="l01468"></a>01468 <span class="preprocessor">#if defined  (STM32F100xE)</span>
<a name="l01469"></a>01469 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM5_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM5RST))</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span>
<a name="l01471"></a>01471 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span>
<a name="l01472"></a>01472 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span>
<a name="l01473"></a>01473 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_SPI3RST))</span>
<a name="l01474"></a>01474 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART4RST))</span>
<a name="l01475"></a>01475 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_UART5RST))</span>
<a name="l01476"></a>01476 <span class="preprocessor"></span>
<a name="l01477"></a>01477 <span class="preprocessor">#define __HAL_RCC_TIM5_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM5RST))</span>
<a name="l01478"></a>01478 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span>
<a name="l01479"></a>01479 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span>
<a name="l01480"></a>01480 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span>
<a name="l01481"></a>01481 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_SPI3_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_SPI3RST))</span>
<a name="l01482"></a>01482 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART4_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART4RST))</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_UART5_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_UART5RST))</span>
<a name="l01484"></a>01484 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01485"></a>01485 
<a name="l01486"></a>01486 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01487"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#gad83fdb2559b29abcb388a73816b7e0a1">01487</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_CAN2_FORCE_RESET()        (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_CAN2RST))</span>
<a name="l01488"></a>01488 <span class="preprocessor"></span>
<a name="l01489"></a><a class="code" href="group__RCCEx__APB1__Force__Release__Reset.html#ga9ca7610abeef9662dc2398f15bc32163">01489</a> <span class="preprocessor">#define __HAL_RCC_CAN2_RELEASE_RESET()      (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_CAN2RST))</span>
<a name="l01490"></a>01490 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01491"></a>01491 
<a name="l01492"></a>01492 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01493"></a>01493 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM12_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM12RST))</span>
<a name="l01494"></a>01494 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM13RST))</span>
<a name="l01495"></a>01495 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_FORCE_RESET()       (RCC-&gt;APB1RSTR |= (RCC_APB1RSTR_TIM14RST))</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span>
<a name="l01497"></a>01497 <span class="preprocessor">#define __HAL_RCC_TIM12_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM12RST))</span>
<a name="l01498"></a>01498 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM13_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM13RST))</span>
<a name="l01499"></a>01499 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM14_RELEASE_RESET()     (RCC-&gt;APB1RSTR &amp;= ~(RCC_APB1RSTR_TIM14RST))</span>
<a name="l01500"></a>01500 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG */</span>
<a name="l01501"></a>01501 <span class="comment"></span>
<a name="l01502"></a>01502 <span class="comment">/**</span>
<a name="l01503"></a>01503 <span class="comment">  * @}</span>
<a name="l01504"></a>01504 <span class="comment">  */</span>
<a name="l01505"></a>01505 <span class="comment"></span>
<a name="l01506"></a>01506 <span class="comment">/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset</span>
<a name="l01507"></a>01507 <span class="comment">  * @brief  Force or release APB2 peripheral reset.</span>
<a name="l01508"></a>01508 <span class="comment">  * @{   </span>
<a name="l01509"></a>01509 <span class="comment">  */</span>
<a name="l01510"></a>01510 
<a name="l01511"></a>01511 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103x6) || defined(STM32F103xB)\</span>
<a name="l01512"></a>01512 <span class="preprocessor"> || defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F103xE)\</span>
<a name="l01513"></a>01513 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01514"></a><a class="code" href="group__RCCEx__APB2__Force__Release__Reset.html#ga4735f506e81378a2f30d44fd510849d6">01514</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC2_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC2RST))</span>
<a name="l01515"></a>01515 <span class="preprocessor"></span>
<a name="l01516"></a><a class="code" href="group__RCCEx__APB2__Force__Release__Reset.html#ga1dfecbb0ca4a7e1b315159e16f79a946">01516</a> <span class="preprocessor">#define __HAL_RCC_ADC2_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC2RST))</span>
<a name="l01517"></a>01517 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103x6 || STM32F103xB || STM32F105xC || STM32F107xC || STM32F103xE || STM32F103xG */</span>
<a name="l01518"></a>01518 
<a name="l01519"></a>01519 <span class="preprocessor">#if defined(STM32F100xB) || defined(STM32F100xE)</span>
<a name="l01520"></a>01520 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM15_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM15RST))</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM16_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM16RST))</span>
<a name="l01522"></a>01522 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM17_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM17RST))</span>
<a name="l01523"></a>01523 <span class="preprocessor"></span>
<a name="l01524"></a>01524 <span class="preprocessor">#define __HAL_RCC_TIM15_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM15RST))</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM16_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM16RST))</span>
<a name="l01526"></a>01526 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM17_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM17RST))</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xB || STM32F100xE */</span>
<a name="l01528"></a>01528 
<a name="l01529"></a>01529 <span class="preprocessor">#if defined(STM32F100xE) || defined(STM32F101xB) || defined(STM32F101xE)\</span>
<a name="l01530"></a>01530 <span class="preprocessor"> || defined(STM32F101xG) || defined(STM32F100xB) || defined(STM32F103xB)\</span>
<a name="l01531"></a>01531 <span class="preprocessor"> || defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC)\</span>
<a name="l01532"></a>01532 <span class="preprocessor"> || defined(STM32F107xC)</span>
<a name="l01533"></a><a class="code" href="group__RCCEx__APB2__Force__Release__Reset.html#ga00bf47b2dc642a42de9c96477db2a2c3">01533</a> <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOE_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPERST))</span>
<a name="l01534"></a>01534 <span class="preprocessor"></span>
<a name="l01535"></a><a class="code" href="group__RCCEx__APB2__Force__Release__Reset.html#ga38fcc37f656d6f5e5698d9eb01d4c552">01535</a> <span class="preprocessor">#define __HAL_RCC_GPIOE_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPERST))</span>
<a name="l01536"></a>01536 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101x6 || STM32F101xB || STM32F101xE || (...) || STM32F105xC || STM32F107xC */</span>
<a name="l01537"></a>01537 
<a name="l01538"></a>01538 <span class="preprocessor">#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG)\</span>
<a name="l01539"></a>01539 <span class="preprocessor"> || defined(STM32F103xG)</span>
<a name="l01540"></a>01540 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPFRST))</span>
<a name="l01541"></a>01541 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPGRST))</span>
<a name="l01542"></a>01542 <span class="preprocessor"></span>
<a name="l01543"></a>01543 <span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPFRST))</span>
<a name="l01544"></a>01544 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPGRST))</span>
<a name="l01545"></a>01545 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG*/</span>
<a name="l01546"></a>01546 
<a name="l01547"></a>01547 <span class="preprocessor">#if defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01548"></a>01548 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM8_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM8RST))</span>
<a name="l01549"></a>01549 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC3_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_ADC3RST))</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span>
<a name="l01551"></a>01551 <span class="preprocessor">#define __HAL_RCC_TIM8_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM8RST))</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_ADC3_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_ADC3RST))</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F103xE || STM32F103xG */</span>
<a name="l01554"></a>01554 
<a name="l01555"></a>01555 <span class="preprocessor">#if defined(STM32F100xE)</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOF_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPFRST))</span>
<a name="l01557"></a>01557 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_IOPGRST))</span>
<a name="l01558"></a>01558 <span class="preprocessor"></span>
<a name="l01559"></a>01559 <span class="preprocessor">#define __HAL_RCC_GPIOF_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPFRST))</span>
<a name="l01560"></a>01560 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_GPIOG_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_IOPGRST))</span>
<a name="l01561"></a>01561 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F100xE */</span>
<a name="l01562"></a>01562 
<a name="l01563"></a>01563 <span class="preprocessor">#if defined(STM32F101xG) || defined(STM32F103xG)</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM9_FORCE_RESET()        (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM9RST))</span>
<a name="l01565"></a>01565 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM10_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM10RST))</span>
<a name="l01566"></a>01566 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM11_FORCE_RESET()       (RCC-&gt;APB2RSTR |= (RCC_APB2RSTR_TIM11RST))</span>
<a name="l01567"></a>01567 <span class="preprocessor"></span>
<a name="l01568"></a>01568 <span class="preprocessor">#define __HAL_RCC_TIM9_RELEASE_RESET()      (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM9RST))</span>
<a name="l01569"></a>01569 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM10_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM10RST))</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span><span class="preprocessor">#define __HAL_RCC_TIM11_RELEASE_RESET()     (RCC-&gt;APB2RSTR &amp;= ~(RCC_APB2RSTR_TIM11RST))</span>
<a name="l01571"></a>01571 <span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* STM32F101xG || STM32F103xG*/</span>
<a name="l01572"></a>01572 <span class="comment"></span>
<a name="l01573"></a>01573 <span class="comment">/**</span>
<a name="l01574"></a>01574 <span class="comment">  * @}</span>
<a name="l01575"></a>01575 <span class="comment">  */</span>
<a name="l01576"></a>01576 <span class="comment"></span>
<a name="l01577"></a>01577 <span class="comment">/** @defgroup RCCEx_HSE_Configuration HSE Configuration</span>
<a name="l01578"></a>01578 <span class="comment">  * @{   </span>
<a name="l01579"></a>01579 <span class="comment">  */</span> 
<a name="l01580"></a>01580 
<a name="l01581"></a>01581 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span>
<a name="l01582"></a>01582 <span class="preprocessor"> || defined(STM32F100xE)</span>
<a name="l01583"></a>01583 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01584"></a>01584 <span class="comment">  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.</span>
<a name="l01585"></a>01585 <span class="comment">  * @note   Predivision factor can not be changed if PLL is used as system clock</span>
<a name="l01586"></a>01586 <span class="comment">  *         In this case, you have to select another source of the system clock, disable the PLL and</span>
<a name="l01587"></a>01587 <span class="comment">  *         then change the HSE predivision factor.</span>
<a name="l01588"></a>01588 <span class="comment">  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.</span>
<a name="l01589"></a>01589 <span class="comment">  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV16.</span>
<a name="l01590"></a>01590 <span class="comment">  */</span>
<a name="l01591"></a><a class="code" href="group__RCCEx__HSE__Configuration.html#gafc6bfe4fd172ea49871172fa137b60e0">01591</a> <span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1, (uint32_t)(__HSE_PREDIV_VALUE__))</span>
<a name="l01592"></a>01592 <span class="preprocessor"></span><span class="preprocessor">#else</span>
<a name="l01593"></a>01593 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01594"></a>01594 <span class="comment">  * @brief  Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.</span>
<a name="l01595"></a>01595 <span class="comment">  * @note   Predivision factor can not be changed if PLL is used as system clock</span>
<a name="l01596"></a>01596 <span class="comment">  *         In this case, you have to select another source of the system clock, disable the PLL and</span>
<a name="l01597"></a>01597 <span class="comment">  *         then change the HSE predivision factor.</span>
<a name="l01598"></a>01598 <span class="comment">  * @param  __HSE_PREDIV_VALUE__ specifies the division value applied to HSE.</span>
<a name="l01599"></a>01599 <span class="comment">  *         This parameter must be a number between RCC_HSE_PREDIV_DIV1 and RCC_HSE_PREDIV_DIV2.</span>
<a name="l01600"></a>01600 <span class="comment">  */</span>
<a name="l01601"></a>01601 <span class="preprocessor">#define __HAL_RCC_HSE_PREDIV_CONFIG(__HSE_PREDIV_VALUE__) \</span>
<a name="l01602"></a>01602 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR,RCC_CFGR_PLLXTPRE, (uint32_t)(__HSE_PREDIV_VALUE__))</span>
<a name="l01603"></a>01603 <span class="preprocessor"></span>
<a name="l01604"></a>01604 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01605"></a>01605 
<a name="l01606"></a>01606 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\</span>
<a name="l01607"></a>01607 <span class="preprocessor"> || defined(STM32F100xE)</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01609"></a>01609 <span class="comment">  * @brief  Macro to get prediv1 factor for PLL.</span>
<a name="l01610"></a>01610 <span class="comment">  */</span>
<a name="l01611"></a><a class="code" href="group__RCCEx__HSE__Configuration.html#ga33799456f6dcbcdb9e66374277083d4c">01611</a> <span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV1)</span>
<a name="l01612"></a>01612 <span class="preprocessor"></span>
<a name="l01613"></a>01613 <span class="preprocessor">#else</span>
<a name="l01614"></a>01614 <span class="preprocessor"></span><span class="comment">/**</span>
<a name="l01615"></a>01615 <span class="comment">  * @brief  Macro to get prediv1 factor for PLL.</span>
<a name="l01616"></a>01616 <span class="comment">  */</span>
<a name="l01617"></a>01617 <span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV() READ_BIT(RCC-&gt;CFGR, RCC_CFGR_PLLXTPRE)</span>
<a name="l01618"></a>01618 <span class="preprocessor"></span>
<a name="l01619"></a>01619 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */</span>
<a name="l01620"></a>01620 <span class="comment"></span>
<a name="l01621"></a>01621 <span class="comment">/**</span>
<a name="l01622"></a>01622 <span class="comment">  * @}</span>
<a name="l01623"></a>01623 <span class="comment">  */</span>
<a name="l01624"></a>01624 
<a name="l01625"></a>01625 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01626"></a>01626 <span class="preprocessor"></span><span class="comment">/** @defgroup RCCEx_PLLI2S_Configuration PLLI2S Configuration</span>
<a name="l01627"></a>01627 <span class="comment">  * @{   </span>
<a name="l01628"></a>01628 <span class="comment">  */</span> 
<a name="l01629"></a>01629 <span class="comment"></span>
<a name="l01630"></a>01630 <span class="comment">/** @brief Macros to enable the main PLLI2S.</span>
<a name="l01631"></a>01631 <span class="comment">  * @note   After enabling the main PLLI2S, the application software should wait on </span>
<a name="l01632"></a>01632 <span class="comment">  *         PLLI2SRDY flag to be set indicating that PLLI2S clock is stable and can</span>
<a name="l01633"></a>01633 <span class="comment">  *         be used as system clock source.</span>
<a name="l01634"></a>01634 <span class="comment">  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.</span>
<a name="l01635"></a>01635 <span class="comment">  */</span>
<a name="l01636"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#ga397893a952906f8caa8579a56c3a17a6">01636</a> <span class="preprocessor">#define __HAL_RCC_PLLI2S_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)</span>
<a name="l01637"></a>01637 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01638"></a>01638 <span class="comment">/** @brief Macros to disable the main PLLI2S.</span>
<a name="l01639"></a>01639 <span class="comment">  * @note   The main PLLI2S is disabled by hardware when entering STOP and STANDBY modes.</span>
<a name="l01640"></a>01640 <span class="comment">  */</span>
<a name="l01641"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#ga44da2cd20aaa56a79141f6142dfb6942">01641</a> <span class="preprocessor">#define __HAL_RCC_PLLI2S_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01643"></a>01643 <span class="comment">/** @brief macros to configure the main PLLI2S multiplication factor.</span>
<a name="l01644"></a>01644 <span class="comment">  * @note   This function must be used only when the main PLLI2S is disabled.</span>
<a name="l01645"></a>01645 <span class="comment">  *  </span>
<a name="l01646"></a>01646 <span class="comment">  * @param  __PLLI2SMUL__ specifies the multiplication factor for PLLI2S VCO output clock</span>
<a name="l01647"></a>01647 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01648"></a>01648 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL8 PLLI2SVCO = PLLI2S clock entry x 8</span>
<a name="l01649"></a>01649 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL9 PLLI2SVCO = PLLI2S clock entry x 9</span>
<a name="l01650"></a>01650 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL10 PLLI2SVCO = PLLI2S clock entry x 10</span>
<a name="l01651"></a>01651 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL11 PLLI2SVCO = PLLI2S clock entry x 11</span>
<a name="l01652"></a>01652 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL12 PLLI2SVCO = PLLI2S clock entry x 12</span>
<a name="l01653"></a>01653 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL13 PLLI2SVCO = PLLI2S clock entry x 13</span>
<a name="l01654"></a>01654 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL14 PLLI2SVCO = PLLI2S clock entry x 14</span>
<a name="l01655"></a>01655 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL16 PLLI2SVCO = PLLI2S clock entry x 16</span>
<a name="l01656"></a>01656 <span class="comment">  *             @arg @ref RCC_PLLI2S_MUL20 PLLI2SVCO = PLLI2S clock entry x 20</span>
<a name="l01657"></a>01657 <span class="comment">  *   </span>
<a name="l01658"></a>01658 <span class="comment">  */</span>
<a name="l01659"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#gaa815731a52254b8f6f7d3d45c124b057">01659</a> <span class="preprocessor">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SMUL__)\</span>
<a name="l01660"></a>01660 <span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL3MUL,(__PLLI2SMUL__))</span>
<a name="l01661"></a>01661 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01662"></a>01662 <span class="comment">/**</span>
<a name="l01663"></a>01663 <span class="comment">  * @}</span>
<a name="l01664"></a>01664 <span class="comment">  */</span>
<a name="l01665"></a>01665 
<a name="l01666"></a>01666 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01667"></a>01667 <span class="comment"></span>
<a name="l01668"></a>01668 <span class="comment">/** @defgroup RCCEx_Peripheral_Configuration Peripheral Configuration</span>
<a name="l01669"></a>01669 <span class="comment">  * @brief  Macros to configure clock source of different peripherals.</span>
<a name="l01670"></a>01670 <span class="comment">  * @{</span>
<a name="l01671"></a>01671 <span class="comment">  */</span>  
<a name="l01672"></a>01672 
<a name="l01673"></a>01673 <span class="preprocessor">#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\</span>
<a name="l01674"></a>01674 <span class="preprocessor"> || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)</span>
<a name="l01675"></a>01675 <span class="preprocessor"></span><span class="comment">/** @brief  Macro to configure the USB clock.</span>
<a name="l01676"></a>01676 <span class="comment">  * @param  __USBCLKSOURCE__ specifies the USB clock source.</span>
<a name="l01677"></a>01677 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01678"></a>01678 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock</span>
<a name="l01679"></a>01679 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock</span>
<a name="l01680"></a>01680 <span class="comment">  */</span>
<a name="l01681"></a>01681 <span class="preprocessor">#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \</span>
<a name="l01682"></a>01682 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_USBPRE, (uint32_t)(__USBCLKSOURCE__))</span>
<a name="l01683"></a>01683 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01684"></a>01684 <span class="comment">/** @brief  Macro to get the USB clock (USBCLK).</span>
<a name="l01685"></a>01685 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l01686"></a>01686 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL PLL clock divided by 1 selected as USB clock</span>
<a name="l01687"></a>01687 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV1_5 PLL clock divided by 1.5 selected as USB clock</span>
<a name="l01688"></a>01688 <span class="comment">  */</span>
<a name="l01689"></a>01689 <span class="preprocessor">#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_USBPRE)))</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span>
<a name="l01691"></a>01691 <span class="preprocessor">#endif </span><span class="comment">/* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */</span>
<a name="l01692"></a>01692 
<a name="l01693"></a>01693 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01694"></a>01694 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01695"></a>01695 <span class="comment">/** @brief  Macro to configure the USB OTSclock.</span>
<a name="l01696"></a>01696 <span class="comment">  * @param  __USBCLKSOURCE__ specifies the USB clock source.</span>
<a name="l01697"></a>01697 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01698"></a>01698 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock</span>
<a name="l01699"></a>01699 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock</span>
<a name="l01700"></a>01700 <span class="comment">  */</span>
<a name="l01701"></a><a class="code" href="group__RCCEx__Peripheral__Configuration.html#gac7b6f8c09f7a8a3f7a8c44e3d3c9359e">01701</a> <span class="preprocessor">#define __HAL_RCC_USB_CONFIG(__USBCLKSOURCE__) \</span>
<a name="l01702"></a>01702 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE, (uint32_t)(__USBCLKSOURCE__))</span>
<a name="l01703"></a>01703 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01704"></a>01704 <span class="comment">/** @brief  Macro to get the USB clock (USBCLK).</span>
<a name="l01705"></a>01705 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l01706"></a>01706 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV2 PLL clock divided by 2 selected as USB OTG FS clock</span>
<a name="l01707"></a>01707 <span class="comment">  *            @arg @ref RCC_USBCLKSOURCE_PLL_DIV3 PLL clock divided by 3 selected as USB OTG FS clock</span>
<a name="l01708"></a>01708 <span class="comment">  */</span>
<a name="l01709"></a><a class="code" href="group__RCCEx__Peripheral__Configuration.html#ga2b796e523b7f4c4cd7b5f06b7f995315">01709</a> <span class="preprocessor">#define __HAL_RCC_GET_USB_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_OTGFSPRE)))</span>
<a name="l01710"></a>01710 <span class="preprocessor"></span>
<a name="l01711"></a>01711 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01712"></a>01712 <span class="comment"></span>
<a name="l01713"></a>01713 <span class="comment">/** @brief  Macro to configure the ADCx clock (x=1 to 3 depending on devices).</span>
<a name="l01714"></a>01714 <span class="comment">  * @param  __ADCCLKSOURCE__ specifies the ADC clock source.</span>
<a name="l01715"></a>01715 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01716"></a>01716 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock</span>
<a name="l01717"></a>01717 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock</span>
<a name="l01718"></a>01718 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock</span>
<a name="l01719"></a>01719 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock</span>
<a name="l01720"></a>01720 <span class="comment">  */</span>
<a name="l01721"></a><a class="code" href="group__RCCEx__Peripheral__Configuration.html#ga4c75b81d1b7d65cda934c9f1350ea97b">01721</a> <span class="preprocessor">#define __HAL_RCC_ADC_CONFIG(__ADCCLKSOURCE__) \</span>
<a name="l01722"></a>01722 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR, RCC_CFGR_ADCPRE, (uint32_t)(__ADCCLKSOURCE__))</span>
<a name="l01723"></a>01723 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01724"></a>01724 <span class="comment">/** @brief  Macro to get the ADC clock (ADCxCLK, x=1 to 3 depending on devices).</span>
<a name="l01725"></a>01725 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l01726"></a>01726 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV2 PCLK2 clock divided by 2 selected as ADC clock</span>
<a name="l01727"></a>01727 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV4 PCLK2 clock divided by 4 selected as ADC clock</span>
<a name="l01728"></a>01728 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV6 PCLK2 clock divided by 6 selected as ADC clock</span>
<a name="l01729"></a>01729 <span class="comment">  *            @arg @ref RCC_ADCPCLK2_DIV8 PCLK2 clock divided by 8 selected as ADC clock</span>
<a name="l01730"></a>01730 <span class="comment">  */</span>
<a name="l01731"></a><a class="code" href="group__RCCEx__Peripheral__Configuration.html#ga2ee9f1838a8450f949b548a06ed3bc58">01731</a> <span class="preprocessor">#define __HAL_RCC_GET_ADC_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR, RCC_CFGR_ADCPRE)))</span>
<a name="l01732"></a>01732 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01733"></a>01733 <span class="comment">/**</span>
<a name="l01734"></a>01734 <span class="comment">  * @}</span>
<a name="l01735"></a>01735 <span class="comment">  */</span>
<a name="l01736"></a>01736 
<a name="l01737"></a>01737 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01738"></a>01738 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01739"></a>01739 <span class="comment">/** @addtogroup RCCEx_HSE_Configuration</span>
<a name="l01740"></a>01740 <span class="comment">  * @{   </span>
<a name="l01741"></a>01741 <span class="comment">  */</span> 
<a name="l01742"></a>01742 <span class="comment"></span>
<a name="l01743"></a>01743 <span class="comment">/**</span>
<a name="l01744"></a>01744 <span class="comment">  * @brief  Macro to configure the PLL2 &amp; PLLI2S Predivision factor.</span>
<a name="l01745"></a>01745 <span class="comment">  * @note   Predivision factor can not be changed if PLL2 is used indirectly as system clock</span>
<a name="l01746"></a>01746 <span class="comment">  *         In this case, you have to select another source of the system clock, disable the PLL2 and PLLI2S and</span>
<a name="l01747"></a>01747 <span class="comment">  *         then change the PREDIV2 factor.</span>
<a name="l01748"></a>01748 <span class="comment">  * @param  __HSE_PREDIV2_VALUE__ specifies the PREDIV2 value applied to PLL2 &amp; PLLI2S.</span>
<a name="l01749"></a>01749 <span class="comment">  *         This parameter must be a number between RCC_HSE_PREDIV2_DIV1 and RCC_HSE_PREDIV2_DIV16.</span>
<a name="l01750"></a>01750 <span class="comment">  */</span>
<a name="l01751"></a><a class="code" href="group__RCCEx__HSE__Configuration.html#ga8adb48ddb40115a9574290fae4c9a0a6">01751</a> <span class="preprocessor">#define __HAL_RCC_HSE_PREDIV2_CONFIG(__HSE_PREDIV2_VALUE__) \</span>
<a name="l01752"></a>01752 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2, (uint32_t)(__HSE_PREDIV2_VALUE__))</span>
<a name="l01753"></a>01753 <span class="preprocessor"></span>                  <span class="comment"></span>
<a name="l01754"></a>01754 <span class="comment">/**</span>
<a name="l01755"></a>01755 <span class="comment">  * @brief  Macro to get prediv2 factor for PLL2 &amp; PLL3.</span>
<a name="l01756"></a>01756 <span class="comment">  */</span>
<a name="l01757"></a><a class="code" href="group__RCCEx__HSE__Configuration.html#gaf5648086379a047c2ae7464e59cd096f">01757</a> <span class="preprocessor">#define __HAL_RCC_HSE_GET_PREDIV2() READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_PREDIV2)</span>
<a name="l01758"></a>01758 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01759"></a>01759 <span class="comment">/**</span>
<a name="l01760"></a>01760 <span class="comment">  * @}</span>
<a name="l01761"></a>01761 <span class="comment">  */</span>
<a name="l01762"></a>01762 <span class="comment"></span>
<a name="l01763"></a>01763 <span class="comment">/** @addtogroup RCCEx_PLLI2S_Configuration</span>
<a name="l01764"></a>01764 <span class="comment">  * @{   </span>
<a name="l01765"></a>01765 <span class="comment">  */</span> 
<a name="l01766"></a>01766 <span class="comment"></span>
<a name="l01767"></a>01767 <span class="comment">/** @brief Macros to enable the main PLL2.</span>
<a name="l01768"></a>01768 <span class="comment">  * @note   After enabling the main PLL2, the application software should wait on </span>
<a name="l01769"></a>01769 <span class="comment">  *         PLL2RDY flag to be set indicating that PLL2 clock is stable and can</span>
<a name="l01770"></a>01770 <span class="comment">  *         be used as system clock source.</span>
<a name="l01771"></a>01771 <span class="comment">  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.</span>
<a name="l01772"></a>01772 <span class="comment">  */</span>
<a name="l01773"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#gacc1a8ad328f57e3dcade01e5355e0add">01773</a> <span class="preprocessor">#define __HAL_RCC_PLL2_ENABLE()          (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = ENABLE)</span>
<a name="l01774"></a>01774 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01775"></a>01775 <span class="comment">/** @brief Macros to disable the main PLL2.</span>
<a name="l01776"></a>01776 <span class="comment">  * @note   The main PLL2 can not be disabled if it is used indirectly as system clock source</span>
<a name="l01777"></a>01777 <span class="comment">  * @note   The main PLL2 is disabled by hardware when entering STOP and STANDBY modes.</span>
<a name="l01778"></a>01778 <span class="comment">  */</span>
<a name="l01779"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#ga1e44121d27a8d6096c170d4a2e7c1981">01779</a> <span class="preprocessor">#define __HAL_RCC_PLL2_DISABLE()         (*(__IO uint32_t *) RCC_CR_PLL2ON_BB = DISABLE)</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01781"></a>01781 <span class="comment">/** @brief macros to configure the main PLL2 multiplication factor.</span>
<a name="l01782"></a>01782 <span class="comment">  * @note   This function must be used only when the main PLL2 is disabled.</span>
<a name="l01783"></a>01783 <span class="comment">  *  </span>
<a name="l01784"></a>01784 <span class="comment">  * @param  __PLL2MUL__ specifies the multiplication factor for PLL2 VCO output clock</span>
<a name="l01785"></a>01785 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01786"></a>01786 <span class="comment">  *             @arg @ref RCC_PLL2_MUL8 PLL2VCO = PLL2 clock entry x 8</span>
<a name="l01787"></a>01787 <span class="comment">  *             @arg @ref RCC_PLL2_MUL9 PLL2VCO = PLL2 clock entry x 9</span>
<a name="l01788"></a>01788 <span class="comment">  *             @arg @ref RCC_PLL2_MUL10 PLL2VCO = PLL2 clock entry x 10</span>
<a name="l01789"></a>01789 <span class="comment">  *             @arg @ref RCC_PLL2_MUL11 PLL2VCO = PLL2 clock entry x 11</span>
<a name="l01790"></a>01790 <span class="comment">  *             @arg @ref RCC_PLL2_MUL12 PLL2VCO = PLL2 clock entry x 12</span>
<a name="l01791"></a>01791 <span class="comment">  *             @arg @ref RCC_PLL2_MUL13 PLL2VCO = PLL2 clock entry x 13</span>
<a name="l01792"></a>01792 <span class="comment">  *             @arg @ref RCC_PLL2_MUL14 PLL2VCO = PLL2 clock entry x 14</span>
<a name="l01793"></a>01793 <span class="comment">  *             @arg @ref RCC_PLL2_MUL16 PLL2VCO = PLL2 clock entry x 16</span>
<a name="l01794"></a>01794 <span class="comment">  *             @arg @ref RCC_PLL2_MUL20 PLL2VCO = PLL2 clock entry x 20</span>
<a name="l01795"></a>01795 <span class="comment">  *   </span>
<a name="l01796"></a>01796 <span class="comment">  */</span>
<a name="l01797"></a><a class="code" href="group__RCCEx__PLLI2S__Configuration.html#ga2cb62df2fea21933702ee7a2c59dac97">01797</a> <span class="preprocessor">#define __HAL_RCC_PLL2_CONFIG(__PLL2MUL__)\</span>
<a name="l01798"></a>01798 <span class="preprocessor">          MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_PLL2MUL,(__PLL2MUL__))</span>
<a name="l01799"></a>01799 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01800"></a>01800 <span class="comment">/**</span>
<a name="l01801"></a>01801 <span class="comment">  * @}</span>
<a name="l01802"></a>01802 <span class="comment">  */</span>
<a name="l01803"></a>01803 <span class="comment"></span>
<a name="l01804"></a>01804 <span class="comment">/** @defgroup RCCEx_I2S_Configuration I2S Configuration</span>
<a name="l01805"></a>01805 <span class="comment">  * @brief  Macros to configure clock source of I2S peripherals.</span>
<a name="l01806"></a>01806 <span class="comment">  * @{</span>
<a name="l01807"></a>01807 <span class="comment">  */</span>  
<a name="l01808"></a>01808 <span class="comment"></span>
<a name="l01809"></a>01809 <span class="comment">/** @brief  Macro to configure the I2S2 clock.</span>
<a name="l01810"></a>01810 <span class="comment">  * @param  __I2S2CLKSOURCE__ specifies the I2S2 clock source.</span>
<a name="l01811"></a>01811 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01812"></a>01812 <span class="comment">  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry</span>
<a name="l01813"></a>01813 <span class="comment">  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry</span>
<a name="l01814"></a>01814 <span class="comment">  */</span>
<a name="l01815"></a><a class="code" href="group__RCCEx__I2S__Configuration.html#ga9bbb441d8fc2932d3534adf73a19a98d">01815</a> <span class="preprocessor">#define __HAL_RCC_I2S2_CONFIG(__I2S2CLKSOURCE__) \</span>
<a name="l01816"></a>01816 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC, (uint32_t)(__I2S2CLKSOURCE__))</span>
<a name="l01817"></a>01817 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01818"></a>01818 <span class="comment">/** @brief  Macro to get the I2S2 clock (I2S2CLK).</span>
<a name="l01819"></a>01819 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l01820"></a>01820 <span class="comment">  *            @arg @ref RCC_I2S2CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry</span>
<a name="l01821"></a>01821 <span class="comment">  *            @arg @ref RCC_I2S2CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry</span>
<a name="l01822"></a>01822 <span class="comment">  */</span>
<a name="l01823"></a><a class="code" href="group__RCCEx__I2S__Configuration.html#ga4497f87c25250a2dd5d045c9946a5d6f">01823</a> <span class="preprocessor">#define __HAL_RCC_GET_I2S2_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S2SRC)))</span>
<a name="l01824"></a>01824 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01825"></a>01825 <span class="comment">/** @brief  Macro to configure the I2S3 clock.</span>
<a name="l01826"></a>01826 <span class="comment">  * @param  __I2S2CLKSOURCE__ specifies the I2S3 clock source.</span>
<a name="l01827"></a>01827 <span class="comment">  *          This parameter can be one of the following values:</span>
<a name="l01828"></a>01828 <span class="comment">  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry</span>
<a name="l01829"></a>01829 <span class="comment">  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry</span>
<a name="l01830"></a>01830 <span class="comment">  */</span>
<a name="l01831"></a><a class="code" href="group__RCCEx__I2S__Configuration.html#ga5b114b201cb84bd72755a5b91cb538a4">01831</a> <span class="preprocessor">#define __HAL_RCC_I2S3_CONFIG(__I2S2CLKSOURCE__) \</span>
<a name="l01832"></a>01832 <span class="preprocessor">                  MODIFY_REG(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC, (uint32_t)(__I2S2CLKSOURCE__))</span>
<a name="l01833"></a>01833 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01834"></a>01834 <span class="comment">/** @brief  Macro to get the I2S3 clock (I2S3CLK).</span>
<a name="l01835"></a>01835 <span class="comment">  * @retval The clock source can be one of the following values:</span>
<a name="l01836"></a>01836 <span class="comment">  *            @arg @ref RCC_I2S3CLKSOURCE_SYSCLK system clock selected as I2S3 clock entry</span>
<a name="l01837"></a>01837 <span class="comment">  *            @arg @ref RCC_I2S3CLKSOURCE_PLLI2S_VCO PLLI2S VCO clock selected as I2S3 clock entry</span>
<a name="l01838"></a>01838 <span class="comment">  */</span>
<a name="l01839"></a><a class="code" href="group__RCCEx__I2S__Configuration.html#gae1f34209aeb2f0dad3da3fde31ea4af3">01839</a> <span class="preprocessor">#define __HAL_RCC_GET_I2S3_SOURCE() ((uint32_t)(READ_BIT(RCC-&gt;CFGR2, RCC_CFGR2_I2S3SRC)))</span>
<a name="l01840"></a>01840 <span class="preprocessor"></span><span class="comment"></span>
<a name="l01841"></a>01841 <span class="comment">/**</span>
<a name="l01842"></a>01842 <span class="comment">  * @}</span>
<a name="l01843"></a>01843 <span class="comment">  */</span>
<a name="l01844"></a>01844 
<a name="l01845"></a>01845 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01846"></a>01846 <span class="comment">/**</span>
<a name="l01847"></a>01847 <span class="comment">  * @}</span>
<a name="l01848"></a>01848 <span class="comment">  */</span>
<a name="l01849"></a>01849 
<a name="l01850"></a>01850 <span class="comment">/* Exported functions --------------------------------------------------------*/</span><span class="comment"></span>
<a name="l01851"></a>01851 <span class="comment">/** @addtogroup RCCEx_Exported_Functions</span>
<a name="l01852"></a>01852 <span class="comment">  * @{</span>
<a name="l01853"></a>01853 <span class="comment">  */</span>
<a name="l01854"></a>01854 <span class="comment"></span>
<a name="l01855"></a>01855 <span class="comment">/** @addtogroup RCCEx_Exported_Functions_Group1</span>
<a name="l01856"></a>01856 <span class="comment">  * @{</span>
<a name="l01857"></a>01857 <span class="comment">  */</span>
<a name="l01858"></a>01858 
<a name="l01859"></a>01859 HAL_StatusTypeDef <a class="code" href="group__RCCEx__Exported__Functions__Group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95" title="Initializes the RCC extended peripherals clocks according to the specified parameters in the RCC_Peri...">HAL_RCCEx_PeriphCLKConfig</a>(<a class="code" href="structRCC__PeriphCLKInitTypeDef.html" title="RCC extended clocks structure definition.">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);
<a name="l01860"></a>01860 <span class="keywordtype">void</span>              <a class="code" href="group__RCCEx__Exported__Functions__Group1.html#ga754fc5136c63ad52b7c459aafc8a3927" title="Get the PeriphClkInit according to the internal RCC configuration registers.">HAL_RCCEx_GetPeriphCLKConfig</a>(<a class="code" href="structRCC__PeriphCLKInitTypeDef.html" title="RCC extended clocks structure definition.">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit);
<a name="l01861"></a>01861 uint32_t          <a class="code" href="group__RCCEx__Exported__Functions__Group1.html#ga14acaeb88163a6bb0839470b753ba1bd" title="Returns the peripheral clock frequency.">HAL_RCCEx_GetPeriphCLKFreq</a>(uint32_t PeriphClk);
<a name="l01862"></a>01862 <span class="comment"></span>
<a name="l01863"></a>01863 <span class="comment">/**</span>
<a name="l01864"></a>01864 <span class="comment">  * @}</span>
<a name="l01865"></a>01865 <span class="comment">  */</span>
<a name="l01866"></a>01866 
<a name="l01867"></a>01867 <span class="preprocessor">#if defined(STM32F105xC) || defined(STM32F107xC)</span>
<a name="l01868"></a>01868 <span class="preprocessor"></span><span class="comment">/** @addtogroup RCCEx_Exported_Functions_Group2</span>
<a name="l01869"></a>01869 <span class="comment">  * @{</span>
<a name="l01870"></a>01870 <span class="comment">  */</span>
<a name="l01871"></a>01871 HAL_StatusTypeDef <a class="code" href="group__RCCEx__Exported__Functions__Group2.html#gab38471af14446e69ac3e299b2e76fd30" title="Enable PLLI2S.">HAL_RCCEx_EnablePLLI2S</a>(<a class="code" href="structRCC__PLLI2SInitTypeDef.html" title="RCC PLLI2S configuration structure definition.">RCC_PLLI2SInitTypeDef</a>  *PLLI2SInit);
<a name="l01872"></a>01872 HAL_StatusTypeDef <a class="code" href="group__RCCEx__Exported__Functions__Group2.html#gafd47e0656151bd2ea5b23e8d25a7cf98" title="Disable PLLI2S.">HAL_RCCEx_DisablePLLI2S</a>(<span class="keywordtype">void</span>);
<a name="l01873"></a>01873 <span class="comment"></span>
<a name="l01874"></a>01874 <span class="comment">/**</span>
<a name="l01875"></a>01875 <span class="comment">  * @}</span>
<a name="l01876"></a>01876 <span class="comment">  */</span>
<a name="l01877"></a>01877 <span class="comment"></span>
<a name="l01878"></a>01878 <span class="comment">/** @addtogroup RCCEx_Exported_Functions_Group3</span>
<a name="l01879"></a>01879 <span class="comment">  * @{</span>
<a name="l01880"></a>01880 <span class="comment">  */</span>
<a name="l01881"></a>01881 HAL_StatusTypeDef <a class="code" href="group__RCCEx__Exported__Functions__Group3.html#ga2775c3fbe1308f2146972e717351d9b6" title="Enable PLL2.">HAL_RCCEx_EnablePLL2</a>(<a class="code" href="structRCC__PLL2InitTypeDef.html" title="RCC PLL2 configuration structure definition.">RCC_PLL2InitTypeDef</a>  *PLL2Init);
<a name="l01882"></a>01882 HAL_StatusTypeDef <a class="code" href="group__RCCEx__Exported__Functions__Group3.html#ga0d88783a2b9526194ca89ef36e981575" title="Disable PLL2.">HAL_RCCEx_DisablePLL2</a>(<span class="keywordtype">void</span>);
<a name="l01883"></a>01883 <span class="comment"></span>
<a name="l01884"></a>01884 <span class="comment">/**</span>
<a name="l01885"></a>01885 <span class="comment">  * @}</span>
<a name="l01886"></a>01886 <span class="comment">  */</span>
<a name="l01887"></a>01887 <span class="preprocessor">#endif </span><span class="comment">/* STM32F105xC || STM32F107xC */</span>
<a name="l01888"></a>01888 <span class="comment"></span>
<a name="l01889"></a>01889 <span class="comment">/**</span>
<a name="l01890"></a>01890 <span class="comment">  * @}</span>
<a name="l01891"></a>01891 <span class="comment">  */</span>
<a name="l01892"></a>01892 <span class="comment"></span>
<a name="l01893"></a>01893 <span class="comment">/**</span>
<a name="l01894"></a>01894 <span class="comment">  * @}</span>
<a name="l01895"></a>01895 <span class="comment">  */</span>
<a name="l01896"></a>01896   <span class="comment"></span>
<a name="l01897"></a>01897 <span class="comment">/**</span>
<a name="l01898"></a>01898 <span class="comment">  * @}</span>
<a name="l01899"></a>01899 <span class="comment">  */</span>
<a name="l01900"></a>01900   
<a name="l01901"></a>01901 <span class="preprocessor">#ifdef __cplusplus</span>
<a name="l01902"></a>01902 <span class="preprocessor"></span>}
<a name="l01903"></a>01903 <span class="preprocessor">#endif</span>
<a name="l01904"></a>01904 <span class="preprocessor"></span>
<a name="l01905"></a>01905 <span class="preprocessor">#endif </span><span class="comment">/* __STM32F1xx_HAL_RCC_EX_H */</span>
<a name="l01906"></a>01906 
<a name="l01907"></a>01907 <span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span>
<a name="l01908"></a>01908 
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:58:36 for STM32F107xC HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
