
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tload_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400f28 <.init>:
  400f28:	stp	x29, x30, [sp, #-16]!
  400f2c:	mov	x29, sp
  400f30:	bl	40169c <ferror@plt+0x50c>
  400f34:	ldp	x29, x30, [sp], #16
  400f38:	ret

Disassembly of section .plt:

0000000000400f40 <memmove@plt-0x20>:
  400f40:	stp	x16, x30, [sp, #-16]!
  400f44:	adrp	x16, 414000 <ferror@plt+0x12e70>
  400f48:	ldr	x17, [x16, #4088]
  400f4c:	add	x16, x16, #0xff8
  400f50:	br	x17
  400f54:	nop
  400f58:	nop
  400f5c:	nop

0000000000400f60 <memmove@plt>:
  400f60:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f64:	ldr	x17, [x16]
  400f68:	add	x16, x16, #0x0
  400f6c:	br	x17

0000000000400f70 <_exit@plt>:
  400f70:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f74:	ldr	x17, [x16, #8]
  400f78:	add	x16, x16, #0x8
  400f7c:	br	x17

0000000000400f80 <fputs@plt>:
  400f80:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f84:	ldr	x17, [x16, #16]
  400f88:	add	x16, x16, #0x10
  400f8c:	br	x17

0000000000400f90 <exit@plt>:
  400f90:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400f94:	ldr	x17, [x16, #24]
  400f98:	add	x16, x16, #0x18
  400f9c:	br	x17

0000000000400fa0 <_setjmp@plt>:
  400fa0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fa4:	ldr	x17, [x16, #32]
  400fa8:	add	x16, x16, #0x20
  400fac:	br	x17

0000000000400fb0 <error@plt>:
  400fb0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fb4:	ldr	x17, [x16, #40]
  400fb8:	add	x16, x16, #0x28
  400fbc:	br	x17

0000000000400fc0 <loadavg@plt>:
  400fc0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fc4:	ldr	x17, [x16, #48]
  400fc8:	add	x16, x16, #0x30
  400fcc:	br	x17

0000000000400fd0 <strtod@plt>:
  400fd0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fd4:	ldr	x17, [x16, #56]
  400fd8:	add	x16, x16, #0x38
  400fdc:	br	x17

0000000000400fe0 <pause@plt>:
  400fe0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400fe4:	ldr	x17, [x16, #64]
  400fe8:	add	x16, x16, #0x40
  400fec:	br	x17

0000000000400ff0 <__cxa_atexit@plt>:
  400ff0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  400ff4:	ldr	x17, [x16, #72]
  400ff8:	add	x16, x16, #0x48
  400ffc:	br	x17

0000000000401000 <__fpending@plt>:
  401000:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401004:	ldr	x17, [x16, #80]
  401008:	add	x16, x16, #0x50
  40100c:	br	x17

0000000000401010 <snprintf@plt>:
  401010:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401014:	ldr	x17, [x16, #88]
  401018:	add	x16, x16, #0x58
  40101c:	br	x17

0000000000401020 <signal@plt>:
  401020:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401024:	ldr	x17, [x16, #96]
  401028:	add	x16, x16, #0x60
  40102c:	br	x17

0000000000401030 <fclose@plt>:
  401030:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401034:	ldr	x17, [x16, #104]
  401038:	add	x16, x16, #0x68
  40103c:	br	x17

0000000000401040 <malloc@plt>:
  401040:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401044:	ldr	x17, [x16, #112]
  401048:	add	x16, x16, #0x70
  40104c:	br	x17

0000000000401050 <open@plt>:
  401050:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401054:	ldr	x17, [x16, #120]
  401058:	add	x16, x16, #0x78
  40105c:	br	x17

0000000000401060 <bindtextdomain@plt>:
  401060:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401064:	ldr	x17, [x16, #128]
  401068:	add	x16, x16, #0x80
  40106c:	br	x17

0000000000401070 <__libc_start_main@plt>:
  401070:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401074:	ldr	x17, [x16, #136]
  401078:	add	x16, x16, #0x88
  40107c:	br	x17

0000000000401080 <memset@plt>:
  401080:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401084:	ldr	x17, [x16, #144]
  401088:	add	x16, x16, #0x90
  40108c:	br	x17

0000000000401090 <realloc@plt>:
  401090:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401094:	ldr	x17, [x16, #152]
  401098:	add	x16, x16, #0x98
  40109c:	br	x17

00000000004010a0 <__gmon_start__@plt>:
  4010a0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010a4:	ldr	x17, [x16, #160]
  4010a8:	add	x16, x16, #0xa0
  4010ac:	br	x17

00000000004010b0 <write@plt>:
  4010b0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010b4:	ldr	x17, [x16, #168]
  4010b8:	add	x16, x16, #0xa8
  4010bc:	br	x17

00000000004010c0 <abort@plt>:
  4010c0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010c4:	ldr	x17, [x16, #176]
  4010c8:	add	x16, x16, #0xb0
  4010cc:	br	x17

00000000004010d0 <textdomain@plt>:
  4010d0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010d4:	ldr	x17, [x16, #184]
  4010d8:	add	x16, x16, #0xb8
  4010dc:	br	x17

00000000004010e0 <getopt_long@plt>:
  4010e0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010e4:	ldr	x17, [x16, #192]
  4010e8:	add	x16, x16, #0xc0
  4010ec:	br	x17

00000000004010f0 <__ctype_b_loc@plt>:
  4010f0:	adrp	x16, 415000 <ferror@plt+0x13e70>
  4010f4:	ldr	x17, [x16, #200]
  4010f8:	add	x16, x16, #0xc8
  4010fc:	br	x17

0000000000401100 <strtol@plt>:
  401100:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401104:	ldr	x17, [x16, #208]
  401108:	add	x16, x16, #0xd0
  40110c:	br	x17

0000000000401110 <dcgettext@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401114:	ldr	x17, [x16, #216]
  401118:	add	x16, x16, #0xd8
  40111c:	br	x17

0000000000401120 <longjmp@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401124:	ldr	x17, [x16, #224]
  401128:	add	x16, x16, #0xe0
  40112c:	br	x17

0000000000401130 <printf@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401134:	ldr	x17, [x16, #232]
  401138:	add	x16, x16, #0xe8
  40113c:	br	x17

0000000000401140 <__errno_location@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401144:	ldr	x17, [x16, #240]
  401148:	add	x16, x16, #0xf0
  40114c:	br	x17

0000000000401150 <alarm@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401154:	ldr	x17, [x16, #248]
  401158:	add	x16, x16, #0xf8
  40115c:	br	x17

0000000000401160 <fprintf@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401164:	ldr	x17, [x16, #256]
  401168:	add	x16, x16, #0x100
  40116c:	br	x17

0000000000401170 <ioctl@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401174:	ldr	x17, [x16, #264]
  401178:	add	x16, x16, #0x108
  40117c:	br	x17

0000000000401180 <setlocale@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401184:	ldr	x17, [x16, #272]
  401188:	add	x16, x16, #0x110
  40118c:	br	x17

0000000000401190 <ferror@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13e70>
  401194:	ldr	x17, [x16, #280]
  401198:	add	x16, x16, #0x118
  40119c:	br	x17

Disassembly of section .text:

00000000004011a0 <.text>:
  4011a0:	stp	x29, x30, [sp, #-144]!
  4011a4:	adrp	x3, 415000 <ferror@plt+0x13e70>
  4011a8:	adrp	x2, 415000 <ferror@plt+0x13e70>
  4011ac:	mov	x29, sp
  4011b0:	ldr	x3, [x3, #360]
  4011b4:	str	x3, [x2, #320]
  4011b8:	stp	x19, x20, [sp, #16]
  4011bc:	mov	w20, w0
  4011c0:	mov	x19, x1
  4011c4:	mov	w0, #0x6                   	// #6
  4011c8:	adrp	x1, 403000 <ferror@plt+0x1e70>
  4011cc:	add	x1, x1, #0xf90
  4011d0:	stp	x21, x22, [sp, #32]
  4011d4:	adrp	x21, 404000 <ferror@plt+0x2e70>
  4011d8:	add	x21, x21, #0x110
  4011dc:	stp	x23, x24, [sp, #48]
  4011e0:	adrp	x22, 404000 <ferror@plt+0x2e70>
  4011e4:	stp	x25, x26, [sp, #64]
  4011e8:	adrp	x23, 404000 <ferror@plt+0x2e70>
  4011ec:	add	x22, x22, #0x238
  4011f0:	stp	x27, x28, [sp, #80]
  4011f4:	bl	401180 <setlocale@plt>
  4011f8:	mov	x0, x21
  4011fc:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401200:	add	x1, x1, #0xf8
  401204:	bl	401060 <bindtextdomain@plt>
  401208:	add	x23, x23, #0x120
  40120c:	mov	x0, x21
  401210:	adrp	x21, 404000 <ferror@plt+0x2e70>
  401214:	add	x21, x21, #0x1c0
  401218:	adrp	x24, 415000 <ferror@plt+0x13e70>
  40121c:	bl	4010d0 <textdomain@plt>
  401220:	adrp	x0, 401000 <__fpending@plt>
  401224:	add	x0, x0, #0xe00
  401228:	bl	403f48 <ferror@plt+0x2db8>
  40122c:	mov	x3, x22
  401230:	mov	x2, x21
  401234:	mov	x1, x19
  401238:	mov	w0, w20
  40123c:	mov	x4, #0x0                   	// #0
  401240:	bl	4010e0 <getopt_long@plt>
  401244:	cmn	w0, #0x1
  401248:	b.eq	401364 <ferror@plt+0x1d4>  // b.none
  40124c:	cmp	w0, #0x64
  401250:	b.eq	40130c <ferror@plt+0x17c>  // b.none
  401254:	b.gt	4012a8 <ferror@plt+0x118>
  401258:	cmp	w0, #0x56
  40125c:	b.ne	401358 <ferror@plt+0x1c8>  // b.any
  401260:	mov	w2, #0x5                   	// #5
  401264:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401268:	mov	x0, #0x0                   	// #0
  40126c:	add	x1, x1, #0x198
  401270:	bl	401110 <dcgettext@plt>
  401274:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401278:	adrp	x2, 404000 <ferror@plt+0x2e70>
  40127c:	add	x2, x2, #0x1a8
  401280:	ldr	x1, [x1, #360]
  401284:	bl	401130 <printf@plt>
  401288:	mov	w0, #0x0                   	// #0
  40128c:	ldp	x19, x20, [sp, #16]
  401290:	ldp	x21, x22, [sp, #32]
  401294:	ldp	x23, x24, [sp, #48]
  401298:	ldp	x25, x26, [sp, #64]
  40129c:	ldp	x27, x28, [sp, #80]
  4012a0:	ldp	x29, x30, [sp], #144
  4012a4:	ret
  4012a8:	cmp	w0, #0x68
  4012ac:	b.eq	40134c <ferror@plt+0x1bc>  // b.none
  4012b0:	cmp	w0, #0x73
  4012b4:	b.ne	401358 <ferror@plt+0x1c8>  // b.any
  4012b8:	ldr	x25, [x24, #336]
  4012bc:	mov	w2, #0x5                   	// #5
  4012c0:	mov	x1, x23
  4012c4:	mov	x0, #0x0                   	// #0
  4012c8:	bl	401110 <dcgettext@plt>
  4012cc:	mov	x1, x0
  4012d0:	mov	x0, x25
  4012d4:	bl	401a98 <ferror@plt+0x908>
  4012d8:	fcmpe	d0, #0.0
  4012dc:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4012e0:	str	d0, [x0, #704]
  4012e4:	b.pl	40122c <ferror@plt+0x9c>  // b.nfrst
  4012e8:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4012ec:	add	x1, x1, #0x140
  4012f0:	mov	w2, #0x5                   	// #5
  4012f4:	mov	x0, #0x0                   	// #0
  4012f8:	bl	401110 <dcgettext@plt>
  4012fc:	mov	w1, #0x0                   	// #0
  401300:	mov	x2, x0
  401304:	mov	w0, #0x1                   	// #1
  401308:	bl	400fb0 <error@plt>
  40130c:	ldr	x25, [x24, #336]
  401310:	mov	w2, #0x5                   	// #5
  401314:	mov	x1, x23
  401318:	mov	x0, #0x0                   	// #0
  40131c:	bl	401110 <dcgettext@plt>
  401320:	mov	x1, x0
  401324:	mov	x0, x25
  401328:	bl	401a08 <ferror@plt+0x878>
  40132c:	cmp	x0, #0x0
  401330:	b.le	4015f4 <ferror@plt+0x464>
  401334:	mov	x1, #0xffffffff            	// #4294967295
  401338:	cmp	x0, x1
  40133c:	b.gt	4015e4 <ferror@plt+0x454>
  401340:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401344:	str	w0, [x1, #304]
  401348:	b	40122c <ferror@plt+0x9c>
  40134c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401350:	ldr	x0, [x0, #352]
  401354:	bl	401758 <ferror@plt+0x5c8>
  401358:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40135c:	ldr	x0, [x0, #328]
  401360:	bl	401758 <ferror@plt+0x5c8>
  401364:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401368:	ldr	w0, [x0, #344]
  40136c:	cmp	w0, w20
  401370:	b.ge	401390 <ferror@plt+0x200>  // b.tcont
  401374:	ldr	x0, [x19, w0, sxtw #3]
  401378:	mov	w1, #0x1                   	// #1
  40137c:	bl	401050 <open@plt>
  401380:	cmn	w0, #0x1
  401384:	adrp	x1, 415000 <ferror@plt+0x13e70>
  401388:	str	w0, [x1, #308]
  40138c:	b.eq	401604 <ferror@plt+0x474>  // b.none
  401390:	mov	w0, #0x0                   	// #0
  401394:	bl	4018b8 <ferror@plt+0x728>
  401398:	adrp	x0, 415000 <ferror@plt+0x13e70>
  40139c:	add	x0, x0, #0x178
  4013a0:	ldr	d0, [x0, #328]
  4013a4:	fcmp	d0, #0.0
  4013a8:	b.ne	4013bc <ferror@plt+0x22c>  // b.any
  4013ac:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4013b0:	ldr	w1, [x1, #316]
  4013b4:	scvtf	d0, w1
  4013b8:	str	d0, [x0, #328]
  4013bc:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4013c0:	add	x1, x1, #0x178
  4013c4:	add	x0, x1, #0x10
  4013c8:	ldr	d0, [x1, #328]
  4013cc:	str	d0, [x1, #336]
  4013d0:	bl	400fa0 <_setjmp@plt>
  4013d4:	adrp	x20, 415000 <ferror@plt+0x13e70>
  4013d8:	adrp	x1, 401000 <__fpending@plt>
  4013dc:	mov	w0, #0xe                   	// #14
  4013e0:	add	x1, x1, #0x890
  4013e4:	bl	401020 <signal@plt>
  4013e8:	adrp	x27, 415000 <ferror@plt+0x13e70>
  4013ec:	ldr	w0, [x20, #304]
  4013f0:	add	x22, sp, #0x88
  4013f4:	add	x20, x20, #0x130
  4013f8:	add	x27, x27, #0x178
  4013fc:	mov	w21, #0x0                   	// #0
  401400:	mov	w19, #0x1                   	// #1
  401404:	bl	401150 <alarm@plt>
  401408:	ldp	d1, d0, [x27, #328]
  40140c:	fcmpe	d0, d1
  401410:	b.pl	40141c <ferror@plt+0x28c>  // b.nfrst
  401414:	fadd	d0, d0, d0
  401418:	str	d0, [x27, #336]
  40141c:	mov	x2, x22
  401420:	add	x0, sp, #0x78
  401424:	add	x1, sp, #0x80
  401428:	bl	400fc0 <loadavg@plt>
  40142c:	ldp	w25, w24, [x20, #8]
  401430:	sxtw	x26, w21
  401434:	ldr	x4, [x27, #8]
  401438:	sub	w6, w24, #0x1
  40143c:	neg	w23, w25
  401440:	ldr	d1, [x27, #336]
  401444:	mov	w7, #0x0                   	// #0
  401448:	mov	w3, #0x2a                  	// #42
  40144c:	mul	w28, w25, w6
  401450:	sxtw	x23, w23
  401454:	fmov	d2, #5.000000000000000000e-01
  401458:	sxtw	x5, w28
  40145c:	add	x5, x5, w21, sxtw
  401460:	add	x5, x4, x5
  401464:	ldr	d0, [sp, #120]
  401468:	mov	x1, x5
  40146c:	mov	w0, w6
  401470:	fmul	d0, d1, d0
  401474:	fcvtzs	w2, d0
  401478:	sub	w2, w2, w24
  40147c:	b	401490 <ferror@plt+0x300>
  401480:	strb	w3, [x1]
  401484:	subs	w0, w0, #0x1
  401488:	add	x1, x1, x23
  40148c:	b.mi	4014c4 <ferror@plt+0x334>  // b.first
  401490:	cmn	w2, w0
  401494:	b.pl	401480 <ferror@plt+0x2f0>  // b.nfrst
  401498:	cbz	w7, 4014a0 <ferror@plt+0x310>
  40149c:	str	d1, [x27, #336]
  4014a0:	mul	w1, w25, w0
  4014a4:	mov	w2, #0x20                  	// #32
  4014a8:	add	x1, x26, w1, sxtw
  4014ac:	add	x1, x4, x1
  4014b0:	tbnz	w0, #31, 4014d0 <ferror@plt+0x340>
  4014b4:	sub	w0, w0, #0x1
  4014b8:	strb	w2, [x1]
  4014bc:	add	x1, x1, x23
  4014c0:	b	4014b0 <ferror@plt+0x320>
  4014c4:	fmul	d1, d1, d2
  4014c8:	mov	w7, w19
  4014cc:	b	401464 <ferror@plt+0x2d4>
  4014d0:	scvtf	d2, w24
  4014d4:	mov	w1, #0x1                   	// #1
  4014d8:	mov	w5, #0x2d                  	// #45
  4014dc:	mov	w3, #0x3d                  	// #61
  4014e0:	b	401500 <ferror@plt+0x370>
  4014e4:	mul	w0, w25, w0
  4014e8:	add	w1, w1, #0x1
  4014ec:	add	x0, x26, w0, sxtw
  4014f0:	ldrb	w2, [x4, x0]
  4014f4:	cmp	w2, #0x20
  4014f8:	csel	w2, w5, w3, eq  // eq = none
  4014fc:	strb	w2, [x4, x0]
  401500:	scvtf	d0, w1
  401504:	fmsub	d0, d0, d1, d2
  401508:	fcvtzs	w0, d0
  40150c:	cmp	w0, #0x0
  401510:	ccmp	w24, w0, #0x4, ge  // ge = tcont
  401514:	b.gt	4014e4 <ferror@plt+0x354>
  401518:	add	w0, w21, #0x1
  40151c:	ldr	w3, [x27]
  401520:	cmp	w25, w0
  401524:	b.eq	40159c <ferror@plt+0x40c>  // b.none
  401528:	mov	w21, w0
  40152c:	ldp	d0, d1, [sp, #120]
  401530:	sxtw	x1, w3
  401534:	ldr	d2, [sp, #136]
  401538:	mov	x0, x4
  40153c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401540:	add	x2, x2, #0x1e0
  401544:	bl	401010 <snprintf@plt>
  401548:	ldr	w1, [x27]
  40154c:	cmp	w1, w0
  401550:	b.le	401560 <ferror@plt+0x3d0>
  401554:	ldr	x1, [x27, #8]
  401558:	mov	w2, #0x20                  	// #32
  40155c:	strb	w2, [x1, w0, sxtw]
  401560:	ldr	w0, [x20, #4]
  401564:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401568:	mov	x2, #0x3                   	// #3
  40156c:	add	x1, x1, #0x1f8
  401570:	bl	4010b0 <write@plt>
  401574:	tbnz	x0, #63, 401634 <ferror@plt+0x4a4>
  401578:	ldr	w2, [x27]
  40157c:	ldr	w0, [x20, #4]
  401580:	ldr	x1, [x27, #8]
  401584:	sub	w2, w2, #0x1
  401588:	sxtw	x2, w2
  40158c:	bl	4010b0 <write@plt>
  401590:	tbnz	x0, #63, 401634 <ferror@plt+0x4a4>
  401594:	bl	400fe0 <pause@plt>
  401598:	b	401408 <ferror@plt+0x278>
  40159c:	sub	w2, w3, #0x1
  4015a0:	add	x1, x4, #0x1
  4015a4:	mov	x0, x4
  4015a8:	str	w3, [sp, #108]
  4015ac:	sxtw	x2, w2
  4015b0:	bl	400f60 <memmove@plt>
  4015b4:	mov	x4, x0
  4015b8:	sub	w0, w28, w25
  4015bc:	ldr	w3, [sp, #108]
  4015c0:	sub	w24, w24, #0x2
  4015c4:	add	x0, x26, w0, sxtw
  4015c8:	mov	w1, #0x20                  	// #32
  4015cc:	add	x0, x4, x0
  4015d0:	tbnz	w24, #31, 40152c <ferror@plt+0x39c>
  4015d4:	sub	w24, w24, #0x1
  4015d8:	strb	w1, [x0]
  4015dc:	add	x0, x0, x23
  4015e0:	b	4015d0 <ferror@plt+0x440>
  4015e4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4015e8:	mov	w2, #0x5                   	// #5
  4015ec:	add	x1, x1, #0x180
  4015f0:	b	4012f4 <ferror@plt+0x164>
  4015f4:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4015f8:	mov	w2, #0x5                   	// #5
  4015fc:	add	x1, x1, #0x160
  401600:	b	4012f4 <ferror@plt+0x164>
  401604:	bl	401140 <__errno_location@plt>
  401608:	mov	x3, x0
  40160c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401610:	add	x1, x1, #0x1c8
  401614:	mov	w2, #0x5                   	// #5
  401618:	ldr	w19, [x3]
  40161c:	mov	x0, #0x0                   	// #0
  401620:	bl	401110 <dcgettext@plt>
  401624:	mov	x2, x0
  401628:	mov	w1, w19
  40162c:	mov	w0, #0x1                   	// #1
  401630:	bl	400fb0 <error@plt>
  401634:	bl	401140 <__errno_location@plt>
  401638:	mov	x3, x0
  40163c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401640:	mov	w2, #0x5                   	// #5
  401644:	add	x1, x1, #0x200
  401648:	b	401618 <ferror@plt+0x488>
  40164c:	mov	x29, #0x0                   	// #0
  401650:	mov	x30, #0x0                   	// #0
  401654:	mov	x5, x0
  401658:	ldr	x1, [sp]
  40165c:	add	x2, sp, #0x8
  401660:	mov	x6, sp
  401664:	movz	x0, #0x0, lsl #48
  401668:	movk	x0, #0x0, lsl #32
  40166c:	movk	x0, #0x40, lsl #16
  401670:	movk	x0, #0x11a0
  401674:	movz	x3, #0x0, lsl #48
  401678:	movk	x3, #0x0, lsl #32
  40167c:	movk	x3, #0x40, lsl #16
  401680:	movk	x3, #0x3ec0
  401684:	movz	x4, #0x0, lsl #48
  401688:	movk	x4, #0x0, lsl #32
  40168c:	movk	x4, #0x40, lsl #16
  401690:	movk	x4, #0x3f40
  401694:	bl	401070 <__libc_start_main@plt>
  401698:	bl	4010c0 <abort@plt>
  40169c:	adrp	x0, 414000 <ferror@plt+0x12e70>
  4016a0:	ldr	x0, [x0, #4064]
  4016a4:	cbz	x0, 4016ac <ferror@plt+0x51c>
  4016a8:	b	4010a0 <__gmon_start__@plt>
  4016ac:	ret
  4016b0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4016b4:	add	x0, x0, #0x140
  4016b8:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4016bc:	add	x1, x1, #0x140
  4016c0:	cmp	x1, x0
  4016c4:	b.eq	4016dc <ferror@plt+0x54c>  // b.none
  4016c8:	adrp	x1, 403000 <ferror@plt+0x1e70>
  4016cc:	ldr	x1, [x1, #3960]
  4016d0:	cbz	x1, 4016dc <ferror@plt+0x54c>
  4016d4:	mov	x16, x1
  4016d8:	br	x16
  4016dc:	ret
  4016e0:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4016e4:	add	x0, x0, #0x140
  4016e8:	adrp	x1, 415000 <ferror@plt+0x13e70>
  4016ec:	add	x1, x1, #0x140
  4016f0:	sub	x1, x1, x0
  4016f4:	lsr	x2, x1, #63
  4016f8:	add	x1, x2, x1, asr #3
  4016fc:	cmp	xzr, x1, asr #1
  401700:	asr	x1, x1, #1
  401704:	b.eq	40171c <ferror@plt+0x58c>  // b.none
  401708:	adrp	x2, 403000 <ferror@plt+0x1e70>
  40170c:	ldr	x2, [x2, #3968]
  401710:	cbz	x2, 40171c <ferror@plt+0x58c>
  401714:	mov	x16, x2
  401718:	br	x16
  40171c:	ret
  401720:	stp	x29, x30, [sp, #-32]!
  401724:	mov	x29, sp
  401728:	str	x19, [sp, #16]
  40172c:	adrp	x19, 415000 <ferror@plt+0x13e70>
  401730:	ldrb	w0, [x19, #368]
  401734:	cbnz	w0, 401744 <ferror@plt+0x5b4>
  401738:	bl	4016b0 <ferror@plt+0x520>
  40173c:	mov	w0, #0x1                   	// #1
  401740:	strb	w0, [x19, #368]
  401744:	ldr	x19, [sp, #16]
  401748:	ldp	x29, x30, [sp], #32
  40174c:	ret
  401750:	b	4016e0 <ferror@plt+0x550>
  401754:	nop
  401758:	stp	x29, x30, [sp, #-32]!
  40175c:	mov	w2, #0x5                   	// #5
  401760:	adrp	x1, 403000 <ferror@plt+0x1e70>
  401764:	mov	x29, sp
  401768:	add	x1, x1, #0xf88
  40176c:	str	x19, [sp, #16]
  401770:	mov	x19, x0
  401774:	mov	x0, #0x0                   	// #0
  401778:	bl	401110 <dcgettext@plt>
  40177c:	mov	x1, x19
  401780:	bl	400f80 <fputs@plt>
  401784:	mov	w2, #0x5                   	// #5
  401788:	adrp	x1, 403000 <ferror@plt+0x1e70>
  40178c:	mov	x0, #0x0                   	// #0
  401790:	add	x1, x1, #0xf98
  401794:	bl	401110 <dcgettext@plt>
  401798:	mov	x1, x0
  40179c:	adrp	x2, 415000 <ferror@plt+0x13e70>
  4017a0:	mov	x0, x19
  4017a4:	ldr	x2, [x2, #360]
  4017a8:	bl	401160 <fprintf@plt>
  4017ac:	mov	w2, #0x5                   	// #5
  4017b0:	adrp	x1, 403000 <ferror@plt+0x1e70>
  4017b4:	mov	x0, #0x0                   	// #0
  4017b8:	add	x1, x1, #0xfb0
  4017bc:	bl	401110 <dcgettext@plt>
  4017c0:	mov	x1, x19
  4017c4:	bl	400f80 <fputs@plt>
  4017c8:	mov	w2, #0x5                   	// #5
  4017cc:	adrp	x1, 403000 <ferror@plt+0x1e70>
  4017d0:	mov	x0, #0x0                   	// #0
  4017d4:	add	x1, x1, #0xfc0
  4017d8:	bl	401110 <dcgettext@plt>
  4017dc:	mov	x1, x19
  4017e0:	bl	400f80 <fputs@plt>
  4017e4:	mov	w2, #0x5                   	// #5
  4017e8:	adrp	x1, 403000 <ferror@plt+0x1e70>
  4017ec:	mov	x0, #0x0                   	// #0
  4017f0:	add	x1, x1, #0xff0
  4017f4:	bl	401110 <dcgettext@plt>
  4017f8:	mov	x1, x19
  4017fc:	bl	400f80 <fputs@plt>
  401800:	mov	w2, #0x5                   	// #5
  401804:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401808:	mov	x0, #0x0                   	// #0
  40180c:	add	x1, x1, #0x18
  401810:	bl	401110 <dcgettext@plt>
  401814:	mov	x1, x19
  401818:	bl	400f80 <fputs@plt>
  40181c:	mov	w2, #0x5                   	// #5
  401820:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401824:	mov	x0, #0x0                   	// #0
  401828:	add	x1, x1, #0x20
  40182c:	bl	401110 <dcgettext@plt>
  401830:	mov	x1, x19
  401834:	bl	400f80 <fputs@plt>
  401838:	mov	w2, #0x5                   	// #5
  40183c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401840:	mov	x0, #0x0                   	// #0
  401844:	add	x1, x1, #0x50
  401848:	bl	401110 <dcgettext@plt>
  40184c:	mov	x1, x19
  401850:	bl	400f80 <fputs@plt>
  401854:	mov	w2, #0x5                   	// #5
  401858:	adrp	x1, 404000 <ferror@plt+0x2e70>
  40185c:	mov	x0, #0x0                   	// #0
  401860:	add	x1, x1, #0x88
  401864:	bl	401110 <dcgettext@plt>
  401868:	mov	x1, x0
  40186c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401870:	mov	x0, x19
  401874:	add	x2, x2, #0xa8
  401878:	bl	401160 <fprintf@plt>
  40187c:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401880:	ldr	x0, [x0, #328]
  401884:	cmp	x0, x19
  401888:	cset	w0, eq  // eq = none
  40188c:	bl	400f90 <exit@plt>
  401890:	stp	x29, x30, [sp, #-16]!
  401894:	adrp	x1, 401000 <__fpending@plt>
  401898:	mov	w0, #0xe                   	// #14
  40189c:	mov	x29, sp
  4018a0:	add	x1, x1, #0x890
  4018a4:	bl	401020 <signal@plt>
  4018a8:	ldp	x29, x30, [sp], #16
  4018ac:	adrp	x0, 415000 <ferror@plt+0x13e70>
  4018b0:	ldr	w0, [x0, #304]
  4018b4:	b	401150 <alarm@plt>
  4018b8:	stp	x29, x30, [sp, #-64]!
  4018bc:	adrp	x1, 401000 <__fpending@plt>
  4018c0:	add	x1, x1, #0x8b8
  4018c4:	mov	x29, sp
  4018c8:	stp	x19, x20, [sp, #16]
  4018cc:	adrp	x20, 415000 <ferror@plt+0x13e70>
  4018d0:	add	x20, x20, #0x130
  4018d4:	stp	x21, x22, [sp, #32]
  4018d8:	mov	w21, w0
  4018dc:	mov	w0, #0x1c                  	// #28
  4018e0:	bl	401020 <signal@plt>
  4018e4:	ldr	w0, [x20, #4]
  4018e8:	add	x2, sp, #0x38
  4018ec:	mov	x1, #0x5413                	// #21523
  4018f0:	bl	401170 <ioctl@plt>
  4018f4:	cmn	w0, #0x1
  4018f8:	b.eq	4019a8 <ferror@plt+0x818>  // b.none
  4018fc:	ldrh	w19, [sp, #58]
  401900:	cbnz	w19, 4019a0 <ferror@plt+0x810>
  401904:	ldr	w19, [x20, #8]
  401908:	ldrh	w0, [sp, #56]
  40190c:	cbz	w0, 401914 <ferror@plt+0x784>
  401910:	str	w0, [x20, #12]
  401914:	sub	w1, w19, #0x2
  401918:	mov	w0, #0x7ffffffc            	// #2147483644
  40191c:	cmp	w1, w0
  401920:	b.hi	4019d8 <ferror@plt+0x848>  // b.pmore
  401924:	ldr	w2, [x20, #12]
  401928:	cmp	w2, #0x1
  40192c:	b.le	4019d8 <ferror@plt+0x848>
  401930:	mov	w0, #0x7fffffff            	// #2147483647
  401934:	sdiv	w0, w0, w19
  401938:	cmp	w2, w0
  40193c:	b.ge	4019d8 <ferror@plt+0x848>  // b.tcont
  401940:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401944:	add	x20, x0, #0x178
  401948:	mul	w19, w2, w19
  40194c:	str	w19, [x0, #376]
  401950:	ldr	x0, [x20, #8]
  401954:	sxtw	x22, w19
  401958:	cbz	x0, 4019b0 <ferror@plt+0x820>
  40195c:	mov	x1, x22
  401960:	bl	401090 <realloc@plt>
  401964:	mov	x3, x0
  401968:	cbz	x0, 4019c0 <ferror@plt+0x830>
  40196c:	sub	w2, w19, #0x1
  401970:	mov	x0, x3
  401974:	mov	w1, #0x20                  	// #32
  401978:	str	x3, [x20, #8]
  40197c:	sxtw	x2, w2
  401980:	bl	401080 <memset@plt>
  401984:	add	x3, x0, x22
  401988:	sturb	wzr, [x3, #-2]
  40198c:	cbnz	w21, 4019fc <ferror@plt+0x86c>
  401990:	ldp	x19, x20, [sp, #16]
  401994:	ldp	x21, x22, [sp, #32]
  401998:	ldp	x29, x30, [sp], #64
  40199c:	ret
  4019a0:	str	w19, [x20, #8]
  4019a4:	b	401908 <ferror@plt+0x778>
  4019a8:	ldr	w19, [x20, #8]
  4019ac:	b	401914 <ferror@plt+0x784>
  4019b0:	mov	x0, x22
  4019b4:	bl	401040 <malloc@plt>
  4019b8:	mov	x3, x0
  4019bc:	cbnz	x0, 40196c <ferror@plt+0x7dc>
  4019c0:	adrp	x2, 404000 <ferror@plt+0x2e70>
  4019c4:	mov	x3, x22
  4019c8:	add	x2, x2, #0xd8
  4019cc:	mov	w1, #0x0                   	// #0
  4019d0:	mov	w0, #0x1                   	// #1
  4019d4:	bl	400fb0 <error@plt>
  4019d8:	mov	w2, #0x5                   	// #5
  4019dc:	adrp	x1, 404000 <ferror@plt+0x2e70>
  4019e0:	mov	x0, #0x0                   	// #0
  4019e4:	add	x1, x1, #0xb8
  4019e8:	bl	401110 <dcgettext@plt>
  4019ec:	mov	x2, x0
  4019f0:	mov	w1, #0x0                   	// #0
  4019f4:	mov	w0, #0x1                   	// #1
  4019f8:	bl	400fb0 <error@plt>
  4019fc:	add	x0, x20, #0x10
  401a00:	mov	w1, #0x1                   	// #1
  401a04:	bl	401120 <longjmp@plt>
  401a08:	stp	x29, x30, [sp, #-64]!
  401a0c:	mov	x29, sp
  401a10:	stp	x19, x20, [sp, #16]
  401a14:	mov	x19, x0
  401a18:	str	x21, [sp, #32]
  401a1c:	mov	x21, x1
  401a20:	str	xzr, [sp, #56]
  401a24:	bl	401140 <__errno_location@plt>
  401a28:	mov	x20, x0
  401a2c:	cbz	x19, 401a7c <ferror@plt+0x8ec>
  401a30:	ldrb	w0, [x19]
  401a34:	cbz	w0, 401a7c <ferror@plt+0x8ec>
  401a38:	str	wzr, [x20]
  401a3c:	add	x1, sp, #0x38
  401a40:	mov	x0, x19
  401a44:	mov	w2, #0xa                   	// #10
  401a48:	bl	401100 <strtol@plt>
  401a4c:	ldr	w1, [x20]
  401a50:	cbnz	w1, 401a80 <ferror@plt+0x8f0>
  401a54:	ldr	x2, [sp, #56]
  401a58:	cmp	x2, #0x0
  401a5c:	ccmp	x2, x19, #0x4, ne  // ne = any
  401a60:	b.eq	401a80 <ferror@plt+0x8f0>  // b.none
  401a64:	ldrb	w2, [x2]
  401a68:	cbnz	w2, 401a80 <ferror@plt+0x8f0>
  401a6c:	ldp	x19, x20, [sp, #16]
  401a70:	ldr	x21, [sp, #32]
  401a74:	ldp	x29, x30, [sp], #64
  401a78:	ret
  401a7c:	ldr	w1, [x20]
  401a80:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401a84:	mov	x4, x19
  401a88:	mov	x3, x21
  401a8c:	add	x2, x2, #0x2d8
  401a90:	mov	w0, #0x1                   	// #1
  401a94:	bl	400fb0 <error@plt>
  401a98:	stp	x29, x30, [sp, #-64]!
  401a9c:	mov	x29, sp
  401aa0:	stp	x19, x20, [sp, #16]
  401aa4:	mov	x19, x0
  401aa8:	str	x21, [sp, #32]
  401aac:	mov	x21, x1
  401ab0:	str	xzr, [sp, #56]
  401ab4:	bl	401140 <__errno_location@plt>
  401ab8:	mov	x20, x0
  401abc:	cbz	x19, 401b08 <ferror@plt+0x978>
  401ac0:	ldrb	w0, [x19]
  401ac4:	cbz	w0, 401b08 <ferror@plt+0x978>
  401ac8:	str	wzr, [x20]
  401acc:	add	x1, sp, #0x38
  401ad0:	mov	x0, x19
  401ad4:	bl	400fd0 <strtod@plt>
  401ad8:	ldr	w1, [x20]
  401adc:	cbnz	w1, 401b0c <ferror@plt+0x97c>
  401ae0:	ldr	x0, [sp, #56]
  401ae4:	cmp	x0, #0x0
  401ae8:	ccmp	x0, x19, #0x4, ne  // ne = any
  401aec:	b.eq	401b0c <ferror@plt+0x97c>  // b.none
  401af0:	ldrb	w0, [x0]
  401af4:	cbnz	w0, 401b0c <ferror@plt+0x97c>
  401af8:	ldp	x19, x20, [sp, #16]
  401afc:	ldr	x21, [sp, #32]
  401b00:	ldp	x29, x30, [sp], #64
  401b04:	ret
  401b08:	ldr	w1, [x20]
  401b0c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401b10:	mov	x4, x19
  401b14:	mov	x3, x21
  401b18:	add	x2, x2, #0x2d8
  401b1c:	mov	w0, #0x1                   	// #1
  401b20:	bl	400fb0 <error@plt>
  401b24:	nop
  401b28:	stp	x29, x30, [sp, #-112]!
  401b2c:	mov	x29, sp
  401b30:	stp	x19, x20, [sp, #16]
  401b34:	stp	x21, x22, [sp, #32]
  401b38:	stp	x23, x24, [sp, #48]
  401b3c:	mov	x24, x0
  401b40:	stp	x25, x26, [sp, #64]
  401b44:	mov	x25, x1
  401b48:	cbz	x0, 401d34 <ferror@plt+0xba4>
  401b4c:	ldrb	w21, [x0]
  401b50:	cbz	w21, 401d34 <ferror@plt+0xba4>
  401b54:	bl	4010f0 <__ctype_b_loc@plt>
  401b58:	mov	x22, x24
  401b5c:	ldr	x23, [x0]
  401b60:	b	401b68 <ferror@plt+0x9d8>
  401b64:	ldrb	w21, [x22, #1]!
  401b68:	ubfiz	x0, x21, #1, #8
  401b6c:	ldrh	w0, [x23, x0]
  401b70:	tbnz	w0, #13, 401b64 <ferror@plt+0x9d4>
  401b74:	cmp	w21, #0x2d
  401b78:	b.eq	401d1c <ferror@plt+0xb8c>  // b.none
  401b7c:	cmp	w21, #0x2b
  401b80:	mov	w26, #0x0                   	// #0
  401b84:	b.eq	401cfc <ferror@plt+0xb6c>  // b.none
  401b88:	tbz	w0, #11, 401d10 <ferror@plt+0xb80>
  401b8c:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401b90:	add	x0, x0, #0x2f0
  401b94:	mov	x19, x22
  401b98:	ldr	q2, [x0]
  401b9c:	nop
  401ba0:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401ba4:	add	x0, x0, #0x300
  401ba8:	mov	v0.16b, v2.16b
  401bac:	ldr	q1, [x0]
  401bb0:	bl	4032d8 <ferror@plt+0x2148>
  401bb4:	mov	v2.16b, v0.16b
  401bb8:	ldrb	w0, [x19, #1]!
  401bbc:	ldrh	w0, [x23, x0, lsl #1]
  401bc0:	tbnz	w0, #11, 401ba0 <ferror@plt+0xa10>
  401bc4:	mov	x20, #0x0                   	// #0
  401bc8:	mov	x19, #0x0                   	// #0
  401bcc:	nop
  401bd0:	sub	w0, w21, #0x30
  401bd4:	str	q2, [sp, #80]
  401bd8:	bl	403ac0 <ferror@plt+0x2930>
  401bdc:	ldr	q2, [sp, #80]
  401be0:	mov	v1.16b, v2.16b
  401be4:	str	q2, [sp, #96]
  401be8:	bl	4032d8 <ferror@plt+0x2148>
  401bec:	stp	x20, x19, [sp, #80]
  401bf0:	mov	v1.16b, v0.16b
  401bf4:	ldr	q0, [sp, #80]
  401bf8:	bl	401e90 <ferror@plt+0xd00>
  401bfc:	str	q0, [sp, #80]
  401c00:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401c04:	add	x0, x0, #0x300
  401c08:	ldr	q2, [sp, #96]
  401c0c:	ldr	q1, [x0]
  401c10:	mov	v0.16b, v2.16b
  401c14:	bl	4029b8 <ferror@plt+0x1828>
  401c18:	ldrb	w21, [x22, #1]!
  401c1c:	mov	v2.16b, v0.16b
  401c20:	ldp	x20, x19, [sp, #80]
  401c24:	ubfiz	x0, x21, #1, #8
  401c28:	ldrh	w0, [x23, x0]
  401c2c:	tbnz	w0, #11, 401bd0 <ferror@plt+0xa40>
  401c30:	cbz	w21, 401ccc <ferror@plt+0xb3c>
  401c34:	and	w21, w21, #0xfffffffd
  401c38:	and	w21, w21, #0xff
  401c3c:	cmp	w21, #0x2c
  401c40:	b.ne	401d58 <ferror@plt+0xbc8>  // b.any
  401c44:	ldrb	w0, [x22, #1]
  401c48:	add	x22, x22, #0x1
  401c4c:	ubfiz	x1, x0, #1, #8
  401c50:	ldrh	w1, [x23, x1]
  401c54:	tbz	w1, #11, 401cc8 <ferror@plt+0xb38>
  401c58:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401c5c:	add	x1, x1, #0x2f0
  401c60:	ldr	q2, [x1]
  401c64:	nop
  401c68:	sub	w0, w0, #0x30
  401c6c:	str	q2, [sp, #80]
  401c70:	bl	403ac0 <ferror@plt+0x2930>
  401c74:	ldr	q2, [sp, #80]
  401c78:	mov	v1.16b, v2.16b
  401c7c:	str	q2, [sp, #96]
  401c80:	bl	4032d8 <ferror@plt+0x2148>
  401c84:	stp	x20, x19, [sp, #80]
  401c88:	mov	v1.16b, v0.16b
  401c8c:	ldr	q0, [sp, #80]
  401c90:	bl	401e90 <ferror@plt+0xd00>
  401c94:	str	q0, [sp, #80]
  401c98:	adrp	x0, 404000 <ferror@plt+0x2e70>
  401c9c:	add	x0, x0, #0x300
  401ca0:	ldr	q2, [sp, #96]
  401ca4:	ldr	q1, [x0]
  401ca8:	mov	v0.16b, v2.16b
  401cac:	bl	4029b8 <ferror@plt+0x1828>
  401cb0:	mov	v2.16b, v0.16b
  401cb4:	ldrb	w0, [x22, #1]!
  401cb8:	ldp	x20, x19, [sp, #80]
  401cbc:	ubfiz	x1, x0, #1, #8
  401cc0:	ldrh	w1, [x23, x1]
  401cc4:	tbnz	w1, #11, 401c68 <ferror@plt+0xad8>
  401cc8:	cbnz	w0, 401d34 <ferror@plt+0xba4>
  401ccc:	cmp	w26, #0x0
  401cd0:	eor	x0, x19, #0x8000000000000000
  401cd4:	csel	x0, x0, x19, ne  // ne = any
  401cd8:	stp	x20, x0, [sp, #80]
  401cdc:	ldr	q0, [sp, #80]
  401ce0:	bl	403b40 <ferror@plt+0x29b0>
  401ce4:	ldp	x19, x20, [sp, #16]
  401ce8:	ldp	x21, x22, [sp, #32]
  401cec:	ldp	x23, x24, [sp, #48]
  401cf0:	ldp	x25, x26, [sp, #64]
  401cf4:	ldp	x29, x30, [sp], #112
  401cf8:	ret
  401cfc:	ldrb	w21, [x22, #1]
  401d00:	add	x22, x22, #0x1
  401d04:	ubfiz	x0, x21, #1, #8
  401d08:	ldrh	w0, [x23, x0]
  401d0c:	tbnz	w0, #11, 401b8c <ferror@plt+0x9fc>
  401d10:	mov	x20, #0x0                   	// #0
  401d14:	mov	x19, #0x0                   	// #0
  401d18:	b	401c30 <ferror@plt+0xaa0>
  401d1c:	ldrb	w21, [x22, #1]
  401d20:	mov	w26, #0x1                   	// #1
  401d24:	add	x22, x22, #0x1
  401d28:	ubfiz	x0, x21, #1, #8
  401d2c:	ldrh	w0, [x23, x0]
  401d30:	b	401b88 <ferror@plt+0x9f8>
  401d34:	bl	401140 <__errno_location@plt>
  401d38:	mov	x1, x0
  401d3c:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401d40:	mov	x4, x24
  401d44:	mov	x3, x25
  401d48:	add	x2, x2, #0x2d8
  401d4c:	ldr	w1, [x1]
  401d50:	mov	w0, #0x1                   	// #1
  401d54:	bl	400fb0 <error@plt>
  401d58:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401d5c:	mov	x4, x24
  401d60:	mov	x3, x25
  401d64:	add	x2, x2, #0x2d8
  401d68:	mov	w1, #0x16                  	// #22
  401d6c:	mov	w0, #0x1                   	// #1
  401d70:	bl	400fb0 <error@plt>
  401d74:	nop
  401d78:	stp	x29, x30, [sp, #-32]!
  401d7c:	mov	x29, sp
  401d80:	stp	x19, x20, [sp, #16]
  401d84:	mov	x19, x0
  401d88:	bl	401000 <__fpending@plt>
  401d8c:	mov	x20, x0
  401d90:	mov	x0, x19
  401d94:	bl	401190 <ferror@plt>
  401d98:	mov	w1, w0
  401d9c:	mov	x0, x19
  401da0:	mov	w19, w1
  401da4:	bl	401030 <fclose@plt>
  401da8:	cbnz	w19, 401dd0 <ferror@plt+0xc40>
  401dac:	cbz	w0, 401dc4 <ferror@plt+0xc34>
  401db0:	cbnz	x20, 401df4 <ferror@plt+0xc64>
  401db4:	bl	401140 <__errno_location@plt>
  401db8:	ldr	w0, [x0]
  401dbc:	cmp	w0, #0x9
  401dc0:	csetm	w0, ne  // ne = any
  401dc4:	ldp	x19, x20, [sp, #16]
  401dc8:	ldp	x29, x30, [sp], #32
  401dcc:	ret
  401dd0:	cbnz	w0, 401df4 <ferror@plt+0xc64>
  401dd4:	bl	401140 <__errno_location@plt>
  401dd8:	mov	x1, x0
  401ddc:	mov	w0, #0xffffffff            	// #-1
  401de0:	ldr	w2, [x1]
  401de4:	cmp	w2, #0x20
  401de8:	b.eq	401dc4 <ferror@plt+0xc34>  // b.none
  401dec:	str	wzr, [x1]
  401df0:	b	401dc4 <ferror@plt+0xc34>
  401df4:	mov	w0, #0xffffffff            	// #-1
  401df8:	b	401dc4 <ferror@plt+0xc34>
  401dfc:	nop
  401e00:	stp	x29, x30, [sp, #-32]!
  401e04:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401e08:	mov	x29, sp
  401e0c:	ldr	x0, [x0, #352]
  401e10:	bl	401d78 <ferror@plt+0xbe8>
  401e14:	cbz	w0, 401e34 <ferror@plt+0xca4>
  401e18:	str	x19, [sp, #16]
  401e1c:	bl	401140 <__errno_location@plt>
  401e20:	mov	x19, x0
  401e24:	ldr	w0, [x0]
  401e28:	cmp	w0, #0x20
  401e2c:	b.ne	401e58 <ferror@plt+0xcc8>  // b.any
  401e30:	ldr	x19, [sp, #16]
  401e34:	adrp	x0, 415000 <ferror@plt+0x13e70>
  401e38:	ldr	x0, [x0, #328]
  401e3c:	bl	401d78 <ferror@plt+0xbe8>
  401e40:	cbnz	w0, 401e4c <ferror@plt+0xcbc>
  401e44:	ldp	x29, x30, [sp], #32
  401e48:	ret
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	str	x19, [sp, #16]
  401e54:	bl	400f70 <_exit@plt>
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	adrp	x1, 404000 <ferror@plt+0x2e70>
  401e60:	mov	x0, #0x0                   	// #0
  401e64:	add	x1, x1, #0x310
  401e68:	bl	401110 <dcgettext@plt>
  401e6c:	mov	x3, x0
  401e70:	ldr	w1, [x19]
  401e74:	adrp	x2, 404000 <ferror@plt+0x2e70>
  401e78:	add	x2, x2, #0x320
  401e7c:	mov	w0, #0x0                   	// #0
  401e80:	bl	400fb0 <error@plt>
  401e84:	mov	w0, #0x1                   	// #1
  401e88:	bl	400f70 <_exit@plt>
  401e8c:	nop
  401e90:	stp	x29, x30, [sp, #-48]!
  401e94:	mov	x29, sp
  401e98:	str	q0, [sp, #16]
  401e9c:	str	q1, [sp, #32]
  401ea0:	ldp	x6, x1, [sp, #16]
  401ea4:	ldp	x0, x3, [sp, #32]
  401ea8:	mrs	x15, fpcr
  401eac:	lsr	x7, x1, #63
  401eb0:	mov	x10, x0
  401eb4:	ubfiz	x4, x3, #3, #48
  401eb8:	lsr	x5, x3, #63
  401ebc:	mov	x12, x7
  401ec0:	ubfiz	x2, x1, #3, #48
  401ec4:	orr	x4, x4, x0, lsr #61
  401ec8:	ubfx	x8, x1, #48, #15
  401ecc:	ubfx	x0, x3, #48, #15
  401ed0:	and	w7, w7, #0xff
  401ed4:	mov	x16, x12
  401ed8:	cmp	x12, x5
  401edc:	and	w11, w5, #0xff
  401ee0:	orr	x2, x2, x6, lsr #61
  401ee4:	mov	x1, x8
  401ee8:	lsl	x9, x6, #3
  401eec:	mov	x3, x0
  401ef0:	lsl	x13, x10, #3
  401ef4:	b.eq	4020a0 <ferror@plt+0xf10>  // b.none
  401ef8:	sub	w0, w8, w0
  401efc:	cmp	w0, #0x0
  401f00:	b.le	40204c <ferror@plt+0xebc>
  401f04:	cbz	x3, 402100 <ferror@plt+0xf70>
  401f08:	orr	x4, x4, #0x8000000000000
  401f0c:	mov	x3, #0x7fff                	// #32767
  401f10:	cmp	x1, x3
  401f14:	b.eq	402304 <ferror@plt+0x1174>  // b.none
  401f18:	cmp	w0, #0x74
  401f1c:	b.gt	402388 <ferror@plt+0x11f8>
  401f20:	cmp	w0, #0x3f
  401f24:	b.gt	4024e8 <ferror@plt+0x1358>
  401f28:	mov	w3, #0x40                  	// #64
  401f2c:	sub	w3, w3, w0
  401f30:	lsr	x6, x13, x0
  401f34:	lsl	x13, x13, x3
  401f38:	cmp	x13, #0x0
  401f3c:	cset	x5, ne  // ne = any
  401f40:	lsl	x3, x4, x3
  401f44:	orr	x3, x3, x6
  401f48:	lsr	x0, x4, x0
  401f4c:	orr	x3, x3, x5
  401f50:	sub	x2, x2, x0
  401f54:	subs	x9, x9, x3
  401f58:	sbc	x2, x2, xzr
  401f5c:	and	x3, x2, #0x7ffffffffffff
  401f60:	tbz	x2, #51, 402140 <ferror@plt+0xfb0>
  401f64:	cbz	x3, 40236c <ferror@plt+0x11dc>
  401f68:	clz	x0, x3
  401f6c:	sub	w0, w0, #0xc
  401f70:	neg	w2, w0
  401f74:	lsl	x4, x3, x0
  401f78:	lsl	x3, x9, x0
  401f7c:	lsr	x9, x9, x2
  401f80:	orr	x2, x9, x4
  401f84:	cmp	x1, w0, sxtw
  401f88:	sxtw	x4, w0
  401f8c:	b.gt	40234c <ferror@plt+0x11bc>
  401f90:	sub	w1, w0, w1
  401f94:	add	w0, w1, #0x1
  401f98:	cmp	w0, #0x3f
  401f9c:	b.gt	4024b0 <ferror@plt+0x1320>
  401fa0:	mov	w1, #0x40                  	// #64
  401fa4:	sub	w1, w1, w0
  401fa8:	lsr	x4, x3, x0
  401fac:	lsl	x3, x3, x1
  401fb0:	cmp	x3, #0x0
  401fb4:	lsl	x9, x2, x1
  401fb8:	cset	x1, ne  // ne = any
  401fbc:	orr	x9, x9, x4
  401fc0:	lsr	x2, x2, x0
  401fc4:	orr	x9, x9, x1
  401fc8:	orr	x8, x9, x2
  401fcc:	cbz	x8, 402154 <ferror@plt+0xfc4>
  401fd0:	and	x0, x9, #0x7
  401fd4:	mov	x1, #0x0                   	// #0
  401fd8:	mov	w5, #0x1                   	// #1
  401fdc:	cbz	x0, 402398 <ferror@plt+0x1208>
  401fe0:	and	x3, x15, #0xc00000
  401fe4:	cmp	x3, #0x400, lsl #12
  401fe8:	b.eq	4022dc <ferror@plt+0x114c>  // b.none
  401fec:	cmp	x3, #0x800, lsl #12
  401ff0:	b.eq	4022bc <ferror@plt+0x112c>  // b.none
  401ff4:	cbz	x3, 4022e8 <ferror@plt+0x1158>
  401ff8:	and	x3, x2, #0x8000000000000
  401ffc:	mov	w0, #0x10                  	// #16
  402000:	cbz	w5, 402008 <ferror@plt+0xe78>
  402004:	orr	w0, w0, #0x8
  402008:	cbz	x3, 402320 <ferror@plt+0x1190>
  40200c:	add	x1, x1, #0x1
  402010:	mov	x3, #0x7fff                	// #32767
  402014:	cmp	x1, x3
  402018:	b.eq	402204 <ferror@plt+0x1074>  // b.none
  40201c:	and	w1, w1, #0x7fff
  402020:	extr	x8, x2, x9, #3
  402024:	ubfx	x2, x2, #3, #48
  402028:	mov	x5, #0x0                   	// #0
  40202c:	orr	w1, w1, w7, lsl #15
  402030:	bfxil	x5, x2, #0, #48
  402034:	fmov	d0, x8
  402038:	bfi	x5, x1, #48, #16
  40203c:	fmov	v0.d[1], x5
  402040:	cbnz	w0, 402260 <ferror@plt+0x10d0>
  402044:	ldp	x29, x30, [sp], #48
  402048:	ret
  40204c:	mov	x14, x5
  402050:	b.eq	40216c <ferror@plt+0xfdc>  // b.none
  402054:	cbnz	x8, 4023f0 <ferror@plt+0x1260>
  402058:	orr	x1, x2, x9
  40205c:	cbz	x1, 40211c <ferror@plt+0xf8c>
  402060:	cmn	w0, #0x1
  402064:	b.eq	40280c <ferror@plt+0x167c>  // b.none
  402068:	mov	x1, #0x7fff                	// #32767
  40206c:	mvn	w0, w0
  402070:	cmp	x3, x1
  402074:	b.ne	402404 <ferror@plt+0x1274>  // b.any
  402078:	orr	x0, x4, x13
  40207c:	cbnz	x0, 402764 <ferror@plt+0x15d4>
  402080:	mov	x16, x14
  402084:	nop
  402088:	mov	x4, #0x0                   	// #0
  40208c:	fmov	d0, x4
  402090:	lsl	x16, x16, #63
  402094:	orr	x5, x16, #0x7fff000000000000
  402098:	fmov	v0.d[1], x5
  40209c:	b	402044 <ferror@plt+0xeb4>
  4020a0:	sub	w5, w8, w0
  4020a4:	cmp	w5, #0x0
  4020a8:	b.le	402274 <ferror@plt+0x10e4>
  4020ac:	cbz	x0, 4021b4 <ferror@plt+0x1024>
  4020b0:	orr	x4, x4, #0x8000000000000
  4020b4:	mov	x0, #0x7fff                	// #32767
  4020b8:	cmp	x1, x0
  4020bc:	b.eq	402304 <ferror@plt+0x1174>  // b.none
  4020c0:	cmp	w5, #0x74
  4020c4:	b.gt	402498 <ferror@plt+0x1308>
  4020c8:	cmp	w5, #0x3f
  4020cc:	b.gt	402598 <ferror@plt+0x1408>
  4020d0:	mov	w0, #0x40                  	// #64
  4020d4:	sub	w0, w0, w5
  4020d8:	lsr	x6, x13, x5
  4020dc:	lsl	x13, x13, x0
  4020e0:	cmp	x13, #0x0
  4020e4:	lsl	x0, x4, x0
  4020e8:	cset	x3, ne  // ne = any
  4020ec:	orr	x0, x0, x6
  4020f0:	lsr	x4, x4, x5
  4020f4:	orr	x0, x0, x3
  4020f8:	add	x2, x2, x4
  4020fc:	b	4024a4 <ferror@plt+0x1314>
  402100:	orr	x3, x4, x13
  402104:	cbz	x3, 402474 <ferror@plt+0x12e4>
  402108:	subs	w0, w0, #0x1
  40210c:	b.ne	401f0c <ferror@plt+0xd7c>  // b.any
  402110:	subs	x9, x9, x13
  402114:	sbc	x2, x2, x4
  402118:	b	401f5c <ferror@plt+0xdcc>
  40211c:	mov	x0, #0x7fff                	// #32767
  402120:	cmp	x3, x0
  402124:	b.eq	402858 <ferror@plt+0x16c8>  // b.none
  402128:	mov	w7, w11
  40212c:	mov	x2, x4
  402130:	mov	x9, x13
  402134:	mov	x1, x3
  402138:	mov	x12, x5
  40213c:	nop
  402140:	orr	x8, x9, x2
  402144:	and	x0, x9, #0x7
  402148:	mov	w5, #0x0                   	// #0
  40214c:	cbnz	x1, 401fdc <ferror@plt+0xe4c>
  402150:	cbnz	x8, 401fd0 <ferror@plt+0xe40>
  402154:	mov	x2, #0x0                   	// #0
  402158:	mov	x1, #0x0                   	// #0
  40215c:	mov	w0, #0x0                   	// #0
  402160:	and	x2, x2, #0xffffffffffff
  402164:	and	w1, w1, #0x7fff
  402168:	b	402028 <ferror@plt+0xe98>
  40216c:	add	x5, x8, #0x1
  402170:	tst	x5, #0x7ffe
  402174:	b.ne	402444 <ferror@plt+0x12b4>  // b.any
  402178:	orr	x5, x2, x9
  40217c:	orr	x8, x4, x13
  402180:	cbnz	x1, 402604 <ferror@plt+0x1474>
  402184:	cbz	x5, 4026ac <ferror@plt+0x151c>
  402188:	cbz	x8, 4026c0 <ferror@plt+0x1530>
  40218c:	subs	x5, x9, x13
  402190:	cmp	x9, x13
  402194:	sbc	x3, x2, x4
  402198:	tbz	x3, #51, 40288c <ferror@plt+0x16fc>
  40219c:	subs	x9, x13, x9
  4021a0:	mov	w7, w11
  4021a4:	sbc	x2, x4, x2
  4021a8:	mov	x12, x14
  4021ac:	orr	x8, x9, x2
  4021b0:	b	401fcc <ferror@plt+0xe3c>
  4021b4:	orr	x0, x4, x13
  4021b8:	cbz	x0, 40268c <ferror@plt+0x14fc>
  4021bc:	subs	w5, w5, #0x1
  4021c0:	b.ne	4020b4 <ferror@plt+0xf24>  // b.any
  4021c4:	adds	x9, x9, x13
  4021c8:	adc	x2, x4, x2
  4021cc:	nop
  4021d0:	tbz	x2, #51, 402140 <ferror@plt+0xfb0>
  4021d4:	add	x1, x1, #0x1
  4021d8:	mov	x0, #0x7fff                	// #32767
  4021dc:	cmp	x1, x0
  4021e0:	b.eq	4026cc <ferror@plt+0x153c>  // b.none
  4021e4:	and	x0, x9, #0x1
  4021e8:	and	x3, x2, #0xfff7ffffffffffff
  4021ec:	orr	x9, x0, x9, lsr #1
  4021f0:	mov	w5, #0x0                   	// #0
  4021f4:	orr	x9, x9, x2, lsl #63
  4021f8:	lsr	x2, x3, #1
  4021fc:	and	x0, x9, #0x7
  402200:	b	401fdc <ferror@plt+0xe4c>
  402204:	and	x3, x15, #0xc00000
  402208:	cbz	x3, 402240 <ferror@plt+0x10b0>
  40220c:	cmp	x3, #0x400, lsl #12
  402210:	b.eq	402238 <ferror@plt+0x10a8>  // b.none
  402214:	cmp	x3, #0x800, lsl #12
  402218:	csel	w12, w12, wzr, eq  // eq = none
  40221c:	cbnz	w12, 402240 <ferror@plt+0x10b0>
  402220:	mov	w1, #0x14                  	// #20
  402224:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  402228:	orr	w0, w0, w1
  40222c:	mov	x8, #0xffffffffffffffff    	// #-1
  402230:	mov	x1, #0x7ffe                	// #32766
  402234:	b	402160 <ferror@plt+0xfd0>
  402238:	cbnz	x12, 402220 <ferror@plt+0x1090>
  40223c:	nop
  402240:	mov	w1, #0x14                  	// #20
  402244:	and	x16, x7, #0xff
  402248:	orr	w0, w0, w1
  40224c:	mov	x4, #0x0                   	// #0
  402250:	fmov	d0, x4
  402254:	lsl	x16, x16, #63
  402258:	orr	x5, x16, #0x7fff000000000000
  40225c:	fmov	v0.d[1], x5
  402260:	str	q0, [sp, #16]
  402264:	bl	403e50 <ferror@plt+0x2cc0>
  402268:	ldr	q0, [sp, #16]
  40226c:	ldp	x29, x30, [sp], #48
  402270:	ret
  402274:	b.eq	4023b4 <ferror@plt+0x1224>  // b.none
  402278:	cbnz	x8, 402538 <ferror@plt+0x13a8>
  40227c:	orr	x0, x2, x9
  402280:	cbz	x0, 4027a4 <ferror@plt+0x1614>
  402284:	cmn	w5, #0x1
  402288:	b.eq	402904 <ferror@plt+0x1774>  // b.none
  40228c:	mov	x0, #0x7fff                	// #32767
  402290:	mvn	w5, w5
  402294:	cmp	x3, x0
  402298:	b.ne	40254c <ferror@plt+0x13bc>  // b.any
  40229c:	orr	x0, x4, x13
  4022a0:	cbz	x0, 402088 <ferror@plt+0xef8>
  4022a4:	lsr	x5, x4, #50
  4022a8:	mov	x9, x13
  4022ac:	eor	x5, x5, #0x1
  4022b0:	mov	x2, x4
  4022b4:	and	w5, w5, #0x1
  4022b8:	b	402318 <ferror@plt+0x1188>
  4022bc:	mov	w0, #0x10                  	// #16
  4022c0:	cbz	x12, 4022cc <ferror@plt+0x113c>
  4022c4:	adds	x9, x9, #0x8
  4022c8:	cinc	x2, x2, cs  // cs = hs, nlast
  4022cc:	and	x3, x2, #0x8000000000000
  4022d0:	cbz	w5, 402008 <ferror@plt+0xe78>
  4022d4:	orr	w0, w0, #0x8
  4022d8:	b	402008 <ferror@plt+0xe78>
  4022dc:	mov	w0, #0x10                  	// #16
  4022e0:	cbnz	x12, 4022cc <ferror@plt+0x113c>
  4022e4:	b	4022c4 <ferror@plt+0x1134>
  4022e8:	and	x3, x9, #0xf
  4022ec:	mov	w0, #0x10                  	// #16
  4022f0:	cmp	x3, #0x4
  4022f4:	b.eq	4022cc <ferror@plt+0x113c>  // b.none
  4022f8:	adds	x9, x9, #0x4
  4022fc:	cinc	x2, x2, cs  // cs = hs, nlast
  402300:	b	4022cc <ferror@plt+0x113c>
  402304:	orr	x0, x2, x9
  402308:	cbz	x0, 402088 <ferror@plt+0xef8>
  40230c:	lsr	x5, x2, #50
  402310:	eor	x5, x5, #0x1
  402314:	and	w5, w5, #0x1
  402318:	mov	w0, w5
  40231c:	mov	x1, #0x7fff                	// #32767
  402320:	mov	x3, #0x7fff                	// #32767
  402324:	extr	x8, x2, x9, #3
  402328:	cmp	x1, x3
  40232c:	lsr	x2, x2, #3
  402330:	b.ne	402160 <ferror@plt+0xfd0>  // b.any
  402334:	orr	x1, x8, x2
  402338:	cbz	x1, 4029a4 <ferror@plt+0x1814>
  40233c:	orr	x2, x2, #0x800000000000
  402340:	mov	w1, #0x7fff                	// #32767
  402344:	and	x2, x2, #0xffffffffffff
  402348:	b	402028 <ferror@plt+0xe98>
  40234c:	mov	x9, x3
  402350:	and	x2, x2, #0xfff7ffffffffffff
  402354:	sub	x1, x1, x4
  402358:	orr	x8, x9, x2
  40235c:	and	x0, x9, #0x7
  402360:	mov	w5, #0x0                   	// #0
  402364:	cbz	x1, 402150 <ferror@plt+0xfc0>
  402368:	b	401fdc <ferror@plt+0xe4c>
  40236c:	clz	x2, x9
  402370:	add	w0, w2, #0x34
  402374:	cmp	w0, #0x3f
  402378:	b.le	401f70 <ferror@plt+0xde0>
  40237c:	sub	w2, w2, #0xc
  402380:	lsl	x2, x9, x2
  402384:	b	401f84 <ferror@plt+0xdf4>
  402388:	orr	x4, x4, x13
  40238c:	cmp	x4, #0x0
  402390:	cset	x3, ne  // ne = any
  402394:	b	401f54 <ferror@plt+0xdc4>
  402398:	and	x3, x2, #0x8000000000000
  40239c:	mov	w0, #0x0                   	// #0
  4023a0:	cbz	w5, 402008 <ferror@plt+0xe78>
  4023a4:	mov	w0, #0x0                   	// #0
  4023a8:	tbz	w15, #11, 402008 <ferror@plt+0xe78>
  4023ac:	orr	w0, w0, #0x8
  4023b0:	b	402008 <ferror@plt+0xe78>
  4023b4:	add	x0, x8, #0x1
  4023b8:	tst	x0, #0x7ffe
  4023bc:	b.ne	4025c4 <ferror@plt+0x1434>  // b.any
  4023c0:	orr	x0, x2, x9
  4023c4:	cbnz	x8, 402780 <ferror@plt+0x15f0>
  4023c8:	orr	x8, x4, x13
  4023cc:	cbz	x0, 4027d4 <ferror@plt+0x1644>
  4023d0:	cbz	x8, 4026c0 <ferror@plt+0x1530>
  4023d4:	adds	x9, x9, x13
  4023d8:	adc	x2, x4, x2
  4023dc:	tbz	x2, #51, 4021ac <ferror@plt+0x101c>
  4023e0:	and	x2, x2, #0xfff7ffffffffffff
  4023e4:	and	x0, x9, #0x7
  4023e8:	mov	x1, #0x1                   	// #1
  4023ec:	b	401fdc <ferror@plt+0xe4c>
  4023f0:	mov	x1, #0x7fff                	// #32767
  4023f4:	neg	w0, w0
  4023f8:	orr	x2, x2, #0x8000000000000
  4023fc:	cmp	x3, x1
  402400:	b.eq	402078 <ferror@plt+0xee8>  // b.none
  402404:	cmp	w0, #0x74
  402408:	b.gt	402514 <ferror@plt+0x1384>
  40240c:	cmp	w0, #0x3f
  402410:	b.gt	402730 <ferror@plt+0x15a0>
  402414:	mov	w1, #0x40                  	// #64
  402418:	sub	w1, w1, w0
  40241c:	lsr	x5, x9, x0
  402420:	lsl	x9, x9, x1
  402424:	cmp	x9, #0x0
  402428:	lsl	x9, x2, x1
  40242c:	cset	x1, ne  // ne = any
  402430:	orr	x9, x9, x5
  402434:	lsr	x0, x2, x0
  402438:	orr	x9, x9, x1
  40243c:	sub	x4, x4, x0
  402440:	b	402520 <ferror@plt+0x1390>
  402444:	subs	x5, x9, x13
  402448:	cmp	x9, x13
  40244c:	sbc	x3, x2, x4
  402450:	tbnz	x3, #51, 4025ec <ferror@plt+0x145c>
  402454:	orr	x8, x5, x3
  402458:	cbnz	x8, 402718 <ferror@plt+0x1588>
  40245c:	and	x15, x15, #0xc00000
  402460:	mov	x2, #0x0                   	// #0
  402464:	cmp	x15, #0x800, lsl #12
  402468:	mov	x1, #0x0                   	// #0
  40246c:	cset	w7, eq  // eq = none
  402470:	b	402160 <ferror@plt+0xfd0>
  402474:	mov	x0, #0x7fff                	// #32767
  402478:	cmp	x8, x0
  40247c:	b.ne	402140 <ferror@plt+0xfb0>  // b.any
  402480:	orr	x0, x2, x9
  402484:	cbnz	x0, 40230c <ferror@plt+0x117c>
  402488:	mov	x2, #0x0                   	// #0
  40248c:	mov	x8, #0x0                   	// #0
  402490:	mov	w0, #0x0                   	// #0
  402494:	b	402334 <ferror@plt+0x11a4>
  402498:	orr	x4, x4, x13
  40249c:	cmp	x4, #0x0
  4024a0:	cset	x0, ne  // ne = any
  4024a4:	adds	x9, x0, x9
  4024a8:	cinc	x2, x2, cs  // cs = hs, nlast
  4024ac:	b	4021d0 <ferror@plt+0x1040>
  4024b0:	mov	w4, #0x80                  	// #128
  4024b4:	sub	w4, w4, w0
  4024b8:	cmp	w0, #0x40
  4024bc:	sub	w9, w1, #0x3f
  4024c0:	lsl	x0, x2, x4
  4024c4:	orr	x0, x3, x0
  4024c8:	csel	x3, x0, x3, ne  // ne = any
  4024cc:	lsr	x9, x2, x9
  4024d0:	cmp	x3, #0x0
  4024d4:	mov	x2, #0x0                   	// #0
  4024d8:	cset	x0, ne  // ne = any
  4024dc:	orr	x9, x0, x9
  4024e0:	mov	x8, x9
  4024e4:	b	401fcc <ferror@plt+0xe3c>
  4024e8:	mov	w5, #0x80                  	// #128
  4024ec:	sub	w5, w5, w0
  4024f0:	subs	w0, w0, #0x40
  4024f4:	lsl	x5, x4, x5
  4024f8:	orr	x5, x13, x5
  4024fc:	csel	x13, x5, x13, ne  // ne = any
  402500:	lsr	x4, x4, x0
  402504:	cmp	x13, #0x0
  402508:	cset	x3, ne  // ne = any
  40250c:	orr	x3, x3, x4
  402510:	b	401f54 <ferror@plt+0xdc4>
  402514:	orr	x2, x2, x9
  402518:	cmp	x2, #0x0
  40251c:	cset	x9, ne  // ne = any
  402520:	subs	x9, x13, x9
  402524:	mov	w7, w11
  402528:	sbc	x2, x4, xzr
  40252c:	mov	x1, x3
  402530:	mov	x12, x14
  402534:	b	401f5c <ferror@plt+0xdcc>
  402538:	mov	x0, #0x7fff                	// #32767
  40253c:	neg	w5, w5
  402540:	orr	x2, x2, #0x8000000000000
  402544:	cmp	x3, x0
  402548:	b.eq	40229c <ferror@plt+0x110c>  // b.none
  40254c:	cmp	w5, #0x74
  402550:	b.gt	402720 <ferror@plt+0x1590>
  402554:	cmp	w5, #0x3f
  402558:	b.gt	4027e0 <ferror@plt+0x1650>
  40255c:	mov	w1, #0x40                  	// #64
  402560:	sub	w1, w1, w5
  402564:	lsr	x6, x9, x5
  402568:	lsl	x9, x9, x1
  40256c:	cmp	x9, #0x0
  402570:	cset	x0, ne  // ne = any
  402574:	lsl	x9, x2, x1
  402578:	orr	x9, x9, x6
  40257c:	lsr	x5, x2, x5
  402580:	orr	x9, x9, x0
  402584:	add	x4, x4, x5
  402588:	adds	x9, x9, x13
  40258c:	mov	x1, x3
  402590:	cinc	x2, x4, cs  // cs = hs, nlast
  402594:	b	4021d0 <ferror@plt+0x1040>
  402598:	mov	w0, #0x80                  	// #128
  40259c:	sub	w0, w0, w5
  4025a0:	subs	w5, w5, #0x40
  4025a4:	lsl	x0, x4, x0
  4025a8:	orr	x0, x13, x0
  4025ac:	csel	x13, x0, x13, ne  // ne = any
  4025b0:	lsr	x4, x4, x5
  4025b4:	cmp	x13, #0x0
  4025b8:	cset	x0, ne  // ne = any
  4025bc:	orr	x0, x0, x4
  4025c0:	b	4024a4 <ferror@plt+0x1314>
  4025c4:	mov	x1, #0x7fff                	// #32767
  4025c8:	cmp	x0, x1
  4025cc:	b.eq	402828 <ferror@plt+0x1698>  // b.none
  4025d0:	adds	x9, x9, x13
  4025d4:	mov	x1, x0
  4025d8:	adc	x2, x4, x2
  4025dc:	ubfx	x0, x9, #1, #3
  4025e0:	extr	x9, x2, x9, #1
  4025e4:	lsr	x2, x2, #1
  4025e8:	b	401fdc <ferror@plt+0xe4c>
  4025ec:	cmp	x13, x9
  4025f0:	mov	w7, w11
  4025f4:	sbc	x3, x4, x2
  4025f8:	sub	x9, x13, x9
  4025fc:	mov	x12, x14
  402600:	b	401f64 <ferror@plt+0xdd4>
  402604:	mov	x12, #0x7fff                	// #32767
  402608:	cmp	x1, x12
  40260c:	b.eq	402638 <ferror@plt+0x14a8>  // b.none
  402610:	cmp	x3, x12
  402614:	b.eq	402868 <ferror@plt+0x16d8>  // b.none
  402618:	cbnz	x5, 402650 <ferror@plt+0x14c0>
  40261c:	mov	w5, w0
  402620:	cbnz	x8, 402948 <ferror@plt+0x17b8>
  402624:	mov	w7, #0x0                   	// #0
  402628:	mov	x2, #0xffffffffffff        	// #281474976710655
  40262c:	mov	w0, #0x1                   	// #1
  402630:	mov	x8, #0xffffffffffffffff    	// #-1
  402634:	b	40233c <ferror@plt+0x11ac>
  402638:	cbz	x5, 402964 <ferror@plt+0x17d4>
  40263c:	lsr	x0, x2, #50
  402640:	cmp	x3, x1
  402644:	eor	x0, x0, #0x1
  402648:	and	w0, w0, #0x1
  40264c:	b.eq	402868 <ferror@plt+0x16d8>  // b.none
  402650:	cbz	x8, 402884 <ferror@plt+0x16f4>
  402654:	bfi	x6, x2, #61, #3
  402658:	lsr	x3, x2, #3
  40265c:	tbz	x2, #50, 402678 <ferror@plt+0x14e8>
  402660:	lsr	x1, x4, #3
  402664:	tbnz	x4, #50, 402678 <ferror@plt+0x14e8>
  402668:	mov	x6, x10
  40266c:	mov	w7, w11
  402670:	bfi	x6, x4, #61, #3
  402674:	mov	x3, x1
  402678:	extr	x2, x3, x6, #61
  40267c:	bfi	x6, x2, #61, #3
  402680:	lsr	x2, x2, #3
  402684:	mov	x8, x6
  402688:	b	402334 <ferror@plt+0x11a4>
  40268c:	mov	x0, #0x7fff                	// #32767
  402690:	cmp	x8, x0
  402694:	b.ne	402140 <ferror@plt+0xfb0>  // b.any
  402698:	orr	x0, x2, x9
  40269c:	cbz	x0, 402488 <ferror@plt+0x12f8>
  4026a0:	lsr	x5, x2, #50
  4026a4:	eor	w5, w5, #0x1
  4026a8:	b	402318 <ferror@plt+0x1188>
  4026ac:	cbz	x8, 4027c0 <ferror@plt+0x1630>
  4026b0:	mov	w7, w11
  4026b4:	mov	x2, x4
  4026b8:	mov	x9, x13
  4026bc:	mov	x12, x14
  4026c0:	mov	x1, #0x0                   	// #0
  4026c4:	mov	x3, #0x0                   	// #0
  4026c8:	b	4023a4 <ferror@plt+0x1214>
  4026cc:	ands	x3, x15, #0xc00000
  4026d0:	b.eq	40275c <ferror@plt+0x15cc>  // b.none
  4026d4:	cmp	x3, #0x400, lsl #12
  4026d8:	eor	w0, w7, #0x1
  4026dc:	cset	w1, eq  // eq = none
  4026e0:	tst	w1, w0
  4026e4:	b.ne	402980 <ferror@plt+0x17f0>  // b.any
  4026e8:	cmp	x3, #0x800, lsl #12
  4026ec:	b.eq	40292c <ferror@plt+0x179c>  // b.none
  4026f0:	cmp	x3, #0x400, lsl #12
  4026f4:	mov	w0, #0x14                  	// #20
  4026f8:	b.ne	402208 <ferror@plt+0x1078>  // b.any
  4026fc:	mov	x2, #0xffffffffffffffff    	// #-1
  402700:	mov	x1, #0x7ffe                	// #32766
  402704:	mov	x9, x2
  402708:	mov	w5, #0x0                   	// #0
  40270c:	mov	w0, #0x14                  	// #20
  402710:	cbnz	x12, 4022cc <ferror@plt+0x113c>
  402714:	b	4022c4 <ferror@plt+0x1134>
  402718:	mov	x9, x5
  40271c:	b	401f64 <ferror@plt+0xdd4>
  402720:	orr	x2, x2, x9
  402724:	cmp	x2, #0x0
  402728:	cset	x9, ne  // ne = any
  40272c:	b	402588 <ferror@plt+0x13f8>
  402730:	mov	w1, #0x80                  	// #128
  402734:	sub	w1, w1, w0
  402738:	subs	w0, w0, #0x40
  40273c:	lsl	x1, x2, x1
  402740:	orr	x1, x9, x1
  402744:	csel	x9, x1, x9, ne  // ne = any
  402748:	lsr	x2, x2, x0
  40274c:	cmp	x9, #0x0
  402750:	cset	x9, ne  // ne = any
  402754:	orr	x9, x9, x2
  402758:	b	402520 <ferror@plt+0x1390>
  40275c:	mov	w0, #0x14                  	// #20
  402760:	b	40224c <ferror@plt+0x10bc>
  402764:	lsr	x5, x4, #50
  402768:	mov	w7, w11
  40276c:	eor	x5, x5, #0x1
  402770:	mov	x9, x13
  402774:	and	w5, w5, #0x1
  402778:	mov	x2, x4
  40277c:	b	402318 <ferror@plt+0x1188>
  402780:	mov	x8, #0x7fff                	// #32767
  402784:	cmp	x1, x8
  402788:	b.eq	4028a8 <ferror@plt+0x1718>  // b.none
  40278c:	cmp	x3, x8
  402790:	b.eq	40291c <ferror@plt+0x178c>  // b.none
  402794:	cbnz	x0, 4028c0 <ferror@plt+0x1730>
  402798:	mov	x2, x4
  40279c:	mov	x9, x13
  4027a0:	b	402318 <ferror@plt+0x1188>
  4027a4:	mov	x0, #0x7fff                	// #32767
  4027a8:	cmp	x3, x0
  4027ac:	b.eq	402958 <ferror@plt+0x17c8>  // b.none
  4027b0:	mov	x2, x4
  4027b4:	mov	x9, x13
  4027b8:	mov	x1, x3
  4027bc:	b	402140 <ferror@plt+0xfb0>
  4027c0:	and	x15, x15, #0xc00000
  4027c4:	mov	x2, #0x0                   	// #0
  4027c8:	cmp	x15, #0x800, lsl #12
  4027cc:	cset	w7, eq  // eq = none
  4027d0:	b	402160 <ferror@plt+0xfd0>
  4027d4:	mov	x2, x4
  4027d8:	mov	x9, x13
  4027dc:	b	401fcc <ferror@plt+0xe3c>
  4027e0:	mov	w0, #0x80                  	// #128
  4027e4:	sub	w0, w0, w5
  4027e8:	subs	w5, w5, #0x40
  4027ec:	lsl	x0, x2, x0
  4027f0:	orr	x0, x9, x0
  4027f4:	csel	x9, x0, x9, ne  // ne = any
  4027f8:	lsr	x2, x2, x5
  4027fc:	cmp	x9, #0x0
  402800:	cset	x9, ne  // ne = any
  402804:	orr	x9, x9, x2
  402808:	b	402588 <ferror@plt+0x13f8>
  40280c:	cmp	x13, x9
  402810:	mov	w7, w11
  402814:	sbc	x2, x4, x2
  402818:	sub	x9, x13, x9
  40281c:	mov	x1, x3
  402820:	mov	x12, x5
  402824:	b	401f5c <ferror@plt+0xdcc>
  402828:	ands	x3, x15, #0xc00000
  40282c:	b.eq	40275c <ferror@plt+0x15cc>  // b.none
  402830:	cmp	x3, #0x400, lsl #12
  402834:	eor	w0, w7, #0x1
  402838:	csel	w0, w0, wzr, eq  // eq = none
  40283c:	cbnz	w0, 402980 <ferror@plt+0x17f0>
  402840:	cmp	x3, #0x800, lsl #12
  402844:	b.ne	4026f0 <ferror@plt+0x1560>  // b.any
  402848:	cbz	x12, 402930 <ferror@plt+0x17a0>
  40284c:	mov	w0, #0x14                  	// #20
  402850:	mov	x16, #0x1                   	// #1
  402854:	b	40224c <ferror@plt+0x10bc>
  402858:	orr	x0, x4, x13
  40285c:	cbnz	x0, 402764 <ferror@plt+0x15d4>
  402860:	mov	w7, w11
  402864:	b	402488 <ferror@plt+0x12f8>
  402868:	cbz	x8, 402974 <ferror@plt+0x17e4>
  40286c:	tst	x4, #0x4000000000000
  402870:	csinc	w0, w0, wzr, ne  // ne = any
  402874:	cbnz	x5, 402654 <ferror@plt+0x14c4>
  402878:	mov	w7, w11
  40287c:	mov	x2, x4
  402880:	mov	x9, x13
  402884:	mov	w5, w0
  402888:	b	402318 <ferror@plt+0x1188>
  40288c:	orr	x8, x5, x3
  402890:	cbz	x8, 4027c0 <ferror@plt+0x1630>
  402894:	and	x0, x5, #0x7
  402898:	mov	x9, x5
  40289c:	mov	x2, x3
  4028a0:	mov	w5, #0x1                   	// #1
  4028a4:	b	401fdc <ferror@plt+0xe4c>
  4028a8:	cbz	x0, 402914 <ferror@plt+0x1784>
  4028ac:	lsr	x5, x2, #50
  4028b0:	cmp	x3, x1
  4028b4:	eor	x5, x5, #0x1
  4028b8:	and	w5, w5, #0x1
  4028bc:	b.eq	40298c <ferror@plt+0x17fc>  // b.none
  4028c0:	orr	x13, x4, x13
  4028c4:	cbz	x13, 402318 <ferror@plt+0x1188>
  4028c8:	bfi	x6, x2, #61, #3
  4028cc:	lsr	x0, x2, #3
  4028d0:	tbz	x2, #50, 4028ec <ferror@plt+0x175c>
  4028d4:	lsr	x1, x4, #3
  4028d8:	tbnz	x4, #50, 4028ec <ferror@plt+0x175c>
  4028dc:	and	x6, x10, #0x1fffffffffffffff
  4028e0:	mov	w7, w11
  4028e4:	orr	x6, x6, x4, lsl #61
  4028e8:	mov	x0, x1
  4028ec:	extr	x2, x0, x6, #61
  4028f0:	mov	w0, w5
  4028f4:	bfi	x6, x2, #61, #3
  4028f8:	lsr	x2, x2, #3
  4028fc:	mov	x8, x6
  402900:	b	402334 <ferror@plt+0x11a4>
  402904:	adds	x9, x9, x13
  402908:	mov	x1, x3
  40290c:	adc	x2, x4, x2
  402910:	b	4021d0 <ferror@plt+0x1040>
  402914:	cmp	x3, x1
  402918:	b.ne	402798 <ferror@plt+0x1608>  // b.any
  40291c:	orr	x1, x4, x13
  402920:	cbnz	x1, 402994 <ferror@plt+0x1804>
  402924:	cbz	x0, 402488 <ferror@plt+0x12f8>
  402928:	b	402318 <ferror@plt+0x1188>
  40292c:	cbnz	x16, 40284c <ferror@plt+0x16bc>
  402930:	mov	x2, #0xffffffffffffffff    	// #-1
  402934:	mov	w7, #0x0                   	// #0
  402938:	mov	x9, x2
  40293c:	mov	x1, #0x7ffe                	// #32766
  402940:	mov	w0, #0x14                  	// #20
  402944:	b	40200c <ferror@plt+0xe7c>
  402948:	mov	w7, w11
  40294c:	mov	x2, x4
  402950:	mov	x9, x13
  402954:	b	402318 <ferror@plt+0x1188>
  402958:	orr	x0, x4, x13
  40295c:	cbz	x0, 402488 <ferror@plt+0x12f8>
  402960:	b	4022a4 <ferror@plt+0x1114>
  402964:	cmp	x3, x1
  402968:	b.eq	402868 <ferror@plt+0x16d8>  // b.none
  40296c:	mov	w5, #0x0                   	// #0
  402970:	b	402620 <ferror@plt+0x1490>
  402974:	cbnz	x5, 402884 <ferror@plt+0x16f4>
  402978:	mov	w5, w0
  40297c:	b	402620 <ferror@plt+0x1490>
  402980:	mov	w0, #0x14                  	// #20
  402984:	mov	x16, #0x0                   	// #0
  402988:	b	40224c <ferror@plt+0x10bc>
  40298c:	orr	x1, x4, x13
  402990:	cbz	x1, 402318 <ferror@plt+0x1188>
  402994:	tst	x4, #0x4000000000000
  402998:	csinc	w5, w5, wzr, ne  // ne = any
  40299c:	cbnz	x0, 4028c8 <ferror@plt+0x1738>
  4029a0:	b	402798 <ferror@plt+0x1608>
  4029a4:	mov	x8, #0x0                   	// #0
  4029a8:	mov	w1, #0x7fff                	// #32767
  4029ac:	mov	x2, #0x0                   	// #0
  4029b0:	b	402028 <ferror@plt+0xe98>
  4029b4:	nop
  4029b8:	stp	x29, x30, [sp, #-48]!
  4029bc:	mov	x29, sp
  4029c0:	str	q0, [sp, #16]
  4029c4:	str	q1, [sp, #32]
  4029c8:	ldp	x2, x0, [sp, #16]
  4029cc:	ldp	x5, x3, [sp, #32]
  4029d0:	mrs	x10, fpcr
  4029d4:	lsr	x1, x0, #63
  4029d8:	ubfx	x6, x0, #0, #48
  4029dc:	and	w13, w1, #0xff
  4029e0:	mov	x14, x1
  4029e4:	ubfx	x7, x0, #48, #15
  4029e8:	cbz	w7, 402e08 <ferror@plt+0x1c78>
  4029ec:	mov	w4, #0x7fff                	// #32767
  4029f0:	cmp	w7, w4
  4029f4:	b.eq	402e50 <ferror@plt+0x1cc0>  // b.none
  4029f8:	and	x7, x7, #0xffff
  4029fc:	extr	x6, x6, x2, #61
  402a00:	mov	x15, #0xffffffffffffc001    	// #-16383
  402a04:	orr	x4, x6, #0x8000000000000
  402a08:	add	x7, x7, x15
  402a0c:	lsl	x2, x2, #3
  402a10:	mov	x1, #0x0                   	// #0
  402a14:	mov	x16, #0x0                   	// #0
  402a18:	mov	w0, #0x0                   	// #0
  402a1c:	lsr	x8, x3, #63
  402a20:	ubfx	x6, x3, #0, #48
  402a24:	and	w15, w8, #0xff
  402a28:	ubfx	x9, x3, #48, #15
  402a2c:	cbz	w9, 402dc4 <ferror@plt+0x1c34>
  402a30:	mov	w11, #0x7fff                	// #32767
  402a34:	cmp	w9, w11
  402a38:	b.eq	402afc <ferror@plt+0x196c>  // b.none
  402a3c:	and	x9, x9, #0xffff
  402a40:	extr	x6, x6, x5, #61
  402a44:	mov	x12, #0xffffffffffffc001    	// #-16383
  402a48:	orr	x6, x6, #0x8000000000000
  402a4c:	add	x9, x9, x12
  402a50:	lsl	x5, x5, #3
  402a54:	sub	x7, x7, x9
  402a58:	mov	x9, #0x0                   	// #0
  402a5c:	eor	w11, w13, w15
  402a60:	cmp	x1, #0x9
  402a64:	and	x3, x11, #0xff
  402a68:	mov	x12, x3
  402a6c:	b.gt	402d9c <ferror@plt+0x1c0c>
  402a70:	cmp	x1, #0x7
  402a74:	b.gt	402f5c <ferror@plt+0x1dcc>
  402a78:	cmp	x1, #0x3
  402a7c:	b.eq	402a98 <ferror@plt+0x1908>  // b.none
  402a80:	b.le	402d6c <ferror@plt+0x1bdc>
  402a84:	cmp	x1, #0x5
  402a88:	b.eq	402dac <ferror@plt+0x1c1c>  // b.none
  402a8c:	b.le	402b90 <ferror@plt+0x1a00>
  402a90:	cmp	x1, #0x6
  402a94:	b.eq	402b60 <ferror@plt+0x19d0>  // b.none
  402a98:	cmp	x9, #0x1
  402a9c:	b.eq	402ee0 <ferror@plt+0x1d50>  // b.none
  402aa0:	cbz	x9, 402ab4 <ferror@plt+0x1924>
  402aa4:	cmp	x9, #0x2
  402aa8:	b.eq	4030e4 <ferror@plt+0x1f54>  // b.none
  402aac:	cmp	x9, #0x3
  402ab0:	b.eq	4030cc <ferror@plt+0x1f3c>  // b.none
  402ab4:	mov	x1, #0x3fff                	// #16383
  402ab8:	mov	x12, x8
  402abc:	add	x3, x7, x1
  402ac0:	cmp	x3, #0x0
  402ac4:	b.le	402fa0 <ferror@plt+0x1e10>
  402ac8:	tst	x5, #0x7
  402acc:	b.ne	402f10 <ferror@plt+0x1d80>  // b.any
  402ad0:	and	w11, w12, #0x1
  402ad4:	tbz	x6, #52, 402ae0 <ferror@plt+0x1950>
  402ad8:	and	x6, x6, #0xffefffffffffffff
  402adc:	add	x3, x7, #0x4, lsl #12
  402ae0:	mov	x1, #0x7ffe                	// #32766
  402ae4:	cmp	x3, x1
  402ae8:	b.gt	403088 <ferror@plt+0x1ef8>
  402aec:	and	w1, w3, #0x7fff
  402af0:	extr	x2, x6, x5, #3
  402af4:	ubfx	x6, x6, #3, #48
  402af8:	b	402b6c <ferror@plt+0x19dc>
  402afc:	mov	x9, #0xffffffffffff8001    	// #-32767
  402b00:	orr	x3, x6, x5
  402b04:	add	x7, x7, x9
  402b08:	cbz	x3, 402e84 <ferror@plt+0x1cf4>
  402b0c:	tst	x6, #0x800000000000
  402b10:	orr	x1, x1, #0x3
  402b14:	csinc	w0, w0, wzr, ne  // ne = any
  402b18:	mov	x9, #0x3                   	// #3
  402b1c:	eor	w11, w13, w15
  402b20:	cmp	x1, #0x9
  402b24:	and	x3, x11, #0xff
  402b28:	mov	x12, x3
  402b2c:	b.le	402a70 <ferror@plt+0x18e0>
  402b30:	cmp	x1, #0xf
  402b34:	b.ne	402d9c <ferror@plt+0x1c0c>  // b.any
  402b38:	tbz	x4, #47, 402f48 <ferror@plt+0x1db8>
  402b3c:	tbnz	x6, #47, 402f48 <ferror@plt+0x1db8>
  402b40:	orr	x6, x6, #0x800000000000
  402b44:	mov	w11, w15
  402b48:	and	x6, x6, #0xffffffffffff
  402b4c:	mov	x2, x5
  402b50:	mov	w1, #0x7fff                	// #32767
  402b54:	b	402b6c <ferror@plt+0x19dc>
  402b58:	cmp	x1, #0x2
  402b5c:	b.ne	402b98 <ferror@plt+0x1a08>  // b.any
  402b60:	mov	w1, #0x0                   	// #0
  402b64:	mov	x6, #0x0                   	// #0
  402b68:	mov	x2, #0x0                   	// #0
  402b6c:	mov	x5, #0x0                   	// #0
  402b70:	orr	w1, w1, w11, lsl #15
  402b74:	bfxil	x5, x6, #0, #48
  402b78:	fmov	d0, x2
  402b7c:	bfi	x5, x1, #48, #16
  402b80:	fmov	v0.d[1], x5
  402b84:	cbnz	w0, 402d8c <ferror@plt+0x1bfc>
  402b88:	ldp	x29, x30, [sp], #48
  402b8c:	ret
  402b90:	cmp	x1, #0x4
  402b94:	b.eq	402b60 <ferror@plt+0x19d0>  // b.none
  402b98:	cmp	x4, x6
  402b9c:	b.ls	402ef4 <ferror@plt+0x1d64>  // b.plast
  402ba0:	lsr	x3, x4, #1
  402ba4:	extr	x8, x4, x2, #1
  402ba8:	lsl	x2, x2, #63
  402bac:	ubfx	x14, x6, #20, #32
  402bb0:	extr	x9, x6, x5, #52
  402bb4:	lsl	x13, x5, #12
  402bb8:	and	x15, x9, #0xffffffff
  402bbc:	udiv	x5, x3, x14
  402bc0:	msub	x3, x5, x14, x3
  402bc4:	mul	x1, x15, x5
  402bc8:	extr	x3, x3, x8, #32
  402bcc:	cmp	x1, x3
  402bd0:	b.ls	402be4 <ferror@plt+0x1a54>  // b.plast
  402bd4:	adds	x3, x9, x3
  402bd8:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  402bdc:	b.hi	4031c4 <ferror@plt+0x2034>  // b.pmore
  402be0:	sub	x5, x5, #0x1
  402be4:	sub	x3, x3, x1
  402be8:	mov	x4, x8
  402bec:	udiv	x1, x3, x14
  402bf0:	msub	x3, x1, x14, x3
  402bf4:	mul	x6, x15, x1
  402bf8:	bfi	x4, x3, #32, #32
  402bfc:	cmp	x6, x4
  402c00:	b.ls	402c14 <ferror@plt+0x1a84>  // b.plast
  402c04:	adds	x4, x9, x4
  402c08:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  402c0c:	b.hi	4031b8 <ferror@plt+0x2028>  // b.pmore
  402c10:	sub	x1, x1, #0x1
  402c14:	orr	x8, x1, x5, lsl #32
  402c18:	and	x17, x13, #0xffffffff
  402c1c:	and	x1, x8, #0xffffffff
  402c20:	lsr	x16, x13, #32
  402c24:	lsr	x5, x8, #32
  402c28:	sub	x4, x4, x6
  402c2c:	mov	x18, #0x100000000           	// #4294967296
  402c30:	mul	x3, x1, x17
  402c34:	mul	x30, x5, x17
  402c38:	madd	x6, x16, x1, x30
  402c3c:	and	x1, x3, #0xffffffff
  402c40:	mul	x5, x5, x16
  402c44:	add	x3, x6, x3, lsr #32
  402c48:	add	x6, x5, x18
  402c4c:	cmp	x30, x3
  402c50:	csel	x5, x6, x5, hi  // hi = pmore
  402c54:	add	x1, x1, x3, lsl #32
  402c58:	add	x5, x5, x3, lsr #32
  402c5c:	cmp	x4, x5
  402c60:	b.cc	402f6c <ferror@plt+0x1ddc>  // b.lo, b.ul, b.last
  402c64:	ccmp	x2, x1, #0x2, eq  // eq = none
  402c68:	mov	x6, x8
  402c6c:	b.cc	402f6c <ferror@plt+0x1ddc>  // b.lo, b.ul, b.last
  402c70:	subs	x8, x2, x1
  402c74:	mov	x3, #0x3fff                	// #16383
  402c78:	cmp	x2, x1
  402c7c:	add	x3, x7, x3
  402c80:	sbc	x4, x4, x5
  402c84:	cmp	x9, x4
  402c88:	b.eq	4031d0 <ferror@plt+0x2040>  // b.none
  402c8c:	udiv	x5, x4, x14
  402c90:	msub	x4, x5, x14, x4
  402c94:	mul	x2, x15, x5
  402c98:	extr	x1, x4, x8, #32
  402c9c:	cmp	x2, x1
  402ca0:	b.ls	402cb4 <ferror@plt+0x1b24>  // b.plast
  402ca4:	adds	x1, x9, x1
  402ca8:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  402cac:	b.hi	403288 <ferror@plt+0x20f8>  // b.pmore
  402cb0:	sub	x5, x5, #0x1
  402cb4:	sub	x1, x1, x2
  402cb8:	udiv	x2, x1, x14
  402cbc:	msub	x1, x2, x14, x1
  402cc0:	mul	x15, x15, x2
  402cc4:	bfi	x8, x1, #32, #32
  402cc8:	mov	x1, x8
  402ccc:	cmp	x15, x8
  402cd0:	b.ls	402ce4 <ferror@plt+0x1b54>  // b.plast
  402cd4:	adds	x1, x9, x8
  402cd8:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  402cdc:	b.hi	403294 <ferror@plt+0x2104>  // b.pmore
  402ce0:	sub	x2, x2, #0x1
  402ce4:	orr	x5, x2, x5, lsl #32
  402ce8:	mov	x11, #0x100000000           	// #4294967296
  402cec:	and	x4, x5, #0xffffffff
  402cf0:	sub	x1, x1, x15
  402cf4:	lsr	x14, x5, #32
  402cf8:	mul	x2, x17, x4
  402cfc:	mul	x17, x14, x17
  402d00:	madd	x4, x16, x4, x17
  402d04:	and	x8, x2, #0xffffffff
  402d08:	mul	x16, x16, x14
  402d0c:	add	x2, x4, x2, lsr #32
  402d10:	add	x4, x16, x11
  402d14:	cmp	x17, x2
  402d18:	csel	x16, x4, x16, hi  // hi = pmore
  402d1c:	add	x4, x8, x2, lsl #32
  402d20:	add	x16, x16, x2, lsr #32
  402d24:	cmp	x1, x16
  402d28:	b.cs	403108 <ferror@plt+0x1f78>  // b.hs, b.nlast
  402d2c:	adds	x2, x9, x1
  402d30:	sub	x8, x5, #0x1
  402d34:	mov	x1, x2
  402d38:	b.cs	402d4c <ferror@plt+0x1bbc>  // b.hs, b.nlast
  402d3c:	cmp	x2, x16
  402d40:	b.cc	403208 <ferror@plt+0x2078>  // b.lo, b.ul, b.last
  402d44:	ccmp	x13, x4, #0x2, eq  // eq = none
  402d48:	b.cc	403208 <ferror@plt+0x2078>  // b.lo, b.ul, b.last
  402d4c:	cmp	x13, x4
  402d50:	mov	x5, x8
  402d54:	cset	w2, ne  // ne = any
  402d58:	cmp	w2, #0x0
  402d5c:	orr	x2, x5, #0x1
  402d60:	ccmp	x1, x16, #0x0, eq  // eq = none
  402d64:	csel	x5, x2, x5, ne  // ne = any
  402d68:	b	402ac0 <ferror@plt+0x1930>
  402d6c:	cmp	x1, #0x1
  402d70:	b.ne	402b58 <ferror@plt+0x19c8>  // b.any
  402d74:	mov	x4, #0x0                   	// #0
  402d78:	fmov	d0, x4
  402d7c:	lsl	x3, x3, #63
  402d80:	orr	w0, w0, #0x2
  402d84:	orr	x5, x3, #0x7fff000000000000
  402d88:	fmov	v0.d[1], x5
  402d8c:	str	q0, [sp, #16]
  402d90:	bl	403e50 <ferror@plt+0x2cc0>
  402d94:	ldr	q0, [sp, #16]
  402d98:	b	402b88 <ferror@plt+0x19f8>
  402d9c:	cmp	x1, #0xb
  402da0:	b.gt	402e70 <ferror@plt+0x1ce0>
  402da4:	cmp	x1, #0xa
  402da8:	b.ne	402a98 <ferror@plt+0x1908>  // b.any
  402dac:	mov	w11, #0x0                   	// #0
  402db0:	mov	x6, #0xffffffffffff        	// #281474976710655
  402db4:	mov	x2, #0xffffffffffffffff    	// #-1
  402db8:	mov	w0, #0x1                   	// #1
  402dbc:	mov	w1, #0x7fff                	// #32767
  402dc0:	b	402b6c <ferror@plt+0x19dc>
  402dc4:	orr	x3, x6, x5
  402dc8:	cbz	x3, 402eb0 <ferror@plt+0x1d20>
  402dcc:	cbz	x6, 403064 <ferror@plt+0x1ed4>
  402dd0:	clz	x3, x6
  402dd4:	sub	x9, x3, #0xf
  402dd8:	add	w12, w9, #0x3
  402ddc:	mov	w11, #0x3d                  	// #61
  402de0:	sub	w9, w11, w9
  402de4:	lsl	x6, x6, x12
  402de8:	lsr	x9, x5, x9
  402dec:	orr	x6, x9, x6
  402df0:	lsl	x5, x5, x12
  402df4:	add	x7, x3, x7
  402df8:	mov	x11, #0x3fef                	// #16367
  402dfc:	mov	x9, #0x0                   	// #0
  402e00:	add	x7, x7, x11
  402e04:	b	402a5c <ferror@plt+0x18cc>
  402e08:	orr	x4, x6, x2
  402e0c:	cbz	x4, 402e98 <ferror@plt+0x1d08>
  402e10:	cbz	x6, 403040 <ferror@plt+0x1eb0>
  402e14:	clz	x0, x6
  402e18:	sub	x4, x0, #0xf
  402e1c:	add	w7, w4, #0x3
  402e20:	mov	w1, #0x3d                  	// #61
  402e24:	sub	w4, w1, w4
  402e28:	lsl	x6, x6, x7
  402e2c:	lsr	x4, x2, x4
  402e30:	orr	x4, x4, x6
  402e34:	lsl	x2, x2, x7
  402e38:	mov	x7, #0xffffffffffffc011    	// #-16367
  402e3c:	mov	x1, #0x0                   	// #0
  402e40:	sub	x7, x7, x0
  402e44:	mov	x16, #0x0                   	// #0
  402e48:	mov	w0, #0x0                   	// #0
  402e4c:	b	402a1c <ferror@plt+0x188c>
  402e50:	orr	x4, x6, x2
  402e54:	cbnz	x4, 402ec4 <ferror@plt+0x1d34>
  402e58:	mov	x2, #0x0                   	// #0
  402e5c:	mov	x1, #0x8                   	// #8
  402e60:	mov	x7, #0x7fff                	// #32767
  402e64:	mov	x16, #0x2                   	// #2
  402e68:	mov	w0, #0x0                   	// #0
  402e6c:	b	402a1c <ferror@plt+0x188c>
  402e70:	mov	x6, x4
  402e74:	mov	x5, x2
  402e78:	mov	x8, x14
  402e7c:	mov	x9, x16
  402e80:	b	402a98 <ferror@plt+0x1908>
  402e84:	orr	x1, x1, #0x2
  402e88:	mov	x6, #0x0                   	// #0
  402e8c:	mov	x5, #0x0                   	// #0
  402e90:	mov	x9, #0x2                   	// #2
  402e94:	b	402b1c <ferror@plt+0x198c>
  402e98:	mov	x2, #0x0                   	// #0
  402e9c:	mov	x1, #0x4                   	// #4
  402ea0:	mov	x7, #0x0                   	// #0
  402ea4:	mov	x16, #0x1                   	// #1
  402ea8:	mov	w0, #0x0                   	// #0
  402eac:	b	402a1c <ferror@plt+0x188c>
  402eb0:	orr	x1, x1, #0x1
  402eb4:	mov	x6, #0x0                   	// #0
  402eb8:	mov	x5, #0x0                   	// #0
  402ebc:	mov	x9, #0x1                   	// #1
  402ec0:	b	402a5c <ferror@plt+0x18cc>
  402ec4:	lsr	x0, x6, #47
  402ec8:	mov	x4, x6
  402ecc:	eor	w0, w0, #0x1
  402ed0:	mov	x1, #0xc                   	// #12
  402ed4:	mov	x7, #0x7fff                	// #32767
  402ed8:	mov	x16, #0x3                   	// #3
  402edc:	b	402a1c <ferror@plt+0x188c>
  402ee0:	mov	w11, w8
  402ee4:	mov	w1, #0x0                   	// #0
  402ee8:	mov	x6, #0x0                   	// #0
  402eec:	mov	x2, #0x0                   	// #0
  402ef0:	b	402b6c <ferror@plt+0x19dc>
  402ef4:	ccmp	x5, x2, #0x2, eq  // eq = none
  402ef8:	b.ls	402ba0 <ferror@plt+0x1a10>  // b.plast
  402efc:	mov	x8, x2
  402f00:	sub	x7, x7, #0x1
  402f04:	mov	x3, x4
  402f08:	mov	x2, #0x0                   	// #0
  402f0c:	b	402bac <ferror@plt+0x1a1c>
  402f10:	and	x1, x10, #0xc00000
  402f14:	orr	w0, w0, #0x10
  402f18:	cmp	x1, #0x400, lsl #12
  402f1c:	b.eq	403270 <ferror@plt+0x20e0>  // b.none
  402f20:	cmp	x1, #0x800, lsl #12
  402f24:	b.eq	403184 <ferror@plt+0x1ff4>  // b.none
  402f28:	cbnz	x1, 402ad0 <ferror@plt+0x1940>
  402f2c:	and	x1, x5, #0xf
  402f30:	and	w11, w12, #0x1
  402f34:	cmp	x1, #0x4
  402f38:	b.eq	402ad4 <ferror@plt+0x1944>  // b.none
  402f3c:	adds	x5, x5, #0x4
  402f40:	cinc	x6, x6, cs  // cs = hs, nlast
  402f44:	b	402ad4 <ferror@plt+0x1944>
  402f48:	orr	x6, x4, #0x800000000000
  402f4c:	mov	w11, w13
  402f50:	and	x6, x6, #0xffffffffffff
  402f54:	mov	w1, #0x7fff                	// #32767
  402f58:	b	402b6c <ferror@plt+0x19dc>
  402f5c:	mov	w1, #0x7fff                	// #32767
  402f60:	mov	x6, #0x0                   	// #0
  402f64:	mov	x2, #0x0                   	// #0
  402f68:	b	402b6c <ferror@plt+0x19dc>
  402f6c:	adds	x3, x2, x13
  402f70:	sub	x6, x8, #0x1
  402f74:	adc	x4, x4, x9
  402f78:	cset	x18, cs  // cs = hs, nlast
  402f7c:	mov	x2, x3
  402f80:	cmp	x9, x4
  402f84:	b.cs	4030f8 <ferror@plt+0x1f68>  // b.hs, b.nlast
  402f88:	cmp	x5, x4
  402f8c:	b.ls	403120 <ferror@plt+0x1f90>  // b.plast
  402f90:	adds	x2, x13, x3
  402f94:	sub	x6, x8, #0x2
  402f98:	adc	x4, x4, x9
  402f9c:	b	402c70 <ferror@plt+0x1ae0>
  402fa0:	mov	x1, #0x1                   	// #1
  402fa4:	sub	x1, x1, x3
  402fa8:	cmp	x1, #0x74
  402fac:	and	w11, w12, #0x1
  402fb0:	b.le	402fcc <ferror@plt+0x1e3c>
  402fb4:	orr	x2, x5, x6
  402fb8:	cbnz	x2, 4031ec <ferror@plt+0x205c>
  402fbc:	orr	w0, w0, #0x8
  402fc0:	mov	w1, #0x0                   	// #0
  402fc4:	mov	x6, #0x0                   	// #0
  402fc8:	b	4030b0 <ferror@plt+0x1f20>
  402fcc:	cmp	x1, #0x3f
  402fd0:	b.le	40312c <ferror@plt+0x1f9c>
  402fd4:	mov	w2, #0x80                  	// #128
  402fd8:	sub	w2, w2, w1
  402fdc:	cmp	x1, #0x40
  402fe0:	sub	w1, w1, #0x40
  402fe4:	lsl	x2, x6, x2
  402fe8:	orr	x2, x5, x2
  402fec:	csel	x5, x2, x5, ne  // ne = any
  402ff0:	lsr	x6, x6, x1
  402ff4:	cmp	x5, #0x0
  402ff8:	cset	x2, ne  // ne = any
  402ffc:	orr	x2, x2, x6
  403000:	ands	x6, x2, #0x7
  403004:	b.eq	403160 <ferror@plt+0x1fd0>  // b.none
  403008:	mov	x6, #0x0                   	// #0
  40300c:	and	x10, x10, #0xc00000
  403010:	orr	w0, w0, #0x10
  403014:	cmp	x10, #0x400, lsl #12
  403018:	b.eq	4032ac <ferror@plt+0x211c>  // b.none
  40301c:	cmp	x10, #0x800, lsl #12
  403020:	b.eq	4032c0 <ferror@plt+0x2130>  // b.none
  403024:	cbz	x10, 403228 <ferror@plt+0x2098>
  403028:	tbnz	x6, #51, 403240 <ferror@plt+0x20b0>
  40302c:	orr	w0, w0, #0x8
  403030:	extr	x2, x6, x2, #3
  403034:	mov	w1, #0x0                   	// #0
  403038:	ubfx	x6, x6, #3, #48
  40303c:	b	4030b0 <ferror@plt+0x1f20>
  403040:	clz	x7, x2
  403044:	add	x4, x7, #0x31
  403048:	add	x0, x7, #0x40
  40304c:	cmp	x4, #0x3c
  403050:	b.le	402e1c <ferror@plt+0x1c8c>
  403054:	sub	w4, w4, #0x3d
  403058:	lsl	x4, x2, x4
  40305c:	mov	x2, #0x0                   	// #0
  403060:	b	402e38 <ferror@plt+0x1ca8>
  403064:	clz	x3, x5
  403068:	add	x9, x3, #0x31
  40306c:	add	x3, x3, #0x40
  403070:	cmp	x9, #0x3c
  403074:	b.le	402dd8 <ferror@plt+0x1c48>
  403078:	sub	w6, w9, #0x3d
  40307c:	lsl	x6, x5, x6
  403080:	mov	x5, #0x0                   	// #0
  403084:	b	402df4 <ferror@plt+0x1c64>
  403088:	and	x2, x10, #0xc00000
  40308c:	cmp	x2, #0x400, lsl #12
  403090:	b.eq	403254 <ferror@plt+0x20c4>  // b.none
  403094:	cmp	x2, #0x800, lsl #12
  403098:	b.eq	40319c <ferror@plt+0x200c>  // b.none
  40309c:	cbz	x2, 403178 <ferror@plt+0x1fe8>
  4030a0:	mov	x6, #0xffffffffffff        	// #281474976710655
  4030a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4030a8:	mov	w3, #0x14                  	// #20
  4030ac:	orr	w0, w0, w3
  4030b0:	mov	x5, #0x0                   	// #0
  4030b4:	orr	w1, w1, w11, lsl #15
  4030b8:	bfxil	x5, x6, #0, #48
  4030bc:	fmov	d0, x2
  4030c0:	bfi	x5, x1, #48, #16
  4030c4:	fmov	v0.d[1], x5
  4030c8:	b	402d8c <ferror@plt+0x1bfc>
  4030cc:	orr	x6, x6, #0x800000000000
  4030d0:	mov	w11, w8
  4030d4:	and	x6, x6, #0xffffffffffff
  4030d8:	mov	x2, x5
  4030dc:	mov	w1, #0x7fff                	// #32767
  4030e0:	b	402b6c <ferror@plt+0x19dc>
  4030e4:	mov	w11, w8
  4030e8:	mov	w1, #0x7fff                	// #32767
  4030ec:	mov	x6, #0x0                   	// #0
  4030f0:	mov	x2, #0x0                   	// #0
  4030f4:	b	402b6c <ferror@plt+0x19dc>
  4030f8:	cmp	x18, #0x0
  4030fc:	ccmp	x9, x4, #0x0, eq  // eq = none
  403100:	b.ne	402c70 <ferror@plt+0x1ae0>  // b.any
  403104:	b	402f88 <ferror@plt+0x1df8>
  403108:	cmp	x4, #0x0
  40310c:	cset	w2, ne  // ne = any
  403110:	cmp	w2, #0x0
  403114:	ccmp	x1, x16, #0x0, ne  // ne = any
  403118:	b.ne	402d58 <ferror@plt+0x1bc8>  // b.any
  40311c:	b	402d2c <ferror@plt+0x1b9c>
  403120:	ccmp	x1, x3, #0x0, eq  // eq = none
  403124:	b.ls	402c70 <ferror@plt+0x1ae0>  // b.plast
  403128:	b	402f90 <ferror@plt+0x1e00>
  40312c:	mov	w2, #0x40                  	// #64
  403130:	sub	w2, w2, w1
  403134:	lsr	x4, x5, x1
  403138:	lsl	x5, x5, x2
  40313c:	cmp	x5, #0x0
  403140:	cset	x3, ne  // ne = any
  403144:	lsl	x2, x6, x2
  403148:	orr	x2, x2, x4
  40314c:	lsr	x6, x6, x1
  403150:	orr	x2, x2, x3
  403154:	tst	x2, #0x7
  403158:	b.ne	40300c <ferror@plt+0x1e7c>  // b.any
  40315c:	tbnz	x6, #51, 4032cc <ferror@plt+0x213c>
  403160:	mov	w1, #0x0                   	// #0
  403164:	extr	x2, x6, x2, #3
  403168:	ubfx	x6, x6, #3, #48
  40316c:	tbz	w10, #11, 402b6c <ferror@plt+0x19dc>
  403170:	orr	w0, w0, #0x8
  403174:	b	4030b0 <ferror@plt+0x1f20>
  403178:	mov	w1, #0x7fff                	// #32767
  40317c:	mov	x6, #0x0                   	// #0
  403180:	b	4030a8 <ferror@plt+0x1f18>
  403184:	mov	w11, #0x0                   	// #0
  403188:	cbz	x12, 402ad4 <ferror@plt+0x1944>
  40318c:	adds	x5, x5, #0x8
  403190:	mov	w11, #0x1                   	// #1
  403194:	cinc	x6, x6, cs  // cs = hs, nlast
  403198:	b	402ad4 <ferror@plt+0x1944>
  40319c:	cmp	x12, #0x0
  4031a0:	mov	w2, #0x7fff                	// #32767
  4031a4:	mov	x6, #0xffffffffffff        	// #281474976710655
  4031a8:	csel	w1, w1, w2, eq  // eq = none
  4031ac:	csel	x6, x6, xzr, eq  // eq = none
  4031b0:	csetm	x2, eq  // eq = none
  4031b4:	b	4030a8 <ferror@plt+0x1f18>
  4031b8:	sub	x1, x1, #0x2
  4031bc:	add	x4, x4, x9
  4031c0:	b	402c14 <ferror@plt+0x1a84>
  4031c4:	sub	x5, x5, #0x2
  4031c8:	add	x3, x3, x9
  4031cc:	b	402be4 <ferror@plt+0x1a54>
  4031d0:	cmp	x3, #0x0
  4031d4:	mov	x5, #0xffffffffffffffff    	// #-1
  4031d8:	b.gt	402f10 <ferror@plt+0x1d80>
  4031dc:	mov	x1, #0x1                   	// #1
  4031e0:	sub	x1, x1, x3
  4031e4:	cmp	x1, #0x74
  4031e8:	b.le	402fcc <ferror@plt+0x1e3c>
  4031ec:	and	x10, x10, #0xc00000
  4031f0:	orr	w0, w0, #0x10
  4031f4:	cmp	x10, #0x400, lsl #12
  4031f8:	b.eq	4032a0 <ferror@plt+0x2110>  // b.none
  4031fc:	cmp	x10, #0x800, lsl #12
  403200:	csel	x2, x12, xzr, eq  // eq = none
  403204:	b	402fbc <ferror@plt+0x1e2c>
  403208:	lsl	x8, x13, #1
  40320c:	sub	x5, x5, #0x2
  403210:	cmp	x13, x8
  403214:	cinc	x1, x9, hi  // hi = pmore
  403218:	cmp	x4, x8
  40321c:	add	x1, x2, x1
  403220:	cset	w2, ne  // ne = any
  403224:	b	402d58 <ferror@plt+0x1bc8>
  403228:	and	x1, x2, #0xf
  40322c:	cmp	x1, #0x4
  403230:	b.eq	40323c <ferror@plt+0x20ac>  // b.none
  403234:	adds	x2, x2, #0x4
  403238:	cinc	x6, x6, cs  // cs = hs, nlast
  40323c:	tbz	x6, #51, 40302c <ferror@plt+0x1e9c>
  403240:	orr	w0, w0, #0x8
  403244:	mov	w1, #0x1                   	// #1
  403248:	mov	x6, #0x0                   	// #0
  40324c:	mov	x2, #0x0                   	// #0
  403250:	b	4030b0 <ferror@plt+0x1f20>
  403254:	cmp	x12, #0x0
  403258:	mov	w2, #0x7fff                	// #32767
  40325c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403260:	csel	w1, w1, w2, ne  // ne = any
  403264:	csel	x6, x6, xzr, ne  // ne = any
  403268:	csetm	x2, ne  // ne = any
  40326c:	b	4030a8 <ferror@plt+0x1f18>
  403270:	mov	w11, #0x1                   	// #1
  403274:	cbnz	x12, 402ad4 <ferror@plt+0x1944>
  403278:	adds	x5, x5, #0x8
  40327c:	mov	w11, #0x0                   	// #0
  403280:	cinc	x6, x6, cs  // cs = hs, nlast
  403284:	b	402ad4 <ferror@plt+0x1944>
  403288:	sub	x5, x5, #0x2
  40328c:	add	x1, x1, x9
  403290:	b	402cb4 <ferror@plt+0x1b24>
  403294:	sub	x2, x2, #0x2
  403298:	add	x1, x1, x9
  40329c:	b	402ce4 <ferror@plt+0x1b54>
  4032a0:	mov	x2, #0x1                   	// #1
  4032a4:	sub	x2, x2, x12
  4032a8:	b	402fbc <ferror@plt+0x1e2c>
  4032ac:	cbnz	x12, 40323c <ferror@plt+0x20ac>
  4032b0:	adds	x2, x2, #0x8
  4032b4:	cinc	x6, x6, cs  // cs = hs, nlast
  4032b8:	tbnz	x6, #51, 403240 <ferror@plt+0x20b0>
  4032bc:	b	40302c <ferror@plt+0x1e9c>
  4032c0:	cbnz	x12, 4032b0 <ferror@plt+0x2120>
  4032c4:	tbnz	x6, #51, 403240 <ferror@plt+0x20b0>
  4032c8:	b	40302c <ferror@plt+0x1e9c>
  4032cc:	orr	w0, w0, #0x10
  4032d0:	b	403240 <ferror@plt+0x20b0>
  4032d4:	nop
  4032d8:	stp	x29, x30, [sp, #-80]!
  4032dc:	mov	x29, sp
  4032e0:	str	q0, [sp, #48]
  4032e4:	str	q1, [sp, #64]
  4032e8:	ldp	x1, x0, [sp, #48]
  4032ec:	ldp	x6, x2, [sp, #64]
  4032f0:	mrs	x11, fpcr
  4032f4:	lsr	x3, x0, #63
  4032f8:	ubfx	x7, x0, #0, #48
  4032fc:	and	w12, w3, #0xff
  403300:	mov	x14, x3
  403304:	ubfx	x3, x0, #48, #15
  403308:	cbz	w3, 4036b0 <ferror@plt+0x2520>
  40330c:	mov	w4, #0x7fff                	// #32767
  403310:	cmp	w3, w4
  403314:	b.eq	403754 <ferror@plt+0x25c4>  // b.none
  403318:	and	x3, x3, #0xffff
  40331c:	extr	x4, x7, x1, #61
  403320:	mov	x18, #0xffffffffffffc001    	// #-16383
  403324:	orr	x7, x4, #0x8000000000000
  403328:	add	x3, x3, x18
  40332c:	lsl	x5, x1, #3
  403330:	mov	x16, #0x0                   	// #0
  403334:	mov	x1, #0x0                   	// #0
  403338:	mov	w0, #0x0                   	// #0
  40333c:	lsr	x8, x2, #63
  403340:	ubfx	x4, x2, #0, #48
  403344:	and	w15, w8, #0xff
  403348:	mov	x13, x8
  40334c:	ubfx	x9, x2, #48, #15
  403350:	cbz	w9, 403710 <ferror@plt+0x2580>
  403354:	mov	w8, #0x7fff                	// #32767
  403358:	cmp	w9, w8
  40335c:	b.eq	4033e0 <ferror@plt+0x2250>  // b.none
  403360:	and	x9, x9, #0xffff
  403364:	mov	x17, #0xffffffffffffc001    	// #-16383
  403368:	add	x9, x9, x17
  40336c:	extr	x2, x4, x6, #61
  403370:	add	x9, x9, x3
  403374:	lsl	x6, x6, #3
  403378:	orr	x4, x2, #0x8000000000000
  40337c:	mov	x2, #0x0                   	// #0
  403380:	eor	w8, w12, w15
  403384:	cmp	x1, #0xa
  403388:	and	w10, w8, #0xff
  40338c:	add	x3, x9, #0x1
  403390:	and	x8, x8, #0xff
  403394:	b.le	403418 <ferror@plt+0x2288>
  403398:	cmp	x1, #0xb
  40339c:	b.eq	403ab0 <ferror@plt+0x2920>  // b.none
  4033a0:	mov	w15, w12
  4033a4:	mov	x13, x14
  4033a8:	mov	w10, w15
  4033ac:	cmp	x16, #0x2
  4033b0:	b.eq	403774 <ferror@plt+0x25e4>  // b.none
  4033b4:	mov	x4, x7
  4033b8:	mov	x6, x5
  4033bc:	mov	x2, x16
  4033c0:	mov	x8, x13
  4033c4:	cmp	x2, #0x3
  4033c8:	b.ne	403434 <ferror@plt+0x22a4>  // b.any
  4033cc:	orr	x4, x4, #0x800000000000
  4033d0:	mov	x5, x6
  4033d4:	and	x4, x4, #0xffffffffffff
  4033d8:	mov	w1, #0x7fff                	// #32767
  4033dc:	b	403448 <ferror@plt+0x22b8>
  4033e0:	mov	x8, #0x7fff                	// #32767
  4033e4:	orr	x2, x4, x6
  4033e8:	add	x9, x3, x8
  4033ec:	cbnz	x2, 40346c <ferror@plt+0x22dc>
  4033f0:	eor	w8, w12, w15
  4033f4:	orr	x1, x1, #0x2
  4033f8:	and	w10, w8, #0xff
  4033fc:	cmp	x1, #0xa
  403400:	add	x3, x3, #0x8, lsl #12
  403404:	and	x8, x8, #0xff
  403408:	mov	x6, #0x0                   	// #0
  40340c:	b.gt	403a24 <ferror@plt+0x2894>
  403410:	mov	x4, #0x0                   	// #0
  403414:	mov	x2, #0x2                   	// #2
  403418:	cmp	x1, #0x2
  40341c:	b.gt	403494 <ferror@plt+0x2304>
  403420:	sub	x1, x1, #0x1
  403424:	cmp	x1, #0x1
  403428:	b.hi	4034d0 <ferror@plt+0x2340>  // b.pmore
  40342c:	cmp	x2, #0x2
  403430:	b.eq	403774 <ferror@plt+0x25e4>  // b.none
  403434:	cmp	x2, #0x1
  403438:	b.ne	403630 <ferror@plt+0x24a0>  // b.any
  40343c:	mov	w1, #0x0                   	// #0
  403440:	mov	x4, #0x0                   	// #0
  403444:	mov	x5, #0x0                   	// #0
  403448:	mov	x3, #0x0                   	// #0
  40344c:	orr	w1, w1, w10, lsl #15
  403450:	bfxil	x3, x4, #0, #48
  403454:	fmov	d0, x5
  403458:	bfi	x3, x1, #48, #16
  40345c:	fmov	v0.d[1], x3
  403460:	cbnz	w0, 4038a0 <ferror@plt+0x2710>
  403464:	ldp	x29, x30, [sp], #80
  403468:	ret
  40346c:	tst	x4, #0x800000000000
  403470:	eor	w8, w12, w15
  403474:	orr	x1, x1, #0x3
  403478:	csinc	w0, w0, wzr, ne  // ne = any
  40347c:	and	w10, w8, #0xff
  403480:	add	x3, x3, #0x8, lsl #12
  403484:	cmp	x1, #0xa
  403488:	and	x8, x8, #0xff
  40348c:	mov	x2, #0x3                   	// #3
  403490:	b.gt	403aa4 <ferror@plt+0x2914>
  403494:	mov	x12, #0x1                   	// #1
  403498:	mov	x14, #0x530                 	// #1328
  40349c:	lsl	x1, x12, x1
  4034a0:	tst	x1, x14
  4034a4:	b.ne	4036a4 <ferror@plt+0x2514>  // b.any
  4034a8:	mov	x14, #0x240                 	// #576
  4034ac:	tst	x1, x14
  4034b0:	b.ne	40368c <ferror@plt+0x24fc>  // b.any
  4034b4:	mov	x12, #0x88                  	// #136
  4034b8:	tst	x1, x12
  4034bc:	b.eq	4034d0 <ferror@plt+0x2340>  // b.none
  4034c0:	mov	x7, x4
  4034c4:	mov	x5, x6
  4034c8:	mov	x16, x2
  4034cc:	b	4033a8 <ferror@plt+0x2218>
  4034d0:	lsr	x13, x5, #32
  4034d4:	and	x12, x6, #0xffffffff
  4034d8:	and	x15, x5, #0xffffffff
  4034dc:	lsr	x6, x6, #32
  4034e0:	and	x18, x4, #0xffffffff
  4034e4:	lsr	x2, x4, #32
  4034e8:	mul	x4, x13, x12
  4034ec:	stp	x21, x22, [sp, #32]
  4034f0:	lsr	x22, x7, #32
  4034f4:	and	x5, x7, #0xffffffff
  4034f8:	mul	x16, x12, x15
  4034fc:	madd	x7, x6, x15, x4
  403500:	stp	x19, x20, [sp, #16]
  403504:	mul	x1, x13, x18
  403508:	mul	x17, x15, x18
  40350c:	and	x30, x16, #0xffffffff
  403510:	madd	x15, x2, x15, x1
  403514:	add	x16, x7, x16, lsr #32
  403518:	mul	x21, x22, x12
  40351c:	cmp	x4, x16
  403520:	mul	x20, x22, x18
  403524:	mov	x14, #0x100000000           	// #4294967296
  403528:	mul	x19, x13, x6
  40352c:	add	x15, x15, x17, lsr #32
  403530:	mul	x12, x12, x5
  403534:	and	x17, x17, #0xffffffff
  403538:	mul	x18, x5, x18
  40353c:	add	x4, x19, x14
  403540:	madd	x7, x6, x5, x21
  403544:	csel	x19, x4, x19, hi  // hi = pmore
  403548:	madd	x5, x2, x5, x20
  40354c:	cmp	x1, x15
  403550:	mul	x13, x13, x2
  403554:	add	x17, x17, x15, lsl #32
  403558:	mul	x6, x6, x22
  40355c:	add	x7, x7, x12, lsr #32
  403560:	add	x5, x5, x18, lsr #32
  403564:	add	x4, x13, x14
  403568:	mul	x2, x2, x22
  40356c:	csel	x13, x4, x13, hi  // hi = pmore
  403570:	and	x1, x18, #0xffffffff
  403574:	cmp	x21, x7
  403578:	add	x4, x6, x14
  40357c:	add	x30, x30, x16, lsl #32
  403580:	csel	x6, x4, x6, hi  // hi = pmore
  403584:	add	x13, x13, x15, lsr #32
  403588:	cmp	x20, x5
  40358c:	add	x1, x1, x5, lsl #32
  403590:	add	x16, x17, x16, lsr #32
  403594:	add	x14, x2, x14
  403598:	csel	x2, x14, x2, hi  // hi = pmore
  40359c:	add	x16, x19, x16
  4035a0:	adds	x1, x1, x13
  4035a4:	and	x12, x12, #0xffffffff
  4035a8:	cset	x13, cs  // cs = hs, nlast
  4035ac:	cmp	x16, x17
  4035b0:	cset	x4, cc  // cc = lo, ul, last
  4035b4:	add	x12, x12, x7, lsl #32
  4035b8:	adds	x1, x1, x4
  4035bc:	lsr	x5, x5, #32
  4035c0:	cset	x4, cs  // cs = hs, nlast
  4035c4:	cmp	x13, #0x0
  4035c8:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  4035cc:	add	x7, x6, x7, lsr #32
  4035d0:	cinc	x5, x5, ne  // ne = any
  4035d4:	adds	x6, x16, x12
  4035d8:	cset	x4, cs  // cs = hs, nlast
  4035dc:	adds	x1, x1, x7
  4035e0:	cset	x7, cs  // cs = hs, nlast
  4035e4:	adds	x4, x1, x4
  4035e8:	cset	x1, cs  // cs = hs, nlast
  4035ec:	cmp	x7, #0x0
  4035f0:	orr	x30, x30, x6, lsl #13
  4035f4:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  4035f8:	cinc	x1, x2, ne  // ne = any
  4035fc:	cmp	x30, #0x0
  403600:	add	x1, x1, x5
  403604:	cset	x2, ne  // ne = any
  403608:	orr	x6, x2, x6, lsr #51
  40360c:	orr	x6, x6, x4, lsl #13
  403610:	extr	x4, x1, x4, #51
  403614:	tbz	x1, #39, 403928 <ferror@plt+0x2798>
  403618:	ldp	x19, x20, [sp, #16]
  40361c:	and	x1, x6, #0x1
  403620:	ldp	x21, x22, [sp, #32]
  403624:	orr	x6, x1, x6, lsr #1
  403628:	orr	x6, x6, x4, lsl #63
  40362c:	lsr	x4, x4, #1
  403630:	mov	x1, #0x3fff                	// #16383
  403634:	add	x2, x3, x1
  403638:	cmp	x2, #0x0
  40363c:	b.le	4037d4 <ferror@plt+0x2644>
  403640:	tst	x6, #0x7
  403644:	b.eq	403664 <ferror@plt+0x24d4>  // b.none
  403648:	and	x1, x11, #0xc00000
  40364c:	orr	w0, w0, #0x10
  403650:	cmp	x1, #0x400, lsl #12
  403654:	b.eq	403a1c <ferror@plt+0x288c>  // b.none
  403658:	cmp	x1, #0x800, lsl #12
  40365c:	b.eq	4039c4 <ferror@plt+0x2834>  // b.none
  403660:	cbz	x1, 4039ac <ferror@plt+0x281c>
  403664:	tbz	x4, #52, 403670 <ferror@plt+0x24e0>
  403668:	and	x4, x4, #0xffefffffffffffff
  40366c:	add	x2, x3, #0x4, lsl #12
  403670:	mov	x1, #0x7ffe                	// #32766
  403674:	cmp	x2, x1
  403678:	b.gt	4038fc <ferror@plt+0x276c>
  40367c:	and	w1, w2, #0x7fff
  403680:	extr	x5, x4, x6, #3
  403684:	ubfx	x4, x4, #3, #48
  403688:	b	403448 <ferror@plt+0x22b8>
  40368c:	mov	w0, w12
  403690:	mov	w10, #0x0                   	// #0
  403694:	mov	x4, #0xffffffffffff        	// #281474976710655
  403698:	mov	x5, #0xffffffffffffffff    	// #-1
  40369c:	mov	w1, #0x7fff                	// #32767
  4036a0:	b	403448 <ferror@plt+0x22b8>
  4036a4:	mov	w15, w10
  4036a8:	mov	x13, x8
  4036ac:	b	4033a8 <ferror@plt+0x2218>
  4036b0:	orr	x5, x7, x1
  4036b4:	cbz	x5, 4037bc <ferror@plt+0x262c>
  4036b8:	cbz	x7, 4038d8 <ferror@plt+0x2748>
  4036bc:	clz	x0, x7
  4036c0:	sub	x4, x0, #0xf
  4036c4:	add	w5, w4, #0x3
  4036c8:	mov	w3, #0x3d                  	// #61
  4036cc:	sub	w3, w3, w4
  4036d0:	lsl	x4, x7, x5
  4036d4:	lsr	x3, x1, x3
  4036d8:	orr	x7, x3, x4
  4036dc:	lsl	x5, x1, x5
  4036e0:	lsr	x8, x2, #63
  4036e4:	mov	x3, #0xffffffffffffc011    	// #-16367
  4036e8:	ubfx	x4, x2, #0, #48
  4036ec:	sub	x3, x3, x0
  4036f0:	and	w15, w8, #0xff
  4036f4:	mov	x13, x8
  4036f8:	ubfx	x9, x2, #48, #15
  4036fc:	mov	x1, #0x0                   	// #0
  403700:	mov	x16, #0x0                   	// #0
  403704:	mov	w0, #0x0                   	// #0
  403708:	cbnz	w9, 403354 <ferror@plt+0x21c4>
  40370c:	nop
  403710:	orr	x2, x4, x6
  403714:	cbz	x2, 403784 <ferror@plt+0x25f4>
  403718:	cbz	x4, 4038b4 <ferror@plt+0x2724>
  40371c:	clz	x9, x4
  403720:	sub	x2, x9, #0xf
  403724:	add	w10, w2, #0x3
  403728:	mov	w8, #0x3d                  	// #61
  40372c:	sub	w8, w8, w2
  403730:	lsl	x2, x4, x10
  403734:	lsr	x8, x6, x8
  403738:	orr	x4, x8, x2
  40373c:	lsl	x6, x6, x10
  403740:	sub	x9, x3, x9
  403744:	mov	x10, #0xffffffffffffc011    	// #-16367
  403748:	mov	x2, #0x0                   	// #0
  40374c:	add	x9, x9, x10
  403750:	b	403380 <ferror@plt+0x21f0>
  403754:	orr	x5, x7, x1
  403758:	cbnz	x5, 40379c <ferror@plt+0x260c>
  40375c:	mov	x7, #0x0                   	// #0
  403760:	mov	x1, #0x8                   	// #8
  403764:	mov	x3, #0x7fff                	// #32767
  403768:	mov	x16, #0x2                   	// #2
  40376c:	mov	w0, #0x0                   	// #0
  403770:	b	40333c <ferror@plt+0x21ac>
  403774:	mov	w1, #0x7fff                	// #32767
  403778:	mov	x4, #0x0                   	// #0
  40377c:	mov	x5, #0x0                   	// #0
  403780:	b	403448 <ferror@plt+0x22b8>
  403784:	orr	x1, x1, #0x1
  403788:	mov	x9, x3
  40378c:	mov	x4, #0x0                   	// #0
  403790:	mov	x6, #0x0                   	// #0
  403794:	mov	x2, #0x1                   	// #1
  403798:	b	403380 <ferror@plt+0x21f0>
  40379c:	lsr	x0, x7, #47
  4037a0:	mov	x5, x1
  4037a4:	eor	x0, x0, #0x1
  4037a8:	mov	x1, #0xc                   	// #12
  4037ac:	and	w0, w0, #0x1
  4037b0:	mov	x3, #0x7fff                	// #32767
  4037b4:	mov	x16, #0x3                   	// #3
  4037b8:	b	40333c <ferror@plt+0x21ac>
  4037bc:	mov	x7, #0x0                   	// #0
  4037c0:	mov	x1, #0x4                   	// #4
  4037c4:	mov	x3, #0x0                   	// #0
  4037c8:	mov	x16, #0x1                   	// #1
  4037cc:	mov	w0, #0x0                   	// #0
  4037d0:	b	40333c <ferror@plt+0x21ac>
  4037d4:	mov	x1, #0x1                   	// #1
  4037d8:	sub	x2, x1, x2
  4037dc:	cmp	x2, #0x74
  4037e0:	b.gt	403858 <ferror@plt+0x26c8>
  4037e4:	cmp	x2, #0x3f
  4037e8:	b.le	403938 <ferror@plt+0x27a8>
  4037ec:	mov	w1, #0x80                  	// #128
  4037f0:	sub	w1, w1, w2
  4037f4:	cmp	x2, #0x40
  4037f8:	sub	w2, w2, #0x40
  4037fc:	lsl	x1, x4, x1
  403800:	orr	x1, x6, x1
  403804:	csel	x6, x1, x6, ne  // ne = any
  403808:	lsr	x2, x4, x2
  40380c:	cmp	x6, #0x0
  403810:	cset	x5, ne  // ne = any
  403814:	orr	x5, x5, x2
  403818:	ands	x2, x5, #0x7
  40381c:	b.eq	40396c <ferror@plt+0x27dc>  // b.none
  403820:	mov	x2, #0x0                   	// #0
  403824:	and	x11, x11, #0xc00000
  403828:	orr	w0, w0, #0x10
  40382c:	cmp	x11, #0x400, lsl #12
  403830:	b.eq	403a7c <ferror@plt+0x28ec>  // b.none
  403834:	cmp	x11, #0x800, lsl #12
  403838:	b.eq	403a90 <ferror@plt+0x2900>  // b.none
  40383c:	cbz	x11, 4039d4 <ferror@plt+0x2844>
  403840:	tbnz	x2, #51, 4039ec <ferror@plt+0x285c>
  403844:	ubfx	x4, x2, #3, #48
  403848:	extr	x5, x2, x5, #3
  40384c:	orr	w0, w0, #0x8
  403850:	mov	w1, #0x0                   	// #0
  403854:	b	403888 <ferror@plt+0x26f8>
  403858:	orr	x5, x6, x4
  40385c:	cbz	x5, 40387c <ferror@plt+0x26ec>
  403860:	and	x11, x11, #0xc00000
  403864:	orr	w0, w0, #0x10
  403868:	cmp	x11, #0x400, lsl #12
  40386c:	sub	x5, x1, x8
  403870:	b.eq	40387c <ferror@plt+0x26ec>  // b.none
  403874:	cmp	x11, #0x800, lsl #12
  403878:	csel	x5, x8, xzr, eq  // eq = none
  40387c:	orr	w0, w0, #0x8
  403880:	mov	w1, #0x0                   	// #0
  403884:	mov	x4, #0x0                   	// #0
  403888:	mov	x3, #0x0                   	// #0
  40388c:	fmov	d0, x5
  403890:	bfxil	x3, x4, #0, #48
  403894:	bfi	x3, x1, #48, #15
  403898:	bfi	x3, x10, #63, #1
  40389c:	fmov	v0.d[1], x3
  4038a0:	str	q0, [sp, #48]
  4038a4:	bl	403e50 <ferror@plt+0x2cc0>
  4038a8:	ldr	q0, [sp, #48]
  4038ac:	ldp	x29, x30, [sp], #80
  4038b0:	ret
  4038b4:	clz	x9, x6
  4038b8:	add	x2, x9, #0x31
  4038bc:	add	x9, x9, #0x40
  4038c0:	cmp	x2, #0x3c
  4038c4:	b.le	403724 <ferror@plt+0x2594>
  4038c8:	sub	w2, w2, #0x3d
  4038cc:	lsl	x4, x6, x2
  4038d0:	mov	x6, #0x0                   	// #0
  4038d4:	b	403740 <ferror@plt+0x25b0>
  4038d8:	clz	x3, x1
  4038dc:	add	x4, x3, #0x31
  4038e0:	add	x0, x3, #0x40
  4038e4:	cmp	x4, #0x3c
  4038e8:	b.le	4036c4 <ferror@plt+0x2534>
  4038ec:	sub	w4, w4, #0x3d
  4038f0:	mov	x5, #0x0                   	// #0
  4038f4:	lsl	x7, x1, x4
  4038f8:	b	4036e0 <ferror@plt+0x2550>
  4038fc:	and	x5, x11, #0xc00000
  403900:	cmp	x5, #0x400, lsl #12
  403904:	b.eq	403a00 <ferror@plt+0x2870>  // b.none
  403908:	cmp	x5, #0x800, lsl #12
  40390c:	b.eq	403990 <ferror@plt+0x2800>  // b.none
  403910:	cbz	x5, 403984 <ferror@plt+0x27f4>
  403914:	mov	x4, #0xffffffffffff        	// #281474976710655
  403918:	mov	x5, #0xffffffffffffffff    	// #-1
  40391c:	mov	w2, #0x14                  	// #20
  403920:	orr	w0, w0, w2
  403924:	b	403888 <ferror@plt+0x26f8>
  403928:	mov	x3, x9
  40392c:	ldp	x19, x20, [sp, #16]
  403930:	ldp	x21, x22, [sp, #32]
  403934:	b	403630 <ferror@plt+0x24a0>
  403938:	mov	w1, #0x40                  	// #64
  40393c:	sub	w1, w1, w2
  403940:	lsr	x3, x6, x2
  403944:	lsl	x6, x6, x1
  403948:	cmp	x6, #0x0
  40394c:	lsl	x5, x4, x1
  403950:	cset	x1, ne  // ne = any
  403954:	orr	x5, x5, x3
  403958:	lsr	x2, x4, x2
  40395c:	orr	x5, x5, x1
  403960:	tst	x5, #0x7
  403964:	b.ne	403824 <ferror@plt+0x2694>  // b.any
  403968:	tbnz	x2, #51, 403a9c <ferror@plt+0x290c>
  40396c:	ubfx	x4, x2, #3, #48
  403970:	extr	x5, x2, x5, #3
  403974:	mov	w1, #0x0                   	// #0
  403978:	tbz	w11, #11, 403448 <ferror@plt+0x22b8>
  40397c:	orr	w0, w0, #0x8
  403980:	b	403888 <ferror@plt+0x26f8>
  403984:	mov	w1, #0x7fff                	// #32767
  403988:	mov	x4, #0x0                   	// #0
  40398c:	b	40391c <ferror@plt+0x278c>
  403990:	cmp	x8, #0x0
  403994:	mov	w2, #0x7fff                	// #32767
  403998:	mov	x4, #0xffffffffffff        	// #281474976710655
  40399c:	csel	w1, w1, w2, eq  // eq = none
  4039a0:	csel	x4, x4, xzr, eq  // eq = none
  4039a4:	csetm	x5, eq  // eq = none
  4039a8:	b	40391c <ferror@plt+0x278c>
  4039ac:	and	x1, x6, #0xf
  4039b0:	cmp	x1, #0x4
  4039b4:	b.eq	403664 <ferror@plt+0x24d4>  // b.none
  4039b8:	adds	x6, x6, #0x4
  4039bc:	cinc	x4, x4, cs  // cs = hs, nlast
  4039c0:	b	403664 <ferror@plt+0x24d4>
  4039c4:	cbz	x8, 403664 <ferror@plt+0x24d4>
  4039c8:	adds	x6, x6, #0x8
  4039cc:	cinc	x4, x4, cs  // cs = hs, nlast
  4039d0:	b	403664 <ferror@plt+0x24d4>
  4039d4:	and	x1, x5, #0xf
  4039d8:	cmp	x1, #0x4
  4039dc:	b.eq	4039e8 <ferror@plt+0x2858>  // b.none
  4039e0:	adds	x5, x5, #0x4
  4039e4:	cinc	x2, x2, cs  // cs = hs, nlast
  4039e8:	tbz	x2, #51, 403844 <ferror@plt+0x26b4>
  4039ec:	orr	w0, w0, #0x8
  4039f0:	mov	w1, #0x1                   	// #1
  4039f4:	mov	x4, #0x0                   	// #0
  4039f8:	mov	x5, #0x0                   	// #0
  4039fc:	b	403888 <ferror@plt+0x26f8>
  403a00:	cmp	x8, #0x0
  403a04:	mov	w2, #0x7fff                	// #32767
  403a08:	mov	x4, #0xffffffffffff        	// #281474976710655
  403a0c:	csel	w1, w1, w2, ne  // ne = any
  403a10:	csel	x4, x4, xzr, ne  // ne = any
  403a14:	csetm	x5, ne  // ne = any
  403a18:	b	40391c <ferror@plt+0x278c>
  403a1c:	cbnz	x8, 403664 <ferror@plt+0x24d4>
  403a20:	b	4039c8 <ferror@plt+0x2838>
  403a24:	mov	x4, #0x2                   	// #2
  403a28:	cmp	x1, #0xf
  403a2c:	b.ne	403a50 <ferror@plt+0x28c0>  // b.any
  403a30:	tbz	x7, #47, 403a68 <ferror@plt+0x28d8>
  403a34:	tbnz	x2, #47, 403a68 <ferror@plt+0x28d8>
  403a38:	orr	x4, x2, #0x800000000000
  403a3c:	mov	w10, w15
  403a40:	and	x4, x4, #0xffffffffffff
  403a44:	mov	x5, x6
  403a48:	mov	w1, #0x7fff                	// #32767
  403a4c:	b	403448 <ferror@plt+0x22b8>
  403a50:	cmp	x1, #0xb
  403a54:	b.ne	4033a0 <ferror@plt+0x2210>  // b.any
  403a58:	mov	x7, x2
  403a5c:	mov	x5, x6
  403a60:	mov	x16, x4
  403a64:	b	4033a8 <ferror@plt+0x2218>
  403a68:	orr	x4, x7, #0x800000000000
  403a6c:	mov	w10, w12
  403a70:	and	x4, x4, #0xffffffffffff
  403a74:	mov	w1, #0x7fff                	// #32767
  403a78:	b	403448 <ferror@plt+0x22b8>
  403a7c:	cbnz	x8, 4039e8 <ferror@plt+0x2858>
  403a80:	adds	x5, x5, #0x8
  403a84:	cinc	x2, x2, cs  // cs = hs, nlast
  403a88:	tbnz	x2, #51, 4039ec <ferror@plt+0x285c>
  403a8c:	b	403844 <ferror@plt+0x26b4>
  403a90:	cbnz	x8, 403a80 <ferror@plt+0x28f0>
  403a94:	tbnz	x2, #51, 4039ec <ferror@plt+0x285c>
  403a98:	b	403844 <ferror@plt+0x26b4>
  403a9c:	orr	w0, w0, #0x10
  403aa0:	b	4039ec <ferror@plt+0x285c>
  403aa4:	mov	x2, x4
  403aa8:	mov	x4, #0x3                   	// #3
  403aac:	b	403a28 <ferror@plt+0x2898>
  403ab0:	mov	w10, w15
  403ab4:	mov	x8, x13
  403ab8:	b	4033c4 <ferror@plt+0x2234>
  403abc:	nop
  403ac0:	cmp	w0, #0x0
  403ac4:	cbz	w0, 403b10 <ferror@plt+0x2980>
  403ac8:	cneg	w1, w0, lt  // lt = tstop
  403acc:	mov	w4, #0x403e                	// #16446
  403ad0:	clz	x3, x1
  403ad4:	mov	w2, #0x402f                	// #16431
  403ad8:	sub	w4, w4, w3
  403adc:	lsr	w0, w0, #31
  403ae0:	sub	w2, w2, w4
  403ae4:	mov	x3, #0x0                   	// #0
  403ae8:	and	w4, w4, #0x7fff
  403aec:	lsl	x1, x1, x2
  403af0:	and	x1, x1, #0xffffffffffff
  403af4:	orr	w0, w4, w0, lsl #15
  403af8:	mov	x2, #0x0                   	// #0
  403afc:	bfxil	x3, x1, #0, #48
  403b00:	fmov	d0, x2
  403b04:	bfi	x3, x0, #48, #16
  403b08:	fmov	v0.d[1], x3
  403b0c:	ret
  403b10:	mov	w4, #0x0                   	// #0
  403b14:	mov	x1, #0x0                   	// #0
  403b18:	mov	w0, #0x0                   	// #0
  403b1c:	mov	x3, #0x0                   	// #0
  403b20:	orr	w0, w4, w0, lsl #15
  403b24:	bfxil	x3, x1, #0, #48
  403b28:	mov	x2, #0x0                   	// #0
  403b2c:	fmov	d0, x2
  403b30:	bfi	x3, x0, #48, #16
  403b34:	fmov	v0.d[1], x3
  403b38:	ret
  403b3c:	nop
  403b40:	stp	x29, x30, [sp, #-48]!
  403b44:	mov	x29, sp
  403b48:	str	x19, [sp, #16]
  403b4c:	str	q0, [sp, #32]
  403b50:	ldp	x3, x0, [sp, #32]
  403b54:	mrs	x6, fpcr
  403b58:	ubfx	x2, x0, #48, #15
  403b5c:	lsr	x4, x0, #63
  403b60:	add	x1, x2, #0x1
  403b64:	ubfiz	x0, x0, #3, #48
  403b68:	tst	x1, #0x7ffe
  403b6c:	and	w4, w4, #0xff
  403b70:	orr	x0, x0, x3, lsr #61
  403b74:	lsl	x5, x3, #3
  403b78:	b.eq	403bf8 <ferror@plt+0x2a68>  // b.none
  403b7c:	mov	x1, #0xffffffffffffc400    	// #-15360
  403b80:	add	x2, x2, x1
  403b84:	cmp	x2, #0x7fe
  403b88:	b.le	403c3c <ferror@plt+0x2aac>
  403b8c:	ands	x0, x6, #0xc00000
  403b90:	b.eq	403cd4 <ferror@plt+0x2b44>  // b.none
  403b94:	cmp	x0, #0x400, lsl #12
  403b98:	b.eq	403e08 <ferror@plt+0x2c78>  // b.none
  403b9c:	cmp	x0, #0x800, lsl #12
  403ba0:	csel	w7, w4, wzr, eq  // eq = none
  403ba4:	cbnz	w7, 403cd4 <ferror@plt+0x2b44>
  403ba8:	mov	x1, #0xffffffffffffffff    	// #-1
  403bac:	mov	x2, #0x7fe                 	// #2046
  403bb0:	mov	w0, #0x14                  	// #20
  403bb4:	b.ne	403c80 <ferror@plt+0x2af0>  // b.any
  403bb8:	cmp	w4, #0x0
  403bbc:	add	x3, x1, #0x8
  403bc0:	csel	x1, x3, x1, ne  // ne = any
  403bc4:	and	x3, x1, #0x80000000000000
  403bc8:	cbnz	w7, 403c88 <ferror@plt+0x2af8>
  403bcc:	cbnz	x3, 403c90 <ferror@plt+0x2b00>
  403bd0:	lsr	x1, x1, #3
  403bd4:	and	w3, w2, #0x7ff
  403bd8:	and	x4, x4, #0xff
  403bdc:	bfi	x1, x3, #52, #12
  403be0:	orr	x19, x1, x4, lsl #63
  403be4:	bl	403e50 <ferror@plt+0x2cc0>
  403be8:	fmov	d0, x19
  403bec:	ldr	x19, [sp, #16]
  403bf0:	ldp	x29, x30, [sp], #48
  403bf4:	ret
  403bf8:	orr	x1, x0, x5
  403bfc:	cbnz	x2, 403c30 <ferror@plt+0x2aa0>
  403c00:	cbnz	x1, 403cac <ferror@plt+0x2b1c>
  403c04:	mov	w0, #0x0                   	// #0
  403c08:	and	w2, w2, #0x7ff
  403c0c:	mov	x1, #0x0                   	// #0
  403c10:	and	x4, x4, #0xff
  403c14:	bfi	x1, x2, #52, #12
  403c18:	orr	x19, x1, x4, lsl #63
  403c1c:	cbnz	w0, 403be4 <ferror@plt+0x2a54>
  403c20:	fmov	d0, x19
  403c24:	ldr	x19, [sp, #16]
  403c28:	ldp	x29, x30, [sp], #48
  403c2c:	ret
  403c30:	cbnz	x1, 403ce0 <ferror@plt+0x2b50>
  403c34:	mov	x2, #0x7ff                 	// #2047
  403c38:	b	403c04 <ferror@plt+0x2a74>
  403c3c:	cmp	x2, #0x0
  403c40:	b.le	403d08 <ferror@plt+0x2b78>
  403c44:	cmp	xzr, x3, lsl #7
  403c48:	mov	w7, #0x0                   	// #0
  403c4c:	cset	x1, ne  // ne = any
  403c50:	orr	x5, x1, x5, lsr #60
  403c54:	orr	x1, x5, x0, lsl #4
  403c58:	mov	w0, #0x0                   	// #0
  403c5c:	tst	x5, #0x7
  403c60:	b.eq	403dc0 <ferror@plt+0x2c30>  // b.none
  403c64:	and	x3, x6, #0xc00000
  403c68:	cmp	x3, #0x400, lsl #12
  403c6c:	b.eq	403cc4 <ferror@plt+0x2b34>  // b.none
  403c70:	cmp	x3, #0x800, lsl #12
  403c74:	mov	w0, #0x10                  	// #16
  403c78:	b.eq	403bb8 <ferror@plt+0x2a28>  // b.none
  403c7c:	cbz	x3, 403dcc <ferror@plt+0x2c3c>
  403c80:	and	x3, x1, #0x80000000000000
  403c84:	cbz	w7, 403c8c <ferror@plt+0x2afc>
  403c88:	orr	w0, w0, #0x8
  403c8c:	cbz	x3, 403dc0 <ferror@plt+0x2c30>
  403c90:	cmp	x2, #0x7fe
  403c94:	add	x2, x2, #0x1
  403c98:	b.eq	403d68 <ferror@plt+0x2bd8>  // b.none
  403c9c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  403ca0:	and	w2, w2, #0x7ff
  403ca4:	and	x1, x3, x1, lsr #3
  403ca8:	b	403c10 <ferror@plt+0x2a80>
  403cac:	and	x3, x6, #0xc00000
  403cb0:	mov	w7, #0x1                   	// #1
  403cb4:	cmp	x3, #0x400, lsl #12
  403cb8:	mov	x2, #0x0                   	// #0
  403cbc:	mov	x1, #0x1                   	// #1
  403cc0:	b.ne	403c70 <ferror@plt+0x2ae0>  // b.any
  403cc4:	cbnz	w4, 403ccc <ferror@plt+0x2b3c>
  403cc8:	add	x1, x1, #0x8
  403ccc:	mov	w0, #0x10                  	// #16
  403cd0:	b	403bc4 <ferror@plt+0x2a34>
  403cd4:	mov	x2, #0x7ff                 	// #2047
  403cd8:	mov	w0, #0x14                  	// #20
  403cdc:	b	403c08 <ferror@plt+0x2a78>
  403ce0:	mov	x3, #0x7fff                	// #32767
  403ce4:	extr	x1, x0, x5, #60
  403ce8:	lsr	x0, x0, #50
  403cec:	cmp	x2, x3
  403cf0:	lsr	x1, x1, #3
  403cf4:	eor	w0, w0, #0x1
  403cf8:	orr	x1, x1, #0x8000000000000
  403cfc:	csel	w0, w0, wzr, eq  // eq = none
  403d00:	mov	w2, #0x7ff                 	// #2047
  403d04:	b	403c10 <ferror@plt+0x2a80>
  403d08:	cmn	x2, #0x34
  403d0c:	b.lt	403cac <ferror@plt+0x2b1c>  // b.tstop
  403d10:	mov	x3, #0x3d                  	// #61
  403d14:	sub	x7, x3, x2
  403d18:	orr	x0, x0, #0x8000000000000
  403d1c:	cmp	x7, #0x3f
  403d20:	b.le	403de0 <ferror@plt+0x2c50>
  403d24:	add	w1, w2, #0x43
  403d28:	cmp	x7, #0x40
  403d2c:	mov	w3, #0xfffffffd            	// #-3
  403d30:	sub	w2, w3, w2
  403d34:	lsl	x1, x0, x1
  403d38:	orr	x1, x5, x1
  403d3c:	csel	x5, x1, x5, ne  // ne = any
  403d40:	lsr	x0, x0, x2
  403d44:	cmp	x5, #0x0
  403d48:	cset	x1, ne  // ne = any
  403d4c:	orr	x1, x1, x0
  403d50:	cmp	x1, #0x0
  403d54:	cset	w7, ne  // ne = any
  403d58:	tst	x1, #0x7
  403d5c:	b.eq	403da4 <ferror@plt+0x2c14>  // b.none
  403d60:	mov	x2, #0x0                   	// #0
  403d64:	b	403c64 <ferror@plt+0x2ad4>
  403d68:	mov	w3, w2
  403d6c:	ands	x1, x6, #0xc00000
  403d70:	b.eq	403d98 <ferror@plt+0x2c08>  // b.none
  403d74:	cmp	x1, #0x400, lsl #12
  403d78:	b.eq	403e20 <ferror@plt+0x2c90>  // b.none
  403d7c:	cmp	x1, #0x800, lsl #12
  403d80:	mov	w5, #0x7fe                 	// #2046
  403d84:	csel	w1, w4, wzr, eq  // eq = none
  403d88:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  403d8c:	cmp	w1, #0x0
  403d90:	csel	w3, w3, w5, ne  // ne = any
  403d94:	csel	x1, xzr, x2, ne  // ne = any
  403d98:	mov	w2, #0x14                  	// #20
  403d9c:	orr	w0, w0, w2
  403da0:	b	403bd8 <ferror@plt+0x2a48>
  403da4:	and	x3, x1, #0x80000000000000
  403da8:	cbnz	x1, 403e38 <ferror@plt+0x2ca8>
  403dac:	nop
  403db0:	mov	w0, #0x0                   	// #0
  403db4:	mov	x2, #0x1                   	// #1
  403db8:	cbnz	x3, 403c9c <ferror@plt+0x2b0c>
  403dbc:	mov	x2, #0x0                   	// #0
  403dc0:	lsr	x1, x1, #3
  403dc4:	and	w2, w2, #0x7ff
  403dc8:	b	403c10 <ferror@plt+0x2a80>
  403dcc:	and	x3, x1, #0xf
  403dd0:	cmp	x3, #0x4
  403dd4:	add	x3, x1, #0x4
  403dd8:	csel	x1, x3, x1, ne  // ne = any
  403ddc:	b	403bc4 <ferror@plt+0x2a34>
  403de0:	add	w1, w2, #0x3
  403de4:	sub	w2, w3, w2
  403de8:	lsl	x3, x5, x1
  403dec:	cmp	x3, #0x0
  403df0:	cset	x3, ne  // ne = any
  403df4:	lsr	x2, x5, x2
  403df8:	orr	x2, x2, x3
  403dfc:	lsl	x0, x0, x1
  403e00:	orr	x1, x0, x2
  403e04:	b	403d50 <ferror@plt+0x2bc0>
  403e08:	cbz	w4, 403cd4 <ferror@plt+0x2b44>
  403e0c:	mov	x1, #0xffffffffffffffff    	// #-1
  403e10:	mov	x2, #0x7fe                 	// #2046
  403e14:	mov	w7, #0x0                   	// #0
  403e18:	mov	w0, #0x14                  	// #20
  403e1c:	b	403bc4 <ferror@plt+0x2a34>
  403e20:	cmp	w4, #0x0
  403e24:	mov	w1, #0x7fe                 	// #2046
  403e28:	csel	w3, w2, w1, eq  // eq = none
  403e2c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  403e30:	csel	x1, xzr, x2, eq  // eq = none
  403e34:	b	403d98 <ferror@plt+0x2c08>
  403e38:	tbz	w6, #11, 403db0 <ferror@plt+0x2c20>
  403e3c:	mov	w0, #0x0                   	// #0
  403e40:	mov	x2, #0x0                   	// #0
  403e44:	orr	w0, w0, #0x8
  403e48:	b	403c8c <ferror@plt+0x2afc>
  403e4c:	nop
  403e50:	tbz	w0, #0, 403e60 <ferror@plt+0x2cd0>
  403e54:	movi	v1.2s, #0x0
  403e58:	fdiv	s0, s1, s1
  403e5c:	mrs	x1, fpsr
  403e60:	tbz	w0, #1, 403e74 <ferror@plt+0x2ce4>
  403e64:	fmov	s1, #1.000000000000000000e+00
  403e68:	movi	v2.2s, #0x0
  403e6c:	fdiv	s0, s1, s2
  403e70:	mrs	x1, fpsr
  403e74:	tbz	w0, #2, 403e94 <ferror@plt+0x2d04>
  403e78:	mov	w2, #0xc5ae                	// #50606
  403e7c:	mov	w1, #0x7f7fffff            	// #2139095039
  403e80:	movk	w2, #0x749d, lsl #16
  403e84:	fmov	s1, w1
  403e88:	fmov	s2, w2
  403e8c:	fadd	s0, s1, s2
  403e90:	mrs	x1, fpsr
  403e94:	tbz	w0, #3, 403ea4 <ferror@plt+0x2d14>
  403e98:	movi	v1.2s, #0x80, lsl #16
  403e9c:	fmul	s0, s1, s1
  403ea0:	mrs	x1, fpsr
  403ea4:	tbz	w0, #4, 403ebc <ferror@plt+0x2d2c>
  403ea8:	mov	w0, #0x7f7fffff            	// #2139095039
  403eac:	fmov	s2, #1.000000000000000000e+00
  403eb0:	fmov	s1, w0
  403eb4:	fsub	s0, s1, s2
  403eb8:	mrs	x0, fpsr
  403ebc:	ret
  403ec0:	stp	x29, x30, [sp, #-64]!
  403ec4:	mov	x29, sp
  403ec8:	stp	x19, x20, [sp, #16]
  403ecc:	adrp	x20, 414000 <ferror@plt+0x12e70>
  403ed0:	add	x20, x20, #0xdd0
  403ed4:	stp	x21, x22, [sp, #32]
  403ed8:	adrp	x21, 414000 <ferror@plt+0x12e70>
  403edc:	add	x21, x21, #0xdc8
  403ee0:	sub	x20, x20, x21
  403ee4:	mov	w22, w0
  403ee8:	stp	x23, x24, [sp, #48]
  403eec:	mov	x23, x1
  403ef0:	mov	x24, x2
  403ef4:	bl	400f28 <memmove@plt-0x38>
  403ef8:	cmp	xzr, x20, asr #3
  403efc:	b.eq	403f28 <ferror@plt+0x2d98>  // b.none
  403f00:	asr	x20, x20, #3
  403f04:	mov	x19, #0x0                   	// #0
  403f08:	ldr	x3, [x21, x19, lsl #3]
  403f0c:	mov	x2, x24
  403f10:	add	x19, x19, #0x1
  403f14:	mov	x1, x23
  403f18:	mov	w0, w22
  403f1c:	blr	x3
  403f20:	cmp	x20, x19
  403f24:	b.ne	403f08 <ferror@plt+0x2d78>  // b.any
  403f28:	ldp	x19, x20, [sp, #16]
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	ldp	x23, x24, [sp, #48]
  403f34:	ldp	x29, x30, [sp], #64
  403f38:	ret
  403f3c:	nop
  403f40:	ret
  403f44:	nop
  403f48:	adrp	x2, 415000 <ferror@plt+0x13e70>
  403f4c:	mov	x1, #0x0                   	// #0
  403f50:	ldr	x2, [x2, #296]
  403f54:	b	400ff0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403f58 <.fini>:
  403f58:	stp	x29, x30, [sp, #-16]!
  403f5c:	mov	x29, sp
  403f60:	ldp	x29, x30, [sp], #16
  403f64:	ret
