Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,231
design__instance__area,1998.17
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00005820855585625395
power__switching__total,0.000013546000445785467
power__leakage__total,2.562673850903252E-9
power__total,0.00007175711652962491
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.257423700753142
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2571002927769221
timing__hold__ws__corner:nom_tt_025C_1v80,0.3250715344470573
timing__setup__ws__corner:nom_tt_025C_1v80,38.737846027383206
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.325072
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,47.678429
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2617835189385735
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2614711021706082
timing__hold__ws__corner:nom_ss_100C_1v60,0.8668115914836566
timing__setup__ws__corner:nom_ss_100C_1v60,37.7812742895988
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.866812
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,45.002884
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2560072226671133
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2556757100625844
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1187369125518377
timing__setup__ws__corner:nom_ff_n40C_1v95,39.089507848111275
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118737
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,48.520432
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2553806127742931
clock__skew__worst_setup,0.2551534333814541
timing__hold__ws,0.11498743949145566
timing__setup__ws,37.77191644150418
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114987
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,44.981754
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 67.77 78.49
design__core__bbox,5.52 10.88 62.1 65.28
design__io,15
design__die__area,5319.27
design__core__area,3077.95
design__instance__count__stdcell,231
design__instance__area__stdcell,1998.17
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.649187
design__instance__utilization__stdcell,0.649187
design__instance__count__class:inverter,39
design__instance__count__class:sequential_cell,31
design__instance__count__class:multi_input_combinational_cell,71
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,208
design__instance__count__class:tap_cell,44
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2511.99
design__violations,0
design__instance__count__class:timing_repair_buffer,38
design__instance__count__class:clock_buffer,6
design__instance__count__class:clock_inverter,2
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,20
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,195
route__net__special,2
route__drc_errors__iter:1,63
route__wirelength__iter:1,2763
route__drc_errors__iter:2,11
route__wirelength__iter:2,2742
route__drc_errors__iter:3,23
route__wirelength__iter:3,2713
route__drc_errors__iter:4,3
route__wirelength__iter:4,2714
route__drc_errors__iter:5,0
route__wirelength__iter:5,2715
route__drc_errors,0
route__wirelength,2715
route__vias,1101
route__vias__singlecut,1101
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,126.86
timing__unannotated_net__count__corner:nom_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25668995433541547
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25646854810246783
timing__hold__ws__corner:min_tt_025C_1v80,0.3189012477685904
timing__setup__ws__corner:min_tt_025C_1v80,38.7426990344057
timing__hold__tns__corner:min_tt_025C_1v80,0
timing__setup__tns__corner:min_tt_025C_1v80,0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.318901
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,47.692024
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26039401927280614
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2601802458233686
timing__hold__ws__corner:min_ss_100C_1v60,0.856309880574416
timing__setup__ws__corner:min_ss_100C_1v60,37.78839748072625
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.85631
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,45.024776
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2553806127742931
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2551534333814541
timing__hold__ws__corner:min_ff_n40C_1v95,0.11498743949145566
timing__setup__ws__corner:min_ff_n40C_1v95,39.093142274307475
timing__hold__tns__corner:min_ff_n40C_1v95,0
timing__setup__tns__corner:min_ff_n40C_1v95,0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114987
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,48.528969
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25800198818744874
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2573744068494545
timing__hold__ws__corner:max_tt_025C_1v80,0.33093217991519897
timing__setup__ws__corner:max_tt_025C_1v80,38.73130903402934
timing__hold__tns__corner:max_tt_025C_1v80,0
timing__setup__tns__corner:max_tt_025C_1v80,0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.330932
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,47.665855
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,3
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2626045288885035
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.26199723687685816
timing__hold__ws__corner:max_ss_100C_1v60,0.876599817545943
timing__setup__ws__corner:max_ss_100C_1v60,37.77191644150418
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.8766
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,44.981754
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,3
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25654076811226223
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2558985595855049
timing__hold__ws__corner:max_ff_n40C_1v95,0.12234427706104861
timing__setup__ws__corner:max_ff_n40C_1v95,39.084327991421084
timing__hold__tns__corner:max_ff_n40C_1v95,0
timing__setup__tns__corner:max_ff_n40C_1v95,0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122344
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,48.51223
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,3
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,3
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000486327
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000591183
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000113737
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000591183
design_powergrid__voltage__worst,0.0000591183
design_powergrid__voltage__worst__net:VPWR,1.79995
design_powergrid__drop__worst,0.0000591183
design_powergrid__drop__worst__net:VPWR,0.0000486327
design_powergrid__voltage__worst__net:VGND,0.0000591183
design_powergrid__drop__worst__net:VGND,0.0000591183
ir__voltage__worst,1.8
ir__drop__avg,0.0000135
ir__drop__worst,0.0000486
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
