module T_flipflop_tb;
  reg T, CLK, RST;
  wire Q;

  T_FF mo (Q, T, CLK, RST);

  initial begin
    CLK = 0; T = 0; RST = 0;
    #20 RST = ~RST;
    #200 $finish;
  end

  always #10 CLK = ~CLK;
  always #20 T = ~T;
  
endmodule
