module top_module(
	input a, 
	input b,
	output out
);

	// Logic for AND gate
	assign out = a & b;

endmodule
