
---------- Begin Simulation Statistics ----------
final_tick                                 4198981000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 118688                       # Simulator instruction rate (inst/s)
host_mem_usage                                 839896                       # Number of bytes of host memory used
host_op_rate                                   118700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   170.13                       # Real time elapsed on the host
host_tick_rate                               24680510                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20192793                       # Number of instructions simulated
sim_ops                                      20194858                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004199                       # Number of seconds simulated
sim_ticks                                  4198981000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.719543                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1445440                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1647797                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 94                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2260198                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 42                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             238                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              196                       # Number of indirect misses.
system.cpu.branchPred.lookups                 3362063                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  500723                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  69011424                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 11989384                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               669                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3358697                       # Number of branches committed
system.cpu.commit.bw_lim_events                260528                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              46                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           10681                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             20192793                       # Number of instructions committed
system.cpu.commit.committedOps               20194858                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8354548                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.417229                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.915829                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       491045      5.88%      5.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      3311666     39.64%     45.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1393944     16.68%     62.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1009795     12.09%     74.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1176443     14.08%     88.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       144005      1.72%     90.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       413956      4.95%     95.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       153166      1.83%     96.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       260528      3.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8354548                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               500260                       # Number of function calls committed.
system.cpu.commit.int_insts                  18236846                       # Number of committed integer instructions.
system.cpu.commit.loads                       2802484                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16690152     82.65%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              60      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            1      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2802484     13.88%     96.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         702161      3.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20194858                       # Class of committed instruction
system.cpu.commit.refs                        3504645                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    20192793                       # Number of Instructions Simulated
system.cpu.committedOps                      20194858                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.415889                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.415889                       # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        10500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        10500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.ReadReq_accesses::.cpu.data      1994859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1994859                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13806.886620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13806.886620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12471.093378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12471.093378                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1975764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1975764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    263642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    263642500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009572                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        19095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19095                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    235990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    235990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009486                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18923                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       702061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 48846.360180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48846.360180                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82217.797518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82217.797518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       595653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         595653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5197643494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5197643494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.151565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.151565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       106408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       106408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        93839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        93839                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1033395497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1033395497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017903                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12569                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.176471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          513                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      2696920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2696920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43515.182856                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43515.182856                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40308.205163                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40308.205163                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      2571417                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2571417                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   5461285994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5461285994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.046536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.046536                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       125503                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125503                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        94011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        94011                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1269385997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1269385997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        31492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31492                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      2696920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2696920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43515.182856                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43515.182856                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40308.205163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40308.205163                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      2571417                       # number of overall hits
system.cpu.dcache.overall_hits::total         2571417                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   5461285994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5461285994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.046536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046536                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       125503                       # number of overall misses
system.cpu.dcache.overall_misses::total        125503                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        94011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        94011                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1269385997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1269385997                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31492                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31492                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  30468                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             82.654134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          5425404                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.146679                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988424                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             31492                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           5425404                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1012.146679                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2602944                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            105000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        30389                       # number of writebacks
system.cpu.dcache.writebacks::total             30389                       # number of writebacks
system.cpu.decode.BlockedCycles               4020234                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   261                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1445481                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               20210060                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1532461                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1384343                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    725                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   960                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1418573                       # Number of cycles decode is unblocking
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     3362063                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3005154                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5338998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   586                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       20211931                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           303                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1960                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.400343                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3015906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1946205                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.406766                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8356336                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.419237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.958056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4223884     50.55%     50.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   420276      5.03%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   398810      4.77%     60.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   612473      7.33%     67.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   340384      4.07%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   428183      5.12%     76.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   842407     10.08%     86.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   115604      1.38%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   974315     11.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8356336                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.ReadReq_accesses::.cpu.inst      3005152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3005152                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69146.940160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69146.940160                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71951.921329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71951.921329                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      3004400                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3004400                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     51998499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     51998499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000250                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          752                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           752                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          180                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41156499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41156499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          572                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.300000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          563                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      3005152                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3005152                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69146.940160                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69146.940160                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71951.921329                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71951.921329                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      3004400                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3004400                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     51998499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     51998499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000250                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          752                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            752                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          180                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41156499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41156499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000190                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      3005152                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3005152                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69146.940160                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69146.940160                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71951.921329                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71951.921329                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      3004400                       # number of overall hits
system.cpu.icache.overall_hits::total         3004400                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     51998499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     51998499                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000250                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          752                       # number of overall misses
system.cpu.icache.overall_misses::total           752                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          180                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          180                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41156499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41156499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000190                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          572                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    168                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           5253.447552                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          6010876                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.667183                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.493491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.493491                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               572                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           6010876                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           252.667183                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3004972                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          168                       # number of writebacks
system.cpu.icache.writebacks::total               168                       # number of writebacks
system.cpu.idleCycles                           41627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  715                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3359590                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.405386                       # Inst execution rate
system.cpu.iew.exec_refs                      3506872                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     702650                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  306446                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2804948                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 39                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               135                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               703239                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20205571                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2804222                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               691                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20200343                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     42                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    54                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    725                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  6345                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            14                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           809096                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2464                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1078                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          489                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            226                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  38648644                       # num instructions consuming a value
system.cpu.iew.wb_count                      20199520                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.412275                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15933878                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.405288                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20199740                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 25143521                       # number of integer regfile reads
system.cpu.int_regfile_writes                14179846                       # number of integer regfile writes
system.cpu.ipc                               2.404487                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.404487                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16693737     82.64%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   66      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              1      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2804476     13.88%     96.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              702745      3.48%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20201034                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       10288                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000509                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   10020     97.40%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    103      1.00%     98.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   165      1.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               20211313                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           48768710                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20199520                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          20216343                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20205514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20201034                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  57                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           10712                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                18                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        27762                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8356336                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.417451                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.684786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              686204      8.21%      8.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2295708     27.47%     35.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2051729     24.55%     60.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1155490     13.83%     74.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1216910     14.56%     88.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              487487      5.83%     94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              228567      2.74%     97.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              215007      2.57%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               19234      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8356336                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.405468                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            800344                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              111                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2804948                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              703239                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3506427                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     69                       # number of misc regfile writes
system.cpu.numCycles                          8397963                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      4198981000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  439392                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              26164220                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3253421                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2021830                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              93492830                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20208274                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            26179863                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2310817                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 103123                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    725                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3580441                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15642                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         26657662                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3131                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 44                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6861011                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             43                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups               16                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     28299403                       # The number of ROB reads
system.cpu.rob.rob_writes                    40412880                       # The number of ROB writes
system.cpu.timesIdled                             382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            572                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76635.135135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76635.135135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66761.121857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66761.121857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 54                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39697000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34515500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34515500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.903846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.903846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          517                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         12569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12569                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80806.938580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80806.938580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70806.938580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70806.938580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1014369500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1014369500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.998727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           12553                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12553                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    888839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    888839500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        12553                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12553                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        18923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79855.468750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79855.468750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70408.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70408.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         18795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18795                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     10221500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10221500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006764                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8449000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8449000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006341                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          120                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          163                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              163                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        30389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        30389                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        30389                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            30389                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31492                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32064                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76635.135135                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80797.334595                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80633.987423                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66761.121857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70803.164207                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70644.730857                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                18811                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18865                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     39697000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1024591000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1064288000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.905594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.402674                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.411645                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              12681                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13199                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     34515500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    897288500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    931804000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.903846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.402420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.411365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         12673                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13190                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31492                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32064                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 76635.135135                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80797.334595                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80633.987423                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66761.121857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70803.164207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70644.730857                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  54                       # number of overall hits
system.l2.overall_hits::.cpu.data               18811                       # number of overall hits
system.l2.overall_hits::total                   18865                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     39697000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1024591000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1064288000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.905594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.402674                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.411645                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               518                       # number of overall misses
system.l2.overall_misses::.cpu.data             12681                       # number of overall misses
system.l2.overall_misses::total                 13199                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     34515500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    897288500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    931804000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.903846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.402420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.411365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        12673                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13190                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12872                       # Occupied blocks per task id
system.l2.tags.avg_refs                      4.750417                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   514526                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst       248.591360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11016.271809                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.007586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.336190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.343776                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13190                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.402527                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     13190                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    514526                       # Number of tag accesses
system.l2.tags.tagsinuse                 11264.863168                       # Cycle average of tags in use
system.l2.tags.total_refs                       62658                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     318335.78                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                29563.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     12673.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     10813.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       201.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      7880007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7880007                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           7880007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         193159245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201039252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7880007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        193159245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            201039252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         2896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    291.116022                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.693231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.115286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2064     71.27%     71.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55      1.90%     73.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      1.55%     74.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           36      1.24%     75.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           32      1.10%     77.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      0.97%     78.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.14%     79.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           88      3.04%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          515     17.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2896                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 844160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  844160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          33088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         811072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             844160                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          517                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        12673                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25609.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29725.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        33088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       811072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7880007.077907711267                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 193159245.064457297325                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13240250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    376706000                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               27437                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             517                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           12673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13190                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000000632500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                   11492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     13190                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13190                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       13190                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.01                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    10290                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   65950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    4198849000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               389946250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    142633750                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            323141550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 10295880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            490.009964                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   3475779500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     140140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     583061500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           1340289600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  5464800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                47059740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         331290960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2057542530                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            328170660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 10410120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            490.254345                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   3465018500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     140140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     593822500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           1336054560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  5525520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                47116860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         331290960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2058568680                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       844160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  844160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            16493500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           70201750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13190                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13190    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13190                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                637                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12553                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12553                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 94764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        47360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3960384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4007744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   4198981000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           61907000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            858499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          47241992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32064                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001591                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039851                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  32013     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     51      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32064                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30654                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62700                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             19495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        30389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          168                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12569                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12569                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           572                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18923                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
