$date
        2019-Feb-04 14:01:34
$end
$version
        Vivado v2018.2.1 (64-bit)
$end
$timescale
        1ps
$end
$scope module dut $end
$var reg 24 " system_i/system_ila_0/U0/net_slot_0_axis_tdata [23:0] $end
$var reg 1 : system_i/system_ila_0/U0/net_slot_0_axis_tuser $end
$var reg 1 ; system_i/system_ila_0/U0/net_slot_0_axis_tvalid $end
$var reg 1 < system_i/system_ila_0/U0/net_slot_0_axis_tready $end
$var reg 1 = system_i/system_ila_0/U0/net_slot_0_axis_tlast $end
$var reg 1 > system_i/system_ila_0/U0/net_slot_0_apc_pc_asserted $end
$var reg 24 ? system_i/system_ila_0/U0/net_slot_1_axis_tdata [23:0] $end
$var reg 3 W system_i/system_ila_0/U0/net_slot_1_axis_tkeep [2:0] $end
$var reg 1 Z system_i/system_ila_0/U0/net_slot_1_axis_tuser $end
$var reg 1 [ system_i/system_ila_0/U0/net_slot_1_axis_tvalid $end
$var reg 1 \ system_i/system_ila_0/U0/net_slot_1_axis_tready $end
$var reg 1 ] system_i/system_ila_0/U0/net_slot_1_axis_tlast $end
$var reg 1 ^ system_i/system_ila_0/U0/net_slot_1_apc_pc_asserted $end
$var reg 24 _ system_i/system_ila_0/U0/net_slot_2_axis_tdata [23:0] $end
$var reg 1 w system_i/system_ila_0/U0/net_slot_2_axis_tuser $end
$var reg 1 x system_i/system_ila_0/U0/net_slot_2_axis_tvalid $end
$var reg 1 y system_i/system_ila_0/U0/net_slot_2_axis_tready $end
$var reg 1 z system_i/system_ila_0/U0/net_slot_2_axis_tlast $end
$var reg 1 { system_i/system_ila_0/U0/net_slot_2_apc_pc_asserted $end
$var reg 24 | system_i/system_ila_0/U0/net_slot_3_axis_tdata [23:0] $end
$var reg 1 6" system_i/system_ila_0/U0/net_slot_3_axis_tdest $end
$var reg 1 7" system_i/system_ila_0/U0/net_slot_3_axis_tid $end
$var reg 3 8" system_i/system_ila_0/U0/net_slot_3_axis_tkeep [2:0] $end
$var reg 3 ;" system_i/system_ila_0/U0/net_slot_3_axis_tstrb [2:0] $end
$var reg 1 >" system_i/system_ila_0/U0/net_slot_3_axis_tuser $end
$var reg 1 ?" system_i/system_ila_0/U0/net_slot_3_axis_tvalid $end
$var reg 1 @" system_i/system_ila_0/U0/net_slot_3_axis_tready $end
$var reg 1 A" system_i/system_ila_0/U0/net_slot_3_axis_tlast $end
$var reg 1 B" system_i/system_ila_0/U0/net_slot_3_apc_pc_asserted $end
$var reg 24 C" system_i/system_ila_0/U0/net_slot_4_axis_tdata [23:0] $end
$var reg 3 [" system_i/system_ila_0/U0/net_slot_4_axis_tkeep [2:0] $end
$var reg 1 ^" system_i/system_ila_0/U0/net_slot_4_axis_tuser $end
$var reg 1 _" system_i/system_ila_0/U0/net_slot_4_axis_tvalid $end
$var reg 1 `" system_i/system_ila_0/U0/net_slot_4_axis_tready $end
$var reg 1 a" system_i/system_ila_0/U0/net_slot_4_axis_tlast $end
$var reg 1 b" system_i/system_ila_0/U0/net_slot_4_apc_pc_asserted $end
$var reg 3 c" Interface__i1_s0___v_vid_in_axi4s_0_video_out_ [2:0] $end
$var reg 3 f" Interface__i1_s1___axis_subset_converter_out_M_AXIS_ [2:0] $end
$var reg 3 i" Interface__i1_s2___axis_subset_converter_in_M_AXIS_ [2:0] $end
$var reg 3 l" Interface__i1_s3___subsamble_0_stream_process_ [2:0] $end
$var reg 3 o" Interface__i1_s4___axi_vdma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 3 r" T_Channel__i1_s0___v_vid_in_axi4s_0_video_out_ [2:0] $end
$var reg 3 u" T_Channel__i1_s1___axis_subset_converter_out_M_AXIS_ [2:0] $end
$var reg 3 x" T_Channel__i1_s2___axis_subset_converter_in_M_AXIS_ [2:0] $end
$var reg 3 {" T_Channel__i1_s3___subsamble_0_stream_process_ [2:0] $end
$var reg 3 ~" T_Channel__i1_s4___axi_vdma_0_M_AXIS_MM2S_ [2:0] $end
$var reg 1 ## _TRIGGER $end
$var reg 1 $# _WINDOW $end
$var reg 1 %# _GAP $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
0:
0;
1<
0=
0>
b111111111111111111111111 ?
b111 W
0Z
1[
1\
0]
0^
b0 _
0w
0x
1y
0z
0{
b111111111111111111111111 |
06"
07"
b111 8"
b0 ;"
0>"
0?"
1@"
0A"
0B"
b111111111111111111111111 C"
b111 ["
0^"
1_"
1`"
0a"
0b"
b11 c"
b0 f"
b11 i"
b11 l"
b0 o"
b11 r"
b0 u"
b11 x"
b11 {"
b0 ~"
0##
1$#
0%#
$end
#1
b1 f"
b1 o"
b1 u"
b1 ~"
#117
1]
1a"
b10 u"
b10 ~"
#118
0]
0a"
b1 u"
b1 ~"
#512
1##
#855
0\
0`"
b0 f"
b0 o"
b0 u"
b0 ~"
