// Seed: 2356826777
module module_0;
  always @(*) begin : LABEL_0
    if (-1)
      #1 begin : LABEL_1
        if (-1) begin : LABEL_2
          disable id_1;
        end
        disable id_2;
        assert (id_2 || id_2) $clog2(33);
        ;
      end
  end
  wire id_3;
endmodule
module module_0 (
    input supply0 id_0,
    output supply0 id_1,
    input type_16 id_2,
    input supply1 id_3,
    input tri id_4,
    input wire id_5,
    output wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    input uwire id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    output supply1 id_13,
    output wor id_14
);
  assign id_1 = 1;
  supply0 module_1 = -1;
  assign id_10 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
