#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x102a5bd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x102a47220 .scope module, "tt_um_sleepy_module" "tt_um_sleepy_module" 3 29;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0x102a79220 .functor OR 1, L_0x102a790a0, L_0x102a79140, C4<0>, C4<0>;
o0x13001a380 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102a79430 .functor AND 1, o0x13001a380, L_0x102a79350, C4<1>, C4<1>;
L_0x102a7a590 .functor BUFZ 1, v0x102a72120_0, C4<0>, C4<0>, C4<0>;
L_0x102a7a600 .functor BUFZ 1, v0x102a72000_0, C4<0>, C4<0>, C4<0>;
o0x13001a350 .functor BUFZ 1, C4<z>; HiZ drive
L_0x102a7ad50 .functor AND 1, L_0x102a7acb0, o0x13001a350, C4<1>, C4<1>;
L_0x102a7af70 .functor AND 1, L_0x102a7ae50, o0x13001a350, C4<1>, C4<1>;
L_0x102a7baa0 .functor AND 1, L_0x102a7b9a0, o0x13001a350, C4<1>, C4<1>;
L_0x102a7eba0 .functor BUFZ 1, v0x102a6f450_0, C4<0>, C4<0>, C4<0>;
L_0x102a7ec10 .functor BUFZ 1, L_0x102a79220, C4<0>, C4<0>, C4<0>;
L_0x102a7ed00 .functor BUFZ 1, L_0x102a7af70, C4<0>, C4<0>, C4<0>;
v0x102a759a0_0 .net *"_ivl_100", 0 0, L_0x102a7dd00;  1 drivers
L_0x130050880 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a75a50_0 .net/2u *"_ivl_102", 7 0, L_0x130050880;  1 drivers
v0x102a75af0_0 .net *"_ivl_104", 7 0, L_0x102a7e1d0;  1 drivers
v0x102a75b90_0 .net *"_ivl_106", 5 0, L_0x102a7df00;  1 drivers
L_0x1300508c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x102a75c40_0 .net *"_ivl_108", 1 0, L_0x1300508c8;  1 drivers
v0x102a75d30_0 .net *"_ivl_110", 7 0, L_0x102a7e0d0;  1 drivers
L_0x130050910 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a75de0_0 .net/2u *"_ivl_112", 7 0, L_0x130050910;  1 drivers
v0x102a75e90_0 .net *"_ivl_114", 7 0, L_0x102a7bf10;  1 drivers
v0x102a75f40_0 .net *"_ivl_116", 7 0, L_0x102a7e760;  1 drivers
v0x102a76050_0 .net *"_ivl_118", 7 0, L_0x102a7e840;  1 drivers
v0x102a76100_0 .net *"_ivl_125", 0 0, L_0x102a7eba0;  1 drivers
v0x102a761b0_0 .net *"_ivl_129", 0 0, L_0x102a7ec10;  1 drivers
v0x102a76260_0 .net *"_ivl_133", 0 0, L_0x102a7ed00;  1 drivers
v0x102a76310_0 .net *"_ivl_137", 0 0, L_0x102a7edf0;  1 drivers
L_0x130050958 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x102a763c0_0 .net/2u *"_ivl_141", 3 0, L_0x130050958;  1 drivers
v0x102a76470_0 .net *"_ivl_19", 0 0, L_0x102a7a590;  1 drivers
v0x102a76520_0 .net *"_ivl_23", 0 0, L_0x102a7a600;  1 drivers
L_0x130050208 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x102a766b0_0 .net/2u *"_ivl_27", 6 0, L_0x130050208;  1 drivers
v0x102a76740_0 .net *"_ivl_3", 0 0, L_0x102a790a0;  1 drivers
L_0x130050250 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x102a767f0_0 .net/2u *"_ivl_32", 6 0, L_0x130050250;  1 drivers
v0x102a768a0_0 .net *"_ivl_35", 0 0, L_0x102a7acb0;  1 drivers
v0x102a76950_0 .net *"_ivl_39", 0 0, L_0x102a7ae50;  1 drivers
v0x102a76a00_0 .net *"_ivl_43", 0 0, L_0x102a7b9a0;  1 drivers
v0x102a76ab0_0 .net *"_ivl_5", 0 0, L_0x102a79140;  1 drivers
v0x102a76b60_0 .net *"_ivl_53", 1 0, L_0x102a7d050;  1 drivers
L_0x130050640 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x102a76c10_0 .net/2u *"_ivl_54", 1 0, L_0x130050640;  1 drivers
v0x102a76cc0_0 .net *"_ivl_56", 0 0, L_0x102a7d0f0;  1 drivers
v0x102a76d60_0 .net *"_ivl_59", 1 0, L_0x102a7d1d0;  1 drivers
L_0x130050688 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x102a76e10_0 .net/2u *"_ivl_60", 1 0, L_0x130050688;  1 drivers
v0x102a76ec0_0 .net *"_ivl_62", 0 0, L_0x102a7d300;  1 drivers
v0x102a76f60_0 .net *"_ivl_64", 7 0, L_0x102a7d4e0;  1 drivers
v0x102a77010_0 .net *"_ivl_66", 6 0, L_0x102a7d3a0;  1 drivers
L_0x1300506d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a770c0_0 .net *"_ivl_68", 0 0, L_0x1300506d0;  1 drivers
v0x102a765d0_0 .net *"_ivl_70", 7 0, L_0x102a7d440;  1 drivers
v0x102a77350_0 .net *"_ivl_72", 5 0, L_0x102a7d580;  1 drivers
L_0x130050718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x102a773e0_0 .net *"_ivl_74", 1 0, L_0x130050718;  1 drivers
v0x102a77480_0 .net *"_ivl_76", 7 0, L_0x102a7d790;  1 drivers
v0x102a77530_0 .net *"_ivl_79", 1 0, L_0x102a7d990;  1 drivers
L_0x130050760 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x102a775e0_0 .net/2u *"_ivl_80", 1 0, L_0x130050760;  1 drivers
v0x102a77690_0 .net *"_ivl_82", 0 0, L_0x102a7da30;  1 drivers
v0x102a77730_0 .net *"_ivl_84", 7 0, L_0x102a7d8d0;  1 drivers
v0x102a777e0_0 .net *"_ivl_86", 6 0, L_0x102a7dbe0;  1 drivers
L_0x1300507a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a77890_0 .net *"_ivl_88", 0 0, L_0x1300507a8;  1 drivers
v0x102a77940_0 .net *"_ivl_9", 0 0, L_0x102a79350;  1 drivers
v0x102a779f0_0 .net *"_ivl_91", 1 0, L_0x102a7dde0;  1 drivers
L_0x1300507f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x102a77aa0_0 .net/2u *"_ivl_92", 1 0, L_0x1300507f0;  1 drivers
v0x102a77b50_0 .net *"_ivl_94", 0 0, L_0x102a7db10;  1 drivers
v0x102a77bf0_0 .net *"_ivl_97", 5 0, L_0x102a7dff0;  1 drivers
L_0x130050838 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x102a77ca0_0 .net/2u *"_ivl_98", 5 0, L_0x130050838;  1 drivers
o0x130018010 .functor BUFZ 1, C4<z>; HiZ drive
v0x102a77d50_0 .net "clk", 0 0, o0x130018010;  0 drivers
v0x102a77de0_0 .net "dac_out", 0 0, v0x102a6f450_0;  1 drivers
v0x102a77e90_0 .net "ena", 0 0, o0x13001a350;  0 drivers
v0x102a77f20_0 .net "frequency", 23 0, L_0x102a78f20;  1 drivers
v0x102a77fb0_0 .net "gate", 0 0, L_0x102a79220;  1 drivers
v0x102a78040_0 .net "mixed_wave", 7 0, L_0x102a7cb50;  1 drivers
v0x102a780d0_0 .net "osc_running", 0 0, L_0x102a7af70;  1 drivers
v0x102a78180_0 .net "phase", 23 0, v0x102a748d0_0;  1 drivers
v0x102a78250_0 .net "reg_control", 7 0, v0x102a71410_0;  1 drivers
v0x102a782e0_0 .net "reg_duty", 7 0, v0x102a714b0_0;  1 drivers
v0x102a783b0_0 .net "reg_freq_high", 7 0, v0x102a71560_0;  1 drivers
v0x102a78440_0 .net "reg_freq_low", 7 0, v0x102a71610_0;  1 drivers
v0x102a784f0_0 .net "reg_freq_mid", 7 0, v0x102a716c0_0;  1 drivers
v0x102a785a0_0 .net "reg_status", 7 0, L_0x102a7a260;  1 drivers
v0x102a78650_0 .net "reg_volume", 7 0, v0x102a71820_0;  1 drivers
v0x102a78700_0 .net "rst_n", 0 0, o0x13001a380;  0 drivers
v0x102a77150_0 .net "sawtooth_out", 7 0, L_0x102a7b040;  1 drivers
v0x102a77220_0 .net "sda_oe_i2c", 0 0, v0x102a72000_0;  1 drivers
v0x102a772b0_0 .net "sda_out_i2c", 0 0, v0x102a72120_0;  1 drivers
v0x102a787b0_0 .net "square_out", 7 0, L_0x102a7ab30;  1 drivers
v0x102a78880_0 .net "system_rst_n", 0 0, L_0x102a79430;  1 drivers
v0x102a78910_0 .net "triangle_out", 7 0, L_0x102a7b840;  1 drivers
o0x13001a3b0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x102a789e0_0 .net "ui_in", 7 0, o0x13001a3b0;  0 drivers
o0x13001a3e0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x102a78a70_0 .net "uio_in", 7 0, o0x13001a3e0;  0 drivers
v0x102a78b10_0 .net "uio_oe", 7 0, L_0x102a7a690;  1 drivers
v0x102a78bc0_0 .net "uio_out", 7 0, L_0x102a7a7f0;  1 drivers
v0x102a78c70_0 .net "uo_out", 7 0, L_0x102a7e8e0;  1 drivers
v0x102a78d20_0 .var "volume_scaled", 7 0;
v0x102a78dc0_0 .net "volume_shifted", 7 0, L_0x102a7ea10;  1 drivers
L_0x102a78f20 .concat [ 8 8 8 0], v0x102a71610_0, v0x102a716c0_0, v0x102a71560_0;
L_0x102a790a0 .part o0x13001a3b0, 0, 1;
L_0x102a79140 .part v0x102a71410_0, 1, 1;
L_0x102a79350 .part o0x13001a3b0, 1, 1;
L_0x102a7a410 .part o0x13001a3e0, 1, 1;
L_0x102a7a4b0 .part o0x13001a3e0, 0, 1;
L_0x102a7a690 .concat8 [ 1 7 0 0], L_0x102a7a600, L_0x130050208;
L_0x102a7a7f0 .concat8 [ 1 7 0 0], L_0x102a7a590, L_0x130050250;
L_0x102a7acb0 .part v0x102a71410_0, 0, 1;
L_0x102a7ae50 .part v0x102a71410_0, 0, 1;
L_0x102a7b9a0 .part v0x102a71410_0, 0, 1;
L_0x102a7cc40 .part v0x102a71410_0, 2, 1;
L_0x102a7cd20 .part v0x102a71410_0, 3, 1;
L_0x102a7ce70 .part v0x102a71410_0, 4, 1;
L_0x102a7d050 .part v0x102a71820_0, 6, 2;
L_0x102a7d0f0 .cmp/eq 2, L_0x102a7d050, L_0x130050640;
L_0x102a7d1d0 .part v0x102a71820_0, 6, 2;
L_0x102a7d300 .cmp/eq 2, L_0x102a7d1d0, L_0x130050688;
L_0x102a7d3a0 .part L_0x102a7cb50, 1, 7;
L_0x102a7d4e0 .concat [ 7 1 0 0], L_0x102a7d3a0, L_0x1300506d0;
L_0x102a7d580 .part L_0x102a7cb50, 2, 6;
L_0x102a7d440 .concat [ 6 2 0 0], L_0x102a7d580, L_0x130050718;
L_0x102a7d790 .arith/sum 8, L_0x102a7d4e0, L_0x102a7d440;
L_0x102a7d990 .part v0x102a71820_0, 6, 2;
L_0x102a7da30 .cmp/eq 2, L_0x102a7d990, L_0x130050760;
L_0x102a7dbe0 .part L_0x102a7cb50, 1, 7;
L_0x102a7d8d0 .concat [ 7 1 0 0], L_0x102a7dbe0, L_0x1300507a8;
L_0x102a7dde0 .part v0x102a71820_0, 6, 2;
L_0x102a7db10 .cmp/eq 2, L_0x102a7dde0, L_0x1300507f0;
L_0x102a7dff0 .part v0x102a71820_0, 0, 6;
L_0x102a7dd00 .cmp/eq 6, L_0x102a7dff0, L_0x130050838;
L_0x102a7df00 .part L_0x102a7cb50, 2, 6;
L_0x102a7e1d0 .concat [ 6 2 0 0], L_0x102a7df00, L_0x1300508c8;
L_0x102a7e0d0 .functor MUXZ 8, L_0x102a7e1d0, L_0x130050880, L_0x102a7dd00, C4<>;
L_0x102a7bf10 .functor MUXZ 8, L_0x130050910, L_0x102a7e0d0, L_0x102a7db10, C4<>;
L_0x102a7e760 .functor MUXZ 8, L_0x102a7bf10, L_0x102a7d8d0, L_0x102a7da30, C4<>;
L_0x102a7e840 .functor MUXZ 8, L_0x102a7e760, L_0x102a7d790, L_0x102a7d300, C4<>;
L_0x102a7ea10 .functor MUXZ 8, L_0x102a7e840, L_0x102a7cb50, L_0x102a7d0f0, C4<>;
L_0x102a7edf0 .part v0x102a748d0_0, 23, 1;
LS_0x102a7e8e0_0_0 .concat8 [ 1 1 1 1], L_0x102a7eba0, L_0x102a7ec10, L_0x102a7ed00, L_0x102a7edf0;
LS_0x102a7e8e0_0_4 .concat8 [ 4 0 0 0], L_0x130050958;
L_0x102a7e8e0 .concat8 [ 4 4 0 0], LS_0x102a7e8e0_0_0, LS_0x102a7e8e0_0_4;
S_0x102a45d80 .scope module, "dac" "delta_sigma_dac" 3 175, 4 26 0, S_0x102a47220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "dac_out";
v0x102a53130_0 .net "clk", 0 0, o0x130018010;  alias, 0 drivers
v0x102a6f3b0_0 .net "dac_out", 0 0, v0x102a6f450_0;  alias, 1 drivers
v0x102a6f450_0 .var "dac_out_reg", 0 0;
v0x102a6f500_0 .net "data_in", 7 0, v0x102a78d20_0;  1 drivers
v0x102a6f5b0_0 .var/s "error_acc", 9 0;
v0x102a6f6a0_0 .net "rst_n", 0 0, L_0x102a79430;  alias, 1 drivers
E_0x102a5c1d0/0 .event negedge, v0x102a6f6a0_0;
E_0x102a5c1d0/1 .event posedge, v0x102a53130_0;
E_0x102a5c1d0 .event/or E_0x102a5c1d0/0, E_0x102a5c1d0/1;
S_0x102a6f780 .scope module, "i2c" "i2c_slave" 3 69, 5 26 0, S_0x102a47220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "scl_in";
    .port_info 3 /INPUT 1 "sda_in";
    .port_info 4 /OUTPUT 1 "sda_out";
    .port_info 5 /OUTPUT 1 "sda_oe";
    .port_info 6 /OUTPUT 8 "reg_control";
    .port_info 7 /OUTPUT 8 "reg_freq_low";
    .port_info 8 /OUTPUT 8 "reg_freq_mid";
    .port_info 9 /OUTPUT 8 "reg_freq_high";
    .port_info 10 /OUTPUT 8 "reg_duty";
    .port_info 11 /OUTPUT 8 "reg_volume";
    .port_info 12 /OUTPUT 8 "reg_status";
    .port_info 13 /INPUT 1 "status_gate_active";
    .port_info 14 /INPUT 1 "status_osc_running";
P_0x102a6f950 .param/l "I2C_ADDR" 0 5 27, C4<1010000>;
P_0x102a6f990 .param/l "STATE_ADDR" 1 5 80, C4<0001>;
P_0x102a6f9d0 .param/l "STATE_ADDR_ACK" 1 5 81, C4<0010>;
P_0x102a6fa10 .param/l "STATE_IDLE" 1 5 79, C4<0000>;
P_0x102a6fa50 .param/l "STATE_READ_ACK" 1 5 87, C4<1000>;
P_0x102a6fa90 .param/l "STATE_READ_DATA" 1 5 86, C4<0111>;
P_0x102a6fad0 .param/l "STATE_REG_ACK" 1 5 83, C4<0100>;
P_0x102a6fb10 .param/l "STATE_REG_ADDR" 1 5 82, C4<0011>;
P_0x102a6fb50 .param/l "STATE_WRITE_ACK" 1 5 85, C4<0110>;
P_0x102a6fb90 .param/l "STATE_WRITE_DATA" 1 5 84, C4<0101>;
L_0x1300500a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x102a79b50 .functor XNOR 1, L_0x102a79a00, L_0x1300500a0, C4<0>, C4<0>;
L_0x102a79d60 .functor AND 1, L_0x102a79b50, L_0x102a79c40, C4<1>, C4<1>;
L_0x130050130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x102a79f70 .functor XNOR 1, L_0x102a79e50, L_0x130050130, C4<0>, C4<0>;
L_0x102a7a170 .functor AND 1, L_0x102a79f70, L_0x102a7a090, C4<1>, C4<1>;
v0x102a70720_0 .net *"_ivl_17", 0 0, L_0x102a79a00;  1 drivers
v0x102a707e0_0 .net/2u *"_ivl_18", 0 0, L_0x1300500a0;  1 drivers
v0x102a70890_0 .net *"_ivl_20", 0 0, L_0x102a79b50;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x102a70940_0 .net/2u *"_ivl_22", 1 0, L_0x1300500e8;  1 drivers
v0x102a709f0_0 .net *"_ivl_24", 0 0, L_0x102a79c40;  1 drivers
v0x102a70ad0_0 .net *"_ivl_29", 0 0, L_0x102a79e50;  1 drivers
v0x102a70b80_0 .net/2u *"_ivl_30", 0 0, L_0x130050130;  1 drivers
v0x102a70c30_0 .net *"_ivl_32", 0 0, L_0x102a79f70;  1 drivers
L_0x130050178 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x102a70cd0_0 .net/2u *"_ivl_34", 1 0, L_0x130050178;  1 drivers
v0x102a70de0_0 .net *"_ivl_36", 0 0, L_0x102a7a090;  1 drivers
L_0x130050010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x102a70e80_0 .net/2u *"_ivl_4", 1 0, L_0x130050010;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x102a70f30_0 .net/2u *"_ivl_40", 5 0, L_0x1300501c0;  1 drivers
L_0x130050058 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x102a70fe0_0 .net/2u *"_ivl_8", 1 0, L_0x130050058;  1 drivers
v0x102a71090_0 .var "bit_count", 3 0;
v0x102a71140_0 .net "clk", 0 0, o0x130018010;  alias, 0 drivers
v0x102a711f0_0 .var "next_state", 3 0;
v0x102a71280_0 .var "reg_addr", 7 0;
v0x102a71410_0 .var "reg_control", 7 0;
v0x102a714b0_0 .var "reg_duty", 7 0;
v0x102a71560_0 .var "reg_freq_high", 7 0;
v0x102a71610_0 .var "reg_freq_low", 7 0;
v0x102a716c0_0 .var "reg_freq_mid", 7 0;
v0x102a71770_0 .net "reg_status", 7 0, L_0x102a7a260;  alias, 1 drivers
v0x102a71820_0 .var "reg_volume", 7 0;
v0x102a718d0_0 .net "rst_n", 0 0, L_0x102a79430;  alias, 1 drivers
v0x102a71980_0 .var "rw_bit", 0 0;
v0x102a71a10_0 .net "scl", 0 0, L_0x102a794e0;  1 drivers
v0x102a71aa0_0 .net "scl_falling", 0 0, L_0x102a797c0;  1 drivers
v0x102a71b30_0 .net "scl_in", 0 0, L_0x102a7a410;  1 drivers
v0x102a71bc0_0 .net "scl_rising", 0 0, L_0x102a79680;  1 drivers
v0x102a71c50_0 .var "scl_sync", 1 0;
v0x102a71ce0_0 .net "sda", 0 0, L_0x102a79580;  1 drivers
v0x102a71d70_0 .net "sda_in", 0 0, L_0x102a7a4b0;  1 drivers
v0x102a71310_0 .net "sda_oe", 0 0, v0x102a72000_0;  alias, 1 drivers
v0x102a72000_0 .var "sda_oe_reg", 0 0;
v0x102a72090_0 .net "sda_out", 0 0, v0x102a72120_0;  alias, 1 drivers
v0x102a72120_0 .var "sda_out_reg", 0 0;
v0x102a721b0_0 .var "sda_sync", 1 0;
v0x102a72240_0 .var "shift_reg", 7 0;
v0x102a722e0_0 .net "start_cond", 0 0, L_0x102a79d60;  1 drivers
v0x102a72380_0 .var "state", 3 0;
v0x102a72430_0 .net "status_gate_active", 0 0, L_0x102a79220;  alias, 1 drivers
v0x102a724d0_0 .net "status_osc_running", 0 0, L_0x102a7af70;  alias, 1 drivers
v0x102a72570_0 .net "stop_cond", 0 0, L_0x102a7a170;  1 drivers
L_0x102a794e0 .part v0x102a71c50_0, 1, 1;
L_0x102a79580 .part v0x102a721b0_0, 1, 1;
L_0x102a79680 .cmp/eq 2, v0x102a71c50_0, L_0x130050010;
L_0x102a797c0 .cmp/eq 2, v0x102a71c50_0, L_0x130050058;
L_0x102a79a00 .part v0x102a71c50_0, 1, 1;
L_0x102a79c40 .cmp/eq 2, v0x102a721b0_0, L_0x1300500e8;
L_0x102a79e50 .part v0x102a71c50_0, 1, 1;
L_0x102a7a090 .cmp/eq 2, v0x102a721b0_0, L_0x130050178;
L_0x102a7a260 .concat [ 1 1 6 0], L_0x102a79220, L_0x102a7af70, L_0x1300501c0;
S_0x102a700c0 .scope function.vec4.s8, "read_register" "read_register" 5 310, 5 310 0, S_0x102a6f780;
 .timescale 0 0;
v0x102a70280_0 .var "addr", 7 0;
; Variable read_register is vec4 return value of scope S_0x102a700c0
TD_tt_um_sleepy_module.i2c.read_register ;
    %load/vec4 v0x102a70280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 255, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x102a71410_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x102a71610_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x102a716c0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x102a71560_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x102a714b0_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x102a71820_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x102a71770_0;
    %ret/vec4 0, 0, 8;  Assign to read_register (store_vec4_to_lval)
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %end;
S_0x102a703f0 .scope task, "write_register" "write_register" 5 288, 5 288 0, S_0x102a6f780;
 .timescale 0 0;
v0x102a705c0_0 .var "addr", 7 0;
v0x102a70670_0 .var "data", 7 0;
TD_tt_um_sleepy_module.i2c.write_register ;
    %load/vec4 v0x102a705c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %jmp T_1.16;
T_1.9 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a71410_0, 0;
    %jmp T_1.16;
T_1.10 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a71610_0, 0;
    %jmp T_1.16;
T_1.11 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a716c0_0, 0;
    %jmp T_1.16;
T_1.12 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a71560_0, 0;
    %jmp T_1.16;
T_1.13 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a714b0_0, 0;
    %jmp T_1.16;
T_1.14 ;
    %load/vec4 v0x102a70670_0;
    %assign/vec4 v0x102a71820_0, 0;
    %jmp T_1.16;
T_1.16 ;
    %pop/vec4 1;
    %end;
S_0x102a72780 .scope module, "mixer" "waveform_mixer" 3 133, 6 20 0, S_0x102a47220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "square_in";
    .port_info 3 /INPUT 8 "sawtooth_in";
    .port_info 4 /INPUT 8 "triangle_in";
    .port_info 5 /INPUT 1 "enable_square";
    .port_info 6 /INPUT 1 "enable_sawtooth";
    .port_info 7 /INPUT 1 "enable_triangle";
    .port_info 8 /OUTPUT 8 "mixed_out";
L_0x102a7cb50 .functor BUFZ 8, L_0x102a7ca00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1300503b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a72a40_0 .net/2u *"_ivl_0", 7 0, L_0x1300503b8;  1 drivers
L_0x130050490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a72ad0_0 .net/2u *"_ivl_12", 0 0, L_0x130050490;  1 drivers
v0x102a72b70_0 .net *"_ivl_14", 8 0, L_0x102a7c010;  1 drivers
L_0x1300504d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a72c30_0 .net/2u *"_ivl_16", 0 0, L_0x1300504d8;  1 drivers
v0x102a72ce0_0 .net *"_ivl_18", 8 0, L_0x102a7c0b0;  1 drivers
L_0x130050520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a72dd0_0 .net/2u *"_ivl_22", 0 0, L_0x130050520;  1 drivers
v0x102a72e80_0 .net *"_ivl_24", 9 0, L_0x102a7c330;  1 drivers
L_0x130050568 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x102a72f30_0 .net/2u *"_ivl_26", 1 0, L_0x130050568;  1 drivers
v0x102a72fe0_0 .net *"_ivl_28", 9 0, L_0x102a7c490;  1 drivers
v0x102a730f0_0 .net *"_ivl_33", 1 0, L_0x102a7c740;  1 drivers
L_0x1300505b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x102a731a0_0 .net/2u *"_ivl_34", 1 0, L_0x1300505b0;  1 drivers
L_0x1300505f8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x102a73250_0 .net/2u *"_ivl_38", 7 0, L_0x1300505f8;  1 drivers
L_0x130050400 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a73300_0 .net/2u *"_ivl_4", 7 0, L_0x130050400;  1 drivers
v0x102a733b0_0 .net *"_ivl_41", 7 0, L_0x102a7c960;  1 drivers
L_0x130050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a73460_0 .net/2u *"_ivl_8", 7 0, L_0x130050448;  1 drivers
v0x102a73510_0 .net "clk", 0 0, o0x130018010;  alias, 0 drivers
v0x102a735a0_0 .net "enable_sawtooth", 0 0, L_0x102a7cd20;  1 drivers
v0x102a73730_0 .net "enable_square", 0 0, L_0x102a7cc40;  1 drivers
v0x102a737c0_0 .net "enable_triangle", 0 0, L_0x102a7ce70;  1 drivers
v0x102a73860_0 .net "gated_sawtooth", 7 0, L_0x102a7bc70;  1 drivers
v0x102a73910_0 .net "gated_square", 7 0, L_0x102a7bb10;  1 drivers
v0x102a739c0_0 .net "gated_triangle", 7 0, L_0x102a7bd90;  1 drivers
v0x102a73a70_0 .net "mixed_out", 7 0, L_0x102a7cb50;  alias, 1 drivers
v0x102a73b20_0 .net "mixed_saturated", 7 0, L_0x102a7ca00;  1 drivers
v0x102a73bd0_0 .net "overflow", 0 0, L_0x102a7c7e0;  1 drivers
v0x102a73c70_0 .net "rst_n", 0 0, L_0x102a79430;  alias, 1 drivers
v0x102a73d40_0 .net "sawtooth_in", 7 0, L_0x102a7b040;  alias, 1 drivers
v0x102a73dd0_0 .net "square_in", 7 0, L_0x102a7ab30;  alias, 1 drivers
v0x102a73e60_0 .net "sum_01", 8 0, L_0x102a7c1f0;  1 drivers
v0x102a73ef0_0 .net "sum_final", 9 0, L_0x102a7c5b0;  1 drivers
v0x102a73f80_0 .net "triangle_in", 7 0, L_0x102a7b840;  alias, 1 drivers
L_0x102a7bb10 .functor MUXZ 8, L_0x1300503b8, L_0x102a7ab30, L_0x102a7cc40, C4<>;
L_0x102a7bc70 .functor MUXZ 8, L_0x130050400, L_0x102a7b040, L_0x102a7cd20, C4<>;
L_0x102a7bd90 .functor MUXZ 8, L_0x130050448, L_0x102a7b840, L_0x102a7ce70, C4<>;
L_0x102a7c010 .concat [ 8 1 0 0], L_0x102a7bb10, L_0x130050490;
L_0x102a7c0b0 .concat [ 8 1 0 0], L_0x102a7bc70, L_0x1300504d8;
L_0x102a7c1f0 .arith/sum 9, L_0x102a7c010, L_0x102a7c0b0;
L_0x102a7c330 .concat [ 9 1 0 0], L_0x102a7c1f0, L_0x130050520;
L_0x102a7c490 .concat [ 8 2 0 0], L_0x102a7bd90, L_0x130050568;
L_0x102a7c5b0 .arith/sum 10, L_0x102a7c330, L_0x102a7c490;
L_0x102a7c740 .part L_0x102a7c5b0, 8, 2;
L_0x102a7c7e0 .cmp/ne 2, L_0x102a7c740, L_0x1300505b0;
L_0x102a7c960 .part L_0x102a7c5b0, 0, 8;
L_0x102a7ca00 .functor MUXZ 8, L_0x102a7c960, L_0x1300505f8, L_0x102a7c7e0, C4<>;
S_0x102a74110 .scope module, "phase_acc" "phase_accumulator" 3 101, 7 32 0, S_0x102a47220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "frequency";
    .port_info 4 /INPUT 8 "duty_cycle";
    .port_info 5 /OUTPUT 24 "phase_out";
    .port_info 6 /OUTPUT 8 "square_out";
v0x102a74370_0 .net *"_ivl_1", 7 0, L_0x102a7a9b0;  1 drivers
v0x102a74410_0 .net *"_ivl_2", 0 0, L_0x102a7aa50;  1 drivers
L_0x130050298 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x102a744b0_0 .net/2u *"_ivl_4", 7 0, L_0x130050298;  1 drivers
L_0x1300502e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x102a74570_0 .net/2u *"_ivl_6", 7 0, L_0x1300502e0;  1 drivers
v0x102a74620_0 .net "clk", 0 0, o0x130018010;  alias, 0 drivers
v0x102a746f0_0 .net "duty_cycle", 7 0, v0x102a714b0_0;  alias, 1 drivers
v0x102a74790_0 .net "enable", 0 0, L_0x102a7ad50;  1 drivers
v0x102a74820_0 .net "frequency", 23 0, L_0x102a78f20;  alias, 1 drivers
v0x102a748d0_0 .var "phase_out", 23 0;
v0x102a74a00_0 .net "rst_n", 0 0, L_0x102a79430;  alias, 1 drivers
v0x102a74a90_0 .net "square_out", 7 0, L_0x102a7ab30;  alias, 1 drivers
L_0x102a7a9b0 .part v0x102a748d0_0, 16, 8;
L_0x102a7aa50 .cmp/gt 8, v0x102a714b0_0, L_0x102a7a9b0;
L_0x102a7ab30 .functor MUXZ 8, L_0x1300502e0, L_0x130050298, L_0x102a7aa50, C4<>;
S_0x102a74bb0 .scope module, "wavegens" "waveform_generators" 3 119, 8 19 0, S_0x102a47220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 24 "phase_in";
    .port_info 4 /OUTPUT 8 "sawtooth_out";
    .port_info 5 /OUTPUT 8 "triangle_out";
L_0x102a7b2a0 .functor NOT 8, L_0x102a7b160, C4<00000000>, C4<00000000>, C4<00000000>;
v0x102a74e30_0 .net *"_ivl_10", 6 0, L_0x102a7b330;  1 drivers
L_0x130050328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a74ef0_0 .net *"_ivl_12", 0 0, L_0x130050328;  1 drivers
v0x102a74f90_0 .net *"_ivl_14", 7 0, L_0x102a7b6e0;  1 drivers
v0x102a75040_0 .net *"_ivl_16", 6 0, L_0x102a7b5c0;  1 drivers
L_0x130050370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x102a750f0_0 .net *"_ivl_18", 0 0, L_0x130050370;  1 drivers
v0x102a751e0_0 .net *"_ivl_5", 0 0, L_0x102a7b200;  1 drivers
v0x102a75290_0 .net *"_ivl_6", 7 0, L_0x102a7b2a0;  1 drivers
v0x102a75340_0 .net *"_ivl_8", 7 0, L_0x102a7b430;  1 drivers
v0x102a753f0_0 .net "clk", 0 0, o0x130018010;  alias, 0 drivers
v0x102a75580_0 .net "enable", 0 0, L_0x102a7baa0;  1 drivers
v0x102a75610_0 .net "phase_in", 23 0, v0x102a748d0_0;  alias, 1 drivers
v0x102a756a0_0 .net "phase_top", 7 0, L_0x102a7b160;  1 drivers
v0x102a75730_0 .net "rst_n", 0 0, L_0x102a79430;  alias, 1 drivers
v0x102a75840_0 .net "sawtooth_out", 7 0, L_0x102a7b040;  alias, 1 drivers
v0x102a758d0_0 .net "triangle_out", 7 0, L_0x102a7b840;  alias, 1 drivers
L_0x102a7b040 .part v0x102a748d0_0, 16, 8;
L_0x102a7b160 .part v0x102a748d0_0, 16, 8;
L_0x102a7b200 .part L_0x102a7b160, 7, 1;
L_0x102a7b330 .part L_0x102a7b2a0, 0, 7;
L_0x102a7b430 .concat [ 1 7 0 0], L_0x130050328, L_0x102a7b330;
L_0x102a7b5c0 .part L_0x102a7b160, 0, 7;
L_0x102a7b6e0 .concat [ 1 7 0 0], L_0x130050370, L_0x102a7b5c0;
L_0x102a7b840 .functor MUXZ 8, L_0x102a7b6e0, L_0x102a7b430, L_0x102a7b200, C4<>;
    .scope S_0x102a6f780;
T_2 ;
    %wait E_0x102a5c1d0;
    %load/vec4 v0x102a718d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x102a71c50_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x102a721b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x102a71c50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x102a71b30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a71c50_0, 0;
    %load/vec4 v0x102a721b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x102a71d70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a721b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x102a6f780;
T_3 ;
    %wait E_0x102a5c1d0;
    %load/vec4 v0x102a718d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a711f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x102a72240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x102a71280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a71980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102a72120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x102a722e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x102a711f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x102a72240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x102a72570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a711f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x102a71bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x102a72380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.18;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.18;
T_3.9 ;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x102a71ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a72240_0, 0;
    %load/vec4 v0x102a71090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %cmpi/e 80, 0, 7;
    %jmp/0xz  T_3.21, 4;
    %load/vec4 v0x102a71ce0_0;
    %assign/vec4 v0x102a71980_0, 0;
    %load/vec4 v0x102a71ce0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_3.24, 8;
T_3.23 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_3.24, 8;
 ; End of false expr.
    %blend;
T_3.24;
    %assign/vec4 v0x102a711f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a711f0_0, 0;
T_3.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %load/vec4 v0x102a71090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
T_3.20 ;
    %jmp T_3.18;
T_3.10 ;
    %load/vec4 v0x102a711f0_0;
    %assign/vec4 v0x102a72380_0, 0;
    %load/vec4 v0x102a711f0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_3.25, 4;
    %load/vec4 v0x102a71280_0;
    %store/vec4 v0x102a70280_0, 0, 8;
    %callf/vec4 TD_tt_um_sleepy_module.i2c.read_register, S_0x102a700c0;
    %assign/vec4 v0x102a72240_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
T_3.25 ;
    %jmp T_3.18;
T_3.11 ;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x102a71ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a72240_0, 0;
    %load/vec4 v0x102a71090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x102a71ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a71280_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0x102a71090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
T_3.28 ;
    %jmp T_3.18;
T_3.12 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %jmp T_3.18;
T_3.13 ;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x102a71ce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x102a72240_0, 0;
    %load/vec4 v0x102a71090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0x102a71280_0;
    %store/vec4 v0x102a705c0_0, 0, 8;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x102a71ce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x102a70670_0, 0, 8;
    %fork TD_tt_um_sleepy_module.i2c.write_register, S_0x102a703f0;
    %join;
    %load/vec4 v0x102a71280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x102a71280_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %jmp T_3.30;
T_3.29 ;
    %load/vec4 v0x102a71090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
T_3.30 ;
    %jmp T_3.18;
T_3.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %jmp T_3.18;
T_3.15 ;
    %load/vec4 v0x102a71090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.31, 4;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %load/vec4 v0x102a71090_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x102a71090_0, 0;
T_3.32 ;
    %jmp T_3.18;
T_3.16 ;
    %load/vec4 v0x102a71ce0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.33, 4;
    %load/vec4 v0x102a71280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x102a71280_0, 0;
    %load/vec4 v0x102a71280_0;
    %addi 1, 0, 8;
    %store/vec4 v0x102a70280_0, 0, 8;
    %callf/vec4 TD_tt_um_sleepy_module.i2c.read_register, S_0x102a700c0;
    %assign/vec4 v0x102a72240_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
    %jmp T_3.34;
T_3.33 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x102a72380_0, 0;
T_3.34 ;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x102a71aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.35, 8;
    %load/vec4 v0x102a72380_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102a72120_0, 0;
    %jmp T_3.43;
T_3.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.43;
T_3.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.43;
T_3.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.43;
T_3.40 ;
    %load/vec4 v0x102a71090_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.44, 4;
    %load/vec4 v0x102a72240_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x102a72120_0, 0;
    %load/vec4 v0x102a72240_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x102a72240_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x102a72120_0, 0;
    %load/vec4 v0x102a72240_0;
    %parti/s 1, 7, 4;
    %inv;
    %assign/vec4 v0x102a72000_0, 0;
T_3.45 ;
    %load/vec4 v0x102a72240_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v0x102a72240_0, 0;
    %jmp T_3.43;
T_3.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a72000_0, 0;
    %jmp T_3.43;
T_3.43 ;
    %pop/vec4 1;
T_3.35 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x102a6f780;
T_4 ;
    %pushi/vec4 28, 0, 8;
    %store/vec4 v0x102a71410_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x102a71610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x102a716c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x102a71560_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x102a714b0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x102a71820_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x102a74110;
T_5 ;
    %wait E_0x102a5c1d0;
    %load/vec4 v0x102a74a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x102a748d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x102a74790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x102a748d0_0;
    %load/vec4 v0x102a74820_0;
    %add;
    %assign/vec4 v0x102a748d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x102a45d80;
T_6 ;
    %wait E_0x102a5c1d0;
    %load/vec4 v0x102a6f6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x102a6f5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x102a6f450_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x102a6f5b0_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x102a6f500_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x102a6f450_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 255, 0, 10;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 10;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %sub;
    %assign/vec4 v0x102a6f5b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0x102a6f5b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0x102a6f450_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x102a47220;
T_7 ;
    %wait E_0x102a5c1d0;
    %load/vec4 v0x102a78880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x102a78d20_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x102a78dc0_0;
    %assign/vec4 v0x102a78d20_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tt_um_sleepy_module.v";
    "delta_sigma_dac.v";
    "i2c_slave.v";
    "waveform_mixer.v";
    "phase_accumulator.v";
    "waveform_generators.v";
