ARM GAS  /tmp/ccREOhLd.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tx_mutex_put.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Middlewares/ST/threadx/common/src/tx_mutex_put.c"
  19              		.section	.text._tx_mutex_put,"ax",%progbits
  20              		.align	1
  21              		.global	_tx_mutex_put
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_tx_mutex_put:
  27              	.LVL0:
  28              	.LFB8:
   1:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
   2:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
   3:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
   5:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
   7:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  10:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  11:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  12:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  13:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  14:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  15:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  16:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  18:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**   Mutex                                                               */
  19:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**                                                                       */
  20:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  21:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  22:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  23:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #define TX_SOURCE_CODE
  24:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  25:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  26:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /* Include necessary system files.  */
  27:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  28:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_api.h"
  29:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_trace.h"
  30:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_thread.h"
ARM GAS  /tmp/ccREOhLd.s 			page 2


  31:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #include "tx_mutex.h"
  32:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  33:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  34:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  35:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  36:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  FUNCTION                                               RELEASE        */
  37:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  38:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_put                                       PORTABLE C      */
  39:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                           6.1          */
  40:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  AUTHOR                                                                */
  41:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  42:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    William E. Lamie, Microsoft Corporation                             */
  43:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  44:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  DESCRIPTION                                                           */
  45:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  46:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    This function puts back an instance of the specified mutex.         */
  47:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  48:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  INPUT                                                                 */
  49:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  50:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    mutex_ptr                         Pointer to mutex control block    */
  51:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  52:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  OUTPUT                                                                */
  53:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  54:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    TX_SUCCESS                        Success completion status         */
  55:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  56:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  CALLS                                                                 */
  57:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  58:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_preempt_check   Check for preemption              */
  59:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_resume          Resume thread service             */
  60:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_thread_system_ni_resume       Non-interruptable resume thread   */
  61:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_priority_change         Restore previous thread priority  */
  62:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_prioritize              Prioritize the mutex suspension   */
  63:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_thread_release          Release all thread's mutexes      */
  64:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    _tx_mutex_delete                  Release ownership upon mutex      */
  65:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                        deletion                        */
  66:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  67:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  CALLED BY                                                             */
  68:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  69:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    Application Code                                                    */
  70:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  71:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  RELEASE HISTORY                                                       */
  72:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  73:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*    DATE              NAME                      DESCRIPTION             */
  74:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  75:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  05-19-2020     William E. Lamie         Initial Version 6.0           */
  76:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
  77:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                            resulting in version 6.1    */
  78:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /*                                                                        */
  79:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** /**************************************************************************/
  80:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT  _tx_mutex_put(TX_MUTEX *mutex_ptr)
  81:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** {
  29              		.loc 1 81 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 81 1 is_stmt 0 view .LVU1
  34 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  /tmp/ccREOhLd.s 			page 3


  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 24
  37              		.cfi_offset 4, -24
  38              		.cfi_offset 5, -20
  39              		.cfi_offset 6, -16
  40              		.cfi_offset 7, -12
  41              		.cfi_offset 8, -8
  42              		.cfi_offset 14, -4
  82:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  83:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_INTERRUPT_SAVE_AREA
  43              		.loc 1 83 1 is_stmt 1 view .LVU2
  84:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  85:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *thread_ptr;
  44              		.loc 1 85 1 view .LVU3
  86:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *old_owner;
  45              		.loc 1 86 1 view .LVU4
  87:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            old_priority;
  46              		.loc 1 87 1 view .LVU5
  88:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            status;
  47              		.loc 1 88 1 view .LVU6
  89:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_MUTEX        *next_mutex;
  48              		.loc 1 89 1 view .LVU7
  90:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_MUTEX        *previous_mutex;
  49              		.loc 1 90 1 view .LVU8
  91:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            owned_count;
  50              		.loc 1 91 1 view .LVU9
  92:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            suspended_count;
  51              		.loc 1 92 1 view .LVU10
  93:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *current_thread;
  52              		.loc 1 93 1 view .LVU11
  94:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *next_thread;
  53              		.loc 1 94 1 view .LVU12
  95:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *previous_thread;
  54              		.loc 1 95 1 view .LVU13
  96:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** TX_THREAD       *suspended_thread;
  55              		.loc 1 96 1 view .LVU14
  97:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** UINT            inheritance_priority;
  56              		.loc 1 97 1 view .LVU15
  98:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
  99:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 100:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Setup status to indicate the processing is not complete.  */
 101:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     status =  TX_NOT_DONE;
  57              		.loc 1 101 5 view .LVU16
  58              	.LVL1:
 102:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 103:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Disable interrupts to put an instance back to the mutex.  */
 104:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_DISABLE
  59              		.loc 1 104 5 view .LVU17
  60              	.LBB46:
  61              	.LBI46:
  62              		.file 2 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h"
   1:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
   2:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   3:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Copyright (c) Microsoft Corporation. All rights reserved.        */
   4:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
   5:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       This software is licensed under the Microsoft Software License   */
   6:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       Terms for Microsoft Azure RTOS. Full text of the license can be  */
ARM GAS  /tmp/ccREOhLd.s 			page 4


   7:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       found in the LICENSE file at https://aka.ms/AzureRTOS_EULA       */
   8:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*       and in the root directory of this software.                      */
   9:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  10:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  11:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  12:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  13:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  14:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  15:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  16:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /** ThreadX Component                                                     */
  17:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  18:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**   Port Specific                                                       */
  19:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**                                                                       */
  20:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  21:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  22:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  23:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  24:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  25:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  26:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  PORT SPECIFIC C INFORMATION                            RELEASE        */
  27:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  28:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    tx_port.h                                         Cortex-M7/GNU     */
  29:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                           6.1.12       */
  30:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  31:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  AUTHOR                                                                */
  32:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  33:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    Scott Larson, Microsoft Corporation                                 */
  34:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  35:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  DESCRIPTION                                                           */
  36:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  37:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file contains data type definitions that make the ThreadX      */
  38:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    real-time kernel function identically on a variety of different     */
  39:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    processor architectures.  For example, the size or number of bits   */
  40:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    in an "int" data type vary between microprocessor architectures and */
  41:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    even C compilers for the same microprocessor.  ThreadX does not     */
  42:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    directly use native C data types.  Instead, ThreadX creates its     */
  43:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    own special types that can be mapped to actual data types by this   */
  44:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    file to guarantee consistency in the interface and functionality.   */
  45:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  46:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    This file replaces the previous Cortex-M3/M4/M7 files. It unifies   */
  47:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    the ARMv7-M architecture and compilers into one common file.        */
  48:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  49:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  RELEASE HISTORY                                                       */
  50:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  51:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*    DATE              NAME                      DESCRIPTION             */
  52:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  53:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  06-02-2021      Scott Larson            Initial Version 6.1.7         */
  54:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  01-31-2022      Scott Larson            Modified comments, updated    */
  55:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            typedef to fix misra        */
  56:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            violation,                  */
  57:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            fixed predefined macro,     */
  58:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.10 */
  59:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  04-25-2022      Scott Larson            Modified comments and added   */
  60:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            volatile to registers,      */
  61:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.11 */
  62:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*  07-29-2022      Scott Larson            Modified comments and         */
  63:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            described BASEPRI usage,    */
ARM GAS  /tmp/ccREOhLd.s 			page 5


  64:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                            resulting in version 6.1.12 */
  65:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*                                                                        */
  66:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /**************************************************************************/
  67:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  68:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_PORT_H
  69:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_H
  70:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  71:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  72:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine if the optional ThreadX user define file should be used.  */
  73:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  74:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_INCLUDE_USER_DEFINE_FILE
  75:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  76:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Yes, include the user defines in tx_user.h. The defines in this file may
  77:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    alternately be defined on the command line.  */
  78:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  79:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_user.h"
  80:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  81:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  82:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  83:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define compiler library include files.  */
  84:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  85:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <stdlib.h>
  86:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <string.h>
  87:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  88:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__
  89:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <intrinsics.h>                     /* IAR Intrinsics */
  90:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __asm__ __asm                       /* Define to make all inline asm look similar */
  91:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
  92:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <yvals.h>
  93:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  94:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif /* __ICCARM__ */
  95:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
  96:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
  97:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include <arm_ghs.h>
  98:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #include "tx_ghs.h"
  99:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 100:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 101:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 102:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if !defined(__GNUC__) && !defined(__CC_ARM)
 103:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_control_value __get_CONTROL
 104:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __set_control_value __set_CONTROL
 105:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 106:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 107:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef __GNUC__
 108:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define __get_ipsr_value __get_IPSR
 109:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 110:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 111:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define ThreadX basic types for this port.  */
 112:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 113:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define VOID                                    void
 114:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef char                                    CHAR;
 115:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned char                           UCHAR;
 116:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef int                                     INT;
 117:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned int                            UINT;
 118:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef long                                    LONG;
 119:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long                           ULONG;
 120:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned long long                      ULONG64;
ARM GAS  /tmp/ccREOhLd.s 			page 6


 121:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef short                                   SHORT;
 122:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** typedef unsigned short                          USHORT;
 123:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define ULONG64_DEFINED
 124:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 125:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the priority levels for ThreadX.  Legal values range
 126:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    from 32 to 1024 and MUST be evenly divisible by 32.  */
 127:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 128:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MAX_PRIORITIES
 129:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MAX_PRIORITIES                       32
 130:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 131:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 132:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 133:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the minimum stack for a ThreadX thread on this processor. If the size supplied during
 134:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    thread creation is less than this value, the thread create call will return an error.  */
 135:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 136:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MINIMUM_STACK
 137:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MINIMUM_STACK                        200         /* Minimum stack size for this port  */
 138:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 139:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 140:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 141:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the system timer thread's default stack size and priority.  These are only applicable
 142:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    if TX_TIMER_PROCESS_IN_ISR is not defined.  */
 143:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 144:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_STACK_SIZE
 145:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_STACK_SIZE              1024        /* Default timer thread stack size  */
 146:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 147:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 148:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TIMER_THREAD_PRIORITY
 149:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_THREAD_PRIORITY                0           /* Default timer thread priority    */
 150:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 151:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 152:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* By default, ThreadX for Cortex-M uses the PRIMASK register to enable/disable interrupts.
 153:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** If using BASEPRI is desired, define the following two symbols for both c and assembly files:
 154:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_USE_BASEPRI - This tells ThreadX to use BASEPRI instead of PRIMASK.
 155:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** TX_PORT_BASEPRI = (priority_mask << (8 - number_priority_bits)) - this defines the maximum priority
 156:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** Any interrupt with a higher priority than priority_mask will not be masked, thus the interrupt will
 157:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 158:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 159:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define various constants for the ThreadX Cortex-M port.  */
 160:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 161:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_DISABLE                          1           /* Disable interrupts               */
 162:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INT_ENABLE                           0           /* Enable interrupts                */
 163:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 164:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 165:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the clock source for trace event entry time stamp. The following two item are port specif
 166:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    For example, if the time source is at the address 0x0a800024 and is 16-bits in size, the clock
 167:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    source constants would be:
 168:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 169:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0x0a800024)
 170:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0x0000FFFFUL
 171:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 172:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** */
 173:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 174:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 175:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_SOURCE
 176:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    *((volatile ULONG *) 0xE0001004)
 177:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccREOhLd.s 			page 7


 178:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 179:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_time_stamp_get(VOID);
 180:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_SOURCE                    _tx_misra_time_stamp_get()
 181:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 182:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 183:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_TRACE_TIME_MASK
 184:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TRACE_TIME_MASK                      0xFFFFFFFFUL
 185:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 186:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 187:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ghs__
 188:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define constants for Green Hills EventAnalyzer.  */
 189:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 190:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the number of ticks per second. This informs the EventAnalyzer what the timestamps
 191:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    represent.  By default, this is set to 1,000,000 i.e., one tick every microsecond. */
 192:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 193:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EL_TICKS_PER_SECOND                  1000000
 194:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 195:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the method of how to get the upper and lower 32-bits of the time stamp. By default, simpl
 196:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    simulate the time-stamp source with a counter.  */
 197:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 198:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbu()                              _tx_el_time_base_upper
 199:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define read_tbl()                              ++_tx_el_time_base_lower
 200:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* __ghs__ */
 201:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 202:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port specific options for the _tx_build_options variable. This variable indicates
 203:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    how the ThreadX library was built.  */
 204:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 205:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_BUILD_OPTIONS          (0)
 206:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 207:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 208:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the in-line initialization constant so that modules with in-line
 209:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    initialization capabilities can prevent their initialization from being
 210:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    a function call.  */
 211:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 212:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 213:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_DISABLE_INLINE
 214:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 215:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_INLINE_INITIALIZATION
 216:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 217:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 218:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 219:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Determine whether or not stack checking is enabled. By default, ThreadX stack checking is
 220:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    disabled. When the following is defined, ThreadX thread stack checking is enabled.  If stack
 221:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    checking is enabled (TX_ENABLE_STACK_CHECKING is defined), the TX_DISABLE_STACK_FILLING
 222:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    define is negated, thereby forcing the stack fill which is necessary for the stack checking
 223:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    logic.  */
 224:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 225:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 226:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_ENABLE_STACK_CHECKING
 227:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #undef TX_DISABLE_STACK_FILLING
 228:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 229:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 230:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 231:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 232:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_THREAD control block extensions for this port. The main reason
 233:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for the multiple macros is so that backward compatibility can be maintained with
 234:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    existing ThreadX kernel awareness modules.  */
ARM GAS  /tmp/ccREOhLd.s 			page 8


 235:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 236:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_0
 237:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_1
 238:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 239:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID    *tx_thread_iar_tls_pointer;
 240:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ghs__)
 241:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2           VOID *  tx_thread_eh_globals;                           \
 242:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         int     Errno;             /* errno.  */                \
 243:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                         char *  strtok_saved_pos;  /* strtok() position.  */
 244:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 245:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_2
 246:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 247:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 248:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 249:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_EXTENSION_3
 250:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 251:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 252:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 253:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the port extensions of the remaining ThreadX objects.  */
 254:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 255:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_EXTENSION
 256:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_EXTENSION
 257:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_EXTENSION
 258:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_EXTENSION
 259:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_EXTENSION
 260:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_EXTENSION
 261:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_EXTENSION
 262:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 263:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 264:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the user extension field of the thread control block.  Nothing
 265:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    additional is needed for this port so it is defined as white space.  */
 266:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 267:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_USER_EXTENSION
 268:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_USER_EXTENSION
 269:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 270:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 271:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 272:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macros for processing extensions in tx_thread_create, tx_thread_delete,
 273:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    tx_thread_shell_entry, and tx_thread_terminate.  */
 274:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 275:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 276:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef  TX_ENABLE_IAR_LIBRARY_SUPPORT
 277:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if (__VER__ < 8000000)
 278:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 279:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      __iar_dlib_perthread_deallocate
 280:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     thread_ptr -> tx_thread_iar_tls
 281:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               __iar_dlib_perthread_access(0);
 282:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 283:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    *_tx_iar_create_per_thread_tls_area(void);
 284:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    _tx_iar_destroy_per_thread_tls_area(void *tls_ptr);
 285:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void    __iar_Initlocks(void);
 286:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 287:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)                      thread_ptr -> tx_thread_iar_tls
 288:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)                      do {_tx_iar_destroy_per_thread_
 289:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                         thread_ptr -> tx_thread_iar
 290:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION               do {__iar_Initlocks();} while(0
 291:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
ARM GAS  /tmp/ccREOhLd.s 			page 9


 292:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 293:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_CREATE_EXTENSION(thread_ptr)
 294:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_DELETE_EXTENSION(thread_ptr)
 295:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 296:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 297:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_FPU_VFP)
 298:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 299:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_MISRA_ENABLE
 300:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 301:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_control_get(void);
 302:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_control_set(ULONG value);
 303:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  _tx_misra_fpccr_get(void);
 304:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void   _tx_misra_vfp_touch(void);
 305:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 306:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE not defined */
 307:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 308:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define some helper functions (these are intrinsics in some compilers). */
 309:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __GNUC__ /* GCC and ARM Compiler 6 */
 310:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 311:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline ULONG __get_control_value(void)
 312:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 313:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 314:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 315:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 316:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 317:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 318:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 319:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_control_value(ULONG control_value)
 320:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 321:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 322:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 323:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 324:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 325:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 326:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* ARM Compiler 5 */
 327:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 328:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) ULONG __get_control_value(void)
 329:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 330:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG  control_value;
 331:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 332:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm volatile ("MRS control_value,CONTROL");
 333:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(control_value);
 334:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 335:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 336:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) void __set_control_value(ULONG control_value)
 337:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 338:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR CONTROL,control_value");
 339:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 340:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Can't access VFP registers with inline asm, so define this in tx_thread_schedule.  */
 341:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** void _tx_vfp_access(void);
 342:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  _tx_vfp_access();
 343:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 344:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)  /* IAR */
 345:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_VFP_TOUCH()  __asm__ volatile ("VMOV.F32 s0, s0");
 346:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* Helper functions for different compilers */
 347:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 348:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
ARM GAS  /tmp/ccREOhLd.s 			page 10


 349:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 350:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 351:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A completed thread falls into _thread_shell_entry and we can simply deactivate the FPU via CONTR
 352:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    in order to ensure no lazy stacking will occur. */
 353:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 354:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 355:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 356:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 357:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 358:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  __get_control_value();    
 359:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 360:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         __set_control_value(_tx_vfp_state);        
 361:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 362:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 363:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 364:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)   {                                              
 365:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_vfp_state;                          
 366:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_misra_control_get();  
 367:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_vfp_state =  _tx_vfp_state & ~((ULONG) 
 368:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_misra_control_set(_tx_vfp_state);      
 369:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 370:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 371:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 372:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 373:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* A thread can be terminated by another thread, so we first check if it's self-terminating and not
 374:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    If so, deactivate the FPU via CONTROL.FPCA. Otherwise we are in an interrupt or another thread i
 375:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    this one, so if the FPCCR.LSPACT bit is set, we need to save the CONTROL.FPCA state, touch the F
 376:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    the lazy FPU save, then restore the CONTROL.FPCA state. */
 377:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 378:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 379:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 380:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 381:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 382:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 383:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 384:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 385:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 386:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  __get_control_value();
 387:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 388:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             __set_control_value(_tx_vfp_state);    
 389:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 390:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 391:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 392:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 393:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  *((volatile ULONG *) 0xE00
 394:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 395:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 396:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 397:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 398:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = __get_control_value
 399:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 400:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 TX_VFP_TOUCH();                    
 401:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 402:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 403:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  __get_control_
 404:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 405:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     __set_control_value(_tx_vfp_sta
ARM GAS  /tmp/ccREOhLd.s 			page 11


 406:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 407:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 408:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 409:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 410:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 411:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 412:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)  {                                              
 413:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     ULONG  _tx_system_state;                       
 414:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         _tx_system_state =  TX_THREAD_GET_SYSTEM_ST
 415:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         if ((_tx_system_state == ((ULONG) 0)) && ((
 416:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 417:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_vfp_state;                      
 418:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_misra_control_get(
 419:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_vfp_state =  _tx_vfp_state & ~((ULO
 420:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_misra_control_set(_tx_vfp_state);  
 421:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 422:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         else                                       
 423:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         {                                          
 424:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         ULONG  _tx_fpccr;                          
 425:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_misra_fpccr_get();    
 426:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             _tx_fpccr =  _tx_fpccr & ((ULONG) 0x01)
 427:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             if (_tx_fpccr == ((ULONG) 0x01))       
 428:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             {                                      
 429:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             ULONG _tx_vfp_state;                   
 430:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state = _tx_misra_control_g
 431:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_vfp_state =  _tx_vfp_state & ((
 432:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 _tx_misra_vfp_touch();             
 433:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 if (_tx_vfp_state == ((ULONG) 0))  
 434:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 {                                  
 435:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_misra_cont
 436:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_vfp_state =  _tx_vfp_state 
 437:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                     _tx_misra_control_set(_tx_vfp_s
 438:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                                 }                                  
 439:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                             }                                      
 440:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                         }                                          
 441:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                     }
 442:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 443:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 444:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* No VFP in use */
 445:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 446:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 447:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_TERMINATED_EXTENSION(thread_ptr)
 448:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 449:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* defined(__ARMVFP__) || defined(__ARM_PCS_VFP) || defined(__ARM_FP) || defined(__TARGET_F
 450:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 451:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 452:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object creation extensions for the remaining objects.  */
 453:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 454:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_CREATE_EXTENSION(pool_ptr)
 455:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_CREATE_EXTENSION(pool_ptr)
 456:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_CREATE_EXTENSION(group_ptr)
 457:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_CREATE_EXTENSION(mutex_ptr)
 458:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_CREATE_EXTENSION(queue_ptr)
 459:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_CREATE_EXTENSION(semaphore_ptr)
 460:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_CREATE_EXTENSION(timer_ptr)
 461:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 462:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccREOhLd.s 			page 12


 463:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the ThreadX object deletion extensions for the remaining objects.  */
 464:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 465:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BLOCK_POOL_DELETE_EXTENSION(pool_ptr)
 466:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_BYTE_POOL_DELETE_EXTENSION(pool_ptr)
 467:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_EVENT_FLAGS_GROUP_DELETE_EXTENSION(group_ptr)
 468:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_MUTEX_DELETE_EXTENSION(mutex_ptr)
 469:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_QUEUE_DELETE_EXTENSION(queue_ptr)
 470:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_SEMAPHORE_DELETE_EXTENSION(semaphore_ptr)
 471:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_TIMER_DELETE_EXTENSION(timer_ptr)
 472:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 473:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 474:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the get system state macro.  */
 475:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 476:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_GET_SYSTEM_STATE
 477:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_MISRA_ENABLE
 478:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 479:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __CC_ARM /* ARM Compiler 5 */
 480:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 481:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** register unsigned int _ipsr __asm("ipsr");
 482:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _ipsr)
 483:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 484:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and ARM Compiler 6 */
 485:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 486:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_ipsr_value(void)
 487:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 488:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int  ipsr_value;
 489:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 490:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(ipsr_value);
 491:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 492:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 493:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_ipsr_value())
 494:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 495:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__ICCARM__)   /* IAR */
 496:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 497:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | __get_IPSR())
 498:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 499:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE for different compilers */
 500:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 501:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else   /* TX_MISRA_ENABLE is defined, use MISRA function. */
 502:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** ULONG   _tx_misra_ipsr_get(VOID);
 503:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_GET_SYSTEM_STATE()        (_tx_thread_system_state | _tx_misra_ipsr_get())
 504:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_MISRA_ENABLE */
 505:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif  /* TX_THREAD_GET_SYSTEM_STATE */
 506:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 507:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 508:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the check for whether or not to call the _tx_thread_system_return function.  A non-zero v
 509:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    indicates that _tx_thread_system_return should not be called. This overrides the definition in t
 510:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    for Cortex-M since so we don't waste time checking the _tx_thread_system_state variable that is 
 511:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    zero after initialization for Cortex-M ports. */
 512:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 513:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_THREAD_SYSTEM_RETURN_CHECK
 514:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_THREAD_SYSTEM_RETURN_CHECK(c)    (c) = ((ULONG) _tx_thread_preempt_disable);
 515:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 516:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 517:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the macro to ensure _tx_thread_preempt_disable is set early in initialization in order to
 518:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****    prevent early scheduling on Cortex-M parts.  */
 519:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
ARM GAS  /tmp/ccREOhLd.s 			page 13


 520:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_PORT_SPECIFIC_POST_INITIALIZATION    _tx_thread_preempt_disable++;
 521:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 522:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 523:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 524:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 525:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifndef TX_DISABLE_INLINE
 526:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 527:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the TX_LOWEST_SET_BIT_CALCULATE macro for each compiler. */
 528:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef __ICCARM__       /* IAR Compiler */
 529:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __CLZ(__RBIT((m)));
 530:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__CC_ARM) /* AC5 Compiler */
 531:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       (b) = (UINT) __clz(__rbit((m)));
 532:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #elif defined(__GNUC__) /* GCC and AC6 Compiler */
 533:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #define TX_LOWEST_SET_BIT_CALCULATE(m, b)       __asm__ volatile (" RBIT %0,%1 ": "=r" (m) : "r" (m
 534:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****                                                 __asm__ volatile (" CLZ  %0,%1 ": "=r" (b) : "r" (m
 535:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 536:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 537:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 538:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 539:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /* Define the interrupt disable/restore macros for each compiler. */
 540:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 541:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #if defined(__GNUC__) || defined(__ICCARM__)
 542:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 543:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** /*** GCC/AC6 and IAR ***/
 544:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __get_interrupt_posture(void)
 546:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int posture;
 548:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 549:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
 550:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 552:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(posture);
 554:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 555:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 556:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 557:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __set_basepri_value(unsigned int basepri_valu
 558:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 559:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  BASEPRI,%0 ": : "r" (basepri_value));
 560:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 561:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 562:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __enable_interrupts(void)
 563:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 564:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSIE  i": : : "memory");
 565:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 566:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 567:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline void __restore_interrupt(unsigned int int_posture)
 569:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 570:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 571:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(int_posture);
 572:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     //__asm__ volatile ("MSR  BASEPRI,%0": : "r" (int_posture): "memory");
 573:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 575:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
ARM GAS  /tmp/ccREOhLd.s 			page 14


 577:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** __attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
  63              		.loc 2 578 63 view .LVU18
  64              	.LBB47:
 579:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** unsigned int int_posture;
  65              		.loc 2 580 1 view .LVU19
 581:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     int_posture = __get_interrupt_posture();
  66              		.loc 2 582 5 view .LVU20
  67              	.LBB48:
  68              	.LBI48:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
  69              		.loc 2 545 63 view .LVU21
  70              	.LBB49:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
  71              		.loc 2 547 1 view .LVU22
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
  72              		.loc 2 551 5 view .LVU23
  73              		.syntax unified
  74              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  75 0004 EFF31083 		MRS  r3, PRIMASK 
  76              	@ 0 "" 2
  77              	.LVL2:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  78              		.loc 2 553 5 view .LVU24
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
  79              		.loc 2 553 5 is_stmt 0 view .LVU25
  80              		.thumb
  81              		.syntax unified
  82              	.LBE49:
  83              	.LBE48:
 583:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 584:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 585:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __set_basepri_value(TX_PORT_BASEPRI);
 586:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #else
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     __asm__ volatile ("CPSID i" : : : "memory");
  84              		.loc 2 587 5 is_stmt 1 view .LVU26
  85              		.syntax unified
  86              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
  87 0008 72B6     		CPSID i
  88              	@ 0 "" 2
 588:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 589:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h ****     return(int_posture);
  89              		.loc 2 589 5 view .LVU27
  90              	.LVL3:
  91              		.loc 2 589 5 is_stmt 0 view .LVU28
  92              		.thumb
  93              		.syntax unified
  94              	.LBE47:
  95              	.LBE46:
 105:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 106:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MUTEX_ENABLE_PERFORMANCE_INFO
 107:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 108:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Increment the total mutex put counter.  */
 109:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     _tx_mutex_performance_put_count++;
 110:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/ccREOhLd.s 			page 15


 111:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Increment the number of attempts to put this mutex.  */
 112:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     mutex_ptr -> tx_mutex_performance_put_count++;
 113:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 114:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 115:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* If trace is enabled, insert this event into the trace buffer.  */
 116:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_TRACE_IN_LINE_INSERT(TX_TRACE_MUTEX_PUT, mutex_ptr, TX_POINTER_TO_ULONG_CONVERT(mutex_ptr ->
 117:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 118:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Log this kernel call.  */
 119:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     TX_EL_MUTEX_PUT_INSERT
 120:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 121:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Determine if this mutex is owned.  */
 122:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
  96              		.loc 1 122 5 is_stmt 1 view .LVU29
  97              		.loc 1 122 19 is_stmt 0 view .LVU30
  98 000a 8568     		ldr	r5, [r0, #8]
  99              		.loc 1 122 8 view .LVU31
 100 000c 002D     		cmp	r5, #0
 101 000e 00F0F580 		beq	.L2
 102 0012 0446     		mov	r4, r0
 123:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     {
 124:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 125:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Pickup the owning thread pointer.  */
 126:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         thread_ptr =  mutex_ptr -> tx_mutex_owner;
 103              		.loc 1 126 9 is_stmt 1 view .LVU32
 104              		.loc 1 126 20 is_stmt 0 view .LVU33
 105 0014 C268     		ldr	r2, [r0, #12]
 106              	.LVL4:
 127:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 128:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Pickup thread pointer.  */
 129:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         TX_THREAD_GET_CURRENT(current_thread)
 107              		.loc 1 129 9 is_stmt 1 view .LVU34
 108 0016 7C49     		ldr	r1, .L40
 109 0018 0968     		ldr	r1, [r1]
 110              	.LVL5:
 130:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 131:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Check to see if the mutex is owned by the calling thread.  */
 132:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         if (mutex_ptr -> tx_mutex_owner != current_thread)
 111              		.loc 1 132 9 view .LVU35
 112              		.loc 1 132 12 is_stmt 0 view .LVU36
 113 001a 8A42     		cmp	r2, r1
 114 001c 02D0     		beq	.L3
 133:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 134:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 135:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Determine if the preempt disable flag is set, indicating that
 136:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                the caller is not the application but from ThreadX. In such
 137:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                cases, the thread mutex owner does not need to match.  */
 138:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             if (_tx_thread_preempt_disable == ((UINT) 0))
 115              		.loc 1 138 13 is_stmt 1 view .LVU37
 116              		.loc 1 138 44 is_stmt 0 view .LVU38
 117 001e 7B49     		ldr	r1, .L40+4
 118              	.LVL6:
 119              		.loc 1 138 44 view .LVU39
 120 0020 0968     		ldr	r1, [r1]
 121              		.loc 1 138 16 view .LVU40
 122 0022 31B1     		cbz	r1, .L30
 123              	.L3:
 124              	.LVL7:
ARM GAS  /tmp/ccREOhLd.s 			page 16


 139:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 140:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 141:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Invalid mutex release.  */
 142:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 143:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Restore interrupts.  */
 144:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 TX_RESTORE
 145:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 146:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Caller does not own the mutex.  */
 147:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 status =  TX_NOT_OWNED;
 148:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 149:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         }
 150:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 151:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Determine if we should continue.  */
 152:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         if (status == TX_NOT_DONE)
 153:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 154:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 155:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Decrement the mutex ownership count.  */
 156:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             mutex_ptr -> tx_mutex_ownership_count--;
 125              		.loc 1 156 13 is_stmt 1 view .LVU41
 126              		.loc 1 156 50 is_stmt 0 view .LVU42
 127 0024 013D     		subs	r5, r5, #1
 128 0026 A560     		str	r5, [r4, #8]
 157:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 158:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             /* Determine if the mutex is still owned by the current thread.  */
 159:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             if (mutex_ptr -> tx_mutex_ownership_count != ((UINT) 0))
 129              		.loc 1 159 13 is_stmt 1 view .LVU43
 130              		.loc 1 159 16 is_stmt 0 view .LVU44
 131 0028 3DB1     		cbz	r5, .L5
 160:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 161:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 162:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Restore interrupts.  */
 163:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 TX_RESTORE
 132              		.loc 1 163 17 is_stmt 1 view .LVU45
 133              	.LVL8:
 134              	.LBB50:
 135              	.LBI50:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 136              		.loc 2 568 55 view .LVU46
 137              	.LBB51:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 138              		.loc 2 574 5 view .LVU47
 139              		.syntax unified
 140              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 141 002a 83F31088 		MSR  PRIMASK,r3
 142              	@ 0 "" 2
 143              	.LVL9:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 144              		.loc 2 574 5 is_stmt 0 view .LVU48
 145              		.thumb
 146              		.syntax unified
 147              	.LBE51:
 148              	.LBE50:
 164:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 165:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Mutex is still owned, just return successful status.  */
 166:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 status =  TX_SUCCESS;
 149              		.loc 1 166 17 is_stmt 1 view .LVU49
 150              		.loc 1 166 24 is_stmt 0 view .LVU50
ARM GAS  /tmp/ccREOhLd.s 			page 17


 151 002e 0025     		movs	r5, #0
 152 0030 E7E0     		b	.L1
 153              	.LVL10:
 154              	.L30:
 144:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 155              		.loc 1 144 17 is_stmt 1 view .LVU51
 156              	.LBB52:
 157              	.LBI52:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 158              		.loc 2 568 55 view .LVU52
 159              	.LBB53:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 160              		.loc 2 574 5 view .LVU53
 161              		.syntax unified
 162              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 163 0032 83F31088 		MSR  PRIMASK,r3
 164              	@ 0 "" 2
 165              	.LVL11:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 166              		.loc 2 574 5 is_stmt 0 view .LVU54
 167              		.thumb
 168              		.syntax unified
 169              	.LBE53:
 170              	.LBE52:
 147:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 171              		.loc 1 147 17 is_stmt 1 view .LVU55
 152:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         {
 172              		.loc 1 152 9 view .LVU56
 147:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 173              		.loc 1 147 24 is_stmt 0 view .LVU57
 174 0036 1E25     		movs	r5, #30
 175 0038 E3E0     		b	.L1
 176              	.LVL12:
 177              	.L5:
 167:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 168:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             else
 169:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             {
 170:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 171:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 /* Check for a NULL thread pointer, which can only happen during initialization.   
 172:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 if (thread_ptr == TX_NULL)
 178              		.loc 1 172 17 is_stmt 1 view .LVU58
 179              		.loc 1 172 20 is_stmt 0 view .LVU59
 180 003a 002A     		cmp	r2, #0
 181 003c 47D0     		beq	.L31
 173:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 {
 174:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 175:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Restore interrupts.  */
 176:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     TX_RESTORE
 177:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 178:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Mutex is now available, return successful status.  */
 179:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     status =  TX_SUCCESS;
 180:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 181:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 else
 182:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 {
 183:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 184:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* The mutex is now available.   */
 185:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/ccREOhLd.s 			page 18


 186:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Remove this mutex from the owned mutex list.  */
 187:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 188:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Decrement the ownership count.  */
 189:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     thread_ptr -> tx_thread_owned_mutex_count--;
 182              		.loc 1 189 21 is_stmt 1 view .LVU60
 183              		.loc 1 189 32 is_stmt 0 view .LVU61
 184 003e D2F8A010 		ldr	r1, [r2, #160]
 185              		.loc 1 189 62 view .LVU62
 186 0042 0139     		subs	r1, r1, #1
 187 0044 C2F8A010 		str	r1, [r2, #160]
 190:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 191:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if this mutex was the only one on the list.  */
 192:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (thread_ptr -> tx_thread_owned_mutex_count == ((UINT) 0))
 188              		.loc 1 192 21 is_stmt 1 view .LVU63
 189              		.loc 1 192 24 is_stmt 0 view .LVU64
 190 0048 0029     		cmp	r1, #0
 191 004a 43D1     		bne	.L7
 193:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 194:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 195:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Yes, the list is empty.  Simply set the head pointer to NULL.  */
 196:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         thread_ptr -> tx_thread_owned_mutex_list =  TX_NULL;
 192              		.loc 1 196 25 is_stmt 1 view .LVU65
 193              		.loc 1 196 66 is_stmt 0 view .LVU66
 194 004c C2F8A410 		str	r1, [r2, #164]
 195              	.LVL13:
 196              	.L8:
 197:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 198:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     else
 199:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 200:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 201:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* No, there are more mutexes on the list.  */
 202:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 203:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Link-up the neighbors.  */
 204:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex =                             mutex_ptr -> tx_mutex_owned_next;
 205:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 206:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 207:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 208:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 209:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* See if we have to update the created list head pointer.  */
 210:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (thread_ptr -> tx_thread_owned_mutex_list == mutex_ptr)
 211:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 212:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 213:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Yes, move the head pointer to the next link. */
 214:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_owned_mutex_list =  next_mutex;
 215:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 216:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 217:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 218:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if the simple, non-suspension, non-priority inheritance case is pr
 219:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 197              		.loc 1 219 21 is_stmt 1 view .LVU67
 198              		.loc 1 219 35 is_stmt 0 view .LVU68
 199 0050 A169     		ldr	r1, [r4, #24]
 200              		.loc 1 219 24 view .LVU69
 201 0052 0029     		cmp	r1, #0
 202 0054 49D0     		beq	.L32
 203              	.L9:
 204              	.LVL14:
ARM GAS  /tmp/ccREOhLd.s 			page 19


 220:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 221:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 222:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Is this a priority inheritance mutex?  */
 223:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_inherit == TX_FALSE)
 224:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 225:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 226:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Yes, we are done - set the mutex owner to NULL.   */
 227:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =  TX_NULL;
 228:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 229:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 230:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 231:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 232:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mutex is now available, return successful status.  */
 233:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
 234:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 235:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 236:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 237:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     /* Determine if the processing is complete.  */
 238:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     if (status == TX_NOT_DONE)
 205              		.loc 1 238 21 is_stmt 1 view .LVU70
 239:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 240:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 241:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Initialize original owner and thread priority.  */
 242:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_owner =      TX_NULL;
 206              		.loc 1 242 25 view .LVU71
 243:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_priority =   thread_ptr -> tx_thread_user_priority;
 207              		.loc 1 243 25 view .LVU72
 208              		.loc 1 243 38 is_stmt 0 view .LVU73
 209 0056 D2F89470 		ldr	r7, [r2, #148]
 210              	.LVL15:
 244:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 245:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Does this mutex support priority inheritance?  */
 246:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 211              		.loc 1 246 25 is_stmt 1 view .LVU74
 212              		.loc 1 246 39 is_stmt 0 view .LVU75
 213 005a 2169     		ldr	r1, [r4, #16]
 214              		.loc 1 246 28 view .LVU76
 215 005c 0129     		cmp	r1, #1
 216 005e 4DD0     		beq	.L33
 217              	.LVL16:
 218              	.L10:
 247:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 248:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 249:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 250:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 251:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 252:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 253:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 254:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 255:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 256:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 257:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 258:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Default the inheritance priority to disabled.  */
 259:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             inheritance_priority =  ((UINT) TX_MAX_PRIORITIES);
 260:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 261:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Search the owned mutexes for this thread to determine the highest pr
 262:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                former mutex owner to return to.  */
ARM GAS  /tmp/ccREOhLd.s 			page 20


 263:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             next_mutex =  thread_ptr -> tx_thread_owned_mutex_list;
 264:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 265:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 266:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 267:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Does this mutex support priority inheritance?  */
 268:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (next_mutex -> tx_mutex_inherit == TX_TRUE)
 269:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 270:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 271:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if highest priority field of the mutex is higher t
 272:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                        restore.  */
 273:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (next_mutex -> tx_mutex_highest_priority_waiting < inheritan
 274:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 275:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 276:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Use this priority to return releasing thread to.  */
 277:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         inheritance_priority =   next_mutex -> tx_mutex_highest_pri
 278:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 279:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 280:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 281:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Move mutex pointer to the next mutex in the list.  */
 282:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex =  next_mutex -> tx_mutex_owned_next;
 283:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 284:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Are we at the end of the list?  */
 285:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (next_mutex == thread_ptr -> tx_thread_owned_mutex_list)
 286:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 287:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 288:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Yes, set the next mutex to NULL.  */
 289:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     next_mutex =  TX_NULL;
 290:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 291:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 292:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 293:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 294:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 295:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Disable interrupts.  */
 296:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_DISABLE
 297:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 298:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Undo the temporarily preemption disable.  */
 299:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable--;
 300:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 301:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 302:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set the inherit priority to that of the highest priority thread wait
 303:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_inherit_priority =  inheritance_priority;
 304:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 305:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if the inheritance priority is less than the default old p
 306:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (inheritance_priority < old_priority)
 307:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 308:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 309:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, update the old priority.  */
 310:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 old_priority =  inheritance_priority;
 311:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 312:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 313:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 314:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Determine if priority inheritance is in effect and there are one or more
 315:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                            threads suspended on the mutex.  */
 316:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_suspended_count > ((UINT) 1))
 219              		.loc 1 316 25 is_stmt 1 view .LVU77
 220              		.loc 1 316 39 is_stmt 0 view .LVU78
 221 0060 E269     		ldr	r2, [r4, #28]
ARM GAS  /tmp/ccREOhLd.s 			page 21


 222              	.LVL17:
 223              		.loc 1 316 28 view .LVU79
 224 0062 012A     		cmp	r2, #1
 225 0064 02D9     		bls	.L15
 317:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 318:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 319:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Is priority inheritance in effect?  */
 320:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 226              		.loc 1 320 29 is_stmt 1 view .LVU80
 227              		.loc 1 320 43 is_stmt 0 view .LVU81
 228 0066 2269     		ldr	r2, [r4, #16]
 229              		.loc 1 320 32 view .LVU82
 230 0068 012A     		cmp	r2, #1
 231 006a 6BD0     		beq	.L34
 232              	.LVL18:
 233              	.L15:
 321:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 322:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 323:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, this code is simply to ensure the highest priority thread i
 324:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    at the front of the suspension list.  */
 325:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 326:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 327:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 328:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Temporarily disable preemption.  */
 329:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_thread_preempt_disable++;
 330:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 331:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore interrupts.  */
 332:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_RESTORE
 333:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 334:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 335:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Call the mutex prioritize processing to ensure the
 336:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    highest priority thread is resumed.  */
 337:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 338:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 do
 339:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 340:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     status =  _tx_mutex_prioritize(mutex_ptr);
 341:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 } while (status != TX_SUCCESS);
 342:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 343:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_mutex_prioritize(mutex_ptr);
 344:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 345:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 346:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* At this point, the highest priority thread is at the
 347:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    front of the suspension list.  */
 348:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 349:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Optional processing extension.  */
 350:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_MUTEX_PUT_EXTENSION_1
 351:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 352:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 353:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 354:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Disable interrupts.  */
 355:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 TX_DISABLE
 356:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 357:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Back off the preemption disable.  */
 358:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_thread_preempt_disable--;
 359:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 360:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 361:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
ARM GAS  /tmp/ccREOhLd.s 			page 22


 362:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 363:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         /* Now determine if there are any threads still waiting on the mutex.  */
 364:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         if (mutex_ptr -> tx_mutex_suspension_list == TX_NULL)
 234              		.loc 1 364 25 is_stmt 1 view .LVU83
 235              		.loc 1 364 39 is_stmt 0 view .LVU84
 236 006c A669     		ldr	r6, [r4, #24]
 237              		.loc 1 364 28 view .LVU85
 238 006e 002E     		cmp	r6, #0
 239 0070 78D0     		beq	.L35
 365:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 366:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 367:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* No, there are no longer any threads waiting on the mutex.  */
 368:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 369:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 370:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 371:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 372:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 373:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 374:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 375:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 376:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 377:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 378:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mutex is not owned, but it is possible that a thread that
 379:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                caused a priority inheritance to occur is no longer waiting
 380:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                on the mutex.  */
 381:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 382:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Setup the highest priority waiting thread.  */
 383:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRIORIT
 384:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 385:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if we need to restore priority.  */
 386:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if ((mutex_ptr -> tx_mutex_owner) -> tx_thread_priority != old_priority
 387:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 388:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 389:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, restore the priority of thread.  */
 390:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 _tx_mutex_priority_change(mutex_ptr -> tx_mutex_owner, old_priority
 391:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 392:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 393:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifndef TX_NOT_INTERRUPTABLE
 394:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 395:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Disable interrupts again.  */
 396:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_DISABLE
 397:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 398:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Back off the preemption disable.  */
 399:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable--;
 400:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 401:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 402:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set the mutex owner to NULL.  */
 403:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =  TX_NULL;
 404:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 405:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 406:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 407:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 408:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Check for preemption.  */
 409:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_preempt_check();
 410:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 411:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Set status to success.  */
 412:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
ARM GAS  /tmp/ccREOhLd.s 			page 23


 413:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 414:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         else
 415:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 416:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 417:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Pickup the thread at the front of the suspension list.  */
 418:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr =  mutex_ptr -> tx_mutex_suspension_list;
 240              		.loc 1 418 29 is_stmt 1 view .LVU86
 241              	.LVL19:
 419:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 420:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Save the previous ownership information, if inheritance is
 421:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                in effect.  */
 422:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 242              		.loc 1 422 29 view .LVU87
 243              		.loc 1 422 43 is_stmt 0 view .LVU88
 244 0072 2269     		ldr	r2, [r4, #16]
 245              		.loc 1 422 32 view .LVU89
 246 0074 012A     		cmp	r2, #1
 247 0076 00F09380 		beq	.L36
 242:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         old_priority =   thread_ptr -> tx_thread_user_priority;
 248              		.loc 1 242 35 view .LVU90
 249 007a 4FF00008 		mov	r8, #0
 250              	.LVL20:
 251              	.L18:
 423:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 424:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 425:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Remember the old mutex owner.  */
 426:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 old_owner =  mutex_ptr -> tx_mutex_owner;
 427:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 428:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup owner thread priority information.  */
 429:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_original_priority =   thread_ptr -> tx_thread
 430:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 431:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup the highest priority waiting thread.  */
 432:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_highest_priority_waiting =  (UINT) TX_MAX_PRI
 433:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 434:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 435:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine how many mutexes are owned by this thread.  */
 436:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             owned_count =  thread_ptr -> tx_thread_owned_mutex_count;
 252              		.loc 1 436 29 is_stmt 1 view .LVU91
 253              		.loc 1 436 41 is_stmt 0 view .LVU92
 254 007e D6F8A020 		ldr	r2, [r6, #160]
 255              	.LVL21:
 437:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 438:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if this thread owns any other mutexes that have priority i
 439:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (owned_count == ((UINT) 0))
 256              		.loc 1 439 29 is_stmt 1 view .LVU93
 257              		.loc 1 439 32 is_stmt 0 view .LVU94
 258 0082 002A     		cmp	r2, #0
 259 0084 40F09380 		bne	.L19
 440:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 441:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 442:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* The owned mutex list is empty.  Add mutex to empty list.  */
 443:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 thread_ptr -> tx_thread_owned_mutex_list =     mutex_ptr;
 260              		.loc 1 443 33 is_stmt 1 view .LVU95
 261              		.loc 1 443 74 is_stmt 0 view .LVU96
 262 0088 C6F8A440 		str	r4, [r6, #164]
 444:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =             mutex_ptr;
 263              		.loc 1 444 33 is_stmt 1 view .LVU97
ARM GAS  /tmp/ccREOhLd.s 			page 24


 264              		.loc 1 444 66 is_stmt 0 view .LVU98
 265 008c E462     		str	r4, [r4, #44]
 445:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_previous =         mutex_ptr;
 266              		.loc 1 445 33 is_stmt 1 view .LVU99
 267              		.loc 1 445 70 is_stmt 0 view .LVU100
 268 008e 2463     		str	r4, [r4, #48]
 269              	.L20:
 446:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 447:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             else
 448:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 449:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 450:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Non-empty list. Link up the mutex.  */
 451:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 452:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Pickup tail pointer.  */
 453:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex =                            thread_ptr -> tx_thread_own
 454:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 455:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 456:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Place the owned mutex in the list.  */
 457:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_mutex -> tx_mutex_owned_previous =  mutex_ptr;
 458:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 459:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 460:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Setup this mutex's next and previous created links.  */
 461:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_previous =   previous_mutex;
 462:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 463:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 464:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 465:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Increment the number of mutexes owned counter.  */
 466:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_owned_mutex_count =  owned_count + ((UINT) 1);
 270              		.loc 1 466 29 is_stmt 1 view .LVU101
 271              		.loc 1 466 86 is_stmt 0 view .LVU102
 272 0090 0132     		adds	r2, r2, #1
 273              	.LVL22:
 274              		.loc 1 466 71 view .LVU103
 275 0092 C6F8A020 		str	r2, [r6, #160]
 467:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 468:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Mark the Mutex as owned and fill in the corresponding information.  
 469:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_ownership_count =  (UINT) 1;
 276              		.loc 1 469 29 is_stmt 1 view .LVU104
 277              		.loc 1 469 67 is_stmt 0 view .LVU105
 278 0096 0122     		movs	r2, #1
 279              	.LVL23:
 280              		.loc 1 469 67 view .LVU106
 281 0098 A260     		str	r2, [r4, #8]
 282              	.LVL24:
 470:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_owner =            thread_ptr;
 283              		.loc 1 470 29 is_stmt 1 view .LVU107
 284              		.loc 1 470 57 is_stmt 0 view .LVU108
 285 009a E660     		str	r6, [r4, #12]
 471:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 472:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Remove the suspended thread from the list.  */
 473:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 474:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Decrement the suspension count.  */
 475:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             mutex_ptr -> tx_mutex_suspended_count--;
 286              		.loc 1 475 29 is_stmt 1 view .LVU109
 287              		.loc 1 475 39 is_stmt 0 view .LVU110
 288 009c E269     		ldr	r2, [r4, #28]
 289              		.loc 1 475 66 view .LVU111
ARM GAS  /tmp/ccREOhLd.s 			page 25


 290 009e 013A     		subs	r2, r2, #1
 291 00a0 E261     		str	r2, [r4, #28]
 476:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 477:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Pickup the suspended count.  */
 478:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             suspended_count =  mutex_ptr -> tx_mutex_suspended_count;
 292              		.loc 1 478 29 is_stmt 1 view .LVU112
 293              	.LVL25:
 479:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 480:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* See if this is the only suspended thread on the list.  */
 481:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (suspended_count == TX_NO_SUSPENSIONS)
 294              		.loc 1 481 29 view .LVU113
 295              		.loc 1 481 32 is_stmt 0 view .LVU114
 296 00a2 002A     		cmp	r2, #0
 297 00a4 40F08B80 		bne	.L21
 482:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 483:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 484:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, the only suspended thread.  */
 485:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 486:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the head pointer.  */
 487:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =  TX_NULL;
 298              		.loc 1 487 33 is_stmt 1 view .LVU115
 299              		.loc 1 487 71 is_stmt 0 view .LVU116
 300 00a8 A261     		str	r2, [r4, #24]
 301              	.LVL26:
 302              	.L22:
 488:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 489:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             else
 490:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 491:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 492:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* At least one more thread is on the same expiration list.  */
 493:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 494:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the list head pointer.  */
 495:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread =                                  thread_ptr -> tx_thr
 496:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 497:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 498:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Update the links of the adjacent threads.  */
 499:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread =                              thread_ptr -> tx_thr
 500:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 501:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 502:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 503:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 504:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Prepare for resumption of the first thread.  */
 505:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 506:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Clear cleanup routine to avoid timeout.  */
 507:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 303              		.loc 1 507 29 is_stmt 1 view .LVU117
 304              		.loc 1 507 69 is_stmt 0 view .LVU118
 305 00aa 0022     		movs	r2, #0
 306 00ac B266     		str	r2, [r6, #104]
 508:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 509:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Put return status into the thread control block.  */
 510:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 307              		.loc 1 510 29 is_stmt 1 view .LVU119
 308              		.loc 1 510 68 is_stmt 0 view .LVU120
 309 00ae C6F88420 		str	r2, [r6, #132]
 511:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 512:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_NOT_INTERRUPTABLE
ARM GAS  /tmp/ccREOhLd.s 			page 26


 513:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 514:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if priority inheritance is enabled for this mutex.  */
 515:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 516:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 517:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 518:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, priority inheritance is requested.  */
 519:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 520:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if there are any more threads still suspended on the m
 521:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (mutex_ptr -> tx_mutex_suspended_count != ((ULONG) 0))
 522:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 523:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 524:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there are more than one thread suspended on the
 525:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (mutex_ptr -> tx_mutex_suspended_count > ((ULONG) 1))
 526:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 527:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 528:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* If so, prioritize the list so the highest priority threa
 529:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                            front of the suspension list.  */
 530:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 531:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         do
 532:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         {
 533:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                             status =  _tx_mutex_prioritize(mutex_ptr);
 534:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         } while (status != TX_SUCCESS);
 535:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 536:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         _tx_mutex_prioritize(mutex_ptr);
 537:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 538:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 539:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 540:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Now, pickup the list head and set the priority.  */
 541:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 542:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there still are threads suspended for this mute
 543:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 544:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 545:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 546:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 547:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Setup the highest priority thread waiting on this mutex.
 548:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended
 549:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 550:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 551:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 552:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore previous priority needs to be restored after priority
 553:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    inheritance.  */
 554:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 555:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if we need to restore priority.  */
 556:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (old_owner -> tx_thread_priority != old_priority)
 557:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 558:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 559:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore priority of thread.  */
 560:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_priority_change(old_owner, old_priority);
 561:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 562:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 563:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 564:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Resume the thread!  */
 565:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_ni_resume(thread_ptr);
 566:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 567:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 568:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 569:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
ARM GAS  /tmp/ccREOhLd.s 			page 27


 570:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 571:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Temporarily disable preemption.  */
 572:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_preempt_disable++;
 310              		.loc 1 572 29 is_stmt 1 view .LVU121
 311              		.loc 1 572 55 is_stmt 0 view .LVU122
 312 00b2 5649     		ldr	r1, .L40+4
 313 00b4 0A68     		ldr	r2, [r1]
 314 00b6 0132     		adds	r2, r2, #1
 315 00b8 0A60     		str	r2, [r1]
 573:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 574:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Restore interrupts.  */
 575:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             TX_RESTORE
 316              		.loc 1 575 29 is_stmt 1 view .LVU123
 317              	.LVL27:
 318              	.LBB54:
 319              	.LBI54:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 320              		.loc 2 568 55 view .LVU124
 321              	.LBB55:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 322              		.loc 2 574 5 view .LVU125
 323              		.syntax unified
 324              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 325 00ba 83F31088 		MSR  PRIMASK,r3
 326              	@ 0 "" 2
 327              	.LVL28:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 328              		.loc 2 574 5 is_stmt 0 view .LVU126
 329              		.thumb
 330              		.syntax unified
 331              	.LBE55:
 332              	.LBE54:
 576:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 577:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Determine if priority inheritance is enabled for this mutex.  */
 578:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             if (mutex_ptr -> tx_mutex_inherit == TX_TRUE)
 333              		.loc 1 578 29 is_stmt 1 view .LVU127
 334              		.loc 1 578 43 is_stmt 0 view .LVU128
 335 00be 2369     		ldr	r3, [r4, #16]
 336              	.LVL29:
 337              		.loc 1 578 32 view .LVU129
 338 00c0 012B     		cmp	r3, #1
 339 00c2 00F08280 		beq	.L37
 340              	.LVL30:
 341              	.L23:
 579:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 580:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 581:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Yes, priority inheritance is requested.  */
 582:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 583:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Determine if there are any more threads still suspended on the m
 584:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (mutex_ptr -> tx_mutex_suspended_count != TX_NO_SUSPENSIONS)
 585:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 586:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 587:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Prioritize the list so the highest priority thread is placed
 588:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                        front of the suspension list.  */
 589:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #ifdef TX_MISRA_ENABLE
 590:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     do
 591:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
ARM GAS  /tmp/ccREOhLd.s 			page 28


 592:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         status =  _tx_mutex_prioritize(mutex_ptr);
 593:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     } while (status != TX_SUCCESS);
 594:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #else
 595:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_prioritize(mutex_ptr);
 596:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 597:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 598:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Now, pickup the list head and set the priority.  */
 599:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 600:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Optional processing extension.  */
 601:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_MUTEX_PUT_EXTENSION_2
 602:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 603:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Disable interrupts.  */
 604:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_DISABLE
 605:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 606:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Determine if there still are threads suspended for this mute
 607:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     suspended_thread =  mutex_ptr -> tx_mutex_suspension_list;
 608:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 609:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 610:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 611:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         /* Setup the highest priority thread waiting on this mutex.
 612:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                         mutex_ptr -> tx_mutex_highest_priority_waiting =  suspended
 613:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 614:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 615:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore interrupts.  */
 616:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     TX_RESTORE
 617:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 618:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 619:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Restore previous priority needs to be restored after priority
 620:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                    inheritance.  */
 621:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 622:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 /* Is the priority different?  */
 623:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 if (old_owner -> tx_thread_priority != old_priority)
 624:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 625:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 626:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     /* Restore the priority of thread.  */
 627:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     _tx_mutex_priority_change(old_owner, old_priority);
 628:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 629:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 630:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 631:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Resume thread.  */
 632:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             _tx_thread_system_resume(thread_ptr);
 342              		.loc 1 632 29 is_stmt 1 view .LVU130
 343 00c6 3046     		mov	r0, r6
 344 00c8 FFF7FEFF 		bl	_tx_thread_system_resume
 345              	.LVL31:
 633:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 634:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 635:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             /* Return a successful status.  */
 636:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             status =  TX_SUCCESS;
 346              		.loc 1 636 29 view .LVU131
 347              		.loc 1 636 29 is_stmt 0 view .LVU132
 348 00cc 99E0     		b	.L1
 349              	.LVL32:
 350              	.L31:
 176:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 351              		.loc 1 176 21 is_stmt 1 view .LVU133
 352              	.LBB56:
ARM GAS  /tmp/ccREOhLd.s 			page 29


 353              	.LBI56:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 354              		.loc 2 568 55 view .LVU134
 355              	.LBB57:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 356              		.loc 2 574 5 view .LVU135
 357              		.syntax unified
 358              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 359 00ce 83F31088 		MSR  PRIMASK,r3
 360              	@ 0 "" 2
 361              	.LVL33:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 362              		.loc 2 574 5 is_stmt 0 view .LVU136
 363              		.thumb
 364              		.syntax unified
 365              	.LBE57:
 366              	.LBE56:
 179:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 367              		.loc 1 179 21 is_stmt 1 view .LVU137
 179:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
 368              		.loc 1 179 21 is_stmt 0 view .LVU138
 369 00d2 96E0     		b	.L1
 370              	.LVL34:
 371              	.L7:
 204:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 372              		.loc 1 204 25 is_stmt 1 view .LVU139
 204:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex =                         mutex_ptr -> tx_mutex_owned_previo
 373              		.loc 1 204 36 is_stmt 0 view .LVU140
 374 00d4 E16A     		ldr	r1, [r4, #44]
 375              	.LVL35:
 205:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 376              		.loc 1 205 25 is_stmt 1 view .LVU141
 205:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         next_mutex -> tx_mutex_owned_previous =  previous_mutex;
 377              		.loc 1 205 40 is_stmt 0 view .LVU142
 378 00d6 206B     		ldr	r0, [r4, #48]
 379              	.LVL36:
 206:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 380              		.loc 1 206 25 is_stmt 1 view .LVU143
 206:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         previous_mutex -> tx_mutex_owned_next =  next_mutex;
 381              		.loc 1 206 63 is_stmt 0 view .LVU144
 382 00d8 0863     		str	r0, [r1, #48]
 207:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 383              		.loc 1 207 25 is_stmt 1 view .LVU145
 207:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 384              		.loc 1 207 63 is_stmt 0 view .LVU146
 385 00da C162     		str	r1, [r0, #44]
 210:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 386              		.loc 1 210 25 is_stmt 1 view .LVU147
 210:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 387              		.loc 1 210 40 is_stmt 0 view .LVU148
 388 00dc D2F8A400 		ldr	r0, [r2, #164]
 389              	.LVL37:
 210:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 390              		.loc 1 210 28 view .LVU149
 391 00e0 A042     		cmp	r0, r4
 392 00e2 B5D1     		bne	.L8
 214:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
ARM GAS  /tmp/ccREOhLd.s 			page 30


 393              		.loc 1 214 29 is_stmt 1 view .LVU150
 214:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 394              		.loc 1 214 70 is_stmt 0 view .LVU151
 395 00e4 C2F8A410 		str	r1, [r2, #164]
 396 00e8 B2E7     		b	.L8
 397              	.LVL38:
 398              	.L32:
 223:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 399              		.loc 1 223 25 is_stmt 1 view .LVU152
 223:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 400              		.loc 1 223 39 is_stmt 0 view .LVU153
 401 00ea 2169     		ldr	r1, [r4, #16]
 223:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         {
 402              		.loc 1 223 28 view .LVU154
 403 00ec 0029     		cmp	r1, #0
 404 00ee B2D1     		bne	.L9
 227:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 405              		.loc 1 227 29 is_stmt 1 view .LVU155
 227:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 406              		.loc 1 227 57 is_stmt 0 view .LVU156
 407 00f0 0022     		movs	r2, #0
 408              	.LVL39:
 227:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 409              		.loc 1 227 57 view .LVU157
 410 00f2 E260     		str	r2, [r4, #12]
 230:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 411              		.loc 1 230 29 is_stmt 1 view .LVU158
 412              	.LVL40:
 413              	.LBB58:
 414              	.LBI58:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 415              		.loc 2 568 55 view .LVU159
 416              	.LBB59:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 417              		.loc 2 574 5 view .LVU160
 418              		.syntax unified
 419              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 420 00f4 83F31088 		MSR  PRIMASK,r3
 421              	@ 0 "" 2
 422              	.LVL41:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 423              		.loc 2 574 5 is_stmt 0 view .LVU161
 424              		.thumb
 425              		.syntax unified
 426              	.LBE59:
 427              	.LBE58:
 233:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 428              		.loc 1 233 29 is_stmt 1 view .LVU162
 238:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     {
 429              		.loc 1 238 21 view .LVU163
 233:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 430              		.loc 1 233 36 is_stmt 0 view .LVU164
 431 00f8 0D46     		mov	r5, r1
 432 00fa 82E0     		b	.L1
 433              	.LVL42:
 434              	.L33:
 252:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/ccREOhLd.s 			page 31


 435              		.loc 1 252 29 is_stmt 1 view .LVU165
 252:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 436              		.loc 1 252 55 is_stmt 0 view .LVU166
 437 00fc 4348     		ldr	r0, .L40+4
 438 00fe 0168     		ldr	r1, [r0]
 439 0100 0131     		adds	r1, r1, #1
 440 0102 0160     		str	r1, [r0]
 255:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 441              		.loc 1 255 29 is_stmt 1 view .LVU167
 442              	.LVL43:
 443              	.LBB60:
 444              	.LBI60:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 445              		.loc 2 568 55 view .LVU168
 446              	.LBB61:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 447              		.loc 2 574 5 view .LVU169
 448              		.syntax unified
 449              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 450 0104 83F31088 		MSR  PRIMASK,r3
 451              	@ 0 "" 2
 452              	.LVL44:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 453              		.loc 2 574 5 is_stmt 0 view .LVU170
 454              		.thumb
 455              		.syntax unified
 456              	.LBE61:
 457              	.LBE60:
 259:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 458              		.loc 1 259 29 is_stmt 1 view .LVU171
 263:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 459              		.loc 1 263 29 view .LVU172
 263:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 460              		.loc 1 263 40 is_stmt 0 view .LVU173
 461 0108 D2F8A400 		ldr	r0, [r2, #164]
 462              	.LVL45:
 264:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 463              		.loc 1 264 29 is_stmt 1 view .LVU174
 263:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             while (next_mutex != TX_NULL)
 464              		.loc 1 263 40 is_stmt 0 view .LVU175
 465 010c 0346     		mov	r3, r0
 466              	.LVL46:
 259:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 467              		.loc 1 259 50 view .LVU176
 468 010e 2026     		movs	r6, #32
 264:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 469              		.loc 1 264 35 view .LVU177
 470 0110 02E0     		b	.L11
 471              	.LVL47:
 472              	.L12:
 282:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 473              		.loc 1 282 33 is_stmt 1 view .LVU178
 282:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 474              		.loc 1 282 44 is_stmt 0 view .LVU179
 475 0112 DB6A     		ldr	r3, [r3, #44]
 476              	.LVL48:
 285:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
ARM GAS  /tmp/ccREOhLd.s 			page 32


 477              		.loc 1 285 33 is_stmt 1 view .LVU180
 285:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 478              		.loc 1 285 36 is_stmt 0 view .LVU181
 479 0114 9842     		cmp	r0, r3
 480 0116 08D0     		beq	.L13
 481              	.LVL49:
 482              	.L11:
 264:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 483              		.loc 1 264 47 is_stmt 1 view .LVU182
 484 0118 3BB1     		cbz	r3, .L13
 268:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 485              		.loc 1 268 33 view .LVU183
 268:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 486              		.loc 1 268 48 is_stmt 0 view .LVU184
 487 011a 1969     		ldr	r1, [r3, #16]
 268:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 488              		.loc 1 268 36 view .LVU185
 489 011c 0129     		cmp	r1, #1
 490 011e F8D1     		bne	.L12
 273:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 491              		.loc 1 273 37 is_stmt 1 view .LVU186
 273:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 492              		.loc 1 273 52 is_stmt 0 view .LVU187
 493 0120 996A     		ldr	r1, [r3, #40]
 273:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 494              		.loc 1 273 40 view .LVU188
 495 0122 B142     		cmp	r1, r6
 496 0124 F5D2     		bcs	.L12
 277:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 497              		.loc 1 277 62 view .LVU189
 498 0126 0E46     		mov	r6, r1
 499              	.LVL50:
 277:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 500              		.loc 1 277 62 view .LVU190
 501 0128 F3E7     		b	.L12
 502              	.LVL51:
 503              	.L13:
 296:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 504              		.loc 1 296 29 is_stmt 1 view .LVU191
 505              	.LBB62:
 506              	.LBI62:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 507              		.loc 2 578 63 view .LVU192
 508              	.LBB63:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 509              		.loc 2 580 1 view .LVU193
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 510              		.loc 2 582 5 view .LVU194
 511              	.LBB64:
 512              	.LBI64:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 513              		.loc 2 545 63 view .LVU195
 514              	.LBB65:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 515              		.loc 2 547 1 view .LVU196
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 516              		.loc 2 551 5 view .LVU197
ARM GAS  /tmp/ccREOhLd.s 			page 33


 517              		.syntax unified
 518              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 519 012a EFF31083 		MRS  r3, PRIMASK 
 520              	@ 0 "" 2
 521              	.LVL52:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 522              		.loc 2 553 5 view .LVU198
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 523              		.loc 2 553 5 is_stmt 0 view .LVU199
 524              		.thumb
 525              		.syntax unified
 526              	.LBE65:
 527              	.LBE64:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 528              		.loc 2 587 5 is_stmt 1 view .LVU200
 529              		.syntax unified
 530              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 531 012e 72B6     		CPSID i
 532              	@ 0 "" 2
 533              		.loc 2 589 5 view .LVU201
 534              	.LVL53:
 535              		.loc 2 589 5 is_stmt 0 view .LVU202
 536              		.thumb
 537              		.syntax unified
 538              	.LBE63:
 539              	.LBE62:
 299:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 540              		.loc 1 299 29 is_stmt 1 view .LVU203
 299:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 541              		.loc 1 299 55 is_stmt 0 view .LVU204
 542 0130 3648     		ldr	r0, .L40+4
 543 0132 0168     		ldr	r1, [r0]
 544 0134 0139     		subs	r1, r1, #1
 545 0136 0160     		str	r1, [r0]
 303:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 546              		.loc 1 303 29 is_stmt 1 view .LVU205
 303:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 547              		.loc 1 303 70 is_stmt 0 view .LVU206
 548 0138 C2F89C60 		str	r6, [r2, #156]
 306:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 549              		.loc 1 306 29 is_stmt 1 view .LVU207
 306:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 550              		.loc 1 306 32 is_stmt 0 view .LVU208
 551 013c BE42     		cmp	r6, r7
 552 013e 8FD2     		bcs	.L10
 310:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 553              		.loc 1 310 46 view .LVU209
 554 0140 3746     		mov	r7, r6
 555              	.LVL54:
 310:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 556              		.loc 1 310 46 view .LVU210
 557 0142 8DE7     		b	.L10
 558              	.LVL55:
 559              	.L34:
 329:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 560              		.loc 1 329 33 is_stmt 1 view .LVU211
 329:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
ARM GAS  /tmp/ccREOhLd.s 			page 34


 561              		.loc 1 329 59 is_stmt 0 view .LVU212
 562 0144 314E     		ldr	r6, .L40+4
 563 0146 3268     		ldr	r2, [r6]
 564 0148 0132     		adds	r2, r2, #1
 565 014a 3260     		str	r2, [r6]
 332:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 566              		.loc 1 332 33 is_stmt 1 view .LVU213
 567              	.LVL56:
 568              	.LBB66:
 569              	.LBI66:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 570              		.loc 2 568 55 view .LVU214
 571              	.LBB67:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 572              		.loc 2 574 5 view .LVU215
 573              		.syntax unified
 574              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 575 014c 83F31088 		MSR  PRIMASK,r3
 576              	@ 0 "" 2
 577              	.LVL57:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 578              		.loc 2 574 5 is_stmt 0 view .LVU216
 579              		.thumb
 580              		.syntax unified
 581              	.LBE67:
 582              	.LBE66:
 343:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 583              		.loc 1 343 33 is_stmt 1 view .LVU217
 584 0150 2046     		mov	r0, r4
 585 0152 FFF7FEFF 		bl	_tx_mutex_prioritize
 586              	.LVL58:
 355:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 587              		.loc 1 355 33 view .LVU218
 588              	.LBB68:
 589              	.LBI68:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 590              		.loc 2 578 63 view .LVU219
 591              	.LBB69:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 592              		.loc 2 580 1 view .LVU220
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 593              		.loc 2 582 5 view .LVU221
 594              	.LBB70:
 595              	.LBI70:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 596              		.loc 2 545 63 view .LVU222
 597              	.LBB71:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 598              		.loc 2 547 1 view .LVU223
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 599              		.loc 2 551 5 view .LVU224
 600              		.syntax unified
 601              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 602 0156 EFF31083 		MRS  r3, PRIMASK 
 603              	@ 0 "" 2
 604              	.LVL59:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
ARM GAS  /tmp/ccREOhLd.s 			page 35


 605              		.loc 2 553 5 view .LVU225
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 606              		.loc 2 553 5 is_stmt 0 view .LVU226
 607              		.thumb
 608              		.syntax unified
 609              	.LBE71:
 610              	.LBE70:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 611              		.loc 2 587 5 is_stmt 1 view .LVU227
 612              		.syntax unified
 613              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 614 015a 72B6     		CPSID i
 615              	@ 0 "" 2
 616              		.loc 2 589 5 view .LVU228
 617              	.LVL60:
 618              		.loc 2 589 5 is_stmt 0 view .LVU229
 619              		.thumb
 620              		.syntax unified
 621              	.LBE69:
 622              	.LBE68:
 358:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 623              		.loc 1 358 33 is_stmt 1 view .LVU230
 358:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 624              		.loc 1 358 59 is_stmt 0 view .LVU231
 625 015c 3268     		ldr	r2, [r6]
 626 015e 013A     		subs	r2, r2, #1
 627 0160 3260     		str	r2, [r6]
 628 0162 83E7     		b	.L15
 629              	.LVL61:
 630              	.L35:
 372:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 631              		.loc 1 372 29 is_stmt 1 view .LVU232
 372:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 632              		.loc 1 372 55 is_stmt 0 view .LVU233
 633 0164 2949     		ldr	r1, .L40+4
 634 0166 0A68     		ldr	r2, [r1]
 635 0168 0132     		adds	r2, r2, #1
 636 016a 0A60     		str	r2, [r1]
 375:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 637              		.loc 1 375 29 is_stmt 1 view .LVU234
 638              	.LVL62:
 639              	.LBB72:
 640              	.LBI72:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 641              		.loc 2 568 55 view .LVU235
 642              	.LBB73:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 643              		.loc 2 574 5 view .LVU236
 644              		.syntax unified
 645              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 646 016c 83F31088 		MSR  PRIMASK,r3
 647              	@ 0 "" 2
 648              	.LVL63:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 649              		.loc 2 574 5 is_stmt 0 view .LVU237
 650              		.thumb
 651              		.syntax unified
ARM GAS  /tmp/ccREOhLd.s 			page 36


 652              	.LBE73:
 653              	.LBE72:
 383:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 654              		.loc 1 383 29 is_stmt 1 view .LVU238
 383:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 655              		.loc 1 383 76 is_stmt 0 view .LVU239
 656 0170 2023     		movs	r3, #32
 657              	.LVL64:
 383:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 658              		.loc 1 383 76 view .LVU240
 659 0172 A362     		str	r3, [r4, #40]
 386:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 660              		.loc 1 386 29 is_stmt 1 view .LVU241
 386:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 661              		.loc 1 386 44 is_stmt 0 view .LVU242
 662 0174 E068     		ldr	r0, [r4, #12]
 386:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 663              		.loc 1 386 63 view .LVU243
 664 0176 C36A     		ldr	r3, [r0, #44]
 386:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             {
 665              		.loc 1 386 32 view .LVU244
 666 0178 BB42     		cmp	r3, r7
 667 017a 0DD1     		bne	.L38
 668              	.L17:
 396:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 669              		.loc 1 396 29 is_stmt 1 view .LVU245
 670              	.LBB74:
 671              	.LBI74:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 672              		.loc 2 578 63 view .LVU246
 673              	.LBB75:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 674              		.loc 2 580 1 view .LVU247
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 675              		.loc 2 582 5 view .LVU248
 676              	.LBB76:
 677              	.LBI76:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 678              		.loc 2 545 63 view .LVU249
 679              	.LBB77:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 680              		.loc 2 547 1 view .LVU250
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 681              		.loc 2 551 5 view .LVU251
 682              		.syntax unified
 683              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 684 017c EFF31081 		MRS  r1, PRIMASK 
 685              	@ 0 "" 2
 686              	.LVL65:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 687              		.loc 2 553 5 view .LVU252
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 688              		.loc 2 553 5 is_stmt 0 view .LVU253
 689              		.thumb
 690              		.syntax unified
 691              	.LBE77:
 692              	.LBE76:
ARM GAS  /tmp/ccREOhLd.s 			page 37


 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 693              		.loc 2 587 5 is_stmt 1 view .LVU254
 694              		.syntax unified
 695              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 696 0180 72B6     		CPSID i
 697              	@ 0 "" 2
 698              		.loc 2 589 5 view .LVU255
 699              	.LVL66:
 700              		.loc 2 589 5 is_stmt 0 view .LVU256
 701              		.thumb
 702              		.syntax unified
 703              	.LBE75:
 704              	.LBE74:
 399:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 705              		.loc 1 399 29 is_stmt 1 view .LVU257
 399:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 706              		.loc 1 399 55 is_stmt 0 view .LVU258
 707 0182 224A     		ldr	r2, .L40+4
 708 0184 1368     		ldr	r3, [r2]
 709 0186 013B     		subs	r3, r3, #1
 710 0188 1360     		str	r3, [r2]
 403:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 711              		.loc 1 403 29 is_stmt 1 view .LVU259
 403:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 712              		.loc 1 403 57 is_stmt 0 view .LVU260
 713 018a 0023     		movs	r3, #0
 714 018c E360     		str	r3, [r4, #12]
 406:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 715              		.loc 1 406 29 is_stmt 1 view .LVU261
 716              	.LVL67:
 717              	.LBB78:
 718              	.LBI78:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 719              		.loc 2 568 55 view .LVU262
 720              	.LBB79:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 721              		.loc 2 574 5 view .LVU263
 722              		.syntax unified
 723              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 724 018e 81F31088 		MSR  PRIMASK,r1
 725              	@ 0 "" 2
 726              	.LVL68:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 727              		.loc 2 574 5 is_stmt 0 view .LVU264
 728              		.thumb
 729              		.syntax unified
 730              	.LBE79:
 731              	.LBE78:
 409:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 732              		.loc 1 409 29 is_stmt 1 view .LVU265
 733 0192 FFF7FEFF 		bl	_tx_thread_system_preempt_check
 734              	.LVL69:
 412:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 735              		.loc 1 412 29 view .LVU266
 412:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 736              		.loc 1 412 29 is_stmt 0 view .LVU267
 737 0196 34E0     		b	.L1
ARM GAS  /tmp/ccREOhLd.s 			page 38


 738              	.LVL70:
 739              	.L38:
 390:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 740              		.loc 1 390 33 is_stmt 1 view .LVU268
 741 0198 3946     		mov	r1, r7
 742 019a FFF7FEFF 		bl	_tx_mutex_priority_change
 743              	.LVL71:
 744 019e EDE7     		b	.L17
 745              	.LVL72:
 746              	.L36:
 426:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 747              		.loc 1 426 33 view .LVU269
 426:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 748              		.loc 1 426 43 is_stmt 0 view .LVU270
 749 01a0 D4F80C80 		ldr	r8, [r4, #12]
 750              	.LVL73:
 429:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 751              		.loc 1 429 33 is_stmt 1 view .LVU271
 429:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 752              		.loc 1 429 88 is_stmt 0 view .LVU272
 753 01a4 F26A     		ldr	r2, [r6, #44]
 429:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 754              		.loc 1 429 73 view .LVU273
 755 01a6 6261     		str	r2, [r4, #20]
 432:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 756              		.loc 1 432 33 is_stmt 1 view .LVU274
 432:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 757              		.loc 1 432 80 is_stmt 0 view .LVU275
 758 01a8 2022     		movs	r2, #32
 759 01aa A262     		str	r2, [r4, #40]
 760 01ac 67E7     		b	.L18
 761              	.LVL74:
 762              	.L19:
 453:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 763              		.loc 1 453 33 is_stmt 1 view .LVU276
 453:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex =                        next_mutex -> tx_mutex_owne
 764              		.loc 1 453 44 is_stmt 0 view .LVU277
 765 01ae D6F8A410 		ldr	r1, [r6, #164]
 766              	.LVL75:
 454:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 767              		.loc 1 454 33 is_stmt 1 view .LVU278
 454:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 768              		.loc 1 454 48 is_stmt 0 view .LVU279
 769 01b2 086B     		ldr	r0, [r1, #48]
 770              	.LVL76:
 457:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 771              		.loc 1 457 33 is_stmt 1 view .LVU280
 457:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_mutex -> tx_mutex_owned_next =  mutex_ptr;
 772              		.loc 1 457 71 is_stmt 0 view .LVU281
 773 01b4 0C63     		str	r4, [r1, #48]
 458:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 774              		.loc 1 458 33 is_stmt 1 view .LVU282
 458:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 775              		.loc 1 458 71 is_stmt 0 view .LVU283
 776 01b6 C462     		str	r4, [r0, #44]
 461:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 777              		.loc 1 461 33 is_stmt 1 view .LVU284
ARM GAS  /tmp/ccREOhLd.s 			page 39


 461:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_owned_next =       next_mutex;
 778              		.loc 1 461 70 is_stmt 0 view .LVU285
 779 01b8 2063     		str	r0, [r4, #48]
 462:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 780              		.loc 1 462 33 is_stmt 1 view .LVU286
 462:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 781              		.loc 1 462 66 is_stmt 0 view .LVU287
 782 01ba E162     		str	r1, [r4, #44]
 783 01bc 68E7     		b	.L20
 784              	.LVL77:
 785              	.L21:
 495:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 786              		.loc 1 495 33 is_stmt 1 view .LVU288
 495:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 mutex_ptr -> tx_mutex_suspension_list =        next_thread;
 787              		.loc 1 495 45 is_stmt 0 view .LVU289
 788 01be 326F     		ldr	r2, [r6, #112]
 789              	.LVL78:
 496:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 790              		.loc 1 496 33 is_stmt 1 view .LVU290
 496:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 791              		.loc 1 496 71 is_stmt 0 view .LVU291
 792 01c0 A261     		str	r2, [r4, #24]
 499:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 793              		.loc 1 499 33 is_stmt 1 view .LVU292
 499:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 next_thread -> tx_thread_suspended_previous =  previous_thread;
 794              		.loc 1 499 49 is_stmt 0 view .LVU293
 795 01c2 716F     		ldr	r1, [r6, #116]
 796              	.LVL79:
 500:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 797              		.loc 1 500 33 is_stmt 1 view .LVU294
 500:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 previous_thread -> tx_thread_suspended_next =  next_thread;
 798              		.loc 1 500 77 is_stmt 0 view .LVU295
 799 01c4 5167     		str	r1, [r2, #116]
 800              	.LVL80:
 501:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 801              		.loc 1 501 33 is_stmt 1 view .LVU296
 501:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                             }
 802              		.loc 1 501 77 is_stmt 0 view .LVU297
 803 01c6 0A67     		str	r2, [r1, #112]
 804 01c8 6FE7     		b	.L22
 805              	.LVL81:
 806              	.L37:
 584:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 807              		.loc 1 584 33 is_stmt 1 view .LVU298
 584:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 808              		.loc 1 584 47 is_stmt 0 view .LVU299
 809 01ca E369     		ldr	r3, [r4, #28]
 584:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 810              		.loc 1 584 36 view .LVU300
 811 01cc 4BB9     		cbnz	r3, .L39
 812              	.LVL82:
 813              	.L24:
 623:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 814              		.loc 1 623 33 is_stmt 1 view .LVU301
 623:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 815              		.loc 1 623 47 is_stmt 0 view .LVU302
 816 01ce D8F82C30 		ldr	r3, [r8, #44]
ARM GAS  /tmp/ccREOhLd.s 			page 40


 623:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 {
 817              		.loc 1 623 36 view .LVU303
 818 01d2 BB42     		cmp	r3, r7
 819 01d4 3FF477AF 		beq	.L23
 627:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 820              		.loc 1 627 37 is_stmt 1 view .LVU304
 821 01d8 3946     		mov	r1, r7
 822 01da 4046     		mov	r0, r8
 823 01dc FFF7FEFF 		bl	_tx_mutex_priority_change
 824              	.LVL83:
 825 01e0 71E7     		b	.L23
 826              	.LVL84:
 827              	.L39:
 595:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** #endif
 828              		.loc 1 595 37 view .LVU305
 829 01e2 2046     		mov	r0, r4
 830 01e4 FFF7FEFF 		bl	_tx_mutex_prioritize
 831              	.LVL85:
 604:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 832              		.loc 1 604 37 view .LVU306
 833              	.LBB80:
 834              	.LBI80:
 578:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 835              		.loc 2 578 63 view .LVU307
 836              	.LBB81:
 580:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 837              		.loc 2 580 1 view .LVU308
 582:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 838              		.loc 2 582 5 view .LVU309
 839              	.LBB82:
 840              	.LBI82:
 545:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 841              		.loc 2 545 63 view .LVU310
 842              	.LBB83:
 547:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #ifdef TX_PORT_USE_BASEPRI
 843              		.loc 2 547 1 view .LVU311
 551:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 844              		.loc 2 551 5 view .LVU312
 845              		.syntax unified
 846              	@ 551 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 847 01e8 EFF31082 		MRS  r2, PRIMASK 
 848              	@ 0 "" 2
 849              	.LVL86:
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 850              		.loc 2 553 5 view .LVU313
 553:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** }
 851              		.loc 2 553 5 is_stmt 0 view .LVU314
 852              		.thumb
 853              		.syntax unified
 854              	.LBE83:
 855              	.LBE82:
 587:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 856              		.loc 2 587 5 is_stmt 1 view .LVU315
 857              		.syntax unified
 858              	@ 587 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 859 01ec 72B6     		CPSID i
 860              	@ 0 "" 2
ARM GAS  /tmp/ccREOhLd.s 			page 41


 861              		.loc 2 589 5 view .LVU316
 862              	.LVL87:
 863              		.loc 2 589 5 is_stmt 0 view .LVU317
 864              		.thumb
 865              		.syntax unified
 866              	.LBE81:
 867              	.LBE80:
 607:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 868              		.loc 1 607 37 is_stmt 1 view .LVU318
 607:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     if (suspended_thread != TX_NULL)
 869              		.loc 1 607 54 is_stmt 0 view .LVU319
 870 01ee A369     		ldr	r3, [r4, #24]
 871              	.LVL88:
 608:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 872              		.loc 1 608 37 is_stmt 1 view .LVU320
 608:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     {
 873              		.loc 1 608 40 is_stmt 0 view .LVU321
 874 01f0 0BB1     		cbz	r3, .L25
 612:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 875              		.loc 1 612 41 is_stmt 1 view .LVU322
 612:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 876              		.loc 1 612 108 is_stmt 0 view .LVU323
 877 01f2 DB6A     		ldr	r3, [r3, #44]
 878              	.LVL89:
 612:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                     }
 879              		.loc 1 612 88 view .LVU324
 880 01f4 A362     		str	r3, [r4, #40]
 881              	.L25:
 616:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                                 }
 882              		.loc 1 616 37 is_stmt 1 view .LVU325
 883              	.LVL90:
 884              	.LBB84:
 885              	.LBI84:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 886              		.loc 2 568 55 view .LVU326
 887              	.LBB85:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 888              		.loc 2 574 5 view .LVU327
 889              		.syntax unified
 890              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 891 01f6 82F31088 		MSR  PRIMASK,r2
 892              	@ 0 "" 2
 893              	.LVL91:
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 894              		.loc 2 576 1 is_stmt 0 view .LVU328
 895              		.thumb
 896              		.syntax unified
 897 01fa E8E7     		b	.L24
 898              	.LVL92:
 899              	.L2:
 576:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** 
 900              		.loc 2 576 1 view .LVU329
 901              	.LBE85:
 902              	.LBE84:
 637:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                         }
 638:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                     }
 639:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****                 }
ARM GAS  /tmp/ccREOhLd.s 			page 42


 640:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****             }
 641:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         }
 642:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     }
 643:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     else
 644:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     {
 645:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 646:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Restore interrupts.  */
 647:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         TX_RESTORE
 903              		.loc 1 647 9 is_stmt 1 view .LVU330
 904              	.LBB86:
 905              	.LBI86:
 568:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** {
 906              		.loc 2 568 55 view .LVU331
 907              	.LBB87:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 908              		.loc 2 574 5 view .LVU332
 909              		.syntax unified
 910              	@ 574 "Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h" 1
 911 01fc 83F31088 		MSR  PRIMASK,r3
 912              	@ 0 "" 2
 913              	.LVL93:
 574:Middlewares/ST/threadx/ports/cortex_m7/gnu/inc/tx_port.h **** #endif
 914              		.loc 2 574 5 is_stmt 0 view .LVU333
 915              		.thumb
 916              		.syntax unified
 917              	.LBE87:
 918              	.LBE86:
 648:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 649:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         /* Caller does not own the mutex.  */
 650:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****         status =  TX_NOT_OWNED;
 919              		.loc 1 650 9 is_stmt 1 view .LVU334
 920              		.loc 1 650 16 is_stmt 0 view .LVU335
 921 0200 1E25     		movs	r5, #30
 651:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     }
 652:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** 
 653:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     /* Return the completion status.  */
 654:Middlewares/ST/threadx/common/src/tx_mutex_put.c ****     return(status);
 922              		.loc 1 654 5 is_stmt 1 view .LVU336
 923              	.LVL94:
 924              	.L1:
 655:Middlewares/ST/threadx/common/src/tx_mutex_put.c **** }
 925              		.loc 1 655 1 is_stmt 0 view .LVU337
 926 0202 2846     		mov	r0, r5
 927 0204 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 928              	.L41:
 929              		.align	2
 930              	.L40:
 931 0208 00000000 		.word	_tx_thread_current_ptr
 932 020c 00000000 		.word	_tx_thread_preempt_disable
 933              		.cfi_endproc
 934              	.LFE8:
 936              		.text
 937              	.Letext0:
 938              		.file 3 "Middlewares/ST/threadx/common/inc/tx_api.h"
 939              		.file 4 "Middlewares/ST/threadx/common/inc/tx_thread.h"
 940              		.file 5 "Middlewares/ST/threadx/common/inc/tx_mutex.h"
ARM GAS  /tmp/ccREOhLd.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 tx_mutex_put.c
     /tmp/ccREOhLd.s:20     .text._tx_mutex_put:00000000 $t
     /tmp/ccREOhLd.s:26     .text._tx_mutex_put:00000000 _tx_mutex_put
     /tmp/ccREOhLd.s:931    .text._tx_mutex_put:00000208 $d

UNDEFINED SYMBOLS
_tx_thread_system_resume
_tx_mutex_prioritize
_tx_thread_system_preempt_check
_tx_mutex_priority_change
_tx_thread_current_ptr
_tx_thread_preempt_disable
