
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000f8c0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040f8c0  0040f8c0  000178c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d4  20000000  0040f8c8  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00002ee8  200009d8  004102a0  000189d4  2**3
                  ALLOC
  4 .stack        00000800  200038c0  00413188  000189d4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189d4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189fd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012066  00000000  00000000  00018a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000354a  00000000  00000000  0002aabe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006b05  00000000  00000000  0002e008  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000012d8  00000000  00000000  00034b0d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000010d8  00000000  00000000  00035de5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015849  00000000  00000000  00036ebd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016c42  00000000  00000000  0004c706  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00049946  00000000  00000000  00063348  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004c3c  00000000  00000000  000acc90  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200040c0 	.word	0x200040c0
  400004:	00403c61 	.word	0x00403c61
  400008:	00403c59 	.word	0x00403c59
  40000c:	00403c59 	.word	0x00403c59
  400010:	00403c59 	.word	0x00403c59
  400014:	00403c59 	.word	0x00403c59
  400018:	00403c59 	.word	0x00403c59
	...
  40002c:	00404189 	.word	0x00404189
  400030:	00403c59 	.word	0x00403c59
  400034:	00000000 	.word	0x00000000
  400038:	00404275 	.word	0x00404275
  40003c:	004042b1 	.word	0x004042b1
  400040:	00403c59 	.word	0x00403c59
  400044:	00403c59 	.word	0x00403c59
  400048:	00403c59 	.word	0x00403c59
  40004c:	00403c59 	.word	0x00403c59
  400050:	00403c59 	.word	0x00403c59
  400054:	00403c59 	.word	0x00403c59
  400058:	00403c59 	.word	0x00403c59
  40005c:	00403c59 	.word	0x00403c59
  400060:	004018f1 	.word	0x004018f1
  400064:	00401901 	.word	0x00401901
  400068:	00403c59 	.word	0x00403c59
  40006c:	004030f1 	.word	0x004030f1
  400070:	00403109 	.word	0x00403109
  400074:	00403121 	.word	0x00403121
  400078:	00403c59 	.word	0x00403c59
  40007c:	00403c59 	.word	0x00403c59
  400080:	00403c59 	.word	0x00403c59
  400084:	00403c59 	.word	0x00403c59
  400088:	00403c59 	.word	0x00403c59
  40008c:	00401605 	.word	0x00401605
  400090:	00401615 	.word	0x00401615
  400094:	00406c49 	.word	0x00406c49
  400098:	00403c59 	.word	0x00403c59
  40009c:	00403c59 	.word	0x00403c59
  4000a0:	00403c59 	.word	0x00403c59
  4000a4:	00403c59 	.word	0x00403c59
  4000a8:	00403c59 	.word	0x00403c59
  4000ac:	00403c59 	.word	0x00403c59
  4000b0:	00403c59 	.word	0x00403c59
  4000b4:	00403c59 	.word	0x00403c59
  4000b8:	00403c59 	.word	0x00403c59
  4000bc:	00403c59 	.word	0x00403c59
  4000c0:	00403c59 	.word	0x00403c59

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009d8 	.word	0x200009d8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040f8c8 	.word	0x0040f8c8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040f8c8 	.word	0x0040f8c8
  40010c:	200009dc 	.word	0x200009dc
  400110:	0040f8c8 	.word	0x0040f8c8
  400114:	00000000 	.word	0x00000000

00400118 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400118:	b480      	push	{r7}
  40011a:	b083      	sub	sp, #12
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400120:	687b      	ldr	r3, [r7, #4]
  400122:	2b07      	cmp	r3, #7
  400124:	d825      	bhi.n	400172 <osc_get_rate+0x5a>
  400126:	a201      	add	r2, pc, #4	; (adr r2, 40012c <osc_get_rate+0x14>)
  400128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40012c:	0040014d 	.word	0x0040014d
  400130:	00400153 	.word	0x00400153
  400134:	00400159 	.word	0x00400159
  400138:	0040015f 	.word	0x0040015f
  40013c:	00400163 	.word	0x00400163
  400140:	00400167 	.word	0x00400167
  400144:	0040016b 	.word	0x0040016b
  400148:	0040016f 	.word	0x0040016f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40014c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400150:	e010      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400152:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400156:	e00d      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400158:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40015c:	e00a      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40015e:	4b08      	ldr	r3, [pc, #32]	; (400180 <osc_get_rate+0x68>)
  400160:	e008      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400162:	4b08      	ldr	r3, [pc, #32]	; (400184 <osc_get_rate+0x6c>)
  400164:	e006      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400166:	4b08      	ldr	r3, [pc, #32]	; (400188 <osc_get_rate+0x70>)
  400168:	e004      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40016a:	4b07      	ldr	r3, [pc, #28]	; (400188 <osc_get_rate+0x70>)
  40016c:	e002      	b.n	400174 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40016e:	4b06      	ldr	r3, [pc, #24]	; (400188 <osc_get_rate+0x70>)
  400170:	e000      	b.n	400174 <osc_get_rate+0x5c>
	}

	return 0;
  400172:	2300      	movs	r3, #0
}
  400174:	4618      	mov	r0, r3
  400176:	370c      	adds	r7, #12
  400178:	46bd      	mov	sp, r7
  40017a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40017e:	4770      	bx	lr
  400180:	003d0900 	.word	0x003d0900
  400184:	007a1200 	.word	0x007a1200
  400188:	00b71b00 	.word	0x00b71b00

0040018c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40018c:	b580      	push	{r7, lr}
  40018e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400190:	2006      	movs	r0, #6
  400192:	4b03      	ldr	r3, [pc, #12]	; (4001a0 <sysclk_get_main_hz+0x14>)
  400194:	4798      	blx	r3
  400196:	4603      	mov	r3, r0
  400198:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40019a:	4618      	mov	r0, r3
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400119 	.word	0x00400119

004001a4 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  4001a4:	b580      	push	{r7, lr}
  4001a6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4001a8:	4b02      	ldr	r3, [pc, #8]	; (4001b4 <sysclk_get_peripheral_hz+0x10>)
  4001aa:	4798      	blx	r3
  4001ac:	4603      	mov	r3, r0
  4001ae:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4001b0:	4618      	mov	r0, r3
  4001b2:	bd80      	pop	{r7, pc}
  4001b4:	0040018d 	.word	0x0040018d

004001b8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4001b8:	b580      	push	{r7, lr}
  4001ba:	b082      	sub	sp, #8
  4001bc:	af00      	add	r7, sp, #0
  4001be:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4001c0:	6878      	ldr	r0, [r7, #4]
  4001c2:	4b02      	ldr	r3, [pc, #8]	; (4001cc <sysclk_enable_peripheral_clock+0x14>)
  4001c4:	4798      	blx	r3
}
  4001c6:	3708      	adds	r7, #8
  4001c8:	46bd      	mov	sp, r7
  4001ca:	bd80      	pop	{r7, pc}
  4001cc:	00403361 	.word	0x00403361

004001d0 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  4001d0:	b580      	push	{r7, lr}
  4001d2:	b08c      	sub	sp, #48	; 0x30
  4001d4:	af00      	add	r7, sp, #0
  4001d6:	6078      	str	r0, [r7, #4]
  4001d8:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4001da:	4b31      	ldr	r3, [pc, #196]	; (4002a0 <usart_serial_init+0xd0>)
  4001dc:	4798      	blx	r3
  4001de:	4603      	mov	r3, r0
  4001e0:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4001e2:	683b      	ldr	r3, [r7, #0]
  4001e4:	681b      	ldr	r3, [r3, #0]
  4001e6:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4001e8:	683b      	ldr	r3, [r7, #0]
  4001ea:	689b      	ldr	r3, [r3, #8]
  4001ec:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4001ee:	683b      	ldr	r3, [r7, #0]
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4001f4:	683b      	ldr	r3, [r7, #0]
  4001f6:	685b      	ldr	r3, [r3, #4]
  4001f8:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4001fa:	683b      	ldr	r3, [r7, #0]
  4001fc:	689b      	ldr	r3, [r3, #8]
  4001fe:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  400200:	683b      	ldr	r3, [r7, #0]
  400202:	68db      	ldr	r3, [r3, #12]
  400204:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400206:	2300      	movs	r3, #0
  400208:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40020a:	687a      	ldr	r2, [r7, #4]
  40020c:	4b25      	ldr	r3, [pc, #148]	; (4002a4 <usart_serial_init+0xd4>)
  40020e:	429a      	cmp	r2, r3
  400210:	d108      	bne.n	400224 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  400212:	2008      	movs	r0, #8
  400214:	4b24      	ldr	r3, [pc, #144]	; (4002a8 <usart_serial_init+0xd8>)
  400216:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400218:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40021c:	6878      	ldr	r0, [r7, #4]
  40021e:	4619      	mov	r1, r3
  400220:	4b22      	ldr	r3, [pc, #136]	; (4002ac <usart_serial_init+0xdc>)
  400222:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400224:	687a      	ldr	r2, [r7, #4]
  400226:	4b22      	ldr	r3, [pc, #136]	; (4002b0 <usart_serial_init+0xe0>)
  400228:	429a      	cmp	r2, r3
  40022a:	d108      	bne.n	40023e <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40022c:	2009      	movs	r0, #9
  40022e:	4b1e      	ldr	r3, [pc, #120]	; (4002a8 <usart_serial_init+0xd8>)
  400230:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400232:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400236:	6878      	ldr	r0, [r7, #4]
  400238:	4619      	mov	r1, r3
  40023a:	4b1c      	ldr	r3, [pc, #112]	; (4002ac <usart_serial_init+0xdc>)
  40023c:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40023e:	687a      	ldr	r2, [r7, #4]
  400240:	4b1c      	ldr	r3, [pc, #112]	; (4002b4 <usart_serial_init+0xe4>)
  400242:	429a      	cmp	r2, r3
  400244:	d112      	bne.n	40026c <usart_serial_init+0x9c>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  400246:	200e      	movs	r0, #14
  400248:	4b17      	ldr	r3, [pc, #92]	; (4002a8 <usart_serial_init+0xd8>)
  40024a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40024c:	4b14      	ldr	r3, [pc, #80]	; (4002a0 <usart_serial_init+0xd0>)
  40024e:	4798      	blx	r3
  400250:	4603      	mov	r3, r0
  400252:	f107 020c 	add.w	r2, r7, #12
  400256:	6878      	ldr	r0, [r7, #4]
  400258:	4611      	mov	r1, r2
  40025a:	461a      	mov	r2, r3
  40025c:	4b16      	ldr	r3, [pc, #88]	; (4002b8 <usart_serial_init+0xe8>)
  40025e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  400260:	6878      	ldr	r0, [r7, #4]
  400262:	4b16      	ldr	r3, [pc, #88]	; (4002bc <usart_serial_init+0xec>)
  400264:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400266:	6878      	ldr	r0, [r7, #4]
  400268:	4b15      	ldr	r3, [pc, #84]	; (4002c0 <usart_serial_init+0xf0>)
  40026a:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40026c:	687a      	ldr	r2, [r7, #4]
  40026e:	4b15      	ldr	r3, [pc, #84]	; (4002c4 <usart_serial_init+0xf4>)
  400270:	429a      	cmp	r2, r3
  400272:	d112      	bne.n	40029a <usart_serial_init+0xca>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  400274:	200f      	movs	r0, #15
  400276:	4b0c      	ldr	r3, [pc, #48]	; (4002a8 <usart_serial_init+0xd8>)
  400278:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40027a:	4b09      	ldr	r3, [pc, #36]	; (4002a0 <usart_serial_init+0xd0>)
  40027c:	4798      	blx	r3
  40027e:	4603      	mov	r3, r0
  400280:	f107 020c 	add.w	r2, r7, #12
  400284:	6878      	ldr	r0, [r7, #4]
  400286:	4611      	mov	r1, r2
  400288:	461a      	mov	r2, r3
  40028a:	4b0b      	ldr	r3, [pc, #44]	; (4002b8 <usart_serial_init+0xe8>)
  40028c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40028e:	6878      	ldr	r0, [r7, #4]
  400290:	4b0a      	ldr	r3, [pc, #40]	; (4002bc <usart_serial_init+0xec>)
  400292:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400294:	6878      	ldr	r0, [r7, #4]
  400296:	4b0a      	ldr	r3, [pc, #40]	; (4002c0 <usart_serial_init+0xf0>)
  400298:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  40029a:	3730      	adds	r7, #48	; 0x30
  40029c:	46bd      	mov	sp, r7
  40029e:	bd80      	pop	{r7, pc}
  4002a0:	004001a5 	.word	0x004001a5
  4002a4:	400e0600 	.word	0x400e0600
  4002a8:	004001b9 	.word	0x004001b9
  4002ac:	00403889 	.word	0x00403889
  4002b0:	400e0800 	.word	0x400e0800
  4002b4:	40024000 	.word	0x40024000
  4002b8:	00403ab5 	.word	0x00403ab5
  4002bc:	00403b39 	.word	0x00403b39
  4002c0:	00403b69 	.word	0x00403b69
  4002c4:	40028000 	.word	0x40028000

004002c8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4002c8:	b580      	push	{r7, lr}
  4002ca:	b082      	sub	sp, #8
  4002cc:	af00      	add	r7, sp, #0
  4002ce:	6078      	str	r0, [r7, #4]
  4002d0:	460b      	mov	r3, r1
  4002d2:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4002d4:	687a      	ldr	r2, [r7, #4]
  4002d6:	4b20      	ldr	r3, [pc, #128]	; (400358 <usart_serial_putchar+0x90>)
  4002d8:	429a      	cmp	r2, r3
  4002da:	d10a      	bne.n	4002f2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002dc:	bf00      	nop
  4002de:	78fb      	ldrb	r3, [r7, #3]
  4002e0:	6878      	ldr	r0, [r7, #4]
  4002e2:	4619      	mov	r1, r3
  4002e4:	4b1d      	ldr	r3, [pc, #116]	; (40035c <usart_serial_putchar+0x94>)
  4002e6:	4798      	blx	r3
  4002e8:	4603      	mov	r3, r0
  4002ea:	2b00      	cmp	r3, #0
  4002ec:	d1f7      	bne.n	4002de <usart_serial_putchar+0x16>
		return 1;
  4002ee:	2301      	movs	r3, #1
  4002f0:	e02d      	b.n	40034e <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	4b1a      	ldr	r3, [pc, #104]	; (400360 <usart_serial_putchar+0x98>)
  4002f6:	429a      	cmp	r2, r3
  4002f8:	d10a      	bne.n	400310 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002fa:	bf00      	nop
  4002fc:	78fb      	ldrb	r3, [r7, #3]
  4002fe:	6878      	ldr	r0, [r7, #4]
  400300:	4619      	mov	r1, r3
  400302:	4b16      	ldr	r3, [pc, #88]	; (40035c <usart_serial_putchar+0x94>)
  400304:	4798      	blx	r3
  400306:	4603      	mov	r3, r0
  400308:	2b00      	cmp	r3, #0
  40030a:	d1f7      	bne.n	4002fc <usart_serial_putchar+0x34>
		return 1;
  40030c:	2301      	movs	r3, #1
  40030e:	e01e      	b.n	40034e <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400310:	687a      	ldr	r2, [r7, #4]
  400312:	4b14      	ldr	r3, [pc, #80]	; (400364 <usart_serial_putchar+0x9c>)
  400314:	429a      	cmp	r2, r3
  400316:	d10a      	bne.n	40032e <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  400318:	bf00      	nop
  40031a:	78fb      	ldrb	r3, [r7, #3]
  40031c:	6878      	ldr	r0, [r7, #4]
  40031e:	4619      	mov	r1, r3
  400320:	4b11      	ldr	r3, [pc, #68]	; (400368 <usart_serial_putchar+0xa0>)
  400322:	4798      	blx	r3
  400324:	4603      	mov	r3, r0
  400326:	2b00      	cmp	r3, #0
  400328:	d1f7      	bne.n	40031a <usart_serial_putchar+0x52>
		return 1;
  40032a:	2301      	movs	r3, #1
  40032c:	e00f      	b.n	40034e <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40032e:	687a      	ldr	r2, [r7, #4]
  400330:	4b0e      	ldr	r3, [pc, #56]	; (40036c <usart_serial_putchar+0xa4>)
  400332:	429a      	cmp	r2, r3
  400334:	d10a      	bne.n	40034c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  400336:	bf00      	nop
  400338:	78fb      	ldrb	r3, [r7, #3]
  40033a:	6878      	ldr	r0, [r7, #4]
  40033c:	4619      	mov	r1, r3
  40033e:	4b0a      	ldr	r3, [pc, #40]	; (400368 <usart_serial_putchar+0xa0>)
  400340:	4798      	blx	r3
  400342:	4603      	mov	r3, r0
  400344:	2b00      	cmp	r3, #0
  400346:	d1f7      	bne.n	400338 <usart_serial_putchar+0x70>
		return 1;
  400348:	2301      	movs	r3, #1
  40034a:	e000      	b.n	40034e <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40034c:	2300      	movs	r3, #0
}
  40034e:	4618      	mov	r0, r3
  400350:	3708      	adds	r7, #8
  400352:	46bd      	mov	sp, r7
  400354:	bd80      	pop	{r7, pc}
  400356:	bf00      	nop
  400358:	400e0600 	.word	0x400e0600
  40035c:	00403971 	.word	0x00403971
  400360:	400e0800 	.word	0x400e0800
  400364:	40024000 	.word	0x40024000
  400368:	00403bd1 	.word	0x00403bd1
  40036c:	40028000 	.word	0x40028000

00400370 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400370:	b580      	push	{r7, lr}
  400372:	b084      	sub	sp, #16
  400374:	af00      	add	r7, sp, #0
  400376:	6078      	str	r0, [r7, #4]
  400378:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40037a:	2300      	movs	r3, #0
  40037c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40037e:	687a      	ldr	r2, [r7, #4]
  400380:	4b1e      	ldr	r3, [pc, #120]	; (4003fc <usart_serial_getchar+0x8c>)
  400382:	429a      	cmp	r2, r3
  400384:	d107      	bne.n	400396 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400386:	bf00      	nop
  400388:	6878      	ldr	r0, [r7, #4]
  40038a:	6839      	ldr	r1, [r7, #0]
  40038c:	4b1c      	ldr	r3, [pc, #112]	; (400400 <usart_serial_getchar+0x90>)
  40038e:	4798      	blx	r3
  400390:	4603      	mov	r3, r0
  400392:	2b00      	cmp	r3, #0
  400394:	d1f8      	bne.n	400388 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400396:	687a      	ldr	r2, [r7, #4]
  400398:	4b1a      	ldr	r3, [pc, #104]	; (400404 <usart_serial_getchar+0x94>)
  40039a:	429a      	cmp	r2, r3
  40039c:	d107      	bne.n	4003ae <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40039e:	bf00      	nop
  4003a0:	6878      	ldr	r0, [r7, #4]
  4003a2:	6839      	ldr	r1, [r7, #0]
  4003a4:	4b16      	ldr	r3, [pc, #88]	; (400400 <usart_serial_getchar+0x90>)
  4003a6:	4798      	blx	r3
  4003a8:	4603      	mov	r3, r0
  4003aa:	2b00      	cmp	r3, #0
  4003ac:	d1f8      	bne.n	4003a0 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003ae:	687a      	ldr	r2, [r7, #4]
  4003b0:	4b15      	ldr	r3, [pc, #84]	; (400408 <usart_serial_getchar+0x98>)
  4003b2:	429a      	cmp	r2, r3
  4003b4:	d10d      	bne.n	4003d2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  4003b6:	bf00      	nop
  4003b8:	f107 030c 	add.w	r3, r7, #12
  4003bc:	6878      	ldr	r0, [r7, #4]
  4003be:	4619      	mov	r1, r3
  4003c0:	4b12      	ldr	r3, [pc, #72]	; (40040c <usart_serial_getchar+0x9c>)
  4003c2:	4798      	blx	r3
  4003c4:	4603      	mov	r3, r0
  4003c6:	2b00      	cmp	r3, #0
  4003c8:	d1f6      	bne.n	4003b8 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  4003ca:	68fb      	ldr	r3, [r7, #12]
  4003cc:	b2da      	uxtb	r2, r3
  4003ce:	683b      	ldr	r3, [r7, #0]
  4003d0:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4003d2:	687a      	ldr	r2, [r7, #4]
  4003d4:	4b0e      	ldr	r3, [pc, #56]	; (400410 <usart_serial_getchar+0xa0>)
  4003d6:	429a      	cmp	r2, r3
  4003d8:	d10d      	bne.n	4003f6 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4003da:	bf00      	nop
  4003dc:	f107 030c 	add.w	r3, r7, #12
  4003e0:	6878      	ldr	r0, [r7, #4]
  4003e2:	4619      	mov	r1, r3
  4003e4:	4b09      	ldr	r3, [pc, #36]	; (40040c <usart_serial_getchar+0x9c>)
  4003e6:	4798      	blx	r3
  4003e8:	4603      	mov	r3, r0
  4003ea:	2b00      	cmp	r3, #0
  4003ec:	d1f6      	bne.n	4003dc <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4003ee:	68fb      	ldr	r3, [r7, #12]
  4003f0:	b2da      	uxtb	r2, r3
  4003f2:	683b      	ldr	r3, [r7, #0]
  4003f4:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4003f6:	3710      	adds	r7, #16
  4003f8:	46bd      	mov	sp, r7
  4003fa:	bd80      	pop	{r7, pc}
  4003fc:	400e0600 	.word	0x400e0600
  400400:	004039a1 	.word	0x004039a1
  400404:	400e0800 	.word	0x400e0800
  400408:	40024000 	.word	0x40024000
  40040c:	00403c05 	.word	0x00403c05
  400410:	40028000 	.word	0x40028000

00400414 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  400414:	b580      	push	{r7, lr}
  400416:	b082      	sub	sp, #8
  400418:	af00      	add	r7, sp, #0
  40041a:	6078      	str	r0, [r7, #4]
  40041c:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  40041e:	4b0f      	ldr	r3, [pc, #60]	; (40045c <stdio_serial_init+0x48>)
  400420:	687a      	ldr	r2, [r7, #4]
  400422:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400424:	4b0e      	ldr	r3, [pc, #56]	; (400460 <stdio_serial_init+0x4c>)
  400426:	4a0f      	ldr	r2, [pc, #60]	; (400464 <stdio_serial_init+0x50>)
  400428:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40042a:	4b0f      	ldr	r3, [pc, #60]	; (400468 <stdio_serial_init+0x54>)
  40042c:	4a0f      	ldr	r2, [pc, #60]	; (40046c <stdio_serial_init+0x58>)
  40042e:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  400430:	6878      	ldr	r0, [r7, #4]
  400432:	6839      	ldr	r1, [r7, #0]
  400434:	4b0e      	ldr	r3, [pc, #56]	; (400470 <stdio_serial_init+0x5c>)
  400436:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400438:	4b0e      	ldr	r3, [pc, #56]	; (400474 <stdio_serial_init+0x60>)
  40043a:	681b      	ldr	r3, [r3, #0]
  40043c:	689b      	ldr	r3, [r3, #8]
  40043e:	4618      	mov	r0, r3
  400440:	2100      	movs	r1, #0
  400442:	4b0d      	ldr	r3, [pc, #52]	; (400478 <stdio_serial_init+0x64>)
  400444:	4798      	blx	r3
	setbuf(stdin, NULL);
  400446:	4b0b      	ldr	r3, [pc, #44]	; (400474 <stdio_serial_init+0x60>)
  400448:	681b      	ldr	r3, [r3, #0]
  40044a:	685b      	ldr	r3, [r3, #4]
  40044c:	4618      	mov	r0, r3
  40044e:	2100      	movs	r1, #0
  400450:	4b09      	ldr	r3, [pc, #36]	; (400478 <stdio_serial_init+0x64>)
  400452:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400454:	3708      	adds	r7, #8
  400456:	46bd      	mov	sp, r7
  400458:	bd80      	pop	{r7, pc}
  40045a:	bf00      	nop
  40045c:	20003868 	.word	0x20003868
  400460:	20003864 	.word	0x20003864
  400464:	004002c9 	.word	0x004002c9
  400468:	20003860 	.word	0x20003860
  40046c:	00400371 	.word	0x00400371
  400470:	004001d1 	.word	0x004001d1
  400474:	20000560 	.word	0x20000560
  400478:	00407ad1 	.word	0x00407ad1

0040047c <printf_mux>:
#include <asf.h>
#include <stdarg.h>

xSemaphoreHandle xMux;

void printf_mux( const char * format, ... ){
  40047c:	b40f      	push	{r0, r1, r2, r3}
  40047e:	b590      	push	{r4, r7, lr}
  400480:	b083      	sub	sp, #12
  400482:	af00      	add	r7, sp, #0
	xSemaphoreTake(xMux, 1000);
  400484:	4b10      	ldr	r3, [pc, #64]	; (4004c8 <printf_mux+0x4c>)
  400486:	681b      	ldr	r3, [r3, #0]
  400488:	4618      	mov	r0, r3
  40048a:	2100      	movs	r1, #0
  40048c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400490:	2300      	movs	r3, #0
  400492:	4c0e      	ldr	r4, [pc, #56]	; (4004cc <printf_mux+0x50>)
  400494:	47a0      	blx	r4
	va_list(args);
	va_start(args, format);
  400496:	f107 031c 	add.w	r3, r7, #28
  40049a:	607b      	str	r3, [r7, #4]
	vprintf(format, args);
  40049c:	69b8      	ldr	r0, [r7, #24]
  40049e:	6879      	ldr	r1, [r7, #4]
  4004a0:	4b0b      	ldr	r3, [pc, #44]	; (4004d0 <printf_mux+0x54>)
  4004a2:	4798      	blx	r3
	printf("\n");
  4004a4:	480b      	ldr	r0, [pc, #44]	; (4004d4 <printf_mux+0x58>)
  4004a6:	4b0c      	ldr	r3, [pc, #48]	; (4004d8 <printf_mux+0x5c>)
  4004a8:	4798      	blx	r3
	va_end(args);
	xSemaphoreGive(xMux);
  4004aa:	4b07      	ldr	r3, [pc, #28]	; (4004c8 <printf_mux+0x4c>)
  4004ac:	681b      	ldr	r3, [r3, #0]
  4004ae:	4618      	mov	r0, r3
  4004b0:	2100      	movs	r1, #0
  4004b2:	2200      	movs	r2, #0
  4004b4:	2300      	movs	r3, #0
  4004b6:	4c09      	ldr	r4, [pc, #36]	; (4004dc <printf_mux+0x60>)
  4004b8:	47a0      	blx	r4
}
  4004ba:	370c      	adds	r7, #12
  4004bc:	46bd      	mov	sp, r7
  4004be:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4004c2:	b004      	add	sp, #16
  4004c4:	4770      	bx	lr
  4004c6:	bf00      	nop
  4004c8:	2000385c 	.word	0x2000385c
  4004cc:	004049cd 	.word	0x004049cd
  4004d0:	0040a039 	.word	0x0040a039
  4004d4:	0040ed6c 	.word	0x0040ed6c
  4004d8:	004078c1 	.word	0x004078c1
  4004dc:	004047a1 	.word	0x004047a1

004004e0 <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  4004e0:	b590      	push	{r4, r7, lr}
  4004e2:	b085      	sub	sp, #20
  4004e4:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4004e6:	4b0b      	ldr	r3, [pc, #44]	; (400514 <configure_console+0x34>)
  4004e8:	463c      	mov	r4, r7
  4004ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4004ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4004f0:	2008      	movs	r0, #8
  4004f2:	4b09      	ldr	r3, [pc, #36]	; (400518 <configure_console+0x38>)
  4004f4:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4004f6:	463b      	mov	r3, r7
  4004f8:	4808      	ldr	r0, [pc, #32]	; (40051c <configure_console+0x3c>)
  4004fa:	4619      	mov	r1, r3
  4004fc:	4b08      	ldr	r3, [pc, #32]	; (400520 <configure_console+0x40>)
  4004fe:	4798      	blx	r3
	
	xMux = xSemaphoreCreateMutex();
  400500:	2001      	movs	r0, #1
  400502:	4b08      	ldr	r3, [pc, #32]	; (400524 <configure_console+0x44>)
  400504:	4798      	blx	r3
  400506:	4602      	mov	r2, r0
  400508:	4b07      	ldr	r3, [pc, #28]	; (400528 <configure_console+0x48>)
  40050a:	601a      	str	r2, [r3, #0]
  40050c:	3714      	adds	r7, #20
  40050e:	46bd      	mov	sp, r7
  400510:	bd90      	pop	{r4, r7, pc}
  400512:	bf00      	nop
  400514:	0040ed70 	.word	0x0040ed70
  400518:	004001b9 	.word	0x004001b9
  40051c:	400e0600 	.word	0x400e0600
  400520:	00400415 	.word	0x00400415
  400524:	004046fd 	.word	0x004046fd
  400528:	2000385c 	.word	0x2000385c

0040052c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40052c:	b580      	push	{r7, lr}
  40052e:	b082      	sub	sp, #8
  400530:	af00      	add	r7, sp, #0
  400532:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b07      	cmp	r3, #7
  400538:	d830      	bhi.n	40059c <osc_enable+0x70>
  40053a:	a201      	add	r2, pc, #4	; (adr r2, 400540 <osc_enable+0x14>)
  40053c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400540:	0040059d 	.word	0x0040059d
  400544:	00400561 	.word	0x00400561
  400548:	00400569 	.word	0x00400569
  40054c:	00400571 	.word	0x00400571
  400550:	00400579 	.word	0x00400579
  400554:	00400581 	.word	0x00400581
  400558:	00400589 	.word	0x00400589
  40055c:	00400593 	.word	0x00400593
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400560:	2000      	movs	r0, #0
  400562:	4b10      	ldr	r3, [pc, #64]	; (4005a4 <osc_enable+0x78>)
  400564:	4798      	blx	r3
		break;
  400566:	e019      	b.n	40059c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400568:	2001      	movs	r0, #1
  40056a:	4b0e      	ldr	r3, [pc, #56]	; (4005a4 <osc_enable+0x78>)
  40056c:	4798      	blx	r3
		break;
  40056e:	e015      	b.n	40059c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400570:	2000      	movs	r0, #0
  400572:	4b0d      	ldr	r3, [pc, #52]	; (4005a8 <osc_enable+0x7c>)
  400574:	4798      	blx	r3
		break;
  400576:	e011      	b.n	40059c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400578:	2010      	movs	r0, #16
  40057a:	4b0b      	ldr	r3, [pc, #44]	; (4005a8 <osc_enable+0x7c>)
  40057c:	4798      	blx	r3
		break;
  40057e:	e00d      	b.n	40059c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400580:	2020      	movs	r0, #32
  400582:	4b09      	ldr	r3, [pc, #36]	; (4005a8 <osc_enable+0x7c>)
  400584:	4798      	blx	r3
		break;
  400586:	e009      	b.n	40059c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400588:	2000      	movs	r0, #0
  40058a:	213e      	movs	r1, #62	; 0x3e
  40058c:	4b07      	ldr	r3, [pc, #28]	; (4005ac <osc_enable+0x80>)
  40058e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400590:	e004      	b.n	40059c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400592:	2001      	movs	r0, #1
  400594:	213e      	movs	r1, #62	; 0x3e
  400596:	4b05      	ldr	r3, [pc, #20]	; (4005ac <osc_enable+0x80>)
  400598:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40059a:	bf00      	nop
	}
}
  40059c:	3708      	adds	r7, #8
  40059e:	46bd      	mov	sp, r7
  4005a0:	bd80      	pop	{r7, pc}
  4005a2:	bf00      	nop
  4005a4:	004031bd 	.word	0x004031bd
  4005a8:	00403229 	.word	0x00403229
  4005ac:	00403299 	.word	0x00403299

004005b0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4005b0:	b580      	push	{r7, lr}
  4005b2:	b082      	sub	sp, #8
  4005b4:	af00      	add	r7, sp, #0
  4005b6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005b8:	687b      	ldr	r3, [r7, #4]
  4005ba:	2b07      	cmp	r3, #7
  4005bc:	d826      	bhi.n	40060c <osc_is_ready+0x5c>
  4005be:	a201      	add	r2, pc, #4	; (adr r2, 4005c4 <osc_is_ready+0x14>)
  4005c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005c4:	004005e5 	.word	0x004005e5
  4005c8:	004005e9 	.word	0x004005e9
  4005cc:	004005e9 	.word	0x004005e9
  4005d0:	004005fb 	.word	0x004005fb
  4005d4:	004005fb 	.word	0x004005fb
  4005d8:	004005fb 	.word	0x004005fb
  4005dc:	004005fb 	.word	0x004005fb
  4005e0:	004005fb 	.word	0x004005fb
	case OSC_SLCK_32K_RC:
		return 1;
  4005e4:	2301      	movs	r3, #1
  4005e6:	e012      	b.n	40060e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4005e8:	4b0b      	ldr	r3, [pc, #44]	; (400618 <osc_is_ready+0x68>)
  4005ea:	4798      	blx	r3
  4005ec:	4603      	mov	r3, r0
  4005ee:	2b00      	cmp	r3, #0
  4005f0:	bf0c      	ite	eq
  4005f2:	2300      	moveq	r3, #0
  4005f4:	2301      	movne	r3, #1
  4005f6:	b2db      	uxtb	r3, r3
  4005f8:	e009      	b.n	40060e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4005fa:	4b08      	ldr	r3, [pc, #32]	; (40061c <osc_is_ready+0x6c>)
  4005fc:	4798      	blx	r3
  4005fe:	4603      	mov	r3, r0
  400600:	2b00      	cmp	r3, #0
  400602:	bf0c      	ite	eq
  400604:	2300      	moveq	r3, #0
  400606:	2301      	movne	r3, #1
  400608:	b2db      	uxtb	r3, r3
  40060a:	e000      	b.n	40060e <osc_is_ready+0x5e>
	}

	return 0;
  40060c:	2300      	movs	r3, #0
}
  40060e:	4618      	mov	r0, r3
  400610:	3708      	adds	r7, #8
  400612:	46bd      	mov	sp, r7
  400614:	bd80      	pop	{r7, pc}
  400616:	bf00      	nop
  400618:	004031f5 	.word	0x004031f5
  40061c:	00403311 	.word	0x00403311

00400620 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400620:	b480      	push	{r7}
  400622:	b083      	sub	sp, #12
  400624:	af00      	add	r7, sp, #0
  400626:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400628:	687b      	ldr	r3, [r7, #4]
  40062a:	2b07      	cmp	r3, #7
  40062c:	d825      	bhi.n	40067a <osc_get_rate+0x5a>
  40062e:	a201      	add	r2, pc, #4	; (adr r2, 400634 <osc_get_rate+0x14>)
  400630:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400634:	00400655 	.word	0x00400655
  400638:	0040065b 	.word	0x0040065b
  40063c:	00400661 	.word	0x00400661
  400640:	00400667 	.word	0x00400667
  400644:	0040066b 	.word	0x0040066b
  400648:	0040066f 	.word	0x0040066f
  40064c:	00400673 	.word	0x00400673
  400650:	00400677 	.word	0x00400677
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400654:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400658:	e010      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40065a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40065e:	e00d      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400660:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400664:	e00a      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400666:	4b08      	ldr	r3, [pc, #32]	; (400688 <osc_get_rate+0x68>)
  400668:	e008      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40066a:	4b08      	ldr	r3, [pc, #32]	; (40068c <osc_get_rate+0x6c>)
  40066c:	e006      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40066e:	4b08      	ldr	r3, [pc, #32]	; (400690 <osc_get_rate+0x70>)
  400670:	e004      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400672:	4b07      	ldr	r3, [pc, #28]	; (400690 <osc_get_rate+0x70>)
  400674:	e002      	b.n	40067c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400676:	4b06      	ldr	r3, [pc, #24]	; (400690 <osc_get_rate+0x70>)
  400678:	e000      	b.n	40067c <osc_get_rate+0x5c>
	}

	return 0;
  40067a:	2300      	movs	r3, #0
}
  40067c:	4618      	mov	r0, r3
  40067e:	370c      	adds	r7, #12
  400680:	46bd      	mov	sp, r7
  400682:	f85d 7b04 	ldr.w	r7, [sp], #4
  400686:	4770      	bx	lr
  400688:	003d0900 	.word	0x003d0900
  40068c:	007a1200 	.word	0x007a1200
  400690:	00b71b00 	.word	0x00b71b00

00400694 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400694:	b580      	push	{r7, lr}
  400696:	b082      	sub	sp, #8
  400698:	af00      	add	r7, sp, #0
  40069a:	4603      	mov	r3, r0
  40069c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40069e:	bf00      	nop
  4006a0:	79fb      	ldrb	r3, [r7, #7]
  4006a2:	4618      	mov	r0, r3
  4006a4:	4b05      	ldr	r3, [pc, #20]	; (4006bc <osc_wait_ready+0x28>)
  4006a6:	4798      	blx	r3
  4006a8:	4603      	mov	r3, r0
  4006aa:	f083 0301 	eor.w	r3, r3, #1
  4006ae:	b2db      	uxtb	r3, r3
  4006b0:	2b00      	cmp	r3, #0
  4006b2:	d1f5      	bne.n	4006a0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4006b4:	3708      	adds	r7, #8
  4006b6:	46bd      	mov	sp, r7
  4006b8:	bd80      	pop	{r7, pc}
  4006ba:	bf00      	nop
  4006bc:	004005b1 	.word	0x004005b1

004006c0 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4006c0:	b580      	push	{r7, lr}
  4006c2:	b086      	sub	sp, #24
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	60f8      	str	r0, [r7, #12]
  4006c8:	607a      	str	r2, [r7, #4]
  4006ca:	603b      	str	r3, [r7, #0]
  4006cc:	460b      	mov	r3, r1
  4006ce:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4006d0:	7afb      	ldrb	r3, [r7, #11]
  4006d2:	4618      	mov	r0, r3
  4006d4:	4b0d      	ldr	r3, [pc, #52]	; (40070c <pll_config_init+0x4c>)
  4006d6:	4798      	blx	r3
  4006d8:	4602      	mov	r2, r0
  4006da:	687b      	ldr	r3, [r7, #4]
  4006dc:	fbb2 f3f3 	udiv	r3, r2, r3
  4006e0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4006e2:	697b      	ldr	r3, [r7, #20]
  4006e4:	683a      	ldr	r2, [r7, #0]
  4006e6:	fb02 f303 	mul.w	r3, r2, r3
  4006ea:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4006ec:	683b      	ldr	r3, [r7, #0]
  4006ee:	3b01      	subs	r3, #1
  4006f0:	041a      	lsls	r2, r3, #16
  4006f2:	4b07      	ldr	r3, [pc, #28]	; (400710 <pll_config_init+0x50>)
  4006f4:	4013      	ands	r3, r2
  4006f6:	687a      	ldr	r2, [r7, #4]
  4006f8:	b2d2      	uxtb	r2, r2
  4006fa:	4313      	orrs	r3, r2
  4006fc:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400700:	68fb      	ldr	r3, [r7, #12]
  400702:	601a      	str	r2, [r3, #0]
}
  400704:	3718      	adds	r7, #24
  400706:	46bd      	mov	sp, r7
  400708:	bd80      	pop	{r7, pc}
  40070a:	bf00      	nop
  40070c:	00400621 	.word	0x00400621
  400710:	07ff0000 	.word	0x07ff0000

00400714 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400714:	b580      	push	{r7, lr}
  400716:	b082      	sub	sp, #8
  400718:	af00      	add	r7, sp, #0
  40071a:	6078      	str	r0, [r7, #4]
  40071c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40071e:	683b      	ldr	r3, [r7, #0]
  400720:	2b00      	cmp	r3, #0
  400722:	d107      	bne.n	400734 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  400724:	4b05      	ldr	r3, [pc, #20]	; (40073c <pll_enable+0x28>)
  400726:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400728:	4b05      	ldr	r3, [pc, #20]	; (400740 <pll_enable+0x2c>)
  40072a:	687a      	ldr	r2, [r7, #4]
  40072c:	6812      	ldr	r2, [r2, #0]
  40072e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400732:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  400734:	3708      	adds	r7, #8
  400736:	46bd      	mov	sp, r7
  400738:	bd80      	pop	{r7, pc}
  40073a:	bf00      	nop
  40073c:	0040332d 	.word	0x0040332d
  400740:	400e0400 	.word	0x400e0400

00400744 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400744:	b580      	push	{r7, lr}
  400746:	b082      	sub	sp, #8
  400748:	af00      	add	r7, sp, #0
  40074a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40074c:	687b      	ldr	r3, [r7, #4]
  40074e:	2b00      	cmp	r3, #0
  400750:	d103      	bne.n	40075a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400752:	4b04      	ldr	r3, [pc, #16]	; (400764 <pll_is_locked+0x20>)
  400754:	4798      	blx	r3
  400756:	4603      	mov	r3, r0
  400758:	e000      	b.n	40075c <pll_is_locked+0x18>
	}
	else {
		return 0;
  40075a:	2300      	movs	r3, #0
	}
}
  40075c:	4618      	mov	r0, r3
  40075e:	3708      	adds	r7, #8
  400760:	46bd      	mov	sp, r7
  400762:	bd80      	pop	{r7, pc}
  400764:	00403345 	.word	0x00403345

00400768 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400768:	b580      	push	{r7, lr}
  40076a:	b082      	sub	sp, #8
  40076c:	af00      	add	r7, sp, #0
  40076e:	4603      	mov	r3, r0
  400770:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400772:	79fb      	ldrb	r3, [r7, #7]
  400774:	3b03      	subs	r3, #3
  400776:	2b04      	cmp	r3, #4
  400778:	d808      	bhi.n	40078c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40077a:	79fb      	ldrb	r3, [r7, #7]
  40077c:	4618      	mov	r0, r3
  40077e:	4b05      	ldr	r3, [pc, #20]	; (400794 <pll_enable_source+0x2c>)
  400780:	4798      	blx	r3
		osc_wait_ready(e_src);
  400782:	79fb      	ldrb	r3, [r7, #7]
  400784:	4618      	mov	r0, r3
  400786:	4b04      	ldr	r3, [pc, #16]	; (400798 <pll_enable_source+0x30>)
  400788:	4798      	blx	r3
		break;
  40078a:	e000      	b.n	40078e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  40078c:	bf00      	nop
	}
}
  40078e:	3708      	adds	r7, #8
  400790:	46bd      	mov	sp, r7
  400792:	bd80      	pop	{r7, pc}
  400794:	0040052d 	.word	0x0040052d
  400798:	00400695 	.word	0x00400695

0040079c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40079c:	b580      	push	{r7, lr}
  40079e:	b082      	sub	sp, #8
  4007a0:	af00      	add	r7, sp, #0
  4007a2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4007a4:	bf00      	nop
  4007a6:	6878      	ldr	r0, [r7, #4]
  4007a8:	4b04      	ldr	r3, [pc, #16]	; (4007bc <pll_wait_for_lock+0x20>)
  4007aa:	4798      	blx	r3
  4007ac:	4603      	mov	r3, r0
  4007ae:	2b00      	cmp	r3, #0
  4007b0:	d0f9      	beq.n	4007a6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4007b2:	2300      	movs	r3, #0
}
  4007b4:	4618      	mov	r0, r3
  4007b6:	3708      	adds	r7, #8
  4007b8:	46bd      	mov	sp, r7
  4007ba:	bd80      	pop	{r7, pc}
  4007bc:	00400745 	.word	0x00400745

004007c0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4007c0:	b580      	push	{r7, lr}
  4007c2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4007c4:	2006      	movs	r0, #6
  4007c6:	4b03      	ldr	r3, [pc, #12]	; (4007d4 <sysclk_get_main_hz+0x14>)
  4007c8:	4798      	blx	r3
  4007ca:	4603      	mov	r3, r0
  4007cc:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4007ce:	4618      	mov	r0, r3
  4007d0:	bd80      	pop	{r7, pc}
  4007d2:	bf00      	nop
  4007d4:	00400621 	.word	0x00400621

004007d8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4007d8:	b580      	push	{r7, lr}
  4007da:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4007dc:	4b02      	ldr	r3, [pc, #8]	; (4007e8 <sysclk_get_cpu_hz+0x10>)
  4007de:	4798      	blx	r3
  4007e0:	4603      	mov	r3, r0
  4007e2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4007e4:	4618      	mov	r0, r3
  4007e6:	bd80      	pop	{r7, pc}
  4007e8:	004007c1 	.word	0x004007c1

004007ec <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4007ec:	b590      	push	{r4, r7, lr}
  4007ee:	b083      	sub	sp, #12
  4007f0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4007f2:	4811      	ldr	r0, [pc, #68]	; (400838 <sysclk_init+0x4c>)
  4007f4:	4b11      	ldr	r3, [pc, #68]	; (40083c <sysclk_init+0x50>)
  4007f6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4007f8:	2006      	movs	r0, #6
  4007fa:	4b11      	ldr	r3, [pc, #68]	; (400840 <sysclk_init+0x54>)
  4007fc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4007fe:	1d3b      	adds	r3, r7, #4
  400800:	4618      	mov	r0, r3
  400802:	2106      	movs	r1, #6
  400804:	2201      	movs	r2, #1
  400806:	2308      	movs	r3, #8
  400808:	4c0e      	ldr	r4, [pc, #56]	; (400844 <sysclk_init+0x58>)
  40080a:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40080c:	1d3b      	adds	r3, r7, #4
  40080e:	4618      	mov	r0, r3
  400810:	2100      	movs	r1, #0
  400812:	4b0d      	ldr	r3, [pc, #52]	; (400848 <sysclk_init+0x5c>)
  400814:	4798      	blx	r3
		pll_wait_for_lock(0);
  400816:	2000      	movs	r0, #0
  400818:	4b0c      	ldr	r3, [pc, #48]	; (40084c <sysclk_init+0x60>)
  40081a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40081c:	2010      	movs	r0, #16
  40081e:	4b0c      	ldr	r3, [pc, #48]	; (400850 <sysclk_init+0x64>)
  400820:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400822:	4b0c      	ldr	r3, [pc, #48]	; (400854 <sysclk_init+0x68>)
  400824:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400826:	4b0c      	ldr	r3, [pc, #48]	; (400858 <sysclk_init+0x6c>)
  400828:	4798      	blx	r3
  40082a:	4603      	mov	r3, r0
  40082c:	4618      	mov	r0, r3
  40082e:	4b03      	ldr	r3, [pc, #12]	; (40083c <sysclk_init+0x50>)
  400830:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400832:	370c      	adds	r7, #12
  400834:	46bd      	mov	sp, r7
  400836:	bd90      	pop	{r4, r7, pc}
  400838:	02dc6c00 	.word	0x02dc6c00
  40083c:	200000c5 	.word	0x200000c5
  400840:	00400769 	.word	0x00400769
  400844:	004006c1 	.word	0x004006c1
  400848:	00400715 	.word	0x00400715
  40084c:	0040079d 	.word	0x0040079d
  400850:	00403139 	.word	0x00403139
  400854:	00403d09 	.word	0x00403d09
  400858:	004007d9 	.word	0x004007d9

0040085c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40085c:	b480      	push	{r7}
  40085e:	b083      	sub	sp, #12
  400860:	af00      	add	r7, sp, #0
  400862:	4603      	mov	r3, r0
  400864:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400866:	4b08      	ldr	r3, [pc, #32]	; (400888 <NVIC_EnableIRQ+0x2c>)
  400868:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40086c:	0952      	lsrs	r2, r2, #5
  40086e:	79f9      	ldrb	r1, [r7, #7]
  400870:	f001 011f 	and.w	r1, r1, #31
  400874:	2001      	movs	r0, #1
  400876:	fa00 f101 	lsl.w	r1, r0, r1
  40087a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40087e:	370c      	adds	r7, #12
  400880:	46bd      	mov	sp, r7
  400882:	f85d 7b04 	ldr.w	r7, [sp], #4
  400886:	4770      	bx	lr
  400888:	e000e100 	.word	0xe000e100

0040088c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  40088c:	b480      	push	{r7}
  40088e:	b083      	sub	sp, #12
  400890:	af00      	add	r7, sp, #0
  400892:	4603      	mov	r3, r0
  400894:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400896:	4b09      	ldr	r3, [pc, #36]	; (4008bc <NVIC_ClearPendingIRQ+0x30>)
  400898:	f997 2007 	ldrsb.w	r2, [r7, #7]
  40089c:	0952      	lsrs	r2, r2, #5
  40089e:	79f9      	ldrb	r1, [r7, #7]
  4008a0:	f001 011f 	and.w	r1, r1, #31
  4008a4:	2001      	movs	r0, #1
  4008a6:	fa00 f101 	lsl.w	r1, r0, r1
  4008aa:	3260      	adds	r2, #96	; 0x60
  4008ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4008b0:	370c      	adds	r7, #12
  4008b2:	46bd      	mov	sp, r7
  4008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008b8:	4770      	bx	lr
  4008ba:	bf00      	nop
  4008bc:	e000e100 	.word	0xe000e100

004008c0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4008c0:	b480      	push	{r7}
  4008c2:	b083      	sub	sp, #12
  4008c4:	af00      	add	r7, sp, #0
  4008c6:	4603      	mov	r3, r0
  4008c8:	6039      	str	r1, [r7, #0]
  4008ca:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4008cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4008d0:	2b00      	cmp	r3, #0
  4008d2:	da0b      	bge.n	4008ec <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4008d4:	490d      	ldr	r1, [pc, #52]	; (40090c <NVIC_SetPriority+0x4c>)
  4008d6:	79fb      	ldrb	r3, [r7, #7]
  4008d8:	f003 030f 	and.w	r3, r3, #15
  4008dc:	3b04      	subs	r3, #4
  4008de:	683a      	ldr	r2, [r7, #0]
  4008e0:	b2d2      	uxtb	r2, r2
  4008e2:	0112      	lsls	r2, r2, #4
  4008e4:	b2d2      	uxtb	r2, r2
  4008e6:	440b      	add	r3, r1
  4008e8:	761a      	strb	r2, [r3, #24]
  4008ea:	e009      	b.n	400900 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4008ec:	4908      	ldr	r1, [pc, #32]	; (400910 <NVIC_SetPriority+0x50>)
  4008ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4008f2:	683a      	ldr	r2, [r7, #0]
  4008f4:	b2d2      	uxtb	r2, r2
  4008f6:	0112      	lsls	r2, r2, #4
  4008f8:	b2d2      	uxtb	r2, r2
  4008fa:	440b      	add	r3, r1
  4008fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400900:	370c      	adds	r7, #12
  400902:	46bd      	mov	sp, r7
  400904:	f85d 7b04 	ldr.w	r7, [sp], #4
  400908:	4770      	bx	lr
  40090a:	bf00      	nop
  40090c:	e000ed00 	.word	0xe000ed00
  400910:	e000e100 	.word	0xe000e100

00400914 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  400914:	b480      	push	{r7}
  400916:	b087      	sub	sp, #28
  400918:	af00      	add	r7, sp, #0
  40091a:	60f8      	str	r0, [r7, #12]
  40091c:	60b9      	str	r1, [r7, #8]
  40091e:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  400920:	2300      	movs	r3, #0
  400922:	617b      	str	r3, [r7, #20]
  400924:	e00b      	b.n	40093e <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  400926:	697b      	ldr	r3, [r7, #20]
  400928:	011b      	lsls	r3, r3, #4
  40092a:	68fa      	ldr	r2, [r7, #12]
  40092c:	4413      	add	r3, r2
  40092e:	681a      	ldr	r2, [r3, #0]
  400930:	687b      	ldr	r3, [r7, #4]
  400932:	429a      	cmp	r2, r3
  400934:	d100      	bne.n	400938 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  400936:	e006      	b.n	400946 <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  400938:	697b      	ldr	r3, [r7, #20]
  40093a:	3301      	adds	r3, #1
  40093c:	617b      	str	r3, [r7, #20]
  40093e:	697a      	ldr	r2, [r7, #20]
  400940:	68bb      	ldr	r3, [r7, #8]
  400942:	429a      	cmp	r2, r3
  400944:	d3ef      	bcc.n	400926 <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  400946:	697b      	ldr	r3, [r7, #20]
}
  400948:	4618      	mov	r0, r3
  40094a:	371c      	adds	r7, #28
  40094c:	46bd      	mov	sp, r7
  40094e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400952:	4770      	bx	lr

00400954 <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  400954:	b480      	push	{r7}
  400956:	b087      	sub	sp, #28
  400958:	af00      	add	r7, sp, #0
  40095a:	4603      	mov	r3, r0
  40095c:	60b9      	str	r1, [r7, #8]
  40095e:	607a      	str	r2, [r7, #4]
  400960:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  400962:	2300      	movs	r3, #0
  400964:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400966:	2300      	movs	r3, #0
  400968:	613b      	str	r3, [r7, #16]
  40096a:	e00c      	b.n	400986 <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  40096c:	693b      	ldr	r3, [r7, #16]
  40096e:	68ba      	ldr	r2, [r7, #8]
  400970:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  400972:	781b      	ldrb	r3, [r3, #0]
  400974:	7bfa      	ldrb	r2, [r7, #15]
  400976:	429a      	cmp	r2, r3
  400978:	d102      	bne.n	400980 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  40097a:	2301      	movs	r3, #1
  40097c:	75fb      	strb	r3, [r7, #23]
			break;
  40097e:	e006      	b.n	40098e <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  400980:	693b      	ldr	r3, [r7, #16]
  400982:	3301      	adds	r3, #1
  400984:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400986:	693a      	ldr	r2, [r7, #16]
  400988:	687b      	ldr	r3, [r7, #4]
  40098a:	429a      	cmp	r2, r3
  40098c:	dbee      	blt.n	40096c <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  40098e:	7dfb      	ldrb	r3, [r7, #23]
}
  400990:	4618      	mov	r0, r3
  400992:	371c      	adds	r7, #28
  400994:	46bd      	mov	sp, r7
  400996:	f85d 7b04 	ldr.w	r7, [sp], #4
  40099a:	4770      	bx	lr

0040099c <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  40099c:	b590      	push	{r4, r7, lr}
  40099e:	b085      	sub	sp, #20
  4009a0:	af00      	add	r7, sp, #0
  4009a2:	4603      	mov	r3, r0
  4009a4:	60b9      	str	r1, [r7, #8]
  4009a6:	607a      	str	r2, [r7, #4]
  4009a8:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  4009aa:	7bfb      	ldrb	r3, [r7, #15]
  4009ac:	f003 0301 	and.w	r3, r3, #1
  4009b0:	2b00      	cmp	r3, #0
  4009b2:	d00d      	beq.n	4009d0 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  4009b4:	2001      	movs	r0, #1
  4009b6:	4b36      	ldr	r3, [pc, #216]	; (400a90 <create_peripheral_control_semaphores+0xf4>)
  4009b8:	4798      	blx	r3
  4009ba:	4602      	mov	r2, r0
  4009bc:	68bb      	ldr	r3, [r7, #8]
  4009be:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  4009c0:	68bb      	ldr	r3, [r7, #8]
  4009c2:	685b      	ldr	r3, [r3, #4]
  4009c4:	2b00      	cmp	r3, #0
  4009c6:	d103      	bne.n	4009d0 <create_peripheral_control_semaphores+0x34>
  4009c8:	4b32      	ldr	r3, [pc, #200]	; (400a94 <create_peripheral_control_semaphores+0xf8>)
  4009ca:	4798      	blx	r3
  4009cc:	bf00      	nop
  4009ce:	e7fd      	b.n	4009cc <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  4009d0:	7bfb      	ldrb	r3, [r7, #15]
  4009d2:	f003 0304 	and.w	r3, r3, #4
  4009d6:	2b00      	cmp	r3, #0
  4009d8:	d024      	beq.n	400a24 <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  4009da:	2001      	movs	r0, #1
  4009dc:	2100      	movs	r1, #0
  4009de:	2203      	movs	r2, #3
  4009e0:	4b2d      	ldr	r3, [pc, #180]	; (400a98 <create_peripheral_control_semaphores+0xfc>)
  4009e2:	4798      	blx	r3
  4009e4:	4602      	mov	r2, r0
  4009e6:	68bb      	ldr	r3, [r7, #8]
  4009e8:	601a      	str	r2, [r3, #0]
  4009ea:	68bb      	ldr	r3, [r7, #8]
  4009ec:	681b      	ldr	r3, [r3, #0]
  4009ee:	2b00      	cmp	r3, #0
  4009f0:	d007      	beq.n	400a02 <create_peripheral_control_semaphores+0x66>
  4009f2:	68bb      	ldr	r3, [r7, #8]
  4009f4:	681b      	ldr	r3, [r3, #0]
  4009f6:	4618      	mov	r0, r3
  4009f8:	2100      	movs	r1, #0
  4009fa:	2200      	movs	r2, #0
  4009fc:	2300      	movs	r3, #0
  4009fe:	4c27      	ldr	r4, [pc, #156]	; (400a9c <create_peripheral_control_semaphores+0x100>)
  400a00:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400a02:	68bb      	ldr	r3, [r7, #8]
  400a04:	681b      	ldr	r3, [r3, #0]
  400a06:	2b00      	cmp	r3, #0
  400a08:	d103      	bne.n	400a12 <create_peripheral_control_semaphores+0x76>
  400a0a:	4b22      	ldr	r3, [pc, #136]	; (400a94 <create_peripheral_control_semaphores+0xf8>)
  400a0c:	4798      	blx	r3
  400a0e:	bf00      	nop
  400a10:	e7fd      	b.n	400a0e <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  400a12:	68bb      	ldr	r3, [r7, #8]
  400a14:	681b      	ldr	r3, [r3, #0]
  400a16:	4618      	mov	r0, r3
  400a18:	2100      	movs	r1, #0
  400a1a:	2200      	movs	r2, #0
  400a1c:	2300      	movs	r3, #0
  400a1e:	4c20      	ldr	r4, [pc, #128]	; (400aa0 <create_peripheral_control_semaphores+0x104>)
  400a20:	47a0      	blx	r4
  400a22:	e002      	b.n	400a2a <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  400a24:	68bb      	ldr	r3, [r7, #8]
  400a26:	2200      	movs	r2, #0
  400a28:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  400a2a:	7bfb      	ldrb	r3, [r7, #15]
  400a2c:	f003 0308 	and.w	r3, r3, #8
  400a30:	2b00      	cmp	r3, #0
  400a32:	d027      	beq.n	400a84 <create_peripheral_control_semaphores+0xe8>
  400a34:	687b      	ldr	r3, [r7, #4]
  400a36:	2b00      	cmp	r3, #0
  400a38:	d024      	beq.n	400a84 <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  400a3a:	2001      	movs	r0, #1
  400a3c:	2100      	movs	r1, #0
  400a3e:	2203      	movs	r2, #3
  400a40:	4b15      	ldr	r3, [pc, #84]	; (400a98 <create_peripheral_control_semaphores+0xfc>)
  400a42:	4798      	blx	r3
  400a44:	4602      	mov	r2, r0
  400a46:	687b      	ldr	r3, [r7, #4]
  400a48:	601a      	str	r2, [r3, #0]
  400a4a:	687b      	ldr	r3, [r7, #4]
  400a4c:	681b      	ldr	r3, [r3, #0]
  400a4e:	2b00      	cmp	r3, #0
  400a50:	d007      	beq.n	400a62 <create_peripheral_control_semaphores+0xc6>
  400a52:	687b      	ldr	r3, [r7, #4]
  400a54:	681b      	ldr	r3, [r3, #0]
  400a56:	4618      	mov	r0, r3
  400a58:	2100      	movs	r1, #0
  400a5a:	2200      	movs	r2, #0
  400a5c:	2300      	movs	r3, #0
  400a5e:	4c0f      	ldr	r4, [pc, #60]	; (400a9c <create_peripheral_control_semaphores+0x100>)
  400a60:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400a62:	687b      	ldr	r3, [r7, #4]
  400a64:	681b      	ldr	r3, [r3, #0]
  400a66:	2b00      	cmp	r3, #0
  400a68:	d103      	bne.n	400a72 <create_peripheral_control_semaphores+0xd6>
  400a6a:	4b0a      	ldr	r3, [pc, #40]	; (400a94 <create_peripheral_control_semaphores+0xf8>)
  400a6c:	4798      	blx	r3
  400a6e:	bf00      	nop
  400a70:	e7fd      	b.n	400a6e <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  400a72:	687b      	ldr	r3, [r7, #4]
  400a74:	681b      	ldr	r3, [r3, #0]
  400a76:	4618      	mov	r0, r3
  400a78:	2100      	movs	r1, #0
  400a7a:	2200      	movs	r2, #0
  400a7c:	2300      	movs	r3, #0
  400a7e:	4c08      	ldr	r4, [pc, #32]	; (400aa0 <create_peripheral_control_semaphores+0x104>)
  400a80:	47a0      	blx	r4
  400a82:	e002      	b.n	400a8a <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  400a84:	687b      	ldr	r3, [r7, #4]
  400a86:	2200      	movs	r2, #0
  400a88:	601a      	str	r2, [r3, #0]
	}
}
  400a8a:	3714      	adds	r7, #20
  400a8c:	46bd      	mov	sp, r7
  400a8e:	bd90      	pop	{r4, r7, pc}
  400a90:	004046fd 	.word	0x004046fd
  400a94:	00404259 	.word	0x00404259
  400a98:	00404665 	.word	0x00404665
  400a9c:	004047a1 	.word	0x004047a1
  400aa0:	004049cd 	.word	0x004049cd

00400aa4 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  400aa4:	b580      	push	{r7, lr}
  400aa6:	b082      	sub	sp, #8
  400aa8:	af00      	add	r7, sp, #0
  400aaa:	4603      	mov	r3, r0
  400aac:	6039      	str	r1, [r7, #0]
  400aae:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  400ab0:	683b      	ldr	r3, [r7, #0]
  400ab2:	2b0f      	cmp	r3, #15
  400ab4:	d903      	bls.n	400abe <configure_interrupt_controller+0x1a>
  400ab6:	4b0f      	ldr	r3, [pc, #60]	; (400af4 <configure_interrupt_controller+0x50>)
  400ab8:	4798      	blx	r3
  400aba:	bf00      	nop
  400abc:	e7fd      	b.n	400aba <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  400abe:	683b      	ldr	r3, [r7, #0]
  400ac0:	2b09      	cmp	r3, #9
  400ac2:	d803      	bhi.n	400acc <configure_interrupt_controller+0x28>
  400ac4:	4b0b      	ldr	r3, [pc, #44]	; (400af4 <configure_interrupt_controller+0x50>)
  400ac6:	4798      	blx	r3
  400ac8:	bf00      	nop
  400aca:	e7fd      	b.n	400ac8 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  400acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ad0:	4618      	mov	r0, r3
  400ad2:	4b09      	ldr	r3, [pc, #36]	; (400af8 <configure_interrupt_controller+0x54>)
  400ad4:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  400ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ada:	4618      	mov	r0, r3
  400adc:	6839      	ldr	r1, [r7, #0]
  400ade:	4b07      	ldr	r3, [pc, #28]	; (400afc <configure_interrupt_controller+0x58>)
  400ae0:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  400ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400ae6:	4618      	mov	r0, r3
  400ae8:	4b05      	ldr	r3, [pc, #20]	; (400b00 <configure_interrupt_controller+0x5c>)
  400aea:	4798      	blx	r3
}
  400aec:	3708      	adds	r7, #8
  400aee:	46bd      	mov	sp, r7
  400af0:	bd80      	pop	{r7, pc}
  400af2:	bf00      	nop
  400af4:	00404259 	.word	0x00404259
  400af8:	0040088d 	.word	0x0040088d
  400afc:	004008c1 	.word	0x004008c1
  400b00:	0040085d 	.word	0x0040085d

00400b04 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  400b04:	b590      	push	{r4, r7, lr}
  400b06:	b087      	sub	sp, #28
  400b08:	af00      	add	r7, sp, #0
  400b0a:	6078      	str	r0, [r7, #4]
  400b0c:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  400b0e:	2300      	movs	r3, #0
  400b10:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  400b12:	687b      	ldr	r3, [r7, #4]
  400b14:	685b      	ldr	r3, [r3, #4]
  400b16:	2b00      	cmp	r3, #0
  400b18:	d020      	beq.n	400b5c <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  400b1a:	f107 030c 	add.w	r3, r7, #12
  400b1e:	4618      	mov	r0, r3
  400b20:	4b11      	ldr	r3, [pc, #68]	; (400b68 <freertos_obtain_peripheral_access_mutex+0x64>)
  400b22:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  400b24:	687b      	ldr	r3, [r7, #4]
  400b26:	685a      	ldr	r2, [r3, #4]
  400b28:	683b      	ldr	r3, [r7, #0]
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	4610      	mov	r0, r2
  400b2e:	2100      	movs	r1, #0
  400b30:	461a      	mov	r2, r3
  400b32:	2300      	movs	r3, #0
  400b34:	4c0d      	ldr	r4, [pc, #52]	; (400b6c <freertos_obtain_peripheral_access_mutex+0x68>)
  400b36:	47a0      	blx	r4
  400b38:	4603      	mov	r3, r0
  400b3a:	2b00      	cmp	r3, #0
  400b3c:	d102      	bne.n	400b44 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  400b3e:	23fd      	movs	r3, #253	; 0xfd
  400b40:	75fb      	strb	r3, [r7, #23]
  400b42:	e00b      	b.n	400b5c <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  400b44:	f107 030c 	add.w	r3, r7, #12
  400b48:	4618      	mov	r0, r3
  400b4a:	6839      	ldr	r1, [r7, #0]
  400b4c:	4b08      	ldr	r3, [pc, #32]	; (400b70 <freertos_obtain_peripheral_access_mutex+0x6c>)
  400b4e:	4798      	blx	r3
  400b50:	4603      	mov	r3, r0
  400b52:	2b01      	cmp	r3, #1
  400b54:	d102      	bne.n	400b5c <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  400b56:	683b      	ldr	r3, [r7, #0]
  400b58:	2200      	movs	r2, #0
  400b5a:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  400b5c:	7dfb      	ldrb	r3, [r7, #23]
  400b5e:	b25b      	sxtb	r3, r3
}
  400b60:	4618      	mov	r0, r3
  400b62:	371c      	adds	r7, #28
  400b64:	46bd      	mov	sp, r7
  400b66:	bd90      	pop	{r4, r7, pc}
  400b68:	004057b5 	.word	0x004057b5
  400b6c:	004049cd 	.word	0x004049cd
  400b70:	004057ed 	.word	0x004057ed

00400b74 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  400b74:	b590      	push	{r4, r7, lr}
  400b76:	b087      	sub	sp, #28
  400b78:	af00      	add	r7, sp, #0
  400b7a:	60f8      	str	r0, [r7, #12]
  400b7c:	60b9      	str	r1, [r7, #8]
  400b7e:	607a      	str	r2, [r7, #4]
  400b80:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  400b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400b84:	2b00      	cmp	r3, #0
  400b86:	d002      	beq.n	400b8e <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  400b88:	68fb      	ldr	r3, [r7, #12]
  400b8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400b8c:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  400b8e:	68fb      	ldr	r3, [r7, #12]
  400b90:	681b      	ldr	r3, [r3, #0]
  400b92:	2b00      	cmp	r3, #0
  400b94:	d007      	beq.n	400ba6 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  400b96:	68fb      	ldr	r3, [r7, #12]
  400b98:	681b      	ldr	r3, [r3, #0]
  400b9a:	4618      	mov	r0, r3
  400b9c:	2100      	movs	r1, #0
  400b9e:	2200      	movs	r2, #0
  400ba0:	2300      	movs	r3, #0
  400ba2:	4c17      	ldr	r4, [pc, #92]	; (400c00 <freertos_start_pdc_transfer+0x8c>)
  400ba4:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  400ba6:	68bb      	ldr	r3, [r7, #8]
  400ba8:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  400baa:	687b      	ldr	r3, [r7, #4]
  400bac:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  400bae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  400bb2:	2b00      	cmp	r3, #0
  400bb4:	d011      	beq.n	400bda <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  400bb6:	6838      	ldr	r0, [r7, #0]
  400bb8:	f44f 7100 	mov.w	r1, #512	; 0x200
  400bbc:	4b11      	ldr	r3, [pc, #68]	; (400c04 <freertos_start_pdc_transfer+0x90>)
  400bbe:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  400bc0:	f107 0310 	add.w	r3, r7, #16
  400bc4:	6838      	ldr	r0, [r7, #0]
  400bc6:	4619      	mov	r1, r3
  400bc8:	2200      	movs	r2, #0
  400bca:	4b0f      	ldr	r3, [pc, #60]	; (400c08 <freertos_start_pdc_transfer+0x94>)
  400bcc:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  400bce:	6838      	ldr	r0, [r7, #0]
  400bd0:	f44f 7180 	mov.w	r1, #256	; 0x100
  400bd4:	4b0d      	ldr	r3, [pc, #52]	; (400c0c <freertos_start_pdc_transfer+0x98>)
  400bd6:	4798      	blx	r3
  400bd8:	e00e      	b.n	400bf8 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  400bda:	6838      	ldr	r0, [r7, #0]
  400bdc:	2102      	movs	r1, #2
  400bde:	4b09      	ldr	r3, [pc, #36]	; (400c04 <freertos_start_pdc_transfer+0x90>)
  400be0:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  400be2:	f107 0310 	add.w	r3, r7, #16
  400be6:	6838      	ldr	r0, [r7, #0]
  400be8:	4619      	mov	r1, r3
  400bea:	2200      	movs	r2, #0
  400bec:	4b08      	ldr	r3, [pc, #32]	; (400c10 <freertos_start_pdc_transfer+0x9c>)
  400bee:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  400bf0:	6838      	ldr	r0, [r7, #0]
  400bf2:	2101      	movs	r1, #1
  400bf4:	4b05      	ldr	r3, [pc, #20]	; (400c0c <freertos_start_pdc_transfer+0x98>)
  400bf6:	4798      	blx	r3
	}
}
  400bf8:	371c      	adds	r7, #28
  400bfa:	46bd      	mov	sp, r7
  400bfc:	bd90      	pop	{r4, r7, pc}
  400bfe:	bf00      	nop
  400c00:	004049cd 	.word	0x004049cd
  400c04:	00402a09 	.word	0x00402a09
  400c08:	00402961 	.word	0x00402961
  400c0c:	004029e9 	.word	0x004029e9
  400c10:	004029a5 	.word	0x004029a5

00400c14 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  400c14:	b590      	push	{r4, r7, lr}
  400c16:	b087      	sub	sp, #28
  400c18:	af00      	add	r7, sp, #0
  400c1a:	60f8      	str	r0, [r7, #12]
  400c1c:	60b9      	str	r1, [r7, #8]
  400c1e:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  400c20:	2300      	movs	r3, #0
  400c22:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  400c24:	68bb      	ldr	r3, [r7, #8]
  400c26:	2b00      	cmp	r3, #0
  400c28:	d110      	bne.n	400c4c <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  400c2a:	68fb      	ldr	r3, [r7, #12]
  400c2c:	681b      	ldr	r3, [r3, #0]
  400c2e:	2b00      	cmp	r3, #0
  400c30:	d00c      	beq.n	400c4c <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	681b      	ldr	r3, [r3, #0]
  400c36:	4618      	mov	r0, r3
  400c38:	2100      	movs	r1, #0
  400c3a:	687a      	ldr	r2, [r7, #4]
  400c3c:	2300      	movs	r3, #0
  400c3e:	4c06      	ldr	r4, [pc, #24]	; (400c58 <freertos_optionally_wait_transfer_completion+0x44>)
  400c40:	47a0      	blx	r4
  400c42:	4603      	mov	r3, r0
  400c44:	2b01      	cmp	r3, #1
  400c46:	d001      	beq.n	400c4c <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  400c48:	23fd      	movs	r3, #253	; 0xfd
  400c4a:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  400c4c:	7dfb      	ldrb	r3, [r7, #23]
  400c4e:	b25b      	sxtb	r3, r3
}
  400c50:	4618      	mov	r0, r3
  400c52:	371c      	adds	r7, #28
  400c54:	46bd      	mov	sp, r7
  400c56:	bd90      	pop	{r4, r7, pc}
  400c58:	004049cd 	.word	0x004049cd

00400c5c <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  400c5c:	b580      	push	{r7, lr}
  400c5e:	b086      	sub	sp, #24
  400c60:	af00      	add	r7, sp, #0
  400c62:	6078      	str	r0, [r7, #4]
  400c64:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  400c66:	2303      	movs	r3, #3
  400c68:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  400c6a:	484d      	ldr	r0, [pc, #308]	; (400da0 <freertos_twi_master_init+0x144>)
  400c6c:	2101      	movs	r1, #1
  400c6e:	687a      	ldr	r2, [r7, #4]
  400c70:	4b4c      	ldr	r3, [pc, #304]	; (400da4 <freertos_twi_master_init+0x148>)
  400c72:	4798      	blx	r3
  400c74:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  400c76:	683b      	ldr	r3, [r7, #0]
  400c78:	7b1a      	ldrb	r2, [r3, #12]
  400c7a:	f107 030c 	add.w	r3, r7, #12
  400c7e:	4610      	mov	r0, r2
  400c80:	4619      	mov	r1, r3
  400c82:	2201      	movs	r2, #1
  400c84:	4b48      	ldr	r3, [pc, #288]	; (400da8 <freertos_twi_master_init+0x14c>)
  400c86:	4798      	blx	r3
  400c88:	4603      	mov	r3, r0
  400c8a:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  400c8c:	693b      	ldr	r3, [r7, #16]
  400c8e:	2b00      	cmp	r3, #0
  400c90:	dc7e      	bgt.n	400d90 <freertos_twi_master_init+0x134>
  400c92:	7bfb      	ldrb	r3, [r7, #15]
  400c94:	2b00      	cmp	r3, #0
  400c96:	d07b      	beq.n	400d90 <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  400c98:	693b      	ldr	r3, [r7, #16]
  400c9a:	00da      	lsls	r2, r3, #3
  400c9c:	4b43      	ldr	r3, [pc, #268]	; (400dac <freertos_twi_master_init+0x150>)
  400c9e:	4413      	add	r3, r2
  400ca0:	4618      	mov	r0, r3
  400ca2:	4943      	ldr	r1, [pc, #268]	; (400db0 <freertos_twi_master_init+0x154>)
  400ca4:	2208      	movs	r2, #8
  400ca6:	4b43      	ldr	r3, [pc, #268]	; (400db4 <freertos_twi_master_init+0x158>)
  400ca8:	4798      	blx	r3
  400caa:	4603      	mov	r3, r0
  400cac:	2b00      	cmp	r3, #0
  400cae:	d003      	beq.n	400cb8 <freertos_twi_master_init+0x5c>
  400cb0:	4b41      	ldr	r3, [pc, #260]	; (400db8 <freertos_twi_master_init+0x15c>)
  400cb2:	4798      	blx	r3
  400cb4:	bf00      	nop
  400cb6:	e7fd      	b.n	400cb4 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  400cb8:	693b      	ldr	r3, [r7, #16]
  400cba:	00da      	lsls	r2, r3, #3
  400cbc:	4b3f      	ldr	r3, [pc, #252]	; (400dbc <freertos_twi_master_init+0x160>)
  400cbe:	4413      	add	r3, r2
  400cc0:	4618      	mov	r0, r3
  400cc2:	493b      	ldr	r1, [pc, #236]	; (400db0 <freertos_twi_master_init+0x154>)
  400cc4:	2208      	movs	r2, #8
  400cc6:	4b3b      	ldr	r3, [pc, #236]	; (400db4 <freertos_twi_master_init+0x158>)
  400cc8:	4798      	blx	r3
  400cca:	4603      	mov	r3, r0
  400ccc:	2b00      	cmp	r3, #0
  400cce:	d003      	beq.n	400cd8 <freertos_twi_master_init+0x7c>
  400cd0:	4b39      	ldr	r3, [pc, #228]	; (400db8 <freertos_twi_master_init+0x15c>)
  400cd2:	4798      	blx	r3
  400cd4:	bf00      	nop
  400cd6:	e7fd      	b.n	400cd4 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  400cd8:	4a31      	ldr	r2, [pc, #196]	; (400da0 <freertos_twi_master_init+0x144>)
  400cda:	693b      	ldr	r3, [r7, #16]
  400cdc:	011b      	lsls	r3, r3, #4
  400cde:	4413      	add	r3, r2
  400ce0:	3308      	adds	r3, #8
  400ce2:	681b      	ldr	r3, [r3, #0]
  400ce4:	4618      	mov	r0, r3
  400ce6:	4b36      	ldr	r3, [pc, #216]	; (400dc0 <freertos_twi_master_init+0x164>)
  400ce8:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  400cea:	4a2d      	ldr	r2, [pc, #180]	; (400da0 <freertos_twi_master_init+0x144>)
  400cec:	693b      	ldr	r3, [r7, #16]
  400cee:	011b      	lsls	r3, r3, #4
  400cf0:	4413      	add	r3, r2
  400cf2:	685b      	ldr	r3, [r3, #4]
  400cf4:	4618      	mov	r0, r3
  400cf6:	f240 2102 	movw	r1, #514	; 0x202
  400cfa:	4b32      	ldr	r3, [pc, #200]	; (400dc4 <freertos_twi_master_init+0x168>)
  400cfc:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  400cfe:	4a28      	ldr	r2, [pc, #160]	; (400da0 <freertos_twi_master_init+0x144>)
  400d00:	693b      	ldr	r3, [r7, #16]
  400d02:	011b      	lsls	r3, r3, #4
  400d04:	4413      	add	r3, r2
  400d06:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  400d08:	4618      	mov	r0, r3
  400d0a:	f04f 31ff 	mov.w	r1, #4294967295
  400d0e:	4b2e      	ldr	r3, [pc, #184]	; (400dc8 <freertos_twi_master_init+0x16c>)
  400d10:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  400d12:	4a23      	ldr	r2, [pc, #140]	; (400da0 <freertos_twi_master_init+0x144>)
  400d14:	693b      	ldr	r3, [r7, #16]
  400d16:	011b      	lsls	r3, r3, #4
  400d18:	4413      	add	r3, r2
  400d1a:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  400d1c:	4618      	mov	r0, r3
  400d1e:	4b2b      	ldr	r3, [pc, #172]	; (400dcc <freertos_twi_master_init+0x170>)
  400d20:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  400d22:	683b      	ldr	r3, [r7, #0]
  400d24:	7b1b      	ldrb	r3, [r3, #12]
  400d26:	2b03      	cmp	r3, #3
  400d28:	d000      	beq.n	400d2c <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  400d2a:	e008      	b.n	400d3e <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  400d2c:	4a1c      	ldr	r2, [pc, #112]	; (400da0 <freertos_twi_master_init+0x144>)
  400d2e:	693b      	ldr	r3, [r7, #16]
  400d30:	011b      	lsls	r3, r3, #4
  400d32:	4413      	add	r3, r2
  400d34:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  400d36:	4618      	mov	r0, r3
  400d38:	4b25      	ldr	r3, [pc, #148]	; (400dd0 <freertos_twi_master_init+0x174>)
  400d3a:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  400d3c:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  400d3e:	683b      	ldr	r3, [r7, #0]
  400d40:	7b59      	ldrb	r1, [r3, #13]
  400d42:	693b      	ldr	r3, [r7, #16]
  400d44:	00da      	lsls	r2, r3, #3
  400d46:	4b19      	ldr	r3, [pc, #100]	; (400dac <freertos_twi_master_init+0x150>)
  400d48:	441a      	add	r2, r3
  400d4a:	693b      	ldr	r3, [r7, #16]
  400d4c:	00d8      	lsls	r0, r3, #3
  400d4e:	4b1b      	ldr	r3, [pc, #108]	; (400dbc <freertos_twi_master_init+0x160>)
  400d50:	4403      	add	r3, r0
  400d52:	4608      	mov	r0, r1
  400d54:	4611      	mov	r1, r2
  400d56:	461a      	mov	r2, r3
  400d58:	4b1e      	ldr	r3, [pc, #120]	; (400dd4 <freertos_twi_master_init+0x178>)
  400d5a:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  400d5c:	4a10      	ldr	r2, [pc, #64]	; (400da0 <freertos_twi_master_init+0x144>)
  400d5e:	693b      	ldr	r3, [r7, #16]
  400d60:	011b      	lsls	r3, r3, #4
  400d62:	4413      	add	r3, r2
  400d64:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  400d66:	4618      	mov	r0, r3
  400d68:	f44f 7150 	mov.w	r1, #832	; 0x340
  400d6c:	4b1a      	ldr	r3, [pc, #104]	; (400dd8 <freertos_twi_master_init+0x17c>)
  400d6e:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  400d70:	4a0b      	ldr	r2, [pc, #44]	; (400da0 <freertos_twi_master_init+0x144>)
  400d72:	693b      	ldr	r3, [r7, #16]
  400d74:	011b      	lsls	r3, r3, #4
  400d76:	4413      	add	r3, r2
  400d78:	3308      	adds	r3, #8
  400d7a:	791a      	ldrb	r2, [r3, #4]
  400d7c:	683b      	ldr	r3, [r7, #0]
  400d7e:	689b      	ldr	r3, [r3, #8]
  400d80:	b252      	sxtb	r2, r2
  400d82:	4610      	mov	r0, r2
  400d84:	4619      	mov	r1, r3
  400d86:	4b15      	ldr	r3, [pc, #84]	; (400ddc <freertos_twi_master_init+0x180>)
  400d88:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  400d8a:	687b      	ldr	r3, [r7, #4]
  400d8c:	617b      	str	r3, [r7, #20]
  400d8e:	e001      	b.n	400d94 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  400d90:	2300      	movs	r3, #0
  400d92:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  400d94:	697b      	ldr	r3, [r7, #20]
}
  400d96:	4618      	mov	r0, r3
  400d98:	3718      	adds	r7, #24
  400d9a:	46bd      	mov	sp, r7
  400d9c:	bd80      	pop	{r7, pc}
  400d9e:	bf00      	nop
  400da0:	0040ed88 	.word	0x0040ed88
  400da4:	00400915 	.word	0x00400915
  400da8:	00400955 	.word	0x00400955
  400dac:	200009f4 	.word	0x200009f4
  400db0:	0040ed80 	.word	0x0040ed80
  400db4:	004078e9 	.word	0x004078e9
  400db8:	00404259 	.word	0x00404259
  400dbc:	200009fc 	.word	0x200009fc
  400dc0:	00403361 	.word	0x00403361
  400dc4:	00402a09 	.word	0x00402a09
  400dc8:	00403801 	.word	0x00403801
  400dcc:	0040386d 	.word	0x0040386d
  400dd0:	00403751 	.word	0x00403751
  400dd4:	0040099d 	.word	0x0040099d
  400dd8:	004037e5 	.word	0x004037e5
  400ddc:	00400aa5 	.word	0x00400aa5

00400de0 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  400de0:	b590      	push	{r4, r7, lr}
  400de2:	b08d      	sub	sp, #52	; 0x34
  400de4:	af02      	add	r7, sp, #8
  400de6:	60f8      	str	r0, [r7, #12]
  400de8:	60b9      	str	r1, [r7, #8]
  400dea:	607a      	str	r2, [r7, #4]
  400dec:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  400dee:	2300      	movs	r3, #0
  400df0:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  400df2:	68fb      	ldr	r3, [r7, #12]
  400df4:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  400df6:	4881      	ldr	r0, [pc, #516]	; (400ffc <freertos_twi_write_packet_async+0x21c>)
  400df8:	2101      	movs	r1, #1
  400dfa:	69ba      	ldr	r2, [r7, #24]
  400dfc:	4b80      	ldr	r3, [pc, #512]	; (401000 <freertos_twi_write_packet_async+0x220>)
  400dfe:	4798      	blx	r3
  400e00:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  400e02:	697b      	ldr	r3, [r7, #20]
  400e04:	2b00      	cmp	r3, #0
  400e06:	f300 80ef 	bgt.w	400fe8 <freertos_twi_write_packet_async+0x208>
  400e0a:	68bb      	ldr	r3, [r7, #8]
  400e0c:	68db      	ldr	r3, [r3, #12]
  400e0e:	2b00      	cmp	r3, #0
  400e10:	f000 80ea 	beq.w	400fe8 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  400e14:	697b      	ldr	r3, [r7, #20]
  400e16:	00da      	lsls	r2, r3, #3
  400e18:	4b7a      	ldr	r3, [pc, #488]	; (401004 <freertos_twi_write_packet_async+0x224>)
  400e1a:	441a      	add	r2, r3
  400e1c:	1d3b      	adds	r3, r7, #4
  400e1e:	4610      	mov	r0, r2
  400e20:	4619      	mov	r1, r3
  400e22:	4b79      	ldr	r3, [pc, #484]	; (401008 <freertos_twi_write_packet_async+0x228>)
  400e24:	4798      	blx	r3
  400e26:	4603      	mov	r3, r0
  400e28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  400e2c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  400e30:	2b00      	cmp	r3, #0
  400e32:	f040 80d8 	bne.w	400fe6 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  400e36:	69bb      	ldr	r3, [r7, #24]
  400e38:	2200      	movs	r2, #0
  400e3a:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400e3c:	68bb      	ldr	r3, [r7, #8]
  400e3e:	7c1b      	ldrb	r3, [r3, #16]
  400e40:	041b      	lsls	r3, r3, #16
  400e42:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  400e46:	68bb      	ldr	r3, [r7, #8]
  400e48:	685b      	ldr	r3, [r3, #4]
  400e4a:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  400e4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400e50:	431a      	orrs	r2, r3
  400e52:	69bb      	ldr	r3, [r7, #24]
  400e54:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  400e56:	68bb      	ldr	r3, [r7, #8]
  400e58:	685b      	ldr	r3, [r3, #4]
  400e5a:	2b00      	cmp	r3, #0
  400e5c:	d01a      	beq.n	400e94 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  400e5e:	68bb      	ldr	r3, [r7, #8]
  400e60:	781b      	ldrb	r3, [r3, #0]
  400e62:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  400e64:	68bb      	ldr	r3, [r7, #8]
  400e66:	685b      	ldr	r3, [r3, #4]
  400e68:	2b01      	cmp	r3, #1
  400e6a:	d907      	bls.n	400e7c <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  400e6c:	6a3b      	ldr	r3, [r7, #32]
  400e6e:	021b      	lsls	r3, r3, #8
  400e70:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  400e72:	68bb      	ldr	r3, [r7, #8]
  400e74:	785b      	ldrb	r3, [r3, #1]
  400e76:	6a3a      	ldr	r2, [r7, #32]
  400e78:	4313      	orrs	r3, r2
  400e7a:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  400e7c:	68bb      	ldr	r3, [r7, #8]
  400e7e:	685b      	ldr	r3, [r3, #4]
  400e80:	2b02      	cmp	r3, #2
  400e82:	d907      	bls.n	400e94 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  400e84:	6a3b      	ldr	r3, [r7, #32]
  400e86:	021b      	lsls	r3, r3, #8
  400e88:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  400e8a:	68bb      	ldr	r3, [r7, #8]
  400e8c:	789b      	ldrb	r3, [r3, #2]
  400e8e:	6a3a      	ldr	r2, [r7, #32]
  400e90:	4313      	orrs	r3, r2
  400e92:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  400e94:	69bb      	ldr	r3, [r7, #24]
  400e96:	6a3a      	ldr	r2, [r7, #32]
  400e98:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  400e9a:	68bb      	ldr	r3, [r7, #8]
  400e9c:	68db      	ldr	r3, [r3, #12]
  400e9e:	2b01      	cmp	r3, #1
  400ea0:	d16d      	bne.n	400f7e <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  400ea2:	2300      	movs	r3, #0
  400ea4:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  400ea6:	4a55      	ldr	r2, [pc, #340]	; (400ffc <freertos_twi_write_packet_async+0x21c>)
  400ea8:	697b      	ldr	r3, [r7, #20]
  400eaa:	011b      	lsls	r3, r3, #4
  400eac:	4413      	add	r3, r2
  400eae:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  400eb0:	4618      	mov	r0, r3
  400eb2:	f44f 7150 	mov.w	r1, #832	; 0x340
  400eb6:	4b55      	ldr	r3, [pc, #340]	; (40100c <freertos_twi_write_packet_async+0x22c>)
  400eb8:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  400eba:	68bb      	ldr	r3, [r7, #8]
  400ebc:	689b      	ldr	r3, [r3, #8]
  400ebe:	781b      	ldrb	r3, [r3, #0]
  400ec0:	461a      	mov	r2, r3
  400ec2:	69bb      	ldr	r3, [r7, #24]
  400ec4:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  400ec6:	69bb      	ldr	r3, [r7, #24]
  400ec8:	6a1b      	ldr	r3, [r3, #32]
  400eca:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  400ecc:	693b      	ldr	r3, [r7, #16]
  400ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400ed2:	2b00      	cmp	r3, #0
  400ed4:	d016      	beq.n	400f04 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  400ed6:	4a49      	ldr	r2, [pc, #292]	; (400ffc <freertos_twi_write_packet_async+0x21c>)
  400ed8:	697b      	ldr	r3, [r7, #20]
  400eda:	011b      	lsls	r3, r3, #4
  400edc:	4413      	add	r3, r2
  400ede:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  400ee0:	4618      	mov	r0, r3
  400ee2:	f44f 7150 	mov.w	r1, #832	; 0x340
  400ee6:	4b4a      	ldr	r3, [pc, #296]	; (401010 <freertos_twi_write_packet_async+0x230>)
  400ee8:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400eea:	4a46      	ldr	r2, [pc, #280]	; (401004 <freertos_twi_write_packet_async+0x224>)
  400eec:	697b      	ldr	r3, [r7, #20]
  400eee:	00db      	lsls	r3, r3, #3
  400ef0:	4413      	add	r3, r2
  400ef2:	685b      	ldr	r3, [r3, #4]
  400ef4:	4618      	mov	r0, r3
  400ef6:	2100      	movs	r1, #0
  400ef8:	2200      	movs	r2, #0
  400efa:	2300      	movs	r3, #0
  400efc:	4c45      	ldr	r4, [pc, #276]	; (401014 <freertos_twi_write_packet_async+0x234>)
  400efe:	47a0      	blx	r4
						return ERR_BUSY;
  400f00:	23f6      	movs	r3, #246	; 0xf6
  400f02:	e076      	b.n	400ff2 <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  400f04:	693b      	ldr	r3, [r7, #16]
  400f06:	f003 0304 	and.w	r3, r3, #4
  400f0a:	2b00      	cmp	r3, #0
  400f0c:	d000      	beq.n	400f10 <freertos_twi_write_packet_async+0x130>
						break;
  400f0e:	e00b      	b.n	400f28 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400f10:	69fb      	ldr	r3, [r7, #28]
  400f12:	3301      	adds	r3, #1
  400f14:	61fb      	str	r3, [r7, #28]
  400f16:	69fb      	ldr	r3, [r7, #28]
  400f18:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f1c:	d103      	bne.n	400f26 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  400f1e:	23fd      	movs	r3, #253	; 0xfd
  400f20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  400f24:	e000      	b.n	400f28 <freertos_twi_write_packet_async+0x148>
					}
				}
  400f26:	e7ce      	b.n	400ec6 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  400f28:	69bb      	ldr	r3, [r7, #24]
  400f2a:	2202      	movs	r2, #2
  400f2c:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400f2e:	e00a      	b.n	400f46 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  400f30:	69fb      	ldr	r3, [r7, #28]
  400f32:	3301      	adds	r3, #1
  400f34:	61fb      	str	r3, [r7, #28]
  400f36:	69fb      	ldr	r3, [r7, #28]
  400f38:	f1b3 3fff 	cmp.w	r3, #4294967295
  400f3c:	d103      	bne.n	400f46 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  400f3e:	23fd      	movs	r3, #253	; 0xfd
  400f40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  400f44:	e005      	b.n	400f52 <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  400f46:	69bb      	ldr	r3, [r7, #24]
  400f48:	6a1b      	ldr	r3, [r3, #32]
  400f4a:	f003 0301 	and.w	r3, r3, #1
  400f4e:	2b00      	cmp	r3, #0
  400f50:	d0ee      	beq.n	400f30 <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  400f52:	4a2a      	ldr	r2, [pc, #168]	; (400ffc <freertos_twi_write_packet_async+0x21c>)
  400f54:	697b      	ldr	r3, [r7, #20]
  400f56:	011b      	lsls	r3, r3, #4
  400f58:	4413      	add	r3, r2
  400f5a:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  400f5c:	4618      	mov	r0, r3
  400f5e:	f44f 7150 	mov.w	r1, #832	; 0x340
  400f62:	4b2b      	ldr	r3, [pc, #172]	; (401010 <freertos_twi_write_packet_async+0x230>)
  400f64:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  400f66:	4a27      	ldr	r2, [pc, #156]	; (401004 <freertos_twi_write_packet_async+0x224>)
  400f68:	697b      	ldr	r3, [r7, #20]
  400f6a:	00db      	lsls	r3, r3, #3
  400f6c:	4413      	add	r3, r2
  400f6e:	685b      	ldr	r3, [r3, #4]
  400f70:	4618      	mov	r0, r3
  400f72:	2100      	movs	r1, #0
  400f74:	2200      	movs	r2, #0
  400f76:	2300      	movs	r3, #0
  400f78:	4c26      	ldr	r4, [pc, #152]	; (401014 <freertos_twi_write_packet_async+0x234>)
  400f7a:	47a0      	blx	r4
  400f7c:	e033      	b.n	400fe6 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  400f7e:	68bb      	ldr	r3, [r7, #8]
  400f80:	6899      	ldr	r1, [r3, #8]
  400f82:	4b25      	ldr	r3, [pc, #148]	; (401018 <freertos_twi_write_packet_async+0x238>)
  400f84:	697a      	ldr	r2, [r7, #20]
  400f86:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  400f8a:	68bb      	ldr	r3, [r7, #8]
  400f8c:	68da      	ldr	r2, [r3, #12]
  400f8e:	4922      	ldr	r1, [pc, #136]	; (401018 <freertos_twi_write_packet_async+0x238>)
  400f90:	697b      	ldr	r3, [r7, #20]
  400f92:	00db      	lsls	r3, r3, #3
  400f94:	440b      	add	r3, r1
  400f96:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  400f98:	697b      	ldr	r3, [r7, #20]
  400f9a:	00da      	lsls	r2, r3, #3
  400f9c:	4b19      	ldr	r3, [pc, #100]	; (401004 <freertos_twi_write_packet_async+0x224>)
  400f9e:	18d0      	adds	r0, r2, r3
  400fa0:	68bb      	ldr	r3, [r7, #8]
  400fa2:	6899      	ldr	r1, [r3, #8]
  400fa4:	68bb      	ldr	r3, [r7, #8]
  400fa6:	68db      	ldr	r3, [r3, #12]
  400fa8:	1e5a      	subs	r2, r3, #1
  400faa:	4c14      	ldr	r4, [pc, #80]	; (400ffc <freertos_twi_write_packet_async+0x21c>)
  400fac:	697b      	ldr	r3, [r7, #20]
  400fae:	011b      	lsls	r3, r3, #4
  400fb0:	4423      	add	r3, r4
  400fb2:	685b      	ldr	r3, [r3, #4]
  400fb4:	683c      	ldr	r4, [r7, #0]
  400fb6:	9400      	str	r4, [sp, #0]
  400fb8:	2401      	movs	r4, #1
  400fba:	9401      	str	r4, [sp, #4]
  400fbc:	4c17      	ldr	r4, [pc, #92]	; (40101c <freertos_twi_write_packet_async+0x23c>)
  400fbe:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  400fc0:	69b8      	ldr	r0, [r7, #24]
  400fc2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  400fc6:	4b12      	ldr	r3, [pc, #72]	; (401010 <freertos_twi_write_packet_async+0x230>)
  400fc8:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  400fca:	697b      	ldr	r3, [r7, #20]
  400fcc:	00da      	lsls	r2, r3, #3
  400fce:	4b0d      	ldr	r3, [pc, #52]	; (401004 <freertos_twi_write_packet_async+0x224>)
  400fd0:	441a      	add	r2, r3
  400fd2:	687b      	ldr	r3, [r7, #4]
  400fd4:	4610      	mov	r0, r2
  400fd6:	6839      	ldr	r1, [r7, #0]
  400fd8:	461a      	mov	r2, r3
  400fda:	4b11      	ldr	r3, [pc, #68]	; (401020 <freertos_twi_write_packet_async+0x240>)
  400fdc:	4798      	blx	r3
  400fde:	4603      	mov	r3, r0
  400fe0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  400fe4:	e003      	b.n	400fee <freertos_twi_write_packet_async+0x20e>
  400fe6:	e002      	b.n	400fee <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  400fe8:	23f8      	movs	r3, #248	; 0xf8
  400fea:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  400fee:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  400ff2:	b25b      	sxtb	r3, r3
}
  400ff4:	4618      	mov	r0, r3
  400ff6:	372c      	adds	r7, #44	; 0x2c
  400ff8:	46bd      	mov	sp, r7
  400ffa:	bd90      	pop	{r4, r7, pc}
  400ffc:	0040ed88 	.word	0x0040ed88
  401000:	00400915 	.word	0x00400915
  401004:	200009f4 	.word	0x200009f4
  401008:	00400b05 	.word	0x00400b05
  40100c:	00403801 	.word	0x00403801
  401010:	004037e5 	.word	0x004037e5
  401014:	004047a1 	.word	0x004047a1
  401018:	20000a04 	.word	0x20000a04
  40101c:	00400b75 	.word	0x00400b75
  401020:	00400c15 	.word	0x00400c15

00401024 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  401024:	b590      	push	{r4, r7, lr}
  401026:	b091      	sub	sp, #68	; 0x44
  401028:	af02      	add	r7, sp, #8
  40102a:	60f8      	str	r0, [r7, #12]
  40102c:	60b9      	str	r1, [r7, #8]
  40102e:	607a      	str	r2, [r7, #4]
  401030:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  401032:	2300      	movs	r3, #0
  401034:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  401036:	68fb      	ldr	r3, [r7, #12]
  401038:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  40103a:	489b      	ldr	r0, [pc, #620]	; (4012a8 <freertos_twi_read_packet_async+0x284>)
  40103c:	2101      	movs	r1, #1
  40103e:	69fa      	ldr	r2, [r7, #28]
  401040:	4b9a      	ldr	r3, [pc, #616]	; (4012ac <freertos_twi_read_packet_async+0x288>)
  401042:	4798      	blx	r3
  401044:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  401046:	69bb      	ldr	r3, [r7, #24]
  401048:	2b00      	cmp	r3, #0
  40104a:	f300 8123 	bgt.w	401294 <freertos_twi_read_packet_async+0x270>
  40104e:	68bb      	ldr	r3, [r7, #8]
  401050:	68db      	ldr	r3, [r3, #12]
  401052:	2b00      	cmp	r3, #0
  401054:	f000 811e 	beq.w	401294 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  401058:	69bb      	ldr	r3, [r7, #24]
  40105a:	00da      	lsls	r2, r3, #3
  40105c:	4b94      	ldr	r3, [pc, #592]	; (4012b0 <freertos_twi_read_packet_async+0x28c>)
  40105e:	441a      	add	r2, r3
  401060:	1d3b      	adds	r3, r7, #4
  401062:	4610      	mov	r0, r2
  401064:	4619      	mov	r1, r3
  401066:	4b93      	ldr	r3, [pc, #588]	; (4012b4 <freertos_twi_read_packet_async+0x290>)
  401068:	4798      	blx	r3
  40106a:	4603      	mov	r3, r0
  40106c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401070:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  401074:	2b00      	cmp	r3, #0
  401076:	f040 810c 	bne.w	401292 <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  40107a:	69f8      	ldr	r0, [r7, #28]
  40107c:	4b8e      	ldr	r3, [pc, #568]	; (4012b8 <freertos_twi_read_packet_async+0x294>)
  40107e:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  401080:	69fb      	ldr	r3, [r7, #28]
  401082:	2200      	movs	r2, #0
  401084:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401086:	68bb      	ldr	r3, [r7, #8]
  401088:	7c1b      	ldrb	r3, [r3, #16]
  40108a:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  40108c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401090:	68bb      	ldr	r3, [r7, #8]
  401092:	685b      	ldr	r3, [r3, #4]
  401094:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401096:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  40109a:	4313      	orrs	r3, r2
  40109c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  4010a0:	69fb      	ldr	r3, [r7, #28]
  4010a2:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  4010a4:	68bb      	ldr	r3, [r7, #8]
  4010a6:	685b      	ldr	r3, [r3, #4]
  4010a8:	2b00      	cmp	r3, #0
  4010aa:	d01a      	beq.n	4010e2 <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  4010ac:	68bb      	ldr	r3, [r7, #8]
  4010ae:	781b      	ldrb	r3, [r3, #0]
  4010b0:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  4010b2:	68bb      	ldr	r3, [r7, #8]
  4010b4:	685b      	ldr	r3, [r3, #4]
  4010b6:	2b01      	cmp	r3, #1
  4010b8:	d907      	bls.n	4010ca <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  4010ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4010bc:	021b      	lsls	r3, r3, #8
  4010be:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  4010c0:	68bb      	ldr	r3, [r7, #8]
  4010c2:	785b      	ldrb	r3, [r3, #1]
  4010c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4010c6:	4313      	orrs	r3, r2
  4010c8:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  4010ca:	68bb      	ldr	r3, [r7, #8]
  4010cc:	685b      	ldr	r3, [r3, #4]
  4010ce:	2b02      	cmp	r3, #2
  4010d0:	d907      	bls.n	4010e2 <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  4010d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4010d4:	021b      	lsls	r3, r3, #8
  4010d6:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  4010d8:	68bb      	ldr	r3, [r7, #8]
  4010da:	789b      	ldrb	r3, [r3, #2]
  4010dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4010de:	4313      	orrs	r3, r2
  4010e0:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  4010e2:	69fb      	ldr	r3, [r7, #28]
  4010e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4010e6:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  4010e8:	68bb      	ldr	r3, [r7, #8]
  4010ea:	68db      	ldr	r3, [r3, #12]
  4010ec:	2b02      	cmp	r3, #2
  4010ee:	f200 8099 	bhi.w	401224 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4010f2:	4a6d      	ldr	r2, [pc, #436]	; (4012a8 <freertos_twi_read_packet_async+0x284>)
  4010f4:	69bb      	ldr	r3, [r7, #24]
  4010f6:	011b      	lsls	r3, r3, #4
  4010f8:	4413      	add	r3, r2
  4010fa:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4010fc:	4618      	mov	r0, r3
  4010fe:	f44f 7150 	mov.w	r1, #832	; 0x340
  401102:	4b6e      	ldr	r3, [pc, #440]	; (4012bc <freertos_twi_read_packet_async+0x298>)
  401104:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  401106:	2300      	movs	r3, #0
  401108:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  40110c:	68bb      	ldr	r3, [r7, #8]
  40110e:	68db      	ldr	r3, [r3, #12]
  401110:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  401112:	68bb      	ldr	r3, [r7, #8]
  401114:	689b      	ldr	r3, [r3, #8]
  401116:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  401118:	2300      	movs	r3, #0
  40111a:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  40111c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40111e:	2b01      	cmp	r3, #1
  401120:	d106      	bne.n	401130 <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  401122:	69fb      	ldr	r3, [r7, #28]
  401124:	2203      	movs	r2, #3
  401126:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  401128:	2301      	movs	r3, #1
  40112a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40112e:	e04c      	b.n	4011ca <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	2201      	movs	r2, #1
  401134:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  401136:	e048      	b.n	4011ca <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  401138:	69fb      	ldr	r3, [r7, #28]
  40113a:	6a1b      	ldr	r3, [r3, #32]
  40113c:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  40113e:	697b      	ldr	r3, [r7, #20]
  401140:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401144:	2b00      	cmp	r3, #0
  401146:	d016      	beq.n	401176 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401148:	4a57      	ldr	r2, [pc, #348]	; (4012a8 <freertos_twi_read_packet_async+0x284>)
  40114a:	69bb      	ldr	r3, [r7, #24]
  40114c:	011b      	lsls	r3, r3, #4
  40114e:	4413      	add	r3, r2
  401150:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  401152:	4618      	mov	r0, r3
  401154:	f44f 7150 	mov.w	r1, #832	; 0x340
  401158:	4b59      	ldr	r3, [pc, #356]	; (4012c0 <freertos_twi_read_packet_async+0x29c>)
  40115a:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40115c:	4a54      	ldr	r2, [pc, #336]	; (4012b0 <freertos_twi_read_packet_async+0x28c>)
  40115e:	69bb      	ldr	r3, [r7, #24]
  401160:	00db      	lsls	r3, r3, #3
  401162:	4413      	add	r3, r2
  401164:	685b      	ldr	r3, [r3, #4]
  401166:	4618      	mov	r0, r3
  401168:	2100      	movs	r1, #0
  40116a:	2200      	movs	r2, #0
  40116c:	2300      	movs	r3, #0
  40116e:	4c55      	ldr	r4, [pc, #340]	; (4012c4 <freertos_twi_read_packet_async+0x2a0>)
  401170:	47a0      	blx	r4
						return ERR_BUSY;
  401172:	23f6      	movs	r3, #246	; 0xf6
  401174:	e093      	b.n	40129e <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  401176:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401178:	2b01      	cmp	r3, #1
  40117a:	d109      	bne.n	401190 <freertos_twi_read_packet_async+0x16c>
  40117c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401180:	2b00      	cmp	r3, #0
  401182:	d105      	bne.n	401190 <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  401184:	69fb      	ldr	r3, [r7, #28]
  401186:	2202      	movs	r2, #2
  401188:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  40118a:	2301      	movs	r3, #1
  40118c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  401190:	697b      	ldr	r3, [r7, #20]
  401192:	f003 0302 	and.w	r3, r3, #2
  401196:	2b00      	cmp	r3, #0
  401198:	d10b      	bne.n	4011b2 <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40119a:	6a3b      	ldr	r3, [r7, #32]
  40119c:	3301      	adds	r3, #1
  40119e:	623b      	str	r3, [r7, #32]
  4011a0:	6a3b      	ldr	r3, [r7, #32]
  4011a2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011a6:	d103      	bne.n	4011b0 <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  4011a8:	23fd      	movs	r3, #253	; 0xfd
  4011aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  4011ae:	e00f      	b.n	4011d0 <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  4011b0:	e00b      	b.n	4011ca <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  4011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011b4:	1c5a      	adds	r2, r3, #1
  4011b6:	627a      	str	r2, [r7, #36]	; 0x24
  4011b8:	69fa      	ldr	r2, [r7, #28]
  4011ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4011bc:	b2d2      	uxtb	r2, r2
  4011be:	701a      	strb	r2, [r3, #0]
					cnt--;
  4011c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4011c2:	3b01      	subs	r3, #1
  4011c4:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  4011c6:	2300      	movs	r3, #0
  4011c8:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  4011ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4011cc:	2b00      	cmp	r3, #0
  4011ce:	d1b3      	bne.n	401138 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  4011d0:	2300      	movs	r3, #0
  4011d2:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4011d4:	e00a      	b.n	4011ec <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4011d6:	6a3b      	ldr	r3, [r7, #32]
  4011d8:	3301      	adds	r3, #1
  4011da:	623b      	str	r3, [r7, #32]
  4011dc:	6a3b      	ldr	r3, [r7, #32]
  4011de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011e2:	d103      	bne.n	4011ec <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  4011e4:	23fd      	movs	r3, #253	; 0xfd
  4011e6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  4011ea:	e005      	b.n	4011f8 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4011ec:	69fb      	ldr	r3, [r7, #28]
  4011ee:	6a1b      	ldr	r3, [r3, #32]
  4011f0:	f003 0301 	and.w	r3, r3, #1
  4011f4:	2b00      	cmp	r3, #0
  4011f6:	d0ee      	beq.n	4011d6 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4011f8:	4a2b      	ldr	r2, [pc, #172]	; (4012a8 <freertos_twi_read_packet_async+0x284>)
  4011fa:	69bb      	ldr	r3, [r7, #24]
  4011fc:	011b      	lsls	r3, r3, #4
  4011fe:	4413      	add	r3, r2
  401200:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  401202:	4618      	mov	r0, r3
  401204:	f44f 7150 	mov.w	r1, #832	; 0x340
  401208:	4b2d      	ldr	r3, [pc, #180]	; (4012c0 <freertos_twi_read_packet_async+0x29c>)
  40120a:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40120c:	4a28      	ldr	r2, [pc, #160]	; (4012b0 <freertos_twi_read_packet_async+0x28c>)
  40120e:	69bb      	ldr	r3, [r7, #24]
  401210:	00db      	lsls	r3, r3, #3
  401212:	4413      	add	r3, r2
  401214:	685b      	ldr	r3, [r3, #4]
  401216:	4618      	mov	r0, r3
  401218:	2100      	movs	r1, #0
  40121a:	2200      	movs	r2, #0
  40121c:	2300      	movs	r3, #0
  40121e:	4c29      	ldr	r4, [pc, #164]	; (4012c4 <freertos_twi_read_packet_async+0x2a0>)
  401220:	47a0      	blx	r4
  401222:	e036      	b.n	401292 <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  401224:	68bb      	ldr	r3, [r7, #8]
  401226:	6899      	ldr	r1, [r3, #8]
  401228:	4b27      	ldr	r3, [pc, #156]	; (4012c8 <freertos_twi_read_packet_async+0x2a4>)
  40122a:	69ba      	ldr	r2, [r7, #24]
  40122c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401230:	68bb      	ldr	r3, [r7, #8]
  401232:	68da      	ldr	r2, [r3, #12]
  401234:	4924      	ldr	r1, [pc, #144]	; (4012c8 <freertos_twi_read_packet_async+0x2a4>)
  401236:	69bb      	ldr	r3, [r7, #24]
  401238:	00db      	lsls	r3, r3, #3
  40123a:	440b      	add	r3, r1
  40123c:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  40123e:	69bb      	ldr	r3, [r7, #24]
  401240:	00da      	lsls	r2, r3, #3
  401242:	4b22      	ldr	r3, [pc, #136]	; (4012cc <freertos_twi_read_packet_async+0x2a8>)
  401244:	18d0      	adds	r0, r2, r3
  401246:	68bb      	ldr	r3, [r7, #8]
  401248:	6899      	ldr	r1, [r3, #8]
  40124a:	68bb      	ldr	r3, [r7, #8]
  40124c:	68db      	ldr	r3, [r3, #12]
  40124e:	1e9a      	subs	r2, r3, #2
  401250:	4c15      	ldr	r4, [pc, #84]	; (4012a8 <freertos_twi_read_packet_async+0x284>)
  401252:	69bb      	ldr	r3, [r7, #24]
  401254:	011b      	lsls	r3, r3, #4
  401256:	4423      	add	r3, r4
  401258:	685b      	ldr	r3, [r3, #4]
  40125a:	683c      	ldr	r4, [r7, #0]
  40125c:	9400      	str	r4, [sp, #0]
  40125e:	2400      	movs	r4, #0
  401260:	9401      	str	r4, [sp, #4]
  401262:	4c1b      	ldr	r4, [pc, #108]	; (4012d0 <freertos_twi_read_packet_async+0x2ac>)
  401264:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  401266:	69fb      	ldr	r3, [r7, #28]
  401268:	2201      	movs	r2, #1
  40126a:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  40126c:	69f8      	ldr	r0, [r7, #28]
  40126e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401272:	4b13      	ldr	r3, [pc, #76]	; (4012c0 <freertos_twi_read_packet_async+0x29c>)
  401274:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401276:	69bb      	ldr	r3, [r7, #24]
  401278:	00da      	lsls	r2, r3, #3
  40127a:	4b14      	ldr	r3, [pc, #80]	; (4012cc <freertos_twi_read_packet_async+0x2a8>)
  40127c:	441a      	add	r2, r3
  40127e:	687b      	ldr	r3, [r7, #4]
  401280:	4610      	mov	r0, r2
  401282:	6839      	ldr	r1, [r7, #0]
  401284:	461a      	mov	r2, r3
  401286:	4b13      	ldr	r3, [pc, #76]	; (4012d4 <freertos_twi_read_packet_async+0x2b0>)
  401288:	4798      	blx	r3
  40128a:	4603      	mov	r3, r0
  40128c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401290:	e003      	b.n	40129a <freertos_twi_read_packet_async+0x276>
  401292:	e002      	b.n	40129a <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401294:	23f8      	movs	r3, #248	; 0xf8
  401296:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  40129a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  40129e:	b25b      	sxtb	r3, r3
}
  4012a0:	4618      	mov	r0, r3
  4012a2:	373c      	adds	r7, #60	; 0x3c
  4012a4:	46bd      	mov	sp, r7
  4012a6:	bd90      	pop	{r4, r7, pc}
  4012a8:	0040ed88 	.word	0x0040ed88
  4012ac:	00400915 	.word	0x00400915
  4012b0:	200009f4 	.word	0x200009f4
  4012b4:	00400b05 	.word	0x00400b05
  4012b8:	00403851 	.word	0x00403851
  4012bc:	00403801 	.word	0x00403801
  4012c0:	004037e5 	.word	0x004037e5
  4012c4:	004047a1 	.word	0x004047a1
  4012c8:	20000a04 	.word	0x20000a04
  4012cc:	200009fc 	.word	0x200009fc
  4012d0:	00400b75 	.word	0x00400b75
  4012d4:	00400c15 	.word	0x00400c15

004012d8 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  4012d8:	b590      	push	{r4, r7, lr}
  4012da:	b08b      	sub	sp, #44	; 0x2c
  4012dc:	af00      	add	r7, sp, #0
  4012de:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4012e0:	2300      	movs	r3, #0
  4012e2:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4012e4:	2300      	movs	r3, #0
  4012e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  4012ea:	4a81      	ldr	r2, [pc, #516]	; (4014f0 <local_twi_handler+0x218>)
  4012ec:	687b      	ldr	r3, [r7, #4]
  4012ee:	011b      	lsls	r3, r3, #4
  4012f0:	4413      	add	r3, r2
  4012f2:	681b      	ldr	r3, [r3, #0]
  4012f4:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  4012f6:	69b8      	ldr	r0, [r7, #24]
  4012f8:	4b7e      	ldr	r3, [pc, #504]	; (4014f4 <local_twi_handler+0x21c>)
  4012fa:	4798      	blx	r3
  4012fc:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  4012fe:	69b8      	ldr	r0, [r7, #24]
  401300:	4b7d      	ldr	r3, [pc, #500]	; (4014f8 <local_twi_handler+0x220>)
  401302:	4798      	blx	r3
  401304:	4603      	mov	r3, r0
  401306:	697a      	ldr	r2, [r7, #20]
  401308:	4013      	ands	r3, r2
  40130a:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  40130c:	697b      	ldr	r3, [r7, #20]
  40130e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  401312:	2b00      	cmp	r3, #0
  401314:	d076      	beq.n	401404 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  401316:	4a76      	ldr	r2, [pc, #472]	; (4014f0 <local_twi_handler+0x218>)
  401318:	687b      	ldr	r3, [r7, #4]
  40131a:	011b      	lsls	r3, r3, #4
  40131c:	4413      	add	r3, r2
  40131e:	685b      	ldr	r3, [r3, #4]
  401320:	4618      	mov	r0, r3
  401322:	f44f 7100 	mov.w	r1, #512	; 0x200
  401326:	4b75      	ldr	r3, [pc, #468]	; (4014fc <local_twi_handler+0x224>)
  401328:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  40132a:	69b8      	ldr	r0, [r7, #24]
  40132c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401330:	4b73      	ldr	r3, [pc, #460]	; (401500 <local_twi_handler+0x228>)
  401332:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  401334:	2300      	movs	r3, #0
  401336:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401338:	69bb      	ldr	r3, [r7, #24]
  40133a:	6a1b      	ldr	r3, [r3, #32]
  40133c:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  40133e:	7cfb      	ldrb	r3, [r7, #19]
  401340:	f003 0304 	and.w	r3, r3, #4
  401344:	2b00      	cmp	r3, #0
  401346:	d000      	beq.n	40134a <local_twi_handler+0x72>
				break;
  401348:	e00b      	b.n	401362 <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40134a:	6a3b      	ldr	r3, [r7, #32]
  40134c:	3301      	adds	r3, #1
  40134e:	623b      	str	r3, [r7, #32]
  401350:	6a3b      	ldr	r3, [r7, #32]
  401352:	f1b3 3fff 	cmp.w	r3, #4294967295
  401356:	d103      	bne.n	401360 <local_twi_handler+0x88>
				transfer_timeout = true;
  401358:	2301      	movs	r3, #1
  40135a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40135e:	e000      	b.n	401362 <local_twi_handler+0x8a>
			}
		}
  401360:	e7ea      	b.n	401338 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  401362:	69bb      	ldr	r3, [r7, #24]
  401364:	2202      	movs	r2, #2
  401366:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  401368:	4b66      	ldr	r3, [pc, #408]	; (401504 <local_twi_handler+0x22c>)
  40136a:	687a      	ldr	r2, [r7, #4]
  40136c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401370:	4964      	ldr	r1, [pc, #400]	; (401504 <local_twi_handler+0x22c>)
  401372:	687b      	ldr	r3, [r7, #4]
  401374:	00db      	lsls	r3, r3, #3
  401376:	440b      	add	r3, r1
  401378:	685b      	ldr	r3, [r3, #4]
  40137a:	3b01      	subs	r3, #1
  40137c:	4413      	add	r3, r2
  40137e:	781b      	ldrb	r3, [r3, #0]
  401380:	461a      	mov	r2, r3
  401382:	69bb      	ldr	r3, [r7, #24]
  401384:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  401386:	69bb      	ldr	r3, [r7, #24]
  401388:	6a1b      	ldr	r3, [r3, #32]
  40138a:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  40138c:	7cfb      	ldrb	r3, [r7, #19]
  40138e:	f003 0301 	and.w	r3, r3, #1
  401392:	2b00      	cmp	r3, #0
  401394:	d000      	beq.n	401398 <local_twi_handler+0xc0>
				break;
  401396:	e00b      	b.n	4013b0 <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401398:	6a3b      	ldr	r3, [r7, #32]
  40139a:	3301      	adds	r3, #1
  40139c:	623b      	str	r3, [r7, #32]
  40139e:	6a3b      	ldr	r3, [r7, #32]
  4013a0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013a4:	d103      	bne.n	4013ae <local_twi_handler+0xd6>
				transfer_timeout = true;
  4013a6:	2301      	movs	r3, #1
  4013a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  4013ac:	e000      	b.n	4013b0 <local_twi_handler+0xd8>
			}
		}
  4013ae:	e7ea      	b.n	401386 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4013b0:	4a55      	ldr	r2, [pc, #340]	; (401508 <local_twi_handler+0x230>)
  4013b2:	687b      	ldr	r3, [r7, #4]
  4013b4:	00db      	lsls	r3, r3, #3
  4013b6:	4413      	add	r3, r2
  4013b8:	685b      	ldr	r3, [r3, #4]
  4013ba:	2b00      	cmp	r3, #0
  4013bc:	d00c      	beq.n	4013d8 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  4013be:	4a52      	ldr	r2, [pc, #328]	; (401508 <local_twi_handler+0x230>)
  4013c0:	687b      	ldr	r3, [r7, #4]
  4013c2:	00db      	lsls	r3, r3, #3
  4013c4:	4413      	add	r3, r2
  4013c6:	685a      	ldr	r2, [r3, #4]
  4013c8:	f107 0308 	add.w	r3, r7, #8
  4013cc:	4610      	mov	r0, r2
  4013ce:	2100      	movs	r1, #0
  4013d0:	461a      	mov	r2, r3
  4013d2:	2300      	movs	r3, #0
  4013d4:	4c4d      	ldr	r4, [pc, #308]	; (40150c <local_twi_handler+0x234>)
  4013d6:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4013d8:	6a3b      	ldr	r3, [r7, #32]
  4013da:	f1b3 3fff 	cmp.w	r3, #4294967295
  4013de:	d011      	beq.n	401404 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4013e0:	4b49      	ldr	r3, [pc, #292]	; (401508 <local_twi_handler+0x230>)
  4013e2:	687a      	ldr	r2, [r7, #4]
  4013e4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4013e8:	2b00      	cmp	r3, #0
  4013ea:	d00b      	beq.n	401404 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  4013ec:	4b46      	ldr	r3, [pc, #280]	; (401508 <local_twi_handler+0x230>)
  4013ee:	687a      	ldr	r2, [r7, #4]
  4013f0:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4013f4:	f107 0308 	add.w	r3, r7, #8
  4013f8:	4610      	mov	r0, r2
  4013fa:	2100      	movs	r1, #0
  4013fc:	461a      	mov	r2, r3
  4013fe:	2300      	movs	r3, #0
  401400:	4c42      	ldr	r4, [pc, #264]	; (40150c <local_twi_handler+0x234>)
  401402:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  401404:	697b      	ldr	r3, [r7, #20]
  401406:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40140a:	2b00      	cmp	r3, #0
  40140c:	f000 80aa 	beq.w	401564 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  401410:	2300      	movs	r3, #0
  401412:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  401414:	4a36      	ldr	r2, [pc, #216]	; (4014f0 <local_twi_handler+0x218>)
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	011b      	lsls	r3, r3, #4
  40141a:	4413      	add	r3, r2
  40141c:	685b      	ldr	r3, [r3, #4]
  40141e:	4618      	mov	r0, r3
  401420:	2102      	movs	r1, #2
  401422:	4b36      	ldr	r3, [pc, #216]	; (4014fc <local_twi_handler+0x224>)
  401424:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401426:	69b8      	ldr	r0, [r7, #24]
  401428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40142c:	4b34      	ldr	r3, [pc, #208]	; (401500 <local_twi_handler+0x228>)
  40142e:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401430:	69bb      	ldr	r3, [r7, #24]
  401432:	6a1b      	ldr	r3, [r3, #32]
  401434:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  401436:	68fb      	ldr	r3, [r7, #12]
  401438:	f003 0302 	and.w	r3, r3, #2
  40143c:	2b00      	cmp	r3, #0
  40143e:	d000      	beq.n	401442 <local_twi_handler+0x16a>
				break;
  401440:	e008      	b.n	401454 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401442:	69fb      	ldr	r3, [r7, #28]
  401444:	3301      	adds	r3, #1
  401446:	61fb      	str	r3, [r7, #28]
  401448:	69fb      	ldr	r3, [r7, #28]
  40144a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40144e:	d100      	bne.n	401452 <local_twi_handler+0x17a>
				break;
  401450:	e000      	b.n	401454 <local_twi_handler+0x17c>
			}
		}
  401452:	e7ed      	b.n	401430 <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  401454:	69bb      	ldr	r3, [r7, #24]
  401456:	2202      	movs	r2, #2
  401458:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40145a:	4b2a      	ldr	r3, [pc, #168]	; (401504 <local_twi_handler+0x22c>)
  40145c:	687a      	ldr	r2, [r7, #4]
  40145e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401462:	4928      	ldr	r1, [pc, #160]	; (401504 <local_twi_handler+0x22c>)
  401464:	687b      	ldr	r3, [r7, #4]
  401466:	00db      	lsls	r3, r3, #3
  401468:	440b      	add	r3, r1
  40146a:	685b      	ldr	r3, [r3, #4]
  40146c:	3b02      	subs	r3, #2
  40146e:	4413      	add	r3, r2
  401470:	69ba      	ldr	r2, [r7, #24]
  401472:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401474:	b2d2      	uxtb	r2, r2
  401476:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401478:	69bb      	ldr	r3, [r7, #24]
  40147a:	6a1b      	ldr	r3, [r3, #32]
  40147c:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40147e:	68fb      	ldr	r3, [r7, #12]
  401480:	f003 0302 	and.w	r3, r3, #2
  401484:	2b00      	cmp	r3, #0
  401486:	d000      	beq.n	40148a <local_twi_handler+0x1b2>
				break;
  401488:	e008      	b.n	40149c <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40148a:	69fb      	ldr	r3, [r7, #28]
  40148c:	3301      	adds	r3, #1
  40148e:	61fb      	str	r3, [r7, #28]
  401490:	69fb      	ldr	r3, [r7, #28]
  401492:	f1b3 3fff 	cmp.w	r3, #4294967295
  401496:	d100      	bne.n	40149a <local_twi_handler+0x1c2>
				break;
  401498:	e000      	b.n	40149c <local_twi_handler+0x1c4>
			}
		}
  40149a:	e7ed      	b.n	401478 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  40149c:	69fb      	ldr	r3, [r7, #28]
  40149e:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014a2:	d035      	beq.n	401510 <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  4014a4:	4b17      	ldr	r3, [pc, #92]	; (401504 <local_twi_handler+0x22c>)
  4014a6:	687a      	ldr	r2, [r7, #4]
  4014a8:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4014ac:	4915      	ldr	r1, [pc, #84]	; (401504 <local_twi_handler+0x22c>)
  4014ae:	687b      	ldr	r3, [r7, #4]
  4014b0:	00db      	lsls	r3, r3, #3
  4014b2:	440b      	add	r3, r1
  4014b4:	685b      	ldr	r3, [r3, #4]
  4014b6:	3b01      	subs	r3, #1
  4014b8:	4413      	add	r3, r2
  4014ba:	69ba      	ldr	r2, [r7, #24]
  4014bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4014be:	b2d2      	uxtb	r2, r2
  4014c0:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  4014c2:	2300      	movs	r3, #0
  4014c4:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  4014c6:	69bb      	ldr	r3, [r7, #24]
  4014c8:	6a1b      	ldr	r3, [r3, #32]
  4014ca:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  4014cc:	68fb      	ldr	r3, [r7, #12]
  4014ce:	f003 0301 	and.w	r3, r3, #1
  4014d2:	2b00      	cmp	r3, #0
  4014d4:	d000      	beq.n	4014d8 <local_twi_handler+0x200>
					break;
  4014d6:	e01b      	b.n	401510 <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4014d8:	69fb      	ldr	r3, [r7, #28]
  4014da:	3301      	adds	r3, #1
  4014dc:	61fb      	str	r3, [r7, #28]
  4014de:	69fb      	ldr	r3, [r7, #28]
  4014e0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014e4:	d103      	bne.n	4014ee <local_twi_handler+0x216>
					transfer_timeout = true;
  4014e6:	2301      	movs	r3, #1
  4014e8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4014ec:	e010      	b.n	401510 <local_twi_handler+0x238>
				}
			}
  4014ee:	e7ea      	b.n	4014c6 <local_twi_handler+0x1ee>
  4014f0:	0040ed88 	.word	0x0040ed88
  4014f4:	00403821 	.word	0x00403821
  4014f8:	00403839 	.word	0x00403839
  4014fc:	00402a09 	.word	0x00402a09
  401500:	00403801 	.word	0x00403801
  401504:	20000a04 	.word	0x20000a04
  401508:	200009f4 	.word	0x200009f4
  40150c:	00404911 	.word	0x00404911
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401510:	4a35      	ldr	r2, [pc, #212]	; (4015e8 <local_twi_handler+0x310>)
  401512:	687b      	ldr	r3, [r7, #4]
  401514:	00db      	lsls	r3, r3, #3
  401516:	4413      	add	r3, r2
  401518:	685b      	ldr	r3, [r3, #4]
  40151a:	2b00      	cmp	r3, #0
  40151c:	d00c      	beq.n	401538 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  40151e:	4a32      	ldr	r2, [pc, #200]	; (4015e8 <local_twi_handler+0x310>)
  401520:	687b      	ldr	r3, [r7, #4]
  401522:	00db      	lsls	r3, r3, #3
  401524:	4413      	add	r3, r2
  401526:	685a      	ldr	r2, [r3, #4]
  401528:	f107 0308 	add.w	r3, r7, #8
  40152c:	4610      	mov	r0, r2
  40152e:	2100      	movs	r1, #0
  401530:	461a      	mov	r2, r3
  401532:	2300      	movs	r3, #0
  401534:	4c2d      	ldr	r4, [pc, #180]	; (4015ec <local_twi_handler+0x314>)
  401536:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401538:	69fb      	ldr	r3, [r7, #28]
  40153a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40153e:	d011      	beq.n	401564 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  401540:	4b2b      	ldr	r3, [pc, #172]	; (4015f0 <local_twi_handler+0x318>)
  401542:	687a      	ldr	r2, [r7, #4]
  401544:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401548:	2b00      	cmp	r3, #0
  40154a:	d00b      	beq.n	401564 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  40154c:	4b28      	ldr	r3, [pc, #160]	; (4015f0 <local_twi_handler+0x318>)
  40154e:	687a      	ldr	r2, [r7, #4]
  401550:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401554:	f107 0308 	add.w	r3, r7, #8
  401558:	4610      	mov	r0, r2
  40155a:	2100      	movs	r1, #0
  40155c:	461a      	mov	r2, r3
  40155e:	2300      	movs	r3, #0
  401560:	4c22      	ldr	r4, [pc, #136]	; (4015ec <local_twi_handler+0x314>)
  401562:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  401564:	697b      	ldr	r3, [r7, #20]
  401566:	f403 7350 	and.w	r3, r3, #832	; 0x340
  40156a:	2b00      	cmp	r3, #0
  40156c:	d103      	bne.n	401576 <local_twi_handler+0x29e>
  40156e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  401572:	2b00      	cmp	r3, #0
  401574:	d02f      	beq.n	4015d6 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  401576:	4a1f      	ldr	r2, [pc, #124]	; (4015f4 <local_twi_handler+0x31c>)
  401578:	687b      	ldr	r3, [r7, #4]
  40157a:	011b      	lsls	r3, r3, #4
  40157c:	4413      	add	r3, r2
  40157e:	685b      	ldr	r3, [r3, #4]
  401580:	4618      	mov	r0, r3
  401582:	f240 2102 	movw	r1, #514	; 0x202
  401586:	4b1c      	ldr	r3, [pc, #112]	; (4015f8 <local_twi_handler+0x320>)
  401588:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  40158a:	697b      	ldr	r3, [r7, #20]
  40158c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401590:	2b00      	cmp	r3, #0
  401592:	d102      	bne.n	40159a <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  401594:	69bb      	ldr	r3, [r7, #24]
  401596:	2202      	movs	r2, #2
  401598:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  40159a:	69b8      	ldr	r0, [r7, #24]
  40159c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4015a0:	4b16      	ldr	r3, [pc, #88]	; (4015fc <local_twi_handler+0x324>)
  4015a2:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  4015a4:	69b8      	ldr	r0, [r7, #24]
  4015a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4015aa:	4b14      	ldr	r3, [pc, #80]	; (4015fc <local_twi_handler+0x324>)
  4015ac:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4015ae:	4a0e      	ldr	r2, [pc, #56]	; (4015e8 <local_twi_handler+0x310>)
  4015b0:	687b      	ldr	r3, [r7, #4]
  4015b2:	00db      	lsls	r3, r3, #3
  4015b4:	4413      	add	r3, r2
  4015b6:	685b      	ldr	r3, [r3, #4]
  4015b8:	2b00      	cmp	r3, #0
  4015ba:	d00c      	beq.n	4015d6 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  4015bc:	4a0a      	ldr	r2, [pc, #40]	; (4015e8 <local_twi_handler+0x310>)
  4015be:	687b      	ldr	r3, [r7, #4]
  4015c0:	00db      	lsls	r3, r3, #3
  4015c2:	4413      	add	r3, r2
  4015c4:	685a      	ldr	r2, [r3, #4]
  4015c6:	f107 0308 	add.w	r3, r7, #8
  4015ca:	4610      	mov	r0, r2
  4015cc:	2100      	movs	r1, #0
  4015ce:	461a      	mov	r2, r3
  4015d0:	2300      	movs	r3, #0
  4015d2:	4c06      	ldr	r4, [pc, #24]	; (4015ec <local_twi_handler+0x314>)
  4015d4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4015d6:	68bb      	ldr	r3, [r7, #8]
  4015d8:	2b00      	cmp	r3, #0
  4015da:	d001      	beq.n	4015e0 <local_twi_handler+0x308>
  4015dc:	4b08      	ldr	r3, [pc, #32]	; (401600 <local_twi_handler+0x328>)
  4015de:	4798      	blx	r3
}
  4015e0:	372c      	adds	r7, #44	; 0x2c
  4015e2:	46bd      	mov	sp, r7
  4015e4:	bd90      	pop	{r4, r7, pc}
  4015e6:	bf00      	nop
  4015e8:	200009f4 	.word	0x200009f4
  4015ec:	00404911 	.word	0x00404911
  4015f0:	200009fc 	.word	0x200009fc
  4015f4:	0040ed88 	.word	0x0040ed88
  4015f8:	00402a09 	.word	0x00402a09
  4015fc:	00403801 	.word	0x00403801
  401600:	004041fd 	.word	0x004041fd

00401604 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  401604:	b580      	push	{r7, lr}
  401606:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  401608:	2000      	movs	r0, #0
  40160a:	4b01      	ldr	r3, [pc, #4]	; (401610 <TWI0_Handler+0xc>)
  40160c:	4798      	blx	r3
}
  40160e:	bd80      	pop	{r7, pc}
  401610:	004012d9 	.word	0x004012d9

00401614 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  401614:	b580      	push	{r7, lr}
  401616:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  401618:	2001      	movs	r0, #1
  40161a:	4b01      	ldr	r3, [pc, #4]	; (401620 <TWI1_Handler+0xc>)
  40161c:	4798      	blx	r3
}
  40161e:	bd80      	pop	{r7, pc}
  401620:	004012d9 	.word	0x004012d9

00401624 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  401624:	b580      	push	{r7, lr}
  401626:	b084      	sub	sp, #16
  401628:	af00      	add	r7, sp, #0
  40162a:	6078      	str	r0, [r7, #4]
  40162c:	460b      	mov	r3, r1
  40162e:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401630:	687a      	ldr	r2, [r7, #4]
  401632:	4613      	mov	r3, r2
  401634:	00db      	lsls	r3, r3, #3
  401636:	1a9b      	subs	r3, r3, r2
  401638:	009b      	lsls	r3, r3, #2
  40163a:	4a36      	ldr	r2, [pc, #216]	; (401714 <configure_rx_dma+0xf0>)
  40163c:	4413      	add	r3, r2
  40163e:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  401640:	68fb      	ldr	r3, [r7, #12]
  401642:	699b      	ldr	r3, [r3, #24]
  401644:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401646:	68fb      	ldr	r3, [r7, #12]
  401648:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  40164a:	429a      	cmp	r2, r3
  40164c:	d10e      	bne.n	40166c <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  40164e:	78fb      	ldrb	r3, [r7, #3]
  401650:	2b00      	cmp	r3, #0
  401652:	d103      	bne.n	40165c <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  401654:	68fb      	ldr	r3, [r7, #12]
  401656:	2200      	movs	r2, #0
  401658:	60da      	str	r2, [r3, #12]
  40165a:	e01e      	b.n	40169a <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40165c:	68fb      	ldr	r3, [r7, #12]
  40165e:	685a      	ldr	r2, [r3, #4]
  401660:	68fb      	ldr	r3, [r7, #12]
  401662:	689b      	ldr	r3, [r3, #8]
  401664:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  401666:	68fb      	ldr	r3, [r7, #12]
  401668:	60da      	str	r2, [r3, #12]
  40166a:	e016      	b.n	40169a <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40166c:	68fb      	ldr	r3, [r7, #12]
  40166e:	699b      	ldr	r3, [r3, #24]
  401670:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401672:	68fb      	ldr	r3, [r7, #12]
  401674:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  401676:	429a      	cmp	r2, r3
  401678:	d908      	bls.n	40168c <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40167a:	68fb      	ldr	r3, [r7, #12]
  40167c:	699b      	ldr	r3, [r3, #24]
  40167e:	461a      	mov	r2, r3
  401680:	68fb      	ldr	r3, [r7, #12]
  401682:	689b      	ldr	r3, [r3, #8]
  401684:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401686:	68fb      	ldr	r3, [r7, #12]
  401688:	60da      	str	r2, [r3, #12]
  40168a:	e006      	b.n	40169a <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40168c:	68fb      	ldr	r3, [r7, #12]
  40168e:	685a      	ldr	r2, [r3, #4]
  401690:	68fb      	ldr	r3, [r7, #12]
  401692:	689b      	ldr	r3, [r3, #8]
  401694:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401696:	68fb      	ldr	r3, [r7, #12]
  401698:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  40169a:	68fb      	ldr	r3, [r7, #12]
  40169c:	689a      	ldr	r2, [r3, #8]
  40169e:	68fb      	ldr	r3, [r7, #12]
  4016a0:	68db      	ldr	r3, [r3, #12]
  4016a2:	441a      	add	r2, r3
  4016a4:	68fb      	ldr	r3, [r7, #12]
  4016a6:	685b      	ldr	r3, [r3, #4]
  4016a8:	429a      	cmp	r2, r3
  4016aa:	d903      	bls.n	4016b4 <configure_rx_dma+0x90>
  4016ac:	4b1a      	ldr	r3, [pc, #104]	; (401718 <configure_rx_dma+0xf4>)
  4016ae:	4798      	blx	r3
  4016b0:	bf00      	nop
  4016b2:	e7fd      	b.n	4016b0 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  4016b4:	68fb      	ldr	r3, [r7, #12]
  4016b6:	68db      	ldr	r3, [r3, #12]
  4016b8:	2b00      	cmp	r3, #0
  4016ba:	d01e      	beq.n	4016fa <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  4016bc:	4a17      	ldr	r2, [pc, #92]	; (40171c <configure_rx_dma+0xf8>)
  4016be:	687b      	ldr	r3, [r7, #4]
  4016c0:	011b      	lsls	r3, r3, #4
  4016c2:	4413      	add	r3, r2
  4016c4:	685a      	ldr	r2, [r3, #4]
  4016c6:	68fb      	ldr	r3, [r7, #12]
  4016c8:	3308      	adds	r3, #8
  4016ca:	4610      	mov	r0, r2
  4016cc:	4619      	mov	r1, r3
  4016ce:	2200      	movs	r2, #0
  4016d0:	4b13      	ldr	r3, [pc, #76]	; (401720 <configure_rx_dma+0xfc>)
  4016d2:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4016d4:	4a11      	ldr	r2, [pc, #68]	; (40171c <configure_rx_dma+0xf8>)
  4016d6:	687b      	ldr	r3, [r7, #4]
  4016d8:	011b      	lsls	r3, r3, #4
  4016da:	4413      	add	r3, r2
  4016dc:	685b      	ldr	r3, [r3, #4]
  4016de:	4618      	mov	r0, r3
  4016e0:	2101      	movs	r1, #1
  4016e2:	4b10      	ldr	r3, [pc, #64]	; (401724 <configure_rx_dma+0x100>)
  4016e4:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4016e6:	4a0d      	ldr	r2, [pc, #52]	; (40171c <configure_rx_dma+0xf8>)
  4016e8:	687b      	ldr	r3, [r7, #4]
  4016ea:	011b      	lsls	r3, r3, #4
  4016ec:	4413      	add	r3, r2
  4016ee:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  4016f0:	4618      	mov	r0, r3
  4016f2:	2109      	movs	r1, #9
  4016f4:	4b0c      	ldr	r3, [pc, #48]	; (401728 <configure_rx_dma+0x104>)
  4016f6:	4798      	blx	r3
  4016f8:	e008      	b.n	40170c <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4016fa:	4a08      	ldr	r2, [pc, #32]	; (40171c <configure_rx_dma+0xf8>)
  4016fc:	687b      	ldr	r3, [r7, #4]
  4016fe:	011b      	lsls	r3, r3, #4
  401700:	4413      	add	r3, r2
  401702:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  401704:	4618      	mov	r0, r3
  401706:	2109      	movs	r1, #9
  401708:	4b08      	ldr	r3, [pc, #32]	; (40172c <configure_rx_dma+0x108>)
  40170a:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  40170c:	3710      	adds	r7, #16
  40170e:	46bd      	mov	sp, r7
  401710:	bd80      	pop	{r7, pc}
  401712:	bf00      	nop
  401714:	20000a0c 	.word	0x20000a0c
  401718:	00404259 	.word	0x00404259
  40171c:	0040ed98 	.word	0x0040ed98
  401720:	004029a5 	.word	0x004029a5
  401724:	004029e9 	.word	0x004029e9
  401728:	004038ed 	.word	0x004038ed
  40172c:	00403909 	.word	0x00403909

00401730 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  401730:	b590      	push	{r4, r7, lr}
  401732:	b087      	sub	sp, #28
  401734:	af00      	add	r7, sp, #0
  401736:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  401738:	2300      	movs	r3, #0
  40173a:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  40173c:	4a61      	ldr	r2, [pc, #388]	; (4018c4 <local_uart_handler+0x194>)
  40173e:	687b      	ldr	r3, [r7, #4]
  401740:	011b      	lsls	r3, r3, #4
  401742:	4413      	add	r3, r2
  401744:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  401746:	4618      	mov	r0, r3
  401748:	4b5f      	ldr	r3, [pc, #380]	; (4018c8 <local_uart_handler+0x198>)
  40174a:	4798      	blx	r3
  40174c:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  40174e:	4a5d      	ldr	r2, [pc, #372]	; (4018c4 <local_uart_handler+0x194>)
  401750:	687b      	ldr	r3, [r7, #4]
  401752:	011b      	lsls	r3, r3, #4
  401754:	4413      	add	r3, r2
  401756:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  401758:	4618      	mov	r0, r3
  40175a:	4b5c      	ldr	r3, [pc, #368]	; (4018cc <local_uart_handler+0x19c>)
  40175c:	4798      	blx	r3
  40175e:	4603      	mov	r3, r0
  401760:	697a      	ldr	r2, [r7, #20]
  401762:	4013      	ands	r3, r2
  401764:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401766:	687a      	ldr	r2, [r7, #4]
  401768:	4613      	mov	r3, r2
  40176a:	00db      	lsls	r3, r3, #3
  40176c:	1a9b      	subs	r3, r3, r2
  40176e:	009b      	lsls	r3, r3, #2
  401770:	4a57      	ldr	r2, [pc, #348]	; (4018d0 <local_uart_handler+0x1a0>)
  401772:	4413      	add	r3, r2
  401774:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  401776:	697b      	ldr	r3, [r7, #20]
  401778:	f003 0310 	and.w	r3, r3, #16
  40177c:	2b00      	cmp	r3, #0
  40177e:	d02e      	beq.n	4017de <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  401780:	4a50      	ldr	r2, [pc, #320]	; (4018c4 <local_uart_handler+0x194>)
  401782:	687b      	ldr	r3, [r7, #4]
  401784:	011b      	lsls	r3, r3, #4
  401786:	4413      	add	r3, r2
  401788:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  40178a:	4618      	mov	r0, r3
  40178c:	2110      	movs	r1, #16
  40178e:	4b51      	ldr	r3, [pc, #324]	; (4018d4 <local_uart_handler+0x1a4>)
  401790:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  401792:	4a51      	ldr	r2, [pc, #324]	; (4018d8 <local_uart_handler+0x1a8>)
  401794:	687b      	ldr	r3, [r7, #4]
  401796:	00db      	lsls	r3, r3, #3
  401798:	4413      	add	r3, r2
  40179a:	685b      	ldr	r3, [r3, #4]
  40179c:	2b00      	cmp	r3, #0
  40179e:	d00c      	beq.n	4017ba <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  4017a0:	4a4d      	ldr	r2, [pc, #308]	; (4018d8 <local_uart_handler+0x1a8>)
  4017a2:	687b      	ldr	r3, [r7, #4]
  4017a4:	00db      	lsls	r3, r3, #3
  4017a6:	4413      	add	r3, r2
  4017a8:	685a      	ldr	r2, [r3, #4]
  4017aa:	f107 030c 	add.w	r3, r7, #12
  4017ae:	4610      	mov	r0, r2
  4017b0:	2100      	movs	r1, #0
  4017b2:	461a      	mov	r2, r3
  4017b4:	2300      	movs	r3, #0
  4017b6:	4c49      	ldr	r4, [pc, #292]	; (4018dc <local_uart_handler+0x1ac>)
  4017b8:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  4017ba:	4b47      	ldr	r3, [pc, #284]	; (4018d8 <local_uart_handler+0x1a8>)
  4017bc:	687a      	ldr	r2, [r7, #4]
  4017be:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4017c2:	2b00      	cmp	r3, #0
  4017c4:	d00b      	beq.n	4017de <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  4017c6:	4b44      	ldr	r3, [pc, #272]	; (4018d8 <local_uart_handler+0x1a8>)
  4017c8:	687a      	ldr	r2, [r7, #4]
  4017ca:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4017ce:	f107 030c 	add.w	r3, r7, #12
  4017d2:	4610      	mov	r0, r2
  4017d4:	2100      	movs	r1, #0
  4017d6:	461a      	mov	r2, r3
  4017d8:	2300      	movs	r3, #0
  4017da:	4c40      	ldr	r4, [pc, #256]	; (4018dc <local_uart_handler+0x1ac>)
  4017dc:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  4017de:	697b      	ldr	r3, [r7, #20]
  4017e0:	f003 0308 	and.w	r3, r3, #8
  4017e4:	2b00      	cmp	r3, #0
  4017e6:	d033      	beq.n	401850 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  4017e8:	693b      	ldr	r3, [r7, #16]
  4017ea:	699b      	ldr	r3, [r3, #24]
  4017ec:	2b00      	cmp	r3, #0
  4017ee:	d103      	bne.n	4017f8 <local_uart_handler+0xc8>
  4017f0:	4b3b      	ldr	r3, [pc, #236]	; (4018e0 <local_uart_handler+0x1b0>)
  4017f2:	4798      	blx	r3
  4017f4:	bf00      	nop
  4017f6:	e7fd      	b.n	4017f4 <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  4017f8:	693b      	ldr	r3, [r7, #16]
  4017fa:	699b      	ldr	r3, [r3, #24]
  4017fc:	2b01      	cmp	r3, #1
  4017fe:	d103      	bne.n	401808 <local_uart_handler+0xd8>
  401800:	4b37      	ldr	r3, [pc, #220]	; (4018e0 <local_uart_handler+0x1b0>)
  401802:	4798      	blx	r3
  401804:	bf00      	nop
  401806:	e7fd      	b.n	401804 <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  401808:	693b      	ldr	r3, [r7, #16]
  40180a:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  40180c:	693b      	ldr	r3, [r7, #16]
  40180e:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  401810:	441a      	add	r2, r3
  401812:	693b      	ldr	r3, [r7, #16]
  401814:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  401816:	693b      	ldr	r3, [r7, #16]
  401818:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  40181a:	693b      	ldr	r3, [r7, #16]
  40181c:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  40181e:	429a      	cmp	r2, r3
  401820:	d303      	bcc.n	40182a <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  401822:	693b      	ldr	r3, [r7, #16]
  401824:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  401826:	693b      	ldr	r3, [r7, #16]
  401828:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  40182a:	687b      	ldr	r3, [r7, #4]
  40182c:	4618      	mov	r0, r3
  40182e:	2100      	movs	r1, #0
  401830:	4b2c      	ldr	r3, [pc, #176]	; (4018e4 <local_uart_handler+0x1b4>)
  401832:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  401834:	693b      	ldr	r3, [r7, #16]
  401836:	691b      	ldr	r3, [r3, #16]
  401838:	2b00      	cmp	r3, #0
  40183a:	d009      	beq.n	401850 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  40183c:	693b      	ldr	r3, [r7, #16]
  40183e:	691a      	ldr	r2, [r3, #16]
  401840:	f107 030c 	add.w	r3, r7, #12
  401844:	4610      	mov	r0, r2
  401846:	2100      	movs	r1, #0
  401848:	461a      	mov	r2, r3
  40184a:	2300      	movs	r3, #0
  40184c:	4c23      	ldr	r4, [pc, #140]	; (4018dc <local_uart_handler+0x1ac>)
  40184e:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  401850:	697b      	ldr	r3, [r7, #20]
  401852:	2b00      	cmp	r3, #0
  401854:	d10d      	bne.n	401872 <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  401856:	693b      	ldr	r3, [r7, #16]
  401858:	691b      	ldr	r3, [r3, #16]
  40185a:	2b00      	cmp	r3, #0
  40185c:	d009      	beq.n	401872 <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  40185e:	693b      	ldr	r3, [r7, #16]
  401860:	691a      	ldr	r2, [r3, #16]
  401862:	f107 030c 	add.w	r3, r7, #12
  401866:	4610      	mov	r0, r2
  401868:	2100      	movs	r1, #0
  40186a:	461a      	mov	r2, r3
  40186c:	2300      	movs	r3, #0
  40186e:	4c1b      	ldr	r4, [pc, #108]	; (4018dc <local_uart_handler+0x1ac>)
  401870:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  401872:	697b      	ldr	r3, [r7, #20]
  401874:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  401878:	2b00      	cmp	r3, #0
  40187a:	d01b      	beq.n	4018b4 <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  40187c:	4a11      	ldr	r2, [pc, #68]	; (4018c4 <local_uart_handler+0x194>)
  40187e:	687b      	ldr	r3, [r7, #4]
  401880:	011b      	lsls	r3, r3, #4
  401882:	4413      	add	r3, r2
  401884:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  401886:	4618      	mov	r0, r3
  401888:	4b17      	ldr	r3, [pc, #92]	; (4018e8 <local_uart_handler+0x1b8>)
  40188a:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  40188c:	4a12      	ldr	r2, [pc, #72]	; (4018d8 <local_uart_handler+0x1a8>)
  40188e:	687b      	ldr	r3, [r7, #4]
  401890:	00db      	lsls	r3, r3, #3
  401892:	4413      	add	r3, r2
  401894:	685b      	ldr	r3, [r3, #4]
  401896:	2b00      	cmp	r3, #0
  401898:	d00c      	beq.n	4018b4 <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  40189a:	4a0f      	ldr	r2, [pc, #60]	; (4018d8 <local_uart_handler+0x1a8>)
  40189c:	687b      	ldr	r3, [r7, #4]
  40189e:	00db      	lsls	r3, r3, #3
  4018a0:	4413      	add	r3, r2
  4018a2:	685a      	ldr	r2, [r3, #4]
  4018a4:	f107 030c 	add.w	r3, r7, #12
  4018a8:	4610      	mov	r0, r2
  4018aa:	2100      	movs	r1, #0
  4018ac:	461a      	mov	r2, r3
  4018ae:	2300      	movs	r3, #0
  4018b0:	4c0a      	ldr	r4, [pc, #40]	; (4018dc <local_uart_handler+0x1ac>)
  4018b2:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4018b4:	68fb      	ldr	r3, [r7, #12]
  4018b6:	2b00      	cmp	r3, #0
  4018b8:	d001      	beq.n	4018be <local_uart_handler+0x18e>
  4018ba:	4b0c      	ldr	r3, [pc, #48]	; (4018ec <local_uart_handler+0x1bc>)
  4018bc:	4798      	blx	r3
}
  4018be:	371c      	adds	r7, #28
  4018c0:	46bd      	mov	sp, r7
  4018c2:	bd90      	pop	{r4, r7, pc}
  4018c4:	0040ed98 	.word	0x0040ed98
  4018c8:	0040393d 	.word	0x0040393d
  4018cc:	00403925 	.word	0x00403925
  4018d0:	20000a0c 	.word	0x20000a0c
  4018d4:	00403909 	.word	0x00403909
  4018d8:	20000a28 	.word	0x20000a28
  4018dc:	00404911 	.word	0x00404911
  4018e0:	00404259 	.word	0x00404259
  4018e4:	00401625 	.word	0x00401625
  4018e8:	00403955 	.word	0x00403955
  4018ec:	004041fd 	.word	0x004041fd

004018f0 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  4018f4:	2000      	movs	r0, #0
  4018f6:	4b01      	ldr	r3, [pc, #4]	; (4018fc <UART0_Handler+0xc>)
  4018f8:	4798      	blx	r3
}
  4018fa:	bd80      	pop	{r7, pc}
  4018fc:	00401731 	.word	0x00401731

00401900 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  401900:	b580      	push	{r7, lr}
  401902:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  401904:	2001      	movs	r0, #1
  401906:	4b01      	ldr	r3, [pc, #4]	; (40190c <UART1_Handler+0xc>)
  401908:	4798      	blx	r3
}
  40190a:	bd80      	pop	{r7, pc}
  40190c:	00401731 	.word	0x00401731

00401910 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401910:	b480      	push	{r7}
  401912:	b083      	sub	sp, #12
  401914:	af00      	add	r7, sp, #0
  401916:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401918:	687b      	ldr	r3, [r7, #4]
  40191a:	2b07      	cmp	r3, #7
  40191c:	d825      	bhi.n	40196a <osc_get_rate+0x5a>
  40191e:	a201      	add	r2, pc, #4	; (adr r2, 401924 <osc_get_rate+0x14>)
  401920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401924:	00401945 	.word	0x00401945
  401928:	0040194b 	.word	0x0040194b
  40192c:	00401951 	.word	0x00401951
  401930:	00401957 	.word	0x00401957
  401934:	0040195b 	.word	0x0040195b
  401938:	0040195f 	.word	0x0040195f
  40193c:	00401963 	.word	0x00401963
  401940:	00401967 	.word	0x00401967
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401944:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401948:	e010      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40194a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40194e:	e00d      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401950:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401954:	e00a      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401956:	4b08      	ldr	r3, [pc, #32]	; (401978 <osc_get_rate+0x68>)
  401958:	e008      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40195a:	4b08      	ldr	r3, [pc, #32]	; (40197c <osc_get_rate+0x6c>)
  40195c:	e006      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40195e:	4b08      	ldr	r3, [pc, #32]	; (401980 <osc_get_rate+0x70>)
  401960:	e004      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401962:	4b07      	ldr	r3, [pc, #28]	; (401980 <osc_get_rate+0x70>)
  401964:	e002      	b.n	40196c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401966:	4b06      	ldr	r3, [pc, #24]	; (401980 <osc_get_rate+0x70>)
  401968:	e000      	b.n	40196c <osc_get_rate+0x5c>
	}

	return 0;
  40196a:	2300      	movs	r3, #0
}
  40196c:	4618      	mov	r0, r3
  40196e:	370c      	adds	r7, #12
  401970:	46bd      	mov	sp, r7
  401972:	f85d 7b04 	ldr.w	r7, [sp], #4
  401976:	4770      	bx	lr
  401978:	003d0900 	.word	0x003d0900
  40197c:	007a1200 	.word	0x007a1200
  401980:	00b71b00 	.word	0x00b71b00

00401984 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401984:	b580      	push	{r7, lr}
  401986:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401988:	2006      	movs	r0, #6
  40198a:	4b03      	ldr	r3, [pc, #12]	; (401998 <sysclk_get_main_hz+0x14>)
  40198c:	4798      	blx	r3
  40198e:	4603      	mov	r3, r0
  401990:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401992:	4618      	mov	r0, r3
  401994:	bd80      	pop	{r7, pc}
  401996:	bf00      	nop
  401998:	00401911 	.word	0x00401911

0040199c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40199c:	b580      	push	{r7, lr}
  40199e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4019a0:	4b02      	ldr	r3, [pc, #8]	; (4019ac <sysclk_get_cpu_hz+0x10>)
  4019a2:	4798      	blx	r3
  4019a4:	4603      	mov	r3, r0
  4019a6:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4019a8:	4618      	mov	r0, r3
  4019aa:	bd80      	pop	{r7, pc}
  4019ac:	00401985 	.word	0x00401985

004019b0 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4019b0:	b480      	push	{r7}
  4019b2:	b083      	sub	sp, #12
  4019b4:	af00      	add	r7, sp, #0
  4019b6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4019b8:	687b      	ldr	r3, [r7, #4]
  4019ba:	2280      	movs	r2, #128	; 0x80
  4019bc:	601a      	str	r2, [r3, #0]
}
  4019be:	370c      	adds	r7, #12
  4019c0:	46bd      	mov	sp, r7
  4019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019c6:	4770      	bx	lr

004019c8 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  4019c8:	b480      	push	{r7}
  4019ca:	b083      	sub	sp, #12
  4019cc:	af00      	add	r7, sp, #0
  4019ce:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4019d0:	687b      	ldr	r3, [r7, #4]
  4019d2:	685b      	ldr	r3, [r3, #4]
  4019d4:	f043 0201 	orr.w	r2, r3, #1
  4019d8:	687b      	ldr	r3, [r7, #4]
  4019da:	605a      	str	r2, [r3, #4]
}
  4019dc:	370c      	adds	r7, #12
  4019de:	46bd      	mov	sp, r7
  4019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019e4:	4770      	bx	lr
  4019e6:	bf00      	nop

004019e8 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  4019e8:	b480      	push	{r7}
  4019ea:	b083      	sub	sp, #12
  4019ec:	af00      	add	r7, sp, #0
  4019ee:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4019f0:	687b      	ldr	r3, [r7, #4]
  4019f2:	685b      	ldr	r3, [r3, #4]
  4019f4:	f023 0202 	bic.w	r2, r3, #2
  4019f8:	687b      	ldr	r3, [r7, #4]
  4019fa:	605a      	str	r2, [r3, #4]
}
  4019fc:	370c      	adds	r7, #12
  4019fe:	46bd      	mov	sp, r7
  401a00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a04:	4770      	bx	lr
  401a06:	bf00      	nop

00401a08 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  401a08:	b480      	push	{r7}
  401a0a:	b083      	sub	sp, #12
  401a0c:	af00      	add	r7, sp, #0
  401a0e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  401a10:	687b      	ldr	r3, [r7, #4]
  401a12:	685b      	ldr	r3, [r3, #4]
  401a14:	f023 0204 	bic.w	r2, r3, #4
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	605a      	str	r2, [r3, #4]
}
  401a1c:	370c      	adds	r7, #12
  401a1e:	46bd      	mov	sp, r7
  401a20:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a24:	4770      	bx	lr
  401a26:	bf00      	nop

00401a28 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  401a28:	b480      	push	{r7}
  401a2a:	b083      	sub	sp, #12
  401a2c:	af00      	add	r7, sp, #0
  401a2e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  401a30:	687b      	ldr	r3, [r7, #4]
  401a32:	685b      	ldr	r3, [r3, #4]
  401a34:	f003 0304 	and.w	r3, r3, #4
  401a38:	2b00      	cmp	r3, #0
  401a3a:	d001      	beq.n	401a40 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  401a3c:	2301      	movs	r3, #1
  401a3e:	e000      	b.n	401a42 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  401a40:	2300      	movs	r3, #0
	}
}
  401a42:	4618      	mov	r0, r3
  401a44:	370c      	adds	r7, #12
  401a46:	46bd      	mov	sp, r7
  401a48:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a4c:	4770      	bx	lr
  401a4e:	bf00      	nop

00401a50 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  401a50:	b480      	push	{r7}
  401a52:	b083      	sub	sp, #12
  401a54:	af00      	add	r7, sp, #0
  401a56:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401a58:	687b      	ldr	r3, [r7, #4]
  401a5a:	685b      	ldr	r3, [r3, #4]
  401a5c:	f043 0210 	orr.w	r2, r3, #16
  401a60:	687b      	ldr	r3, [r7, #4]
  401a62:	605a      	str	r2, [r3, #4]
}
  401a64:	370c      	adds	r7, #12
  401a66:	46bd      	mov	sp, r7
  401a68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a6c:	4770      	bx	lr
  401a6e:	bf00      	nop

00401a70 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  401a70:	b480      	push	{r7}
  401a72:	b083      	sub	sp, #12
  401a74:	af00      	add	r7, sp, #0
  401a76:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401a78:	687b      	ldr	r3, [r7, #4]
  401a7a:	685b      	ldr	r3, [r3, #4]
  401a7c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  401a80:	687b      	ldr	r3, [r7, #4]
  401a82:	605a      	str	r2, [r3, #4]
}
  401a84:	370c      	adds	r7, #12
  401a86:	46bd      	mov	sp, r7
  401a88:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a8c:	4770      	bx	lr
  401a8e:	bf00      	nop

00401a90 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  401a90:	b580      	push	{r7, lr}
  401a92:	b082      	sub	sp, #8
  401a94:	af00      	add	r7, sp, #0
  401a96:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  401a98:	6878      	ldr	r0, [r7, #4]
  401a9a:	4b0f      	ldr	r3, [pc, #60]	; (401ad8 <spi_master_init+0x48>)
  401a9c:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  401a9e:	6878      	ldr	r0, [r7, #4]
  401aa0:	4b0e      	ldr	r3, [pc, #56]	; (401adc <spi_master_init+0x4c>)
  401aa2:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  401aa4:	6878      	ldr	r0, [r7, #4]
  401aa6:	4b0e      	ldr	r3, [pc, #56]	; (401ae0 <spi_master_init+0x50>)
  401aa8:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  401aaa:	6878      	ldr	r0, [r7, #4]
  401aac:	4b0d      	ldr	r3, [pc, #52]	; (401ae4 <spi_master_init+0x54>)
  401aae:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  401ab0:	6878      	ldr	r0, [r7, #4]
  401ab2:	4b0d      	ldr	r3, [pc, #52]	; (401ae8 <spi_master_init+0x58>)
  401ab4:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  401ab6:	6878      	ldr	r0, [r7, #4]
  401ab8:	2100      	movs	r1, #0
  401aba:	4b0c      	ldr	r3, [pc, #48]	; (401aec <spi_master_init+0x5c>)
  401abc:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  401abe:	6878      	ldr	r0, [r7, #4]
  401ac0:	4b0b      	ldr	r3, [pc, #44]	; (401af0 <spi_master_init+0x60>)
  401ac2:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  401ac4:	6878      	ldr	r0, [r7, #4]
  401ac6:	4b0b      	ldr	r3, [pc, #44]	; (401af4 <spi_master_init+0x64>)
  401ac8:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  401aca:	6878      	ldr	r0, [r7, #4]
  401acc:	2100      	movs	r1, #0
  401ace:	4b0a      	ldr	r3, [pc, #40]	; (401af8 <spi_master_init+0x68>)
  401ad0:	4798      	blx	r3
}
  401ad2:	3708      	adds	r7, #8
  401ad4:	46bd      	mov	sp, r7
  401ad6:	bd80      	pop	{r7, pc}
  401ad8:	004033f1 	.word	0x004033f1
  401adc:	004019b1 	.word	0x004019b1
  401ae0:	004019c9 	.word	0x004019c9
  401ae4:	00401a51 	.word	0x00401a51
  401ae8:	00401a71 	.word	0x00401a71
  401aec:	00403409 	.word	0x00403409
  401af0:	004019e9 	.word	0x004019e9
  401af4:	00401a09 	.word	0x00401a09
  401af8:	0040343d 	.word	0x0040343d

00401afc <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  401afc:	b590      	push	{r4, r7, lr}
  401afe:	b087      	sub	sp, #28
  401b00:	af00      	add	r7, sp, #0
  401b02:	60f8      	str	r0, [r7, #12]
  401b04:	60b9      	str	r1, [r7, #8]
  401b06:	603b      	str	r3, [r7, #0]
  401b08:	4613      	mov	r3, r2
  401b0a:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  401b0c:	4b21      	ldr	r3, [pc, #132]	; (401b94 <spi_master_setup_device+0x98>)
  401b0e:	4798      	blx	r3
  401b10:	4603      	mov	r3, r0
  401b12:	6838      	ldr	r0, [r7, #0]
  401b14:	4619      	mov	r1, r3
  401b16:	4b20      	ldr	r3, [pc, #128]	; (401b98 <spi_master_setup_device+0x9c>)
  401b18:	4798      	blx	r3
  401b1a:	4603      	mov	r3, r0
  401b1c:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  401b1e:	68bb      	ldr	r3, [r7, #8]
  401b20:	681b      	ldr	r3, [r3, #0]
  401b22:	68f8      	ldr	r0, [r7, #12]
  401b24:	4619      	mov	r1, r3
  401b26:	2200      	movs	r2, #0
  401b28:	2300      	movs	r3, #0
  401b2a:	4c1c      	ldr	r4, [pc, #112]	; (401b9c <spi_master_setup_device+0xa0>)
  401b2c:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  401b2e:	68bb      	ldr	r3, [r7, #8]
  401b30:	681b      	ldr	r3, [r3, #0]
  401b32:	68f8      	ldr	r0, [r7, #12]
  401b34:	4619      	mov	r1, r3
  401b36:	2208      	movs	r2, #8
  401b38:	4b19      	ldr	r3, [pc, #100]	; (401ba0 <spi_master_setup_device+0xa4>)
  401b3a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  401b3c:	68bb      	ldr	r3, [r7, #8]
  401b3e:	681a      	ldr	r2, [r3, #0]
  401b40:	8afb      	ldrh	r3, [r7, #22]
  401b42:	b2db      	uxtb	r3, r3
  401b44:	68f8      	ldr	r0, [r7, #12]
  401b46:	4611      	mov	r1, r2
  401b48:	461a      	mov	r2, r3
  401b4a:	4b16      	ldr	r3, [pc, #88]	; (401ba4 <spi_master_setup_device+0xa8>)
  401b4c:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  401b4e:	68bb      	ldr	r3, [r7, #8]
  401b50:	681b      	ldr	r3, [r3, #0]
  401b52:	68f8      	ldr	r0, [r7, #12]
  401b54:	4619      	mov	r1, r3
  401b56:	2208      	movs	r2, #8
  401b58:	4b13      	ldr	r3, [pc, #76]	; (401ba8 <spi_master_setup_device+0xac>)
  401b5a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  401b5c:	68bb      	ldr	r3, [r7, #8]
  401b5e:	681a      	ldr	r2, [r3, #0]
  401b60:	79fb      	ldrb	r3, [r7, #7]
  401b62:	085b      	lsrs	r3, r3, #1
  401b64:	b2db      	uxtb	r3, r3
  401b66:	68f8      	ldr	r0, [r7, #12]
  401b68:	4611      	mov	r1, r2
  401b6a:	461a      	mov	r2, r3
  401b6c:	4b0f      	ldr	r3, [pc, #60]	; (401bac <spi_master_setup_device+0xb0>)
  401b6e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  401b70:	68bb      	ldr	r3, [r7, #8]
  401b72:	681a      	ldr	r2, [r3, #0]
  401b74:	79fb      	ldrb	r3, [r7, #7]
  401b76:	f003 0301 	and.w	r3, r3, #1
  401b7a:	2b00      	cmp	r3, #0
  401b7c:	bf14      	ite	ne
  401b7e:	2300      	movne	r3, #0
  401b80:	2301      	moveq	r3, #1
  401b82:	b2db      	uxtb	r3, r3
  401b84:	68f8      	ldr	r0, [r7, #12]
  401b86:	4611      	mov	r1, r2
  401b88:	461a      	mov	r2, r3
  401b8a:	4b09      	ldr	r3, [pc, #36]	; (401bb0 <spi_master_setup_device+0xb4>)
  401b8c:	4798      	blx	r3
}
  401b8e:	371c      	adds	r7, #28
  401b90:	46bd      	mov	sp, r7
  401b92:	bd90      	pop	{r4, r7, pc}
  401b94:	0040199d 	.word	0x0040199d
  401b98:	0040366d 	.word	0x0040366d
  401b9c:	004036fd 	.word	0x004036fd
  401ba0:	00403625 	.word	0x00403625
  401ba4:	004036ad 	.word	0x004036ad
  401ba8:	00403581 	.word	0x00403581
  401bac:	004034e1 	.word	0x004034e1
  401bb0:	00403531 	.word	0x00403531

00401bb4 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  401bb4:	b580      	push	{r7, lr}
  401bb6:	b082      	sub	sp, #8
  401bb8:	af00      	add	r7, sp, #0
  401bba:	6078      	str	r0, [r7, #4]
  401bbc:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  401bbe:	6878      	ldr	r0, [r7, #4]
  401bc0:	4b10      	ldr	r3, [pc, #64]	; (401c04 <spi_select_device+0x50>)
  401bc2:	4798      	blx	r3
  401bc4:	4603      	mov	r3, r0
  401bc6:	2b00      	cmp	r3, #0
  401bc8:	d00a      	beq.n	401be0 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  401bca:	683b      	ldr	r3, [r7, #0]
  401bcc:	681b      	ldr	r3, [r3, #0]
  401bce:	2b0f      	cmp	r3, #15
  401bd0:	d814      	bhi.n	401bfc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  401bd2:	683b      	ldr	r3, [r7, #0]
  401bd4:	681b      	ldr	r3, [r3, #0]
  401bd6:	6878      	ldr	r0, [r7, #4]
  401bd8:	4619      	mov	r1, r3
  401bda:	4b0b      	ldr	r3, [pc, #44]	; (401c08 <spi_select_device+0x54>)
  401bdc:	4798      	blx	r3
  401bde:	e00d      	b.n	401bfc <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  401be0:	683b      	ldr	r3, [r7, #0]
  401be2:	681b      	ldr	r3, [r3, #0]
  401be4:	2b03      	cmp	r3, #3
  401be6:	d809      	bhi.n	401bfc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  401be8:	683b      	ldr	r3, [r7, #0]
  401bea:	681b      	ldr	r3, [r3, #0]
  401bec:	2201      	movs	r2, #1
  401bee:	fa02 f303 	lsl.w	r3, r2, r3
  401bf2:	43db      	mvns	r3, r3
  401bf4:	6878      	ldr	r0, [r7, #4]
  401bf6:	4619      	mov	r1, r3
  401bf8:	4b03      	ldr	r3, [pc, #12]	; (401c08 <spi_select_device+0x54>)
  401bfa:	4798      	blx	r3
		}
	}
}
  401bfc:	3708      	adds	r7, #8
  401bfe:	46bd      	mov	sp, r7
  401c00:	bd80      	pop	{r7, pc}
  401c02:	bf00      	nop
  401c04:	00401a29 	.word	0x00401a29
  401c08:	00403409 	.word	0x00403409

00401c0c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401c0c:	b580      	push	{r7, lr}
  401c0e:	b086      	sub	sp, #24
  401c10:	af00      	add	r7, sp, #0
  401c12:	60f8      	str	r0, [r7, #12]
  401c14:	60b9      	str	r1, [r7, #8]
  401c16:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401c18:	2300      	movs	r3, #0
  401c1a:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401c1c:	68fb      	ldr	r3, [r7, #12]
  401c1e:	2b00      	cmp	r3, #0
  401c20:	d002      	beq.n	401c28 <_read+0x1c>
		return -1;
  401c22:	f04f 33ff 	mov.w	r3, #4294967295
  401c26:	e014      	b.n	401c52 <_read+0x46>
	}

	for (; len > 0; --len) {
  401c28:	e00f      	b.n	401c4a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  401c2a:	4b0c      	ldr	r3, [pc, #48]	; (401c5c <_read+0x50>)
  401c2c:	681b      	ldr	r3, [r3, #0]
  401c2e:	4a0c      	ldr	r2, [pc, #48]	; (401c60 <_read+0x54>)
  401c30:	6812      	ldr	r2, [r2, #0]
  401c32:	4610      	mov	r0, r2
  401c34:	68b9      	ldr	r1, [r7, #8]
  401c36:	4798      	blx	r3
		ptr++;
  401c38:	68bb      	ldr	r3, [r7, #8]
  401c3a:	3301      	adds	r3, #1
  401c3c:	60bb      	str	r3, [r7, #8]
		nChars++;
  401c3e:	697b      	ldr	r3, [r7, #20]
  401c40:	3301      	adds	r3, #1
  401c42:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	3b01      	subs	r3, #1
  401c48:	607b      	str	r3, [r7, #4]
  401c4a:	687b      	ldr	r3, [r7, #4]
  401c4c:	2b00      	cmp	r3, #0
  401c4e:	dcec      	bgt.n	401c2a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  401c50:	697b      	ldr	r3, [r7, #20]
}
  401c52:	4618      	mov	r0, r3
  401c54:	3718      	adds	r7, #24
  401c56:	46bd      	mov	sp, r7
  401c58:	bd80      	pop	{r7, pc}
  401c5a:	bf00      	nop
  401c5c:	20003860 	.word	0x20003860
  401c60:	20003868 	.word	0x20003868

00401c64 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b086      	sub	sp, #24
  401c68:	af00      	add	r7, sp, #0
  401c6a:	60f8      	str	r0, [r7, #12]
  401c6c:	60b9      	str	r1, [r7, #8]
  401c6e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401c70:	2300      	movs	r3, #0
  401c72:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401c74:	68fb      	ldr	r3, [r7, #12]
  401c76:	2b01      	cmp	r3, #1
  401c78:	d008      	beq.n	401c8c <_write+0x28>
  401c7a:	68fb      	ldr	r3, [r7, #12]
  401c7c:	2b02      	cmp	r3, #2
  401c7e:	d005      	beq.n	401c8c <_write+0x28>
  401c80:	68fb      	ldr	r3, [r7, #12]
  401c82:	2b03      	cmp	r3, #3
  401c84:	d002      	beq.n	401c8c <_write+0x28>
		return -1;
  401c86:	f04f 33ff 	mov.w	r3, #4294967295
  401c8a:	e01b      	b.n	401cc4 <_write+0x60>
	}

	for (; len != 0; --len) {
  401c8c:	e016      	b.n	401cbc <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401c8e:	4b0f      	ldr	r3, [pc, #60]	; (401ccc <_write+0x68>)
  401c90:	681a      	ldr	r2, [r3, #0]
  401c92:	4b0f      	ldr	r3, [pc, #60]	; (401cd0 <_write+0x6c>)
  401c94:	6819      	ldr	r1, [r3, #0]
  401c96:	68bb      	ldr	r3, [r7, #8]
  401c98:	1c58      	adds	r0, r3, #1
  401c9a:	60b8      	str	r0, [r7, #8]
  401c9c:	781b      	ldrb	r3, [r3, #0]
  401c9e:	4608      	mov	r0, r1
  401ca0:	4619      	mov	r1, r3
  401ca2:	4790      	blx	r2
  401ca4:	4603      	mov	r3, r0
  401ca6:	2b00      	cmp	r3, #0
  401ca8:	da02      	bge.n	401cb0 <_write+0x4c>
			return -1;
  401caa:	f04f 33ff 	mov.w	r3, #4294967295
  401cae:	e009      	b.n	401cc4 <_write+0x60>
		}
		++nChars;
  401cb0:	697b      	ldr	r3, [r7, #20]
  401cb2:	3301      	adds	r3, #1
  401cb4:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  401cb6:	687b      	ldr	r3, [r7, #4]
  401cb8:	3b01      	subs	r3, #1
  401cba:	607b      	str	r3, [r7, #4]
  401cbc:	687b      	ldr	r3, [r7, #4]
  401cbe:	2b00      	cmp	r3, #0
  401cc0:	d1e5      	bne.n	401c8e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  401cc2:	697b      	ldr	r3, [r7, #20]
}
  401cc4:	4618      	mov	r0, r3
  401cc6:	3718      	adds	r7, #24
  401cc8:	46bd      	mov	sp, r7
  401cca:	bd80      	pop	{r7, pc}
  401ccc:	20003864 	.word	0x20003864
  401cd0:	20003868 	.word	0x20003868

00401cd4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401cd4:	b580      	push	{r7, lr}
  401cd6:	b082      	sub	sp, #8
  401cd8:	af00      	add	r7, sp, #0
  401cda:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401cdc:	6878      	ldr	r0, [r7, #4]
  401cde:	4b02      	ldr	r3, [pc, #8]	; (401ce8 <sysclk_enable_peripheral_clock+0x14>)
  401ce0:	4798      	blx	r3
}
  401ce2:	3708      	adds	r7, #8
  401ce4:	46bd      	mov	sp, r7
  401ce6:	bd80      	pop	{r7, pc}
  401ce8:	00403361 	.word	0x00403361

00401cec <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  401cec:	b580      	push	{r7, lr}
  401cee:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  401cf0:	200b      	movs	r0, #11
  401cf2:	4b04      	ldr	r3, [pc, #16]	; (401d04 <ioport_init+0x18>)
  401cf4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  401cf6:	200c      	movs	r0, #12
  401cf8:	4b02      	ldr	r3, [pc, #8]	; (401d04 <ioport_init+0x18>)
  401cfa:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  401cfc:	200d      	movs	r0, #13
  401cfe:	4b01      	ldr	r3, [pc, #4]	; (401d04 <ioport_init+0x18>)
  401d00:	4798      	blx	r3
	arch_ioport_init();
}
  401d02:	bd80      	pop	{r7, pc}
  401d04:	00401cd5 	.word	0x00401cd5

00401d08 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  401d08:	b580      	push	{r7, lr}
  401d0a:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401d0c:	4b35      	ldr	r3, [pc, #212]	; (401de4 <board_init+0xdc>)
  401d0e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d12:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  401d14:	4b34      	ldr	r3, [pc, #208]	; (401de8 <board_init+0xe0>)
  401d16:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401d18:	2017      	movs	r0, #23
  401d1a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401d1e:	4b33      	ldr	r3, [pc, #204]	; (401dec <board_init+0xe4>)
  401d20:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  401d22:	202e      	movs	r0, #46	; 0x2e
  401d24:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401d28:	4b30      	ldr	r3, [pc, #192]	; (401dec <board_init+0xe4>)
  401d2a:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  401d2c:	2019      	movs	r0, #25
  401d2e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401d32:	4b2e      	ldr	r3, [pc, #184]	; (401dec <board_init+0xe4>)
  401d34:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  401d36:	200f      	movs	r0, #15
  401d38:	492d      	ldr	r1, [pc, #180]	; (401df0 <board_init+0xe8>)
  401d3a:	4b2c      	ldr	r3, [pc, #176]	; (401dec <board_init+0xe4>)
  401d3c:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  401d3e:	2010      	movs	r0, #16
  401d40:	492c      	ldr	r1, [pc, #176]	; (401df4 <board_init+0xec>)
  401d42:	4b2a      	ldr	r3, [pc, #168]	; (401dec <board_init+0xe4>)
  401d44:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401d46:	482c      	ldr	r0, [pc, #176]	; (401df8 <board_init+0xf0>)
  401d48:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  401d4c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  401d50:	4b2a      	ldr	r3, [pc, #168]	; (401dfc <board_init+0xf4>)
  401d52:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  401d54:	2000      	movs	r0, #0
  401d56:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d5a:	4b24      	ldr	r3, [pc, #144]	; (401dec <board_init+0xe4>)
  401d5c:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  401d5e:	2008      	movs	r0, #8
  401d60:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d64:	4b21      	ldr	r3, [pc, #132]	; (401dec <board_init+0xe4>)
  401d66:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401d68:	200c      	movs	r0, #12
  401d6a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d6e:	4b1f      	ldr	r3, [pc, #124]	; (401dec <board_init+0xe4>)
  401d70:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401d72:	200d      	movs	r0, #13
  401d74:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d78:	4b1c      	ldr	r3, [pc, #112]	; (401dec <board_init+0xe4>)
  401d7a:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401d7c:	200e      	movs	r0, #14
  401d7e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d82:	4b1a      	ldr	r3, [pc, #104]	; (401dec <board_init+0xe4>)
  401d84:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  401d86:	201f      	movs	r0, #31
  401d88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401d8c:	4b17      	ldr	r3, [pc, #92]	; (401dec <board_init+0xe4>)
  401d8e:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401d90:	201e      	movs	r0, #30
  401d92:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401d96:	4b15      	ldr	r3, [pc, #84]	; (401dec <board_init+0xe4>)
  401d98:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401d9a:	200c      	movs	r0, #12
  401d9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401da0:	4b12      	ldr	r3, [pc, #72]	; (401dec <board_init+0xe4>)
  401da2:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401da4:	200d      	movs	r0, #13
  401da6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401daa:	4b10      	ldr	r3, [pc, #64]	; (401dec <board_init+0xe4>)
  401dac:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401dae:	200e      	movs	r0, #14
  401db0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401db4:	4b0d      	ldr	r3, [pc, #52]	; (401dec <board_init+0xe4>)
  401db6:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401db8:	201e      	movs	r0, #30
  401dba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401dbe:	4b0b      	ldr	r3, [pc, #44]	; (401dec <board_init+0xe4>)
  401dc0:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  401dc2:	201c      	movs	r0, #28
  401dc4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401dc8:	4b08      	ldr	r3, [pc, #32]	; (401dec <board_init+0xe4>)
  401dca:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  401dcc:	201d      	movs	r0, #29
  401dce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401dd2:	4b06      	ldr	r3, [pc, #24]	; (401dec <board_init+0xe4>)
  401dd4:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  401dd6:	204d      	movs	r0, #77	; 0x4d
  401dd8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401ddc:	4b03      	ldr	r3, [pc, #12]	; (401dec <board_init+0xe4>)
  401dde:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  401de0:	bd80      	pop	{r7, pc}
  401de2:	bf00      	nop
  401de4:	400e1450 	.word	0x400e1450
  401de8:	00401ced 	.word	0x00401ced
  401dec:	00402d41 	.word	0x00402d41
  401df0:	28000079 	.word	0x28000079
  401df4:	28000059 	.word	0x28000059
  401df8:	400e0e00 	.word	0x400e0e00
  401dfc:	00402ef5 	.word	0x00402ef5

00401e00 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  401e00:	b580      	push	{r7, lr}
  401e02:	b084      	sub	sp, #16
  401e04:	af00      	add	r7, sp, #0
  401e06:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  401e08:	2300      	movs	r3, #0
  401e0a:	60fb      	str	r3, [r7, #12]
  401e0c:	e017      	b.n	401e3e <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  401e0e:	4b0f      	ldr	r3, [pc, #60]	; (401e4c <LED_On+0x4c>)
  401e10:	68fa      	ldr	r2, [r7, #12]
  401e12:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401e16:	687b      	ldr	r3, [r7, #4]
  401e18:	429a      	cmp	r2, r3
  401e1a:	d10d      	bne.n	401e38 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  401e1c:	4a0b      	ldr	r2, [pc, #44]	; (401e4c <LED_On+0x4c>)
  401e1e:	68fb      	ldr	r3, [r7, #12]
  401e20:	00db      	lsls	r3, r3, #3
  401e22:	4413      	add	r3, r2
  401e24:	685b      	ldr	r3, [r3, #4]
  401e26:	2b01      	cmp	r3, #1
  401e28:	d103      	bne.n	401e32 <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  401e2a:	6878      	ldr	r0, [r7, #4]
  401e2c:	4b08      	ldr	r3, [pc, #32]	; (401e50 <LED_On+0x50>)
  401e2e:	4798      	blx	r3
  401e30:	e002      	b.n	401e38 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  401e32:	6878      	ldr	r0, [r7, #4]
  401e34:	4b07      	ldr	r3, [pc, #28]	; (401e54 <LED_On+0x54>)
  401e36:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  401e38:	68fb      	ldr	r3, [r7, #12]
  401e3a:	3301      	adds	r3, #1
  401e3c:	60fb      	str	r3, [r7, #12]
  401e3e:	68fb      	ldr	r3, [r7, #12]
  401e40:	2b03      	cmp	r3, #3
  401e42:	d9e4      	bls.n	401e0e <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  401e44:	3710      	adds	r7, #16
  401e46:	46bd      	mov	sp, r7
  401e48:	bd80      	pop	{r7, pc}
  401e4a:	bf00      	nop
  401e4c:	0040eda8 	.word	0x0040eda8
  401e50:	00402c91 	.word	0x00402c91
  401e54:	00402cbd 	.word	0x00402cbd

00401e58 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401e58:	b480      	push	{r7}
  401e5a:	b08b      	sub	sp, #44	; 0x2c
  401e5c:	af00      	add	r7, sp, #0
  401e5e:	6078      	str	r0, [r7, #4]
  401e60:	460b      	mov	r3, r1
  401e62:	70fb      	strb	r3, [r7, #3]
  401e64:	687b      	ldr	r3, [r7, #4]
  401e66:	627b      	str	r3, [r7, #36]	; 0x24
  401e68:	78fb      	ldrb	r3, [r7, #3]
  401e6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401e70:	61fb      	str	r3, [r7, #28]
  401e72:	69fb      	ldr	r3, [r7, #28]
  401e74:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401e76:	69bb      	ldr	r3, [r7, #24]
  401e78:	095b      	lsrs	r3, r3, #5
  401e7a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401e7c:	697b      	ldr	r3, [r7, #20]
  401e7e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401e82:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401e86:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401e88:	613b      	str	r3, [r7, #16]

	if (level) {
  401e8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401e8e:	2b00      	cmp	r3, #0
  401e90:	d009      	beq.n	401ea6 <ioport_set_pin_level+0x4e>
  401e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401e94:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401e96:	68fb      	ldr	r3, [r7, #12]
  401e98:	f003 031f 	and.w	r3, r3, #31
  401e9c:	2201      	movs	r2, #1
  401e9e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ea0:	693b      	ldr	r3, [r7, #16]
  401ea2:	631a      	str	r2, [r3, #48]	; 0x30
  401ea4:	e008      	b.n	401eb8 <ioport_set_pin_level+0x60>
  401ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ea8:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401eaa:	68bb      	ldr	r3, [r7, #8]
  401eac:	f003 031f 	and.w	r3, r3, #31
  401eb0:	2201      	movs	r2, #1
  401eb2:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401eb4:	693b      	ldr	r3, [r7, #16]
  401eb6:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  401eb8:	372c      	adds	r7, #44	; 0x2c
  401eba:	46bd      	mov	sp, r7
  401ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec0:	4770      	bx	lr
  401ec2:	bf00      	nop

00401ec4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  401ec4:	b580      	push	{r7, lr}
  401ec6:	b084      	sub	sp, #16
  401ec8:	af00      	add	r7, sp, #0
  401eca:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	f1c3 0311 	rsb	r3, r3, #17
  401ed2:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  401ed4:	687b      	ldr	r3, [r7, #4]
  401ed6:	2b10      	cmp	r3, #16
  401ed8:	bf28      	it	cs
  401eda:	2310      	movcs	r3, #16
  401edc:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  401ede:	687b      	ldr	r3, [r7, #4]
  401ee0:	2b00      	cmp	r3, #0
  401ee2:	d001      	beq.n	401ee8 <aat31xx_set_backlight+0x24>
  401ee4:	687b      	ldr	r3, [r7, #4]
  401ee6:	e000      	b.n	401eea <aat31xx_set_backlight+0x26>
  401ee8:	2301      	movs	r3, #1
  401eea:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  401eec:	2300      	movs	r3, #0
  401eee:	60fb      	str	r3, [r7, #12]
  401ef0:	e01a      	b.n	401f28 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  401ef2:	204d      	movs	r0, #77	; 0x4d
  401ef4:	2100      	movs	r1, #0
  401ef6:	4b14      	ldr	r3, [pc, #80]	; (401f48 <aat31xx_set_backlight+0x84>)
  401ef8:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  401efa:	2318      	movs	r3, #24
  401efc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  401efe:	bf00      	nop
  401f00:	68bb      	ldr	r3, [r7, #8]
  401f02:	1e5a      	subs	r2, r3, #1
  401f04:	60ba      	str	r2, [r7, #8]
  401f06:	2b00      	cmp	r3, #0
  401f08:	d1fa      	bne.n	401f00 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  401f0a:	204d      	movs	r0, #77	; 0x4d
  401f0c:	2101      	movs	r1, #1
  401f0e:	4b0e      	ldr	r3, [pc, #56]	; (401f48 <aat31xx_set_backlight+0x84>)
  401f10:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  401f12:	2318      	movs	r3, #24
  401f14:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  401f16:	bf00      	nop
  401f18:	68bb      	ldr	r3, [r7, #8]
  401f1a:	1e5a      	subs	r2, r3, #1
  401f1c:	60ba      	str	r2, [r7, #8]
  401f1e:	2b00      	cmp	r3, #0
  401f20:	d1fa      	bne.n	401f18 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  401f22:	68fb      	ldr	r3, [r7, #12]
  401f24:	3301      	adds	r3, #1
  401f26:	60fb      	str	r3, [r7, #12]
  401f28:	68fa      	ldr	r2, [r7, #12]
  401f2a:	687b      	ldr	r3, [r7, #4]
  401f2c:	429a      	cmp	r2, r3
  401f2e:	d3e0      	bcc.n	401ef2 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  401f30:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  401f34:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  401f36:	bf00      	nop
  401f38:	68bb      	ldr	r3, [r7, #8]
  401f3a:	1e5a      	subs	r2, r3, #1
  401f3c:	60ba      	str	r2, [r7, #8]
  401f3e:	2b00      	cmp	r3, #0
  401f40:	d1fa      	bne.n	401f38 <aat31xx_set_backlight+0x74>
	}
}
  401f42:	3710      	adds	r7, #16
  401f44:	46bd      	mov	sp, r7
  401f46:	bd80      	pop	{r7, pc}
  401f48:	00401e59 	.word	0x00401e59

00401f4c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  401f4c:	b580      	push	{r7, lr}
  401f4e:	b082      	sub	sp, #8
  401f50:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  401f52:	204d      	movs	r0, #77	; 0x4d
  401f54:	2100      	movs	r1, #0
  401f56:	4b07      	ldr	r3, [pc, #28]	; (401f74 <aat31xx_disable_backlight+0x28>)
  401f58:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  401f5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  401f5e:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  401f60:	bf00      	nop
  401f62:	687b      	ldr	r3, [r7, #4]
  401f64:	1e5a      	subs	r2, r3, #1
  401f66:	607a      	str	r2, [r7, #4]
  401f68:	2b00      	cmp	r3, #0
  401f6a:	d1fa      	bne.n	401f62 <aat31xx_disable_backlight+0x16>
	}
}
  401f6c:	3708      	adds	r7, #8
  401f6e:	46bd      	mov	sp, r7
  401f70:	bd80      	pop	{r7, pc}
  401f72:	bf00      	nop
  401f74:	00401e59 	.word	0x00401e59

00401f78 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401f78:	b480      	push	{r7}
  401f7a:	b083      	sub	sp, #12
  401f7c:	af00      	add	r7, sp, #0
  401f7e:	4603      	mov	r3, r0
  401f80:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401f82:	4b08      	ldr	r3, [pc, #32]	; (401fa4 <NVIC_EnableIRQ+0x2c>)
  401f84:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401f88:	0952      	lsrs	r2, r2, #5
  401f8a:	79f9      	ldrb	r1, [r7, #7]
  401f8c:	f001 011f 	and.w	r1, r1, #31
  401f90:	2001      	movs	r0, #1
  401f92:	fa00 f101 	lsl.w	r1, r0, r1
  401f96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401f9a:	370c      	adds	r7, #12
  401f9c:	46bd      	mov	sp, r7
  401f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fa2:	4770      	bx	lr
  401fa4:	e000e100 	.word	0xe000e100

00401fa8 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401fa8:	b480      	push	{r7}
  401faa:	b083      	sub	sp, #12
  401fac:	af00      	add	r7, sp, #0
  401fae:	4603      	mov	r3, r0
  401fb0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401fb2:	4b09      	ldr	r3, [pc, #36]	; (401fd8 <NVIC_DisableIRQ+0x30>)
  401fb4:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401fb8:	0952      	lsrs	r2, r2, #5
  401fba:	79f9      	ldrb	r1, [r7, #7]
  401fbc:	f001 011f 	and.w	r1, r1, #31
  401fc0:	2001      	movs	r0, #1
  401fc2:	fa00 f101 	lsl.w	r1, r0, r1
  401fc6:	3220      	adds	r2, #32
  401fc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401fcc:	370c      	adds	r7, #12
  401fce:	46bd      	mov	sp, r7
  401fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fd4:	4770      	bx	lr
  401fd6:	bf00      	nop
  401fd8:	e000e100 	.word	0xe000e100

00401fdc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401fdc:	b480      	push	{r7}
  401fde:	b083      	sub	sp, #12
  401fe0:	af00      	add	r7, sp, #0
  401fe2:	4603      	mov	r3, r0
  401fe4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401fe6:	4b09      	ldr	r3, [pc, #36]	; (40200c <NVIC_ClearPendingIRQ+0x30>)
  401fe8:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401fec:	0952      	lsrs	r2, r2, #5
  401fee:	79f9      	ldrb	r1, [r7, #7]
  401ff0:	f001 011f 	and.w	r1, r1, #31
  401ff4:	2001      	movs	r0, #1
  401ff6:	fa00 f101 	lsl.w	r1, r0, r1
  401ffa:	3260      	adds	r2, #96	; 0x60
  401ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  402000:	370c      	adds	r7, #12
  402002:	46bd      	mov	sp, r7
  402004:	f85d 7b04 	ldr.w	r7, [sp], #4
  402008:	4770      	bx	lr
  40200a:	bf00      	nop
  40200c:	e000e100 	.word	0xe000e100

00402010 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402010:	b480      	push	{r7}
  402012:	b083      	sub	sp, #12
  402014:	af00      	add	r7, sp, #0
  402016:	4603      	mov	r3, r0
  402018:	6039      	str	r1, [r7, #0]
  40201a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40201c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402020:	2b00      	cmp	r3, #0
  402022:	da0b      	bge.n	40203c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402024:	490d      	ldr	r1, [pc, #52]	; (40205c <NVIC_SetPriority+0x4c>)
  402026:	79fb      	ldrb	r3, [r7, #7]
  402028:	f003 030f 	and.w	r3, r3, #15
  40202c:	3b04      	subs	r3, #4
  40202e:	683a      	ldr	r2, [r7, #0]
  402030:	b2d2      	uxtb	r2, r2
  402032:	0112      	lsls	r2, r2, #4
  402034:	b2d2      	uxtb	r2, r2
  402036:	440b      	add	r3, r1
  402038:	761a      	strb	r2, [r3, #24]
  40203a:	e009      	b.n	402050 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40203c:	4908      	ldr	r1, [pc, #32]	; (402060 <NVIC_SetPriority+0x50>)
  40203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402042:	683a      	ldr	r2, [r7, #0]
  402044:	b2d2      	uxtb	r2, r2
  402046:	0112      	lsls	r2, r2, #4
  402048:	b2d2      	uxtb	r2, r2
  40204a:	440b      	add	r3, r1
  40204c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402050:	370c      	adds	r7, #12
  402052:	46bd      	mov	sp, r7
  402054:	f85d 7b04 	ldr.w	r7, [sp], #4
  402058:	4770      	bx	lr
  40205a:	bf00      	nop
  40205c:	e000ed00 	.word	0xe000ed00
  402060:	e000e100 	.word	0xe000e100

00402064 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402064:	b480      	push	{r7}
  402066:	b083      	sub	sp, #12
  402068:	af00      	add	r7, sp, #0
  40206a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40206c:	687b      	ldr	r3, [r7, #4]
  40206e:	2280      	movs	r2, #128	; 0x80
  402070:	601a      	str	r2, [r3, #0]
}
  402072:	370c      	adds	r7, #12
  402074:	46bd      	mov	sp, r7
  402076:	f85d 7b04 	ldr.w	r7, [sp], #4
  40207a:	4770      	bx	lr

0040207c <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  40207c:	b480      	push	{r7}
  40207e:	b083      	sub	sp, #12
  402080:	af00      	add	r7, sp, #0
  402082:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  402084:	687b      	ldr	r3, [r7, #4]
  402086:	2201      	movs	r2, #1
  402088:	601a      	str	r2, [r3, #0]
}
  40208a:	370c      	adds	r7, #12
  40208c:	46bd      	mov	sp, r7
  40208e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402092:	4770      	bx	lr

00402094 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  402094:	b480      	push	{r7}
  402096:	b083      	sub	sp, #12
  402098:	af00      	add	r7, sp, #0
  40209a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40209c:	687b      	ldr	r3, [r7, #4]
  40209e:	2202      	movs	r2, #2
  4020a0:	601a      	str	r2, [r3, #0]
}
  4020a2:	370c      	adds	r7, #12
  4020a4:	46bd      	mov	sp, r7
  4020a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020aa:	4770      	bx	lr

004020ac <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  4020ac:	b480      	push	{r7}
  4020ae:	b083      	sub	sp, #12
  4020b0:	af00      	add	r7, sp, #0
  4020b2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4020b4:	687b      	ldr	r3, [r7, #4]
  4020b6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4020ba:	601a      	str	r2, [r3, #0]
}
  4020bc:	370c      	adds	r7, #12
  4020be:	46bd      	mov	sp, r7
  4020c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020c4:	4770      	bx	lr
  4020c6:	bf00      	nop

004020c8 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  4020c8:	b480      	push	{r7}
  4020ca:	b083      	sub	sp, #12
  4020cc:	af00      	add	r7, sp, #0
  4020ce:	6078      	str	r0, [r7, #4]
  4020d0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  4020d2:	687b      	ldr	r3, [r7, #4]
  4020d4:	683a      	ldr	r2, [r7, #0]
  4020d6:	615a      	str	r2, [r3, #20]
}
  4020d8:	370c      	adds	r7, #12
  4020da:	46bd      	mov	sp, r7
  4020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e0:	4770      	bx	lr
  4020e2:	bf00      	nop

004020e4 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  4020e4:	b480      	push	{r7}
  4020e6:	b083      	sub	sp, #12
  4020e8:	af00      	add	r7, sp, #0
  4020ea:	6078      	str	r0, [r7, #4]
  4020ec:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  4020ee:	687b      	ldr	r3, [r7, #4]
  4020f0:	683a      	ldr	r2, [r7, #0]
  4020f2:	619a      	str	r2, [r3, #24]
}
  4020f4:	370c      	adds	r7, #12
  4020f6:	46bd      	mov	sp, r7
  4020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020fc:	4770      	bx	lr
  4020fe:	bf00      	nop

00402100 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  402100:	b480      	push	{r7}
  402102:	b083      	sub	sp, #12
  402104:	af00      	add	r7, sp, #0
  402106:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  402108:	687b      	ldr	r3, [r7, #4]
  40210a:	69db      	ldr	r3, [r3, #28]
}
  40210c:	4618      	mov	r0, r3
  40210e:	370c      	adds	r7, #12
  402110:	46bd      	mov	sp, r7
  402112:	f85d 7b04 	ldr.w	r7, [sp], #4
  402116:	4770      	bx	lr

00402118 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  402118:	b590      	push	{r4, r7, lr}
  40211a:	b083      	sub	sp, #12
  40211c:	af00      	add	r7, sp, #0
  40211e:	4603      	mov	r3, r0
  402120:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402122:	480f      	ldr	r0, [pc, #60]	; (402160 <ili9225_write_cmd+0x48>)
  402124:	2102      	movs	r1, #2
  402126:	2200      	movs	r2, #0
  402128:	4b0e      	ldr	r3, [pc, #56]	; (402164 <ili9225_write_cmd+0x4c>)
  40212a:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40212c:	480c      	ldr	r0, [pc, #48]	; (402160 <ili9225_write_cmd+0x48>)
  40212e:	4b0e      	ldr	r3, [pc, #56]	; (402168 <ili9225_write_cmd+0x50>)
  402130:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  402132:	201c      	movs	r0, #28
  402134:	4b0d      	ldr	r3, [pc, #52]	; (40216c <ili9225_write_cmd+0x54>)
  402136:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  402138:	79fb      	ldrb	r3, [r7, #7]
  40213a:	b29b      	uxth	r3, r3
  40213c:	4808      	ldr	r0, [pc, #32]	; (402160 <ili9225_write_cmd+0x48>)
  40213e:	4619      	mov	r1, r3
  402140:	2202      	movs	r2, #2
  402142:	2300      	movs	r3, #0
  402144:	4c0a      	ldr	r4, [pc, #40]	; (402170 <ili9225_write_cmd+0x58>)
  402146:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402148:	4805      	ldr	r0, [pc, #20]	; (402160 <ili9225_write_cmd+0x48>)
  40214a:	4b0a      	ldr	r3, [pc, #40]	; (402174 <ili9225_write_cmd+0x5c>)
  40214c:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40214e:	4804      	ldr	r0, [pc, #16]	; (402160 <ili9225_write_cmd+0x48>)
  402150:	2102      	movs	r1, #2
  402152:	2280      	movs	r2, #128	; 0x80
  402154:	4b03      	ldr	r3, [pc, #12]	; (402164 <ili9225_write_cmd+0x4c>)
  402156:	4798      	blx	r3
}
  402158:	370c      	adds	r7, #12
  40215a:	46bd      	mov	sp, r7
  40215c:	bd90      	pop	{r4, r7, pc}
  40215e:	bf00      	nop
  402160:	40008000 	.word	0x40008000
  402164:	00403625 	.word	0x00403625
  402168:	0040207d 	.word	0x0040207d
  40216c:	00402cbd 	.word	0x00402cbd
  402170:	0040346d 	.word	0x0040346d
  402174:	00402095 	.word	0x00402095

00402178 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  402178:	b580      	push	{r7, lr}
  40217a:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  40217c:	2022      	movs	r0, #34	; 0x22
  40217e:	4b01      	ldr	r3, [pc, #4]	; (402184 <ili9225_write_ram_prepare+0xc>)
  402180:	4798      	blx	r3
}
  402182:	bd80      	pop	{r7, pc}
  402184:	00402119 	.word	0x00402119

00402188 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  402188:	b590      	push	{r4, r7, lr}
  40218a:	b083      	sub	sp, #12
  40218c:	af00      	add	r7, sp, #0
  40218e:	4603      	mov	r3, r0
  402190:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402192:	4809      	ldr	r0, [pc, #36]	; (4021b8 <ili9225_write_ram+0x30>)
  402194:	4b09      	ldr	r3, [pc, #36]	; (4021bc <ili9225_write_ram+0x34>)
  402196:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402198:	201c      	movs	r0, #28
  40219a:	4b09      	ldr	r3, [pc, #36]	; (4021c0 <ili9225_write_ram+0x38>)
  40219c:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  40219e:	88fb      	ldrh	r3, [r7, #6]
  4021a0:	4805      	ldr	r0, [pc, #20]	; (4021b8 <ili9225_write_ram+0x30>)
  4021a2:	4619      	mov	r1, r3
  4021a4:	2202      	movs	r2, #2
  4021a6:	2300      	movs	r3, #0
  4021a8:	4c06      	ldr	r4, [pc, #24]	; (4021c4 <ili9225_write_ram+0x3c>)
  4021aa:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4021ac:	4802      	ldr	r0, [pc, #8]	; (4021b8 <ili9225_write_ram+0x30>)
  4021ae:	4b06      	ldr	r3, [pc, #24]	; (4021c8 <ili9225_write_ram+0x40>)
  4021b0:	4798      	blx	r3
}
  4021b2:	370c      	adds	r7, #12
  4021b4:	46bd      	mov	sp, r7
  4021b6:	bd90      	pop	{r4, r7, pc}
  4021b8:	40008000 	.word	0x40008000
  4021bc:	0040207d 	.word	0x0040207d
  4021c0:	00402c91 	.word	0x00402c91
  4021c4:	0040346d 	.word	0x0040346d
  4021c8:	00402095 	.word	0x00402095

004021cc <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  4021cc:	b590      	push	{r4, r7, lr}
  4021ce:	b085      	sub	sp, #20
  4021d0:	af00      	add	r7, sp, #0
  4021d2:	6078      	str	r0, [r7, #4]
  4021d4:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  4021d6:	683b      	ldr	r3, [r7, #0]
  4021d8:	2b00      	cmp	r3, #0
  4021da:	d100      	bne.n	4021de <ili9225_write_ram_buffer+0x12>
		return;
  4021dc:	e01d      	b.n	40221a <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4021de:	4810      	ldr	r0, [pc, #64]	; (402220 <ili9225_write_ram_buffer+0x54>)
  4021e0:	4b10      	ldr	r3, [pc, #64]	; (402224 <ili9225_write_ram_buffer+0x58>)
  4021e2:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4021e4:	201c      	movs	r0, #28
  4021e6:	4b10      	ldr	r3, [pc, #64]	; (402228 <ili9225_write_ram_buffer+0x5c>)
  4021e8:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  4021ea:	2300      	movs	r3, #0
  4021ec:	60fb      	str	r3, [r7, #12]
  4021ee:	e00d      	b.n	40220c <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  4021f0:	68fb      	ldr	r3, [r7, #12]
  4021f2:	005b      	lsls	r3, r3, #1
  4021f4:	687a      	ldr	r2, [r7, #4]
  4021f6:	4413      	add	r3, r2
  4021f8:	881b      	ldrh	r3, [r3, #0]
  4021fa:	4809      	ldr	r0, [pc, #36]	; (402220 <ili9225_write_ram_buffer+0x54>)
  4021fc:	4619      	mov	r1, r3
  4021fe:	2202      	movs	r2, #2
  402200:	2300      	movs	r3, #0
  402202:	4c0a      	ldr	r4, [pc, #40]	; (40222c <ili9225_write_ram_buffer+0x60>)
  402204:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  402206:	68fb      	ldr	r3, [r7, #12]
  402208:	3301      	adds	r3, #1
  40220a:	60fb      	str	r3, [r7, #12]
  40220c:	68fa      	ldr	r2, [r7, #12]
  40220e:	683b      	ldr	r3, [r7, #0]
  402210:	429a      	cmp	r2, r3
  402212:	d3ed      	bcc.n	4021f0 <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  402214:	4802      	ldr	r0, [pc, #8]	; (402220 <ili9225_write_ram_buffer+0x54>)
  402216:	4b06      	ldr	r3, [pc, #24]	; (402230 <ili9225_write_ram_buffer+0x64>)
  402218:	4798      	blx	r3
}
  40221a:	3714      	adds	r7, #20
  40221c:	46bd      	mov	sp, r7
  40221e:	bd90      	pop	{r4, r7, pc}
  402220:	40008000 	.word	0x40008000
  402224:	0040207d 	.word	0x0040207d
  402228:	00402c91 	.word	0x00402c91
  40222c:	0040346d 	.word	0x0040346d
  402230:	00402095 	.word	0x00402095

00402234 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  402234:	b580      	push	{r7, lr}
  402236:	b082      	sub	sp, #8
  402238:	af00      	add	r7, sp, #0
  40223a:	4602      	mov	r2, r0
  40223c:	460b      	mov	r3, r1
  40223e:	71fa      	strb	r2, [r7, #7]
  402240:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  402242:	79fb      	ldrb	r3, [r7, #7]
  402244:	4618      	mov	r0, r3
  402246:	4b04      	ldr	r3, [pc, #16]	; (402258 <ili9225_write_register+0x24>)
  402248:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40224a:	88bb      	ldrh	r3, [r7, #4]
  40224c:	4618      	mov	r0, r3
  40224e:	4b03      	ldr	r3, [pc, #12]	; (40225c <ili9225_write_register+0x28>)
  402250:	4798      	blx	r3
}
  402252:	3708      	adds	r7, #8
  402254:	46bd      	mov	sp, r7
  402256:	bd80      	pop	{r7, pc}
  402258:	00402119 	.word	0x00402119
  40225c:	00402189 	.word	0x00402189

00402260 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  402260:	b480      	push	{r7}
  402262:	b085      	sub	sp, #20
  402264:	af00      	add	r7, sp, #0
  402266:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402268:	2300      	movs	r3, #0
  40226a:	60fb      	str	r3, [r7, #12]
  40226c:	e00c      	b.n	402288 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  40226e:	2300      	movs	r3, #0
  402270:	60fb      	str	r3, [r7, #12]
  402272:	e002      	b.n	40227a <ili9225_delay+0x1a>
  402274:	68fb      	ldr	r3, [r7, #12]
  402276:	3301      	adds	r3, #1
  402278:	60fb      	str	r3, [r7, #12]
  40227a:	68fa      	ldr	r2, [r7, #12]
  40227c:	4b07      	ldr	r3, [pc, #28]	; (40229c <ili9225_delay+0x3c>)
  40227e:	429a      	cmp	r2, r3
  402280:	d9f8      	bls.n	402274 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402282:	68fb      	ldr	r3, [r7, #12]
  402284:	3301      	adds	r3, #1
  402286:	60fb      	str	r3, [r7, #12]
  402288:	68fa      	ldr	r2, [r7, #12]
  40228a:	687b      	ldr	r3, [r7, #4]
  40228c:	429a      	cmp	r2, r3
  40228e:	d3ee      	bcc.n	40226e <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  402290:	3714      	adds	r7, #20
  402292:	46bd      	mov	sp, r7
  402294:	f85d 7b04 	ldr.w	r7, [sp], #4
  402298:	4770      	bx	lr
  40229a:	bf00      	nop
  40229c:	0001869f 	.word	0x0001869f

004022a0 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  4022a0:	b480      	push	{r7}
  4022a2:	b087      	sub	sp, #28
  4022a4:	af00      	add	r7, sp, #0
  4022a6:	60f8      	str	r0, [r7, #12]
  4022a8:	60b9      	str	r1, [r7, #8]
  4022aa:	607a      	str	r2, [r7, #4]
  4022ac:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  4022ae:	68fb      	ldr	r3, [r7, #12]
  4022b0:	681b      	ldr	r3, [r3, #0]
  4022b2:	2baf      	cmp	r3, #175	; 0xaf
  4022b4:	d902      	bls.n	4022bc <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  4022b6:	68fb      	ldr	r3, [r7, #12]
  4022b8:	22af      	movs	r2, #175	; 0xaf
  4022ba:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  4022bc:	687b      	ldr	r3, [r7, #4]
  4022be:	681b      	ldr	r3, [r3, #0]
  4022c0:	2baf      	cmp	r3, #175	; 0xaf
  4022c2:	d902      	bls.n	4022ca <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4022c4:	687b      	ldr	r3, [r7, #4]
  4022c6:	22af      	movs	r2, #175	; 0xaf
  4022c8:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4022ca:	68bb      	ldr	r3, [r7, #8]
  4022cc:	681b      	ldr	r3, [r3, #0]
  4022ce:	2bdb      	cmp	r3, #219	; 0xdb
  4022d0:	d902      	bls.n	4022d8 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4022d2:	68bb      	ldr	r3, [r7, #8]
  4022d4:	22db      	movs	r2, #219	; 0xdb
  4022d6:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4022d8:	683b      	ldr	r3, [r7, #0]
  4022da:	681b      	ldr	r3, [r3, #0]
  4022dc:	2bdb      	cmp	r3, #219	; 0xdb
  4022de:	d902      	bls.n	4022e6 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4022e0:	683b      	ldr	r3, [r7, #0]
  4022e2:	22db      	movs	r2, #219	; 0xdb
  4022e4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4022e6:	68fb      	ldr	r3, [r7, #12]
  4022e8:	681a      	ldr	r2, [r3, #0]
  4022ea:	687b      	ldr	r3, [r7, #4]
  4022ec:	681b      	ldr	r3, [r3, #0]
  4022ee:	429a      	cmp	r2, r3
  4022f0:	d909      	bls.n	402306 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  4022f2:	68fb      	ldr	r3, [r7, #12]
  4022f4:	681b      	ldr	r3, [r3, #0]
  4022f6:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4022f8:	687b      	ldr	r3, [r7, #4]
  4022fa:	681a      	ldr	r2, [r3, #0]
  4022fc:	68fb      	ldr	r3, [r7, #12]
  4022fe:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  402300:	687b      	ldr	r3, [r7, #4]
  402302:	697a      	ldr	r2, [r7, #20]
  402304:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  402306:	68bb      	ldr	r3, [r7, #8]
  402308:	681a      	ldr	r2, [r3, #0]
  40230a:	683b      	ldr	r3, [r7, #0]
  40230c:	681b      	ldr	r3, [r3, #0]
  40230e:	429a      	cmp	r2, r3
  402310:	d909      	bls.n	402326 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  402312:	68bb      	ldr	r3, [r7, #8]
  402314:	681b      	ldr	r3, [r3, #0]
  402316:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  402318:	683b      	ldr	r3, [r7, #0]
  40231a:	681a      	ldr	r2, [r3, #0]
  40231c:	68bb      	ldr	r3, [r7, #8]
  40231e:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  402320:	683b      	ldr	r3, [r7, #0]
  402322:	697a      	ldr	r2, [r7, #20]
  402324:	601a      	str	r2, [r3, #0]
	}
}
  402326:	371c      	adds	r7, #28
  402328:	46bd      	mov	sp, r7
  40232a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232e:	4770      	bx	lr

00402330 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  402330:	b590      	push	{r4, r7, lr}
  402332:	b087      	sub	sp, #28
  402334:	af02      	add	r7, sp, #8
  402336:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  402338:	2302      	movs	r3, #2
  40233a:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40233c:	201d      	movs	r0, #29
  40233e:	4b77      	ldr	r3, [pc, #476]	; (40251c <ili9225_init+0x1ec>)
  402340:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  402342:	2002      	movs	r0, #2
  402344:	4b76      	ldr	r3, [pc, #472]	; (402520 <ili9225_init+0x1f0>)
  402346:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  402348:	201d      	movs	r0, #29
  40234a:	4b76      	ldr	r3, [pc, #472]	; (402524 <ili9225_init+0x1f4>)
  40234c:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  40234e:	2014      	movs	r0, #20
  402350:	4b73      	ldr	r3, [pc, #460]	; (402520 <ili9225_init+0x1f0>)
  402352:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402354:	201d      	movs	r0, #29
  402356:	4b71      	ldr	r3, [pc, #452]	; (40251c <ili9225_init+0x1ec>)
  402358:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  40235a:	2032      	movs	r0, #50	; 0x32
  40235c:	4b70      	ldr	r3, [pc, #448]	; (402520 <ili9225_init+0x1f0>)
  40235e:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402360:	4871      	ldr	r0, [pc, #452]	; (402528 <ili9225_init+0x1f8>)
  402362:	4b72      	ldr	r3, [pc, #456]	; (40252c <ili9225_init+0x1fc>)
  402364:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  402366:	4870      	ldr	r0, [pc, #448]	; (402528 <ili9225_init+0x1f8>)
  402368:	4b71      	ldr	r3, [pc, #452]	; (402530 <ili9225_init+0x200>)
  40236a:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  40236c:	486e      	ldr	r0, [pc, #440]	; (402528 <ili9225_init+0x1f8>)
  40236e:	4b71      	ldr	r3, [pc, #452]	; (402534 <ili9225_init+0x204>)
  402370:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  402372:	2015      	movs	r0, #21
  402374:	4b70      	ldr	r3, [pc, #448]	; (402538 <ili9225_init+0x208>)
  402376:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  402378:	2015      	movs	r0, #21
  40237a:	4b70      	ldr	r3, [pc, #448]	; (40253c <ili9225_init+0x20c>)
  40237c:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  40237e:	2015      	movs	r0, #21
  402380:	2100      	movs	r1, #0
  402382:	4b6f      	ldr	r3, [pc, #444]	; (402540 <ili9225_init+0x210>)
  402384:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  402386:	2015      	movs	r0, #21
  402388:	4b6e      	ldr	r3, [pc, #440]	; (402544 <ili9225_init+0x214>)
  40238a:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  40238c:	4866      	ldr	r0, [pc, #408]	; (402528 <ili9225_init+0x1f8>)
  40238e:	4b6e      	ldr	r3, [pc, #440]	; (402548 <ili9225_init+0x218>)
  402390:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  402392:	f107 030c 	add.w	r3, r7, #12
  402396:	2200      	movs	r2, #0
  402398:	9200      	str	r2, [sp, #0]
  40239a:	4863      	ldr	r0, [pc, #396]	; (402528 <ili9225_init+0x1f8>)
  40239c:	4619      	mov	r1, r3
  40239e:	2200      	movs	r2, #0
  4023a0:	4b6a      	ldr	r3, [pc, #424]	; (40254c <ili9225_init+0x21c>)
  4023a2:	4c6b      	ldr	r4, [pc, #428]	; (402550 <ili9225_init+0x220>)
  4023a4:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4023a6:	f107 030c 	add.w	r3, r7, #12
  4023aa:	485f      	ldr	r0, [pc, #380]	; (402528 <ili9225_init+0x1f8>)
  4023ac:	4619      	mov	r1, r3
  4023ae:	4b69      	ldr	r3, [pc, #420]	; (402554 <ili9225_init+0x224>)
  4023b0:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  4023b2:	485d      	ldr	r0, [pc, #372]	; (402528 <ili9225_init+0x1f8>)
  4023b4:	4b68      	ldr	r3, [pc, #416]	; (402558 <ili9225_init+0x228>)
  4023b6:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  4023b8:	485b      	ldr	r0, [pc, #364]	; (402528 <ili9225_init+0x1f8>)
  4023ba:	2101      	movs	r1, #1
  4023bc:	4b67      	ldr	r3, [pc, #412]	; (40255c <ili9225_init+0x22c>)
  4023be:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  4023c0:	4b67      	ldr	r3, [pc, #412]	; (402560 <ili9225_init+0x230>)
  4023c2:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4023c4:	2001      	movs	r0, #1
  4023c6:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4023ca:	4b66      	ldr	r3, [pc, #408]	; (402564 <ili9225_init+0x234>)
  4023cc:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4023ce:	2002      	movs	r0, #2
  4023d0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4023d4:	4b63      	ldr	r3, [pc, #396]	; (402564 <ili9225_init+0x234>)
  4023d6:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4023d8:	2003      	movs	r0, #3
  4023da:	f241 0130 	movw	r1, #4144	; 0x1030
  4023de:	4b61      	ldr	r3, [pc, #388]	; (402564 <ili9225_init+0x234>)
  4023e0:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4023e2:	2008      	movs	r0, #8
  4023e4:	f640 0108 	movw	r1, #2056	; 0x808
  4023e8:	4b5e      	ldr	r3, [pc, #376]	; (402564 <ili9225_init+0x234>)
  4023ea:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  4023ec:	200c      	movs	r0, #12
  4023ee:	2101      	movs	r1, #1
  4023f0:	4b5c      	ldr	r3, [pc, #368]	; (402564 <ili9225_init+0x234>)
  4023f2:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4023f4:	200f      	movs	r0, #15
  4023f6:	f640 2101 	movw	r1, #2561	; 0xa01
  4023fa:	4b5a      	ldr	r3, [pc, #360]	; (402564 <ili9225_init+0x234>)
  4023fc:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4023fe:	2020      	movs	r0, #32
  402400:	21b0      	movs	r1, #176	; 0xb0
  402402:	4b58      	ldr	r3, [pc, #352]	; (402564 <ili9225_init+0x234>)
  402404:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  402406:	2021      	movs	r0, #33	; 0x21
  402408:	21dc      	movs	r1, #220	; 0xdc
  40240a:	4b56      	ldr	r3, [pc, #344]	; (402564 <ili9225_init+0x234>)
  40240c:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  40240e:	2010      	movs	r0, #16
  402410:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  402414:	4b53      	ldr	r3, [pc, #332]	; (402564 <ili9225_init+0x234>)
  402416:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  402418:	2011      	movs	r0, #17
  40241a:	f241 0138 	movw	r1, #4152	; 0x1038
  40241e:	4b51      	ldr	r3, [pc, #324]	; (402564 <ili9225_init+0x234>)
  402420:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  402422:	2032      	movs	r0, #50	; 0x32
  402424:	4b3e      	ldr	r3, [pc, #248]	; (402520 <ili9225_init+0x1f0>)
  402426:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  402428:	2012      	movs	r0, #18
  40242a:	f241 1121 	movw	r1, #4385	; 0x1121
  40242e:	4b4d      	ldr	r3, [pc, #308]	; (402564 <ili9225_init+0x234>)
  402430:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  402432:	2013      	movs	r0, #19
  402434:	214e      	movs	r1, #78	; 0x4e
  402436:	4b4b      	ldr	r3, [pc, #300]	; (402564 <ili9225_init+0x234>)
  402438:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  40243a:	2014      	movs	r0, #20
  40243c:	f246 716f 	movw	r1, #26479	; 0x676f
  402440:	4b48      	ldr	r3, [pc, #288]	; (402564 <ili9225_init+0x234>)
  402442:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  402444:	2030      	movs	r0, #48	; 0x30
  402446:	2100      	movs	r1, #0
  402448:	4b46      	ldr	r3, [pc, #280]	; (402564 <ili9225_init+0x234>)
  40244a:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  40244c:	2031      	movs	r0, #49	; 0x31
  40244e:	21db      	movs	r1, #219	; 0xdb
  402450:	4b44      	ldr	r3, [pc, #272]	; (402564 <ili9225_init+0x234>)
  402452:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  402454:	2032      	movs	r0, #50	; 0x32
  402456:	2100      	movs	r1, #0
  402458:	4b42      	ldr	r3, [pc, #264]	; (402564 <ili9225_init+0x234>)
  40245a:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40245c:	2033      	movs	r0, #51	; 0x33
  40245e:	2100      	movs	r1, #0
  402460:	4b40      	ldr	r3, [pc, #256]	; (402564 <ili9225_init+0x234>)
  402462:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  402464:	2034      	movs	r0, #52	; 0x34
  402466:	21db      	movs	r1, #219	; 0xdb
  402468:	4b3e      	ldr	r3, [pc, #248]	; (402564 <ili9225_init+0x234>)
  40246a:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40246c:	2035      	movs	r0, #53	; 0x35
  40246e:	2100      	movs	r1, #0
  402470:	4b3c      	ldr	r3, [pc, #240]	; (402564 <ili9225_init+0x234>)
  402472:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  402474:	2036      	movs	r0, #54	; 0x36
  402476:	21b0      	movs	r1, #176	; 0xb0
  402478:	4b3a      	ldr	r3, [pc, #232]	; (402564 <ili9225_init+0x234>)
  40247a:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  40247c:	2037      	movs	r0, #55	; 0x37
  40247e:	2100      	movs	r1, #0
  402480:	4b38      	ldr	r3, [pc, #224]	; (402564 <ili9225_init+0x234>)
  402482:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402484:	2038      	movs	r0, #56	; 0x38
  402486:	21dc      	movs	r1, #220	; 0xdc
  402488:	4b36      	ldr	r3, [pc, #216]	; (402564 <ili9225_init+0x234>)
  40248a:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  40248c:	2039      	movs	r0, #57	; 0x39
  40248e:	2100      	movs	r1, #0
  402490:	4b34      	ldr	r3, [pc, #208]	; (402564 <ili9225_init+0x234>)
  402492:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  402494:	2050      	movs	r0, #80	; 0x50
  402496:	2100      	movs	r1, #0
  402498:	4b32      	ldr	r3, [pc, #200]	; (402564 <ili9225_init+0x234>)
  40249a:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  40249c:	2051      	movs	r0, #81	; 0x51
  40249e:	f240 610a 	movw	r1, #1546	; 0x60a
  4024a2:	4b30      	ldr	r3, [pc, #192]	; (402564 <ili9225_init+0x234>)
  4024a4:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4024a6:	2052      	movs	r0, #82	; 0x52
  4024a8:	f640 510a 	movw	r1, #3338	; 0xd0a
  4024ac:	4b2d      	ldr	r3, [pc, #180]	; (402564 <ili9225_init+0x234>)
  4024ae:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4024b0:	2053      	movs	r0, #83	; 0x53
  4024b2:	f240 3103 	movw	r1, #771	; 0x303
  4024b6:	4b2b      	ldr	r3, [pc, #172]	; (402564 <ili9225_init+0x234>)
  4024b8:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4024ba:	2054      	movs	r0, #84	; 0x54
  4024bc:	f640 210d 	movw	r1, #2573	; 0xa0d
  4024c0:	4b28      	ldr	r3, [pc, #160]	; (402564 <ili9225_init+0x234>)
  4024c2:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4024c4:	2055      	movs	r0, #85	; 0x55
  4024c6:	f640 2106 	movw	r1, #2566	; 0xa06
  4024ca:	4b26      	ldr	r3, [pc, #152]	; (402564 <ili9225_init+0x234>)
  4024cc:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4024ce:	2056      	movs	r0, #86	; 0x56
  4024d0:	2100      	movs	r1, #0
  4024d2:	4b24      	ldr	r3, [pc, #144]	; (402564 <ili9225_init+0x234>)
  4024d4:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4024d6:	2057      	movs	r0, #87	; 0x57
  4024d8:	f240 3103 	movw	r1, #771	; 0x303
  4024dc:	4b21      	ldr	r3, [pc, #132]	; (402564 <ili9225_init+0x234>)
  4024de:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4024e0:	2058      	movs	r0, #88	; 0x58
  4024e2:	2100      	movs	r1, #0
  4024e4:	4b1f      	ldr	r3, [pc, #124]	; (402564 <ili9225_init+0x234>)
  4024e6:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4024e8:	2059      	movs	r0, #89	; 0x59
  4024ea:	2100      	movs	r1, #0
  4024ec:	4b1d      	ldr	r3, [pc, #116]	; (402564 <ili9225_init+0x234>)
  4024ee:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4024f0:	687b      	ldr	r3, [r7, #4]
  4024f2:	681a      	ldr	r2, [r3, #0]
  4024f4:	687b      	ldr	r3, [r7, #4]
  4024f6:	685b      	ldr	r3, [r3, #4]
  4024f8:	2000      	movs	r0, #0
  4024fa:	2100      	movs	r1, #0
  4024fc:	4c1a      	ldr	r4, [pc, #104]	; (402568 <ili9225_init+0x238>)
  4024fe:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  402500:	687b      	ldr	r3, [r7, #4]
  402502:	689b      	ldr	r3, [r3, #8]
  402504:	4618      	mov	r0, r3
  402506:	4b19      	ldr	r3, [pc, #100]	; (40256c <ili9225_init+0x23c>)
  402508:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  40250a:	2000      	movs	r0, #0
  40250c:	2100      	movs	r1, #0
  40250e:	4b18      	ldr	r3, [pc, #96]	; (402570 <ili9225_init+0x240>)
  402510:	4798      	blx	r3
	return 0;
  402512:	2300      	movs	r3, #0
}
  402514:	4618      	mov	r0, r3
  402516:	3714      	adds	r7, #20
  402518:	46bd      	mov	sp, r7
  40251a:	bd90      	pop	{r4, r7, pc}
  40251c:	00402c91 	.word	0x00402c91
  402520:	00402261 	.word	0x00402261
  402524:	00402cbd 	.word	0x00402cbd
  402528:	40008000 	.word	0x40008000
  40252c:	00402095 	.word	0x00402095
  402530:	00402065 	.word	0x00402065
  402534:	004020ad 	.word	0x004020ad
  402538:	00401fa9 	.word	0x00401fa9
  40253c:	00401fdd 	.word	0x00401fdd
  402540:	00402011 	.word	0x00402011
  402544:	00401f79 	.word	0x00401f79
  402548:	00401a91 	.word	0x00401a91
  40254c:	00bebc20 	.word	0x00bebc20
  402550:	00401afd 	.word	0x00401afd
  402554:	00401bb5 	.word	0x00401bb5
  402558:	0040207d 	.word	0x0040207d
  40255c:	004020c9 	.word	0x004020c9
  402560:	004025bd 	.word	0x004025bd
  402564:	00402235 	.word	0x00402235
  402568:	0040266d 	.word	0x0040266d
  40256c:	004025d1 	.word	0x004025d1
  402570:	004026dd 	.word	0x004026dd

00402574 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  402574:	b580      	push	{r7, lr}
  402576:	b082      	sub	sp, #8
  402578:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  40257a:	4807      	ldr	r0, [pc, #28]	; (402598 <ili9225_spi_handler+0x24>)
  40257c:	4b07      	ldr	r3, [pc, #28]	; (40259c <ili9225_spi_handler+0x28>)
  40257e:	4798      	blx	r3
  402580:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  402582:	4805      	ldr	r0, [pc, #20]	; (402598 <ili9225_spi_handler+0x24>)
  402584:	6879      	ldr	r1, [r7, #4]
  402586:	4b06      	ldr	r3, [pc, #24]	; (4025a0 <ili9225_spi_handler+0x2c>)
  402588:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40258a:	4b06      	ldr	r3, [pc, #24]	; (4025a4 <ili9225_spi_handler+0x30>)
  40258c:	2201      	movs	r2, #1
  40258e:	701a      	strb	r2, [r3, #0]
}
  402590:	3708      	adds	r7, #8
  402592:	46bd      	mov	sp, r7
  402594:	bd80      	pop	{r7, pc}
  402596:	bf00      	nop
  402598:	40008000 	.word	0x40008000
  40259c:	00402101 	.word	0x00402101
  4025a0:	004020e5 	.word	0x004020e5
  4025a4:	20000b90 	.word	0x20000b90

004025a8 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4025a8:	b580      	push	{r7, lr}
  4025aa:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4025ac:	2007      	movs	r0, #7
  4025ae:	f241 0117 	movw	r1, #4119	; 0x1017
  4025b2:	4b01      	ldr	r3, [pc, #4]	; (4025b8 <ili9225_display_on+0x10>)
  4025b4:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  4025b6:	bd80      	pop	{r7, pc}
  4025b8:	00402235 	.word	0x00402235

004025bc <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4025bc:	b580      	push	{r7, lr}
  4025be:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4025c0:	2007      	movs	r0, #7
  4025c2:	2100      	movs	r1, #0
  4025c4:	4b01      	ldr	r3, [pc, #4]	; (4025cc <ili9225_display_off+0x10>)
  4025c6:	4798      	blx	r3
}
  4025c8:	bd80      	pop	{r7, pc}
  4025ca:	bf00      	nop
  4025cc:	00402235 	.word	0x00402235

004025d0 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  4025d0:	b480      	push	{r7}
  4025d2:	b085      	sub	sp, #20
  4025d4:	af00      	add	r7, sp, #0
  4025d6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4025d8:	687b      	ldr	r3, [r7, #4]
  4025da:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  4025de:	0a1b      	lsrs	r3, r3, #8
  4025e0:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  4025e2:	687b      	ldr	r3, [r7, #4]
  4025e4:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  4025e8:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4025ea:	b29b      	uxth	r3, r3
  4025ec:	4313      	orrs	r3, r2
  4025ee:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  4025f0:	687b      	ldr	r3, [r7, #4]
  4025f2:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  4025f6:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4025f8:	b29b      	uxth	r3, r3
  4025fa:	4313      	orrs	r3, r2
  4025fc:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4025fe:	2300      	movs	r3, #0
  402600:	60fb      	str	r3, [r7, #12]
  402602:	e007      	b.n	402614 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  402604:	4b07      	ldr	r3, [pc, #28]	; (402624 <ili9225_set_foreground_color+0x54>)
  402606:	68fa      	ldr	r2, [r7, #12]
  402608:	8979      	ldrh	r1, [r7, #10]
  40260a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40260e:	68fb      	ldr	r3, [r7, #12]
  402610:	3301      	adds	r3, #1
  402612:	60fb      	str	r3, [r7, #12]
  402614:	68fb      	ldr	r3, [r7, #12]
  402616:	2baf      	cmp	r3, #175	; 0xaf
  402618:	d9f4      	bls.n	402604 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  40261a:	3714      	adds	r7, #20
  40261c:	46bd      	mov	sp, r7
  40261e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402622:	4770      	bx	lr
  402624:	20000a30 	.word	0x20000a30

00402628 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  402628:	b580      	push	{r7, lr}
  40262a:	b084      	sub	sp, #16
  40262c:	af00      	add	r7, sp, #0
  40262e:	4603      	mov	r3, r0
  402630:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  402632:	2000      	movs	r0, #0
  402634:	2100      	movs	r1, #0
  402636:	4b0a      	ldr	r3, [pc, #40]	; (402660 <ili9225_fill+0x38>)
  402638:	4798      	blx	r3
	ili9225_write_ram_prepare();
  40263a:	4b0a      	ldr	r3, [pc, #40]	; (402664 <ili9225_fill+0x3c>)
  40263c:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40263e:	f249 7340 	movw	r3, #38720	; 0x9740
  402642:	60fb      	str	r3, [r7, #12]
  402644:	e006      	b.n	402654 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  402646:	88fb      	ldrh	r3, [r7, #6]
  402648:	4618      	mov	r0, r3
  40264a:	4b07      	ldr	r3, [pc, #28]	; (402668 <ili9225_fill+0x40>)
  40264c:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40264e:	68fb      	ldr	r3, [r7, #12]
  402650:	3b01      	subs	r3, #1
  402652:	60fb      	str	r3, [r7, #12]
  402654:	68fb      	ldr	r3, [r7, #12]
  402656:	2b00      	cmp	r3, #0
  402658:	d1f5      	bne.n	402646 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  40265a:	3710      	adds	r7, #16
  40265c:	46bd      	mov	sp, r7
  40265e:	bd80      	pop	{r7, pc}
  402660:	004026dd 	.word	0x004026dd
  402664:	00402179 	.word	0x00402179
  402668:	00402189 	.word	0x00402189

0040266c <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40266c:	b580      	push	{r7, lr}
  40266e:	b084      	sub	sp, #16
  402670:	af00      	add	r7, sp, #0
  402672:	60f8      	str	r0, [r7, #12]
  402674:	60b9      	str	r1, [r7, #8]
  402676:	607a      	str	r2, [r7, #4]
  402678:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40267a:	68fb      	ldr	r3, [r7, #12]
  40267c:	b29a      	uxth	r2, r3
  40267e:	687b      	ldr	r3, [r7, #4]
  402680:	b29b      	uxth	r3, r3
  402682:	4413      	add	r3, r2
  402684:	b29b      	uxth	r3, r3
  402686:	3b01      	subs	r3, #1
  402688:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40268a:	b2db      	uxtb	r3, r3
  40268c:	b29b      	uxth	r3, r3
  40268e:	2036      	movs	r0, #54	; 0x36
  402690:	4619      	mov	r1, r3
  402692:	4b11      	ldr	r3, [pc, #68]	; (4026d8 <ili9225_set_window+0x6c>)
  402694:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  402696:	68fb      	ldr	r3, [r7, #12]
  402698:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  40269a:	b2db      	uxtb	r3, r3
  40269c:	b29b      	uxth	r3, r3
  40269e:	2037      	movs	r0, #55	; 0x37
  4026a0:	4619      	mov	r1, r3
  4026a2:	4b0d      	ldr	r3, [pc, #52]	; (4026d8 <ili9225_set_window+0x6c>)
  4026a4:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  4026a6:	68bb      	ldr	r3, [r7, #8]
  4026a8:	b29a      	uxth	r2, r3
  4026aa:	683b      	ldr	r3, [r7, #0]
  4026ac:	b29b      	uxth	r3, r3
  4026ae:	4413      	add	r3, r2
  4026b0:	b29b      	uxth	r3, r3
  4026b2:	3b01      	subs	r3, #1
  4026b4:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  4026b6:	b2db      	uxtb	r3, r3
  4026b8:	b29b      	uxth	r3, r3
  4026ba:	2038      	movs	r0, #56	; 0x38
  4026bc:	4619      	mov	r1, r3
  4026be:	4b06      	ldr	r3, [pc, #24]	; (4026d8 <ili9225_set_window+0x6c>)
  4026c0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  4026c2:	68bb      	ldr	r3, [r7, #8]
  4026c4:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  4026c6:	b2db      	uxtb	r3, r3
  4026c8:	b29b      	uxth	r3, r3
  4026ca:	2039      	movs	r0, #57	; 0x39
  4026cc:	4619      	mov	r1, r3
  4026ce:	4b02      	ldr	r3, [pc, #8]	; (4026d8 <ili9225_set_window+0x6c>)
  4026d0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  4026d2:	3710      	adds	r7, #16
  4026d4:	46bd      	mov	sp, r7
  4026d6:	bd80      	pop	{r7, pc}
  4026d8:	00402235 	.word	0x00402235

004026dc <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  4026dc:	b580      	push	{r7, lr}
  4026de:	b082      	sub	sp, #8
  4026e0:	af00      	add	r7, sp, #0
  4026e2:	4602      	mov	r2, r0
  4026e4:	460b      	mov	r3, r1
  4026e6:	80fa      	strh	r2, [r7, #6]
  4026e8:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  4026ea:	88fb      	ldrh	r3, [r7, #6]
  4026ec:	b2db      	uxtb	r3, r3
  4026ee:	b29b      	uxth	r3, r3
  4026f0:	2020      	movs	r0, #32
  4026f2:	4619      	mov	r1, r3
  4026f4:	4b05      	ldr	r3, [pc, #20]	; (40270c <ili9225_set_cursor_position+0x30>)
  4026f6:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  4026f8:	88bb      	ldrh	r3, [r7, #4]
  4026fa:	b2db      	uxtb	r3, r3
  4026fc:	b29b      	uxth	r3, r3
  4026fe:	2021      	movs	r0, #33	; 0x21
  402700:	4619      	mov	r1, r3
  402702:	4b02      	ldr	r3, [pc, #8]	; (40270c <ili9225_set_cursor_position+0x30>)
  402704:	4798      	blx	r3
}
  402706:	3708      	adds	r7, #8
  402708:	46bd      	mov	sp, r7
  40270a:	bd80      	pop	{r7, pc}
  40270c:	00402235 	.word	0x00402235

00402710 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  402710:	b580      	push	{r7, lr}
  402712:	b082      	sub	sp, #8
  402714:	af00      	add	r7, sp, #0
  402716:	6078      	str	r0, [r7, #4]
  402718:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  40271a:	687b      	ldr	r3, [r7, #4]
  40271c:	2baf      	cmp	r3, #175	; 0xaf
  40271e:	d802      	bhi.n	402726 <ili9225_draw_pixel+0x16>
  402720:	683b      	ldr	r3, [r7, #0]
  402722:	2bdb      	cmp	r3, #219	; 0xdb
  402724:	d901      	bls.n	40272a <ili9225_draw_pixel+0x1a>
		return 1;
  402726:	2301      	movs	r3, #1
  402728:	e00f      	b.n	40274a <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  40272a:	687b      	ldr	r3, [r7, #4]
  40272c:	b29a      	uxth	r2, r3
  40272e:	683b      	ldr	r3, [r7, #0]
  402730:	b29b      	uxth	r3, r3
  402732:	4610      	mov	r0, r2
  402734:	4619      	mov	r1, r3
  402736:	4b07      	ldr	r3, [pc, #28]	; (402754 <ili9225_draw_pixel+0x44>)
  402738:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  40273a:	4b07      	ldr	r3, [pc, #28]	; (402758 <ili9225_draw_pixel+0x48>)
  40273c:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  40273e:	4b07      	ldr	r3, [pc, #28]	; (40275c <ili9225_draw_pixel+0x4c>)
  402740:	881b      	ldrh	r3, [r3, #0]
  402742:	4618      	mov	r0, r3
  402744:	4b06      	ldr	r3, [pc, #24]	; (402760 <ili9225_draw_pixel+0x50>)
  402746:	4798      	blx	r3
	return 0;
  402748:	2300      	movs	r3, #0
}
  40274a:	4618      	mov	r0, r3
  40274c:	3708      	adds	r7, #8
  40274e:	46bd      	mov	sp, r7
  402750:	bd80      	pop	{r7, pc}
  402752:	bf00      	nop
  402754:	004026dd 	.word	0x004026dd
  402758:	00402179 	.word	0x00402179
  40275c:	20000a30 	.word	0x20000a30
  402760:	00402189 	.word	0x00402189

00402764 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  402764:	b590      	push	{r4, r7, lr}
  402766:	b087      	sub	sp, #28
  402768:	af00      	add	r7, sp, #0
  40276a:	60f8      	str	r0, [r7, #12]
  40276c:	60b9      	str	r1, [r7, #8]
  40276e:	607a      	str	r2, [r7, #4]
  402770:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  402772:	f107 000c 	add.w	r0, r7, #12
  402776:	f107 0108 	add.w	r1, r7, #8
  40277a:	1d3a      	adds	r2, r7, #4
  40277c:	463b      	mov	r3, r7
  40277e:	4c24      	ldr	r4, [pc, #144]	; (402810 <ili9225_draw_filled_rectangle+0xac>)
  402780:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  402782:	68f8      	ldr	r0, [r7, #12]
  402784:	68b9      	ldr	r1, [r7, #8]
  402786:	687a      	ldr	r2, [r7, #4]
  402788:	68fb      	ldr	r3, [r7, #12]
  40278a:	1ad3      	subs	r3, r2, r3
  40278c:	1c5a      	adds	r2, r3, #1
  40278e:	683c      	ldr	r4, [r7, #0]
  402790:	68bb      	ldr	r3, [r7, #8]
  402792:	1ae3      	subs	r3, r4, r3
  402794:	3301      	adds	r3, #1
  402796:	4c1f      	ldr	r4, [pc, #124]	; (402814 <ili9225_draw_filled_rectangle+0xb0>)
  402798:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  40279a:	68fb      	ldr	r3, [r7, #12]
  40279c:	b29a      	uxth	r2, r3
  40279e:	68bb      	ldr	r3, [r7, #8]
  4027a0:	b29b      	uxth	r3, r3
  4027a2:	4610      	mov	r0, r2
  4027a4:	4619      	mov	r1, r3
  4027a6:	4b1c      	ldr	r3, [pc, #112]	; (402818 <ili9225_draw_filled_rectangle+0xb4>)
  4027a8:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4027aa:	4b1c      	ldr	r3, [pc, #112]	; (40281c <ili9225_draw_filled_rectangle+0xb8>)
  4027ac:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4027ae:	687a      	ldr	r2, [r7, #4]
  4027b0:	68fb      	ldr	r3, [r7, #12]
  4027b2:	1ad3      	subs	r3, r2, r3
  4027b4:	3301      	adds	r3, #1
  4027b6:	6839      	ldr	r1, [r7, #0]
  4027b8:	68ba      	ldr	r2, [r7, #8]
  4027ba:	1a8a      	subs	r2, r1, r2
  4027bc:	3201      	adds	r2, #1
  4027be:	fb02 f303 	mul.w	r3, r2, r3
  4027c2:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4027c4:	693a      	ldr	r2, [r7, #16]
  4027c6:	4b16      	ldr	r3, [pc, #88]	; (402820 <ili9225_draw_filled_rectangle+0xbc>)
  4027c8:	fba3 1302 	umull	r1, r3, r3, r2
  4027cc:	09db      	lsrs	r3, r3, #7
  4027ce:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  4027d0:	e003      	b.n	4027da <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  4027d2:	4814      	ldr	r0, [pc, #80]	; (402824 <ili9225_draw_filled_rectangle+0xc0>)
  4027d4:	21b0      	movs	r1, #176	; 0xb0
  4027d6:	4b14      	ldr	r3, [pc, #80]	; (402828 <ili9225_draw_filled_rectangle+0xc4>)
  4027d8:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4027da:	697b      	ldr	r3, [r7, #20]
  4027dc:	1e5a      	subs	r2, r3, #1
  4027de:	617a      	str	r2, [r7, #20]
  4027e0:	2b00      	cmp	r3, #0
  4027e2:	d1f6      	bne.n	4027d2 <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  4027e4:	693a      	ldr	r2, [r7, #16]
  4027e6:	4b0e      	ldr	r3, [pc, #56]	; (402820 <ili9225_draw_filled_rectangle+0xbc>)
  4027e8:	fba3 1302 	umull	r1, r3, r3, r2
  4027ec:	09db      	lsrs	r3, r3, #7
  4027ee:	21b0      	movs	r1, #176	; 0xb0
  4027f0:	fb01 f303 	mul.w	r3, r1, r3
  4027f4:	1ad3      	subs	r3, r2, r3
  4027f6:	480b      	ldr	r0, [pc, #44]	; (402824 <ili9225_draw_filled_rectangle+0xc0>)
  4027f8:	4619      	mov	r1, r3
  4027fa:	4b0b      	ldr	r3, [pc, #44]	; (402828 <ili9225_draw_filled_rectangle+0xc4>)
  4027fc:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4027fe:	2000      	movs	r0, #0
  402800:	2100      	movs	r1, #0
  402802:	22b0      	movs	r2, #176	; 0xb0
  402804:	23dc      	movs	r3, #220	; 0xdc
  402806:	4c03      	ldr	r4, [pc, #12]	; (402814 <ili9225_draw_filled_rectangle+0xb0>)
  402808:	47a0      	blx	r4
}
  40280a:	371c      	adds	r7, #28
  40280c:	46bd      	mov	sp, r7
  40280e:	bd90      	pop	{r4, r7, pc}
  402810:	004022a1 	.word	0x004022a1
  402814:	0040266d 	.word	0x0040266d
  402818:	004026dd 	.word	0x004026dd
  40281c:	00402179 	.word	0x00402179
  402820:	ba2e8ba3 	.word	0xba2e8ba3
  402824:	20000a30 	.word	0x20000a30
  402828:	004021cd 	.word	0x004021cd

0040282c <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  40282c:	b580      	push	{r7, lr}
  40282e:	b08a      	sub	sp, #40	; 0x28
  402830:	af00      	add	r7, sp, #0
  402832:	60f8      	str	r0, [r7, #12]
  402834:	60b9      	str	r1, [r7, #8]
  402836:	4613      	mov	r3, r2
  402838:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  40283a:	79fa      	ldrb	r2, [r7, #7]
  40283c:	4613      	mov	r3, r2
  40283e:	009b      	lsls	r3, r3, #2
  402840:	4413      	add	r3, r2
  402842:	009b      	lsls	r3, r3, #2
  402844:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  402848:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  40284a:	2300      	movs	r3, #0
  40284c:	623b      	str	r3, [r7, #32]
  40284e:	e04d      	b.n	4028ec <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  402850:	6a3b      	ldr	r3, [r7, #32]
  402852:	005a      	lsls	r2, r3, #1
  402854:	69fb      	ldr	r3, [r7, #28]
  402856:	4413      	add	r3, r2
  402858:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  40285a:	69bb      	ldr	r3, [r7, #24]
  40285c:	3301      	adds	r3, #1
  40285e:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  402860:	2300      	movs	r3, #0
  402862:	627b      	str	r3, [r7, #36]	; 0x24
  402864:	e01a      	b.n	40289c <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  402866:	4a24      	ldr	r2, [pc, #144]	; (4028f8 <ili9225_draw_char+0xcc>)
  402868:	69bb      	ldr	r3, [r7, #24]
  40286a:	4413      	add	r3, r2
  40286c:	781b      	ldrb	r3, [r3, #0]
  40286e:	461a      	mov	r2, r3
  402870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402872:	f1c3 0307 	rsb	r3, r3, #7
  402876:	fa42 f303 	asr.w	r3, r2, r3
  40287a:	f003 0301 	and.w	r3, r3, #1
  40287e:	2b00      	cmp	r3, #0
  402880:	d009      	beq.n	402896 <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  402882:	68fa      	ldr	r2, [r7, #12]
  402884:	6a3b      	ldr	r3, [r7, #32]
  402886:	441a      	add	r2, r3
  402888:	68b9      	ldr	r1, [r7, #8]
  40288a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40288c:	440b      	add	r3, r1
  40288e:	4610      	mov	r0, r2
  402890:	4619      	mov	r1, r3
  402892:	4b1a      	ldr	r3, [pc, #104]	; (4028fc <ili9225_draw_char+0xd0>)
  402894:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  402896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402898:	3301      	adds	r3, #1
  40289a:	627b      	str	r3, [r7, #36]	; 0x24
  40289c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40289e:	2b07      	cmp	r3, #7
  4028a0:	d9e1      	bls.n	402866 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4028a2:	2300      	movs	r3, #0
  4028a4:	627b      	str	r3, [r7, #36]	; 0x24
  4028a6:	e01b      	b.n	4028e0 <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4028a8:	4a13      	ldr	r2, [pc, #76]	; (4028f8 <ili9225_draw_char+0xcc>)
  4028aa:	697b      	ldr	r3, [r7, #20]
  4028ac:	4413      	add	r3, r2
  4028ae:	781b      	ldrb	r3, [r3, #0]
  4028b0:	461a      	mov	r2, r3
  4028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4028b4:	f1c3 0307 	rsb	r3, r3, #7
  4028b8:	fa42 f303 	asr.w	r3, r2, r3
  4028bc:	f003 0301 	and.w	r3, r3, #1
  4028c0:	2b00      	cmp	r3, #0
  4028c2:	d00a      	beq.n	4028da <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  4028c4:	68fa      	ldr	r2, [r7, #12]
  4028c6:	6a3b      	ldr	r3, [r7, #32]
  4028c8:	441a      	add	r2, r3
  4028ca:	68b9      	ldr	r1, [r7, #8]
  4028cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4028ce:	440b      	add	r3, r1
  4028d0:	3308      	adds	r3, #8
  4028d2:	4610      	mov	r0, r2
  4028d4:	4619      	mov	r1, r3
  4028d6:	4b09      	ldr	r3, [pc, #36]	; (4028fc <ili9225_draw_char+0xd0>)
  4028d8:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4028da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4028dc:	3301      	adds	r3, #1
  4028de:	627b      	str	r3, [r7, #36]	; 0x24
  4028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4028e2:	2b05      	cmp	r3, #5
  4028e4:	d9e0      	bls.n	4028a8 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4028e6:	6a3b      	ldr	r3, [r7, #32]
  4028e8:	3301      	adds	r3, #1
  4028ea:	623b      	str	r3, [r7, #32]
  4028ec:	6a3b      	ldr	r3, [r7, #32]
  4028ee:	2b09      	cmp	r3, #9
  4028f0:	d9ae      	bls.n	402850 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  4028f2:	3728      	adds	r7, #40	; 0x28
  4028f4:	46bd      	mov	sp, r7
  4028f6:	bd80      	pop	{r7, pc}
  4028f8:	0040edc8 	.word	0x0040edc8
  4028fc:	00402711 	.word	0x00402711

00402900 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  402900:	b580      	push	{r7, lr}
  402902:	b086      	sub	sp, #24
  402904:	af00      	add	r7, sp, #0
  402906:	60f8      	str	r0, [r7, #12]
  402908:	60b9      	str	r1, [r7, #8]
  40290a:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  40290c:	68fb      	ldr	r3, [r7, #12]
  40290e:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  402910:	e01c      	b.n	40294c <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  402912:	687b      	ldr	r3, [r7, #4]
  402914:	781b      	ldrb	r3, [r3, #0]
  402916:	2b0a      	cmp	r3, #10
  402918:	d108      	bne.n	40292c <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  40291a:	230e      	movs	r3, #14
  40291c:	461a      	mov	r2, r3
  40291e:	68bb      	ldr	r3, [r7, #8]
  402920:	4413      	add	r3, r2
  402922:	3302      	adds	r3, #2
  402924:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  402926:	697b      	ldr	r3, [r7, #20]
  402928:	60fb      	str	r3, [r7, #12]
  40292a:	e00c      	b.n	402946 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  40292c:	687b      	ldr	r3, [r7, #4]
  40292e:	781b      	ldrb	r3, [r3, #0]
  402930:	68f8      	ldr	r0, [r7, #12]
  402932:	68b9      	ldr	r1, [r7, #8]
  402934:	461a      	mov	r2, r3
  402936:	4b09      	ldr	r3, [pc, #36]	; (40295c <ili9225_draw_string+0x5c>)
  402938:	4798      	blx	r3
			ul_x += gfont.width + 2;
  40293a:	230a      	movs	r3, #10
  40293c:	461a      	mov	r2, r3
  40293e:	68fb      	ldr	r3, [r7, #12]
  402940:	4413      	add	r3, r2
  402942:	3302      	adds	r3, #2
  402944:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  402946:	687b      	ldr	r3, [r7, #4]
  402948:	3301      	adds	r3, #1
  40294a:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40294c:	687b      	ldr	r3, [r7, #4]
  40294e:	781b      	ldrb	r3, [r3, #0]
  402950:	2b00      	cmp	r3, #0
  402952:	d1de      	bne.n	402912 <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  402954:	3718      	adds	r7, #24
  402956:	46bd      	mov	sp, r7
  402958:	bd80      	pop	{r7, pc}
  40295a:	bf00      	nop
  40295c:	0040282d 	.word	0x0040282d

00402960 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  402960:	b480      	push	{r7}
  402962:	b085      	sub	sp, #20
  402964:	af00      	add	r7, sp, #0
  402966:	60f8      	str	r0, [r7, #12]
  402968:	60b9      	str	r1, [r7, #8]
  40296a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  40296c:	68bb      	ldr	r3, [r7, #8]
  40296e:	2b00      	cmp	r3, #0
  402970:	d007      	beq.n	402982 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  402972:	68bb      	ldr	r3, [r7, #8]
  402974:	681a      	ldr	r2, [r3, #0]
  402976:	68fb      	ldr	r3, [r7, #12]
  402978:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  40297a:	68bb      	ldr	r3, [r7, #8]
  40297c:	685a      	ldr	r2, [r3, #4]
  40297e:	68fb      	ldr	r3, [r7, #12]
  402980:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  402982:	687b      	ldr	r3, [r7, #4]
  402984:	2b00      	cmp	r3, #0
  402986:	d007      	beq.n	402998 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  402988:	687b      	ldr	r3, [r7, #4]
  40298a:	681a      	ldr	r2, [r3, #0]
  40298c:	68fb      	ldr	r3, [r7, #12]
  40298e:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  402990:	687b      	ldr	r3, [r7, #4]
  402992:	685a      	ldr	r2, [r3, #4]
  402994:	68fb      	ldr	r3, [r7, #12]
  402996:	61da      	str	r2, [r3, #28]
	}
}
  402998:	3714      	adds	r7, #20
  40299a:	46bd      	mov	sp, r7
  40299c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029a0:	4770      	bx	lr
  4029a2:	bf00      	nop

004029a4 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  4029a4:	b480      	push	{r7}
  4029a6:	b085      	sub	sp, #20
  4029a8:	af00      	add	r7, sp, #0
  4029aa:	60f8      	str	r0, [r7, #12]
  4029ac:	60b9      	str	r1, [r7, #8]
  4029ae:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  4029b0:	68bb      	ldr	r3, [r7, #8]
  4029b2:	2b00      	cmp	r3, #0
  4029b4:	d007      	beq.n	4029c6 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  4029b6:	68bb      	ldr	r3, [r7, #8]
  4029b8:	681a      	ldr	r2, [r3, #0]
  4029ba:	68fb      	ldr	r3, [r7, #12]
  4029bc:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  4029be:	68bb      	ldr	r3, [r7, #8]
  4029c0:	685a      	ldr	r2, [r3, #4]
  4029c2:	68fb      	ldr	r3, [r7, #12]
  4029c4:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  4029c6:	687b      	ldr	r3, [r7, #4]
  4029c8:	2b00      	cmp	r3, #0
  4029ca:	d007      	beq.n	4029dc <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  4029cc:	687b      	ldr	r3, [r7, #4]
  4029ce:	681a      	ldr	r2, [r3, #0]
  4029d0:	68fb      	ldr	r3, [r7, #12]
  4029d2:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  4029d4:	687b      	ldr	r3, [r7, #4]
  4029d6:	685a      	ldr	r2, [r3, #4]
  4029d8:	68fb      	ldr	r3, [r7, #12]
  4029da:	615a      	str	r2, [r3, #20]
	}
}
  4029dc:	3714      	adds	r7, #20
  4029de:	46bd      	mov	sp, r7
  4029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4029e4:	4770      	bx	lr
  4029e6:	bf00      	nop

004029e8 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  4029e8:	b480      	push	{r7}
  4029ea:	b083      	sub	sp, #12
  4029ec:	af00      	add	r7, sp, #0
  4029ee:	6078      	str	r0, [r7, #4]
  4029f0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  4029f2:	683a      	ldr	r2, [r7, #0]
  4029f4:	f240 1301 	movw	r3, #257	; 0x101
  4029f8:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  4029fa:	687a      	ldr	r2, [r7, #4]
  4029fc:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  4029fe:	370c      	adds	r7, #12
  402a00:	46bd      	mov	sp, r7
  402a02:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a06:	4770      	bx	lr

00402a08 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  402a08:	b480      	push	{r7}
  402a0a:	b083      	sub	sp, #12
  402a0c:	af00      	add	r7, sp, #0
  402a0e:	6078      	str	r0, [r7, #4]
  402a10:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  402a12:	683a      	ldr	r2, [r7, #0]
  402a14:	f240 2302 	movw	r3, #514	; 0x202
  402a18:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  402a1a:	687a      	ldr	r2, [r7, #4]
  402a1c:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  402a1e:	370c      	adds	r7, #12
  402a20:	46bd      	mov	sp, r7
  402a22:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a26:	4770      	bx	lr

00402a28 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402a28:	b480      	push	{r7}
  402a2a:	b085      	sub	sp, #20
  402a2c:	af00      	add	r7, sp, #0
  402a2e:	60f8      	str	r0, [r7, #12]
  402a30:	60b9      	str	r1, [r7, #8]
  402a32:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402a34:	687b      	ldr	r3, [r7, #4]
  402a36:	2b00      	cmp	r3, #0
  402a38:	d003      	beq.n	402a42 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  402a3a:	68fb      	ldr	r3, [r7, #12]
  402a3c:	68ba      	ldr	r2, [r7, #8]
  402a3e:	665a      	str	r2, [r3, #100]	; 0x64
  402a40:	e002      	b.n	402a48 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402a42:	68fb      	ldr	r3, [r7, #12]
  402a44:	68ba      	ldr	r2, [r7, #8]
  402a46:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  402a48:	3714      	adds	r7, #20
  402a4a:	46bd      	mov	sp, r7
  402a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a50:	4770      	bx	lr
  402a52:	bf00      	nop

00402a54 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402a54:	b480      	push	{r7}
  402a56:	b087      	sub	sp, #28
  402a58:	af00      	add	r7, sp, #0
  402a5a:	60f8      	str	r0, [r7, #12]
  402a5c:	60b9      	str	r1, [r7, #8]
  402a5e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402a60:	68fb      	ldr	r3, [r7, #12]
  402a62:	687a      	ldr	r2, [r7, #4]
  402a64:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402a66:	68bb      	ldr	r3, [r7, #8]
  402a68:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402a6c:	d04a      	beq.n	402b04 <pio_set_peripheral+0xb0>
  402a6e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402a72:	d808      	bhi.n	402a86 <pio_set_peripheral+0x32>
  402a74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402a78:	d016      	beq.n	402aa8 <pio_set_peripheral+0x54>
  402a7a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402a7e:	d02c      	beq.n	402ada <pio_set_peripheral+0x86>
  402a80:	2b00      	cmp	r3, #0
  402a82:	d069      	beq.n	402b58 <pio_set_peripheral+0x104>
  402a84:	e064      	b.n	402b50 <pio_set_peripheral+0xfc>
  402a86:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402a8a:	d065      	beq.n	402b58 <pio_set_peripheral+0x104>
  402a8c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402a90:	d803      	bhi.n	402a9a <pio_set_peripheral+0x46>
  402a92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402a96:	d04a      	beq.n	402b2e <pio_set_peripheral+0xda>
  402a98:	e05a      	b.n	402b50 <pio_set_peripheral+0xfc>
  402a9a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402a9e:	d05b      	beq.n	402b58 <pio_set_peripheral+0x104>
  402aa0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402aa4:	d058      	beq.n	402b58 <pio_set_peripheral+0x104>
  402aa6:	e053      	b.n	402b50 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402aa8:	68fb      	ldr	r3, [r7, #12]
  402aaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402aac:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402aae:	68fb      	ldr	r3, [r7, #12]
  402ab0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402ab2:	687b      	ldr	r3, [r7, #4]
  402ab4:	43d9      	mvns	r1, r3
  402ab6:	697b      	ldr	r3, [r7, #20]
  402ab8:	400b      	ands	r3, r1
  402aba:	401a      	ands	r2, r3
  402abc:	68fb      	ldr	r3, [r7, #12]
  402abe:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402ac0:	68fb      	ldr	r3, [r7, #12]
  402ac2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402ac4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402ac6:	68fb      	ldr	r3, [r7, #12]
  402ac8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402aca:	687b      	ldr	r3, [r7, #4]
  402acc:	43d9      	mvns	r1, r3
  402ace:	697b      	ldr	r3, [r7, #20]
  402ad0:	400b      	ands	r3, r1
  402ad2:	401a      	ands	r2, r3
  402ad4:	68fb      	ldr	r3, [r7, #12]
  402ad6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402ad8:	e03a      	b.n	402b50 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402ada:	68fb      	ldr	r3, [r7, #12]
  402adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402ade:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402ae0:	687a      	ldr	r2, [r7, #4]
  402ae2:	697b      	ldr	r3, [r7, #20]
  402ae4:	431a      	orrs	r2, r3
  402ae6:	68fb      	ldr	r3, [r7, #12]
  402ae8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402aea:	68fb      	ldr	r3, [r7, #12]
  402aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402aee:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402af0:	68fb      	ldr	r3, [r7, #12]
  402af2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402af4:	687b      	ldr	r3, [r7, #4]
  402af6:	43d9      	mvns	r1, r3
  402af8:	697b      	ldr	r3, [r7, #20]
  402afa:	400b      	ands	r3, r1
  402afc:	401a      	ands	r2, r3
  402afe:	68fb      	ldr	r3, [r7, #12]
  402b00:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402b02:	e025      	b.n	402b50 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402b04:	68fb      	ldr	r3, [r7, #12]
  402b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402b08:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402b0a:	68fb      	ldr	r3, [r7, #12]
  402b0c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402b0e:	687b      	ldr	r3, [r7, #4]
  402b10:	43d9      	mvns	r1, r3
  402b12:	697b      	ldr	r3, [r7, #20]
  402b14:	400b      	ands	r3, r1
  402b16:	401a      	ands	r2, r3
  402b18:	68fb      	ldr	r3, [r7, #12]
  402b1a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402b1c:	68fb      	ldr	r3, [r7, #12]
  402b1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402b20:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402b22:	687a      	ldr	r2, [r7, #4]
  402b24:	697b      	ldr	r3, [r7, #20]
  402b26:	431a      	orrs	r2, r3
  402b28:	68fb      	ldr	r3, [r7, #12]
  402b2a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402b2c:	e010      	b.n	402b50 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402b2e:	68fb      	ldr	r3, [r7, #12]
  402b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402b32:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402b34:	687a      	ldr	r2, [r7, #4]
  402b36:	697b      	ldr	r3, [r7, #20]
  402b38:	431a      	orrs	r2, r3
  402b3a:	68fb      	ldr	r3, [r7, #12]
  402b3c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402b3e:	68fb      	ldr	r3, [r7, #12]
  402b40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402b42:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402b44:	687a      	ldr	r2, [r7, #4]
  402b46:	697b      	ldr	r3, [r7, #20]
  402b48:	431a      	orrs	r2, r3
  402b4a:	68fb      	ldr	r3, [r7, #12]
  402b4c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402b4e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402b50:	68fb      	ldr	r3, [r7, #12]
  402b52:	687a      	ldr	r2, [r7, #4]
  402b54:	605a      	str	r2, [r3, #4]
  402b56:	e000      	b.n	402b5a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  402b58:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  402b5a:	371c      	adds	r7, #28
  402b5c:	46bd      	mov	sp, r7
  402b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b62:	4770      	bx	lr

00402b64 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402b64:	b580      	push	{r7, lr}
  402b66:	b084      	sub	sp, #16
  402b68:	af00      	add	r7, sp, #0
  402b6a:	60f8      	str	r0, [r7, #12]
  402b6c:	60b9      	str	r1, [r7, #8]
  402b6e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402b70:	68f8      	ldr	r0, [r7, #12]
  402b72:	68b9      	ldr	r1, [r7, #8]
  402b74:	4b18      	ldr	r3, [pc, #96]	; (402bd8 <pio_set_input+0x74>)
  402b76:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402b78:	687b      	ldr	r3, [r7, #4]
  402b7a:	f003 0301 	and.w	r3, r3, #1
  402b7e:	68f8      	ldr	r0, [r7, #12]
  402b80:	68b9      	ldr	r1, [r7, #8]
  402b82:	461a      	mov	r2, r3
  402b84:	4b15      	ldr	r3, [pc, #84]	; (402bdc <pio_set_input+0x78>)
  402b86:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402b88:	687b      	ldr	r3, [r7, #4]
  402b8a:	f003 030a 	and.w	r3, r3, #10
  402b8e:	2b00      	cmp	r3, #0
  402b90:	d003      	beq.n	402b9a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  402b92:	68fb      	ldr	r3, [r7, #12]
  402b94:	68ba      	ldr	r2, [r7, #8]
  402b96:	621a      	str	r2, [r3, #32]
  402b98:	e002      	b.n	402ba0 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402b9a:	68fb      	ldr	r3, [r7, #12]
  402b9c:	68ba      	ldr	r2, [r7, #8]
  402b9e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402ba0:	687b      	ldr	r3, [r7, #4]
  402ba2:	f003 0302 	and.w	r3, r3, #2
  402ba6:	2b00      	cmp	r3, #0
  402ba8:	d004      	beq.n	402bb4 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402baa:	68fb      	ldr	r3, [r7, #12]
  402bac:	68ba      	ldr	r2, [r7, #8]
  402bae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  402bb2:	e008      	b.n	402bc6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402bb4:	687b      	ldr	r3, [r7, #4]
  402bb6:	f003 0308 	and.w	r3, r3, #8
  402bba:	2b00      	cmp	r3, #0
  402bbc:	d003      	beq.n	402bc6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402bbe:	68fb      	ldr	r3, [r7, #12]
  402bc0:	68ba      	ldr	r2, [r7, #8]
  402bc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402bc6:	68fb      	ldr	r3, [r7, #12]
  402bc8:	68ba      	ldr	r2, [r7, #8]
  402bca:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402bcc:	68fb      	ldr	r3, [r7, #12]
  402bce:	68ba      	ldr	r2, [r7, #8]
  402bd0:	601a      	str	r2, [r3, #0]
}
  402bd2:	3710      	adds	r7, #16
  402bd4:	46bd      	mov	sp, r7
  402bd6:	bd80      	pop	{r7, pc}
  402bd8:	00402c45 	.word	0x00402c45
  402bdc:	00402a29 	.word	0x00402a29

00402be0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402be0:	b580      	push	{r7, lr}
  402be2:	b084      	sub	sp, #16
  402be4:	af00      	add	r7, sp, #0
  402be6:	60f8      	str	r0, [r7, #12]
  402be8:	60b9      	str	r1, [r7, #8]
  402bea:	607a      	str	r2, [r7, #4]
  402bec:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  402bee:	68f8      	ldr	r0, [r7, #12]
  402bf0:	68b9      	ldr	r1, [r7, #8]
  402bf2:	4b12      	ldr	r3, [pc, #72]	; (402c3c <pio_set_output+0x5c>)
  402bf4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402bf6:	68f8      	ldr	r0, [r7, #12]
  402bf8:	68b9      	ldr	r1, [r7, #8]
  402bfa:	69ba      	ldr	r2, [r7, #24]
  402bfc:	4b10      	ldr	r3, [pc, #64]	; (402c40 <pio_set_output+0x60>)
  402bfe:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402c00:	683b      	ldr	r3, [r7, #0]
  402c02:	2b00      	cmp	r3, #0
  402c04:	d003      	beq.n	402c0e <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402c06:	68fb      	ldr	r3, [r7, #12]
  402c08:	68ba      	ldr	r2, [r7, #8]
  402c0a:	651a      	str	r2, [r3, #80]	; 0x50
  402c0c:	e002      	b.n	402c14 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  402c0e:	68fb      	ldr	r3, [r7, #12]
  402c10:	68ba      	ldr	r2, [r7, #8]
  402c12:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402c14:	687b      	ldr	r3, [r7, #4]
  402c16:	2b00      	cmp	r3, #0
  402c18:	d003      	beq.n	402c22 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402c1a:	68fb      	ldr	r3, [r7, #12]
  402c1c:	68ba      	ldr	r2, [r7, #8]
  402c1e:	631a      	str	r2, [r3, #48]	; 0x30
  402c20:	e002      	b.n	402c28 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402c22:	68fb      	ldr	r3, [r7, #12]
  402c24:	68ba      	ldr	r2, [r7, #8]
  402c26:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402c28:	68fb      	ldr	r3, [r7, #12]
  402c2a:	68ba      	ldr	r2, [r7, #8]
  402c2c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  402c2e:	68fb      	ldr	r3, [r7, #12]
  402c30:	68ba      	ldr	r2, [r7, #8]
  402c32:	601a      	str	r2, [r3, #0]
}
  402c34:	3710      	adds	r7, #16
  402c36:	46bd      	mov	sp, r7
  402c38:	bd80      	pop	{r7, pc}
  402c3a:	bf00      	nop
  402c3c:	00402c45 	.word	0x00402c45
  402c40:	00402a29 	.word	0x00402a29

00402c44 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402c44:	b480      	push	{r7}
  402c46:	b083      	sub	sp, #12
  402c48:	af00      	add	r7, sp, #0
  402c4a:	6078      	str	r0, [r7, #4]
  402c4c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402c4e:	687b      	ldr	r3, [r7, #4]
  402c50:	683a      	ldr	r2, [r7, #0]
  402c52:	645a      	str	r2, [r3, #68]	; 0x44
}
  402c54:	370c      	adds	r7, #12
  402c56:	46bd      	mov	sp, r7
  402c58:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c5c:	4770      	bx	lr
  402c5e:	bf00      	nop

00402c60 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402c60:	b480      	push	{r7}
  402c62:	b083      	sub	sp, #12
  402c64:	af00      	add	r7, sp, #0
  402c66:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402c68:	687b      	ldr	r3, [r7, #4]
  402c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402c6c:	4618      	mov	r0, r3
  402c6e:	370c      	adds	r7, #12
  402c70:	46bd      	mov	sp, r7
  402c72:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c76:	4770      	bx	lr

00402c78 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402c78:	b480      	push	{r7}
  402c7a:	b083      	sub	sp, #12
  402c7c:	af00      	add	r7, sp, #0
  402c7e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402c80:	687b      	ldr	r3, [r7, #4]
  402c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402c84:	4618      	mov	r0, r3
  402c86:	370c      	adds	r7, #12
  402c88:	46bd      	mov	sp, r7
  402c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c8e:	4770      	bx	lr

00402c90 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  402c90:	b580      	push	{r7, lr}
  402c92:	b084      	sub	sp, #16
  402c94:	af00      	add	r7, sp, #0
  402c96:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402c98:	6878      	ldr	r0, [r7, #4]
  402c9a:	4b07      	ldr	r3, [pc, #28]	; (402cb8 <pio_set_pin_high+0x28>)
  402c9c:	4798      	blx	r3
  402c9e:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  402ca0:	687b      	ldr	r3, [r7, #4]
  402ca2:	f003 031f 	and.w	r3, r3, #31
  402ca6:	2201      	movs	r2, #1
  402ca8:	fa02 f303 	lsl.w	r3, r2, r3
  402cac:	461a      	mov	r2, r3
  402cae:	68fb      	ldr	r3, [r7, #12]
  402cb0:	631a      	str	r2, [r3, #48]	; 0x30
}
  402cb2:	3710      	adds	r7, #16
  402cb4:	46bd      	mov	sp, r7
  402cb6:	bd80      	pop	{r7, pc}
  402cb8:	0040301d 	.word	0x0040301d

00402cbc <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  402cbc:	b580      	push	{r7, lr}
  402cbe:	b084      	sub	sp, #16
  402cc0:	af00      	add	r7, sp, #0
  402cc2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402cc4:	6878      	ldr	r0, [r7, #4]
  402cc6:	4b07      	ldr	r3, [pc, #28]	; (402ce4 <pio_set_pin_low+0x28>)
  402cc8:	4798      	blx	r3
  402cca:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  402ccc:	687b      	ldr	r3, [r7, #4]
  402cce:	f003 031f 	and.w	r3, r3, #31
  402cd2:	2201      	movs	r2, #1
  402cd4:	fa02 f303 	lsl.w	r3, r2, r3
  402cd8:	461a      	mov	r2, r3
  402cda:	68fb      	ldr	r3, [r7, #12]
  402cdc:	635a      	str	r2, [r3, #52]	; 0x34
}
  402cde:	3710      	adds	r7, #16
  402ce0:	46bd      	mov	sp, r7
  402ce2:	bd80      	pop	{r7, pc}
  402ce4:	0040301d 	.word	0x0040301d

00402ce8 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  402ce8:	b580      	push	{r7, lr}
  402cea:	b084      	sub	sp, #16
  402cec:	af00      	add	r7, sp, #0
  402cee:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402cf0:	6878      	ldr	r0, [r7, #4]
  402cf2:	4b12      	ldr	r3, [pc, #72]	; (402d3c <pio_toggle_pin+0x54>)
  402cf4:	4798      	blx	r3
  402cf6:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  402cf8:	68fb      	ldr	r3, [r7, #12]
  402cfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402cfc:	687b      	ldr	r3, [r7, #4]
  402cfe:	f003 031f 	and.w	r3, r3, #31
  402d02:	2101      	movs	r1, #1
  402d04:	fa01 f303 	lsl.w	r3, r1, r3
  402d08:	4013      	ands	r3, r2
  402d0a:	2b00      	cmp	r3, #0
  402d0c:	d009      	beq.n	402d22 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  402d0e:	687b      	ldr	r3, [r7, #4]
  402d10:	f003 031f 	and.w	r3, r3, #31
  402d14:	2201      	movs	r2, #1
  402d16:	fa02 f303 	lsl.w	r3, r2, r3
  402d1a:	461a      	mov	r2, r3
  402d1c:	68fb      	ldr	r3, [r7, #12]
  402d1e:	635a      	str	r2, [r3, #52]	; 0x34
  402d20:	e008      	b.n	402d34 <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  402d22:	687b      	ldr	r3, [r7, #4]
  402d24:	f003 031f 	and.w	r3, r3, #31
  402d28:	2201      	movs	r2, #1
  402d2a:	fa02 f303 	lsl.w	r3, r2, r3
  402d2e:	461a      	mov	r2, r3
  402d30:	68fb      	ldr	r3, [r7, #12]
  402d32:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  402d34:	3710      	adds	r7, #16
  402d36:	46bd      	mov	sp, r7
  402d38:	bd80      	pop	{r7, pc}
  402d3a:	bf00      	nop
  402d3c:	0040301d 	.word	0x0040301d

00402d40 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  402d40:	b590      	push	{r4, r7, lr}
  402d42:	b087      	sub	sp, #28
  402d44:	af02      	add	r7, sp, #8
  402d46:	6078      	str	r0, [r7, #4]
  402d48:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402d4a:	6878      	ldr	r0, [r7, #4]
  402d4c:	4b64      	ldr	r3, [pc, #400]	; (402ee0 <pio_configure_pin+0x1a0>)
  402d4e:	4798      	blx	r3
  402d50:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  402d52:	683b      	ldr	r3, [r7, #0]
  402d54:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  402d58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402d5c:	d06b      	beq.n	402e36 <pio_configure_pin+0xf6>
  402d5e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402d62:	d809      	bhi.n	402d78 <pio_configure_pin+0x38>
  402d64:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402d68:	d02d      	beq.n	402dc6 <pio_configure_pin+0x86>
  402d6a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402d6e:	d046      	beq.n	402dfe <pio_configure_pin+0xbe>
  402d70:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402d74:	d00b      	beq.n	402d8e <pio_configure_pin+0x4e>
  402d76:	e0ac      	b.n	402ed2 <pio_configure_pin+0x192>
  402d78:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402d7c:	f000 8083 	beq.w	402e86 <pio_configure_pin+0x146>
  402d80:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402d84:	d07f      	beq.n	402e86 <pio_configure_pin+0x146>
  402d86:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402d8a:	d070      	beq.n	402e6e <pio_configure_pin+0x12e>
  402d8c:	e0a1      	b.n	402ed2 <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  402d8e:	687b      	ldr	r3, [r7, #4]
  402d90:	f003 031f 	and.w	r3, r3, #31
  402d94:	2201      	movs	r2, #1
  402d96:	fa02 f303 	lsl.w	r3, r2, r3
  402d9a:	68f8      	ldr	r0, [r7, #12]
  402d9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402da0:	461a      	mov	r2, r3
  402da2:	4b50      	ldr	r3, [pc, #320]	; (402ee4 <pio_configure_pin+0x1a4>)
  402da4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402da6:	687b      	ldr	r3, [r7, #4]
  402da8:	f003 031f 	and.w	r3, r3, #31
  402dac:	2201      	movs	r2, #1
  402dae:	fa02 f303 	lsl.w	r3, r2, r3
  402db2:	461a      	mov	r2, r3
  402db4:	683b      	ldr	r3, [r7, #0]
  402db6:	f003 0301 	and.w	r3, r3, #1
  402dba:	68f8      	ldr	r0, [r7, #12]
  402dbc:	4611      	mov	r1, r2
  402dbe:	461a      	mov	r2, r3
  402dc0:	4b49      	ldr	r3, [pc, #292]	; (402ee8 <pio_configure_pin+0x1a8>)
  402dc2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402dc4:	e087      	b.n	402ed6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  402dc6:	687b      	ldr	r3, [r7, #4]
  402dc8:	f003 031f 	and.w	r3, r3, #31
  402dcc:	2201      	movs	r2, #1
  402dce:	fa02 f303 	lsl.w	r3, r2, r3
  402dd2:	68f8      	ldr	r0, [r7, #12]
  402dd4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402dd8:	461a      	mov	r2, r3
  402dda:	4b42      	ldr	r3, [pc, #264]	; (402ee4 <pio_configure_pin+0x1a4>)
  402ddc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402dde:	687b      	ldr	r3, [r7, #4]
  402de0:	f003 031f 	and.w	r3, r3, #31
  402de4:	2201      	movs	r2, #1
  402de6:	fa02 f303 	lsl.w	r3, r2, r3
  402dea:	461a      	mov	r2, r3
  402dec:	683b      	ldr	r3, [r7, #0]
  402dee:	f003 0301 	and.w	r3, r3, #1
  402df2:	68f8      	ldr	r0, [r7, #12]
  402df4:	4611      	mov	r1, r2
  402df6:	461a      	mov	r2, r3
  402df8:	4b3b      	ldr	r3, [pc, #236]	; (402ee8 <pio_configure_pin+0x1a8>)
  402dfa:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402dfc:	e06b      	b.n	402ed6 <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  402dfe:	687b      	ldr	r3, [r7, #4]
  402e00:	f003 031f 	and.w	r3, r3, #31
  402e04:	2201      	movs	r2, #1
  402e06:	fa02 f303 	lsl.w	r3, r2, r3
  402e0a:	68f8      	ldr	r0, [r7, #12]
  402e0c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402e10:	461a      	mov	r2, r3
  402e12:	4b34      	ldr	r3, [pc, #208]	; (402ee4 <pio_configure_pin+0x1a4>)
  402e14:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402e16:	687b      	ldr	r3, [r7, #4]
  402e18:	f003 031f 	and.w	r3, r3, #31
  402e1c:	2201      	movs	r2, #1
  402e1e:	fa02 f303 	lsl.w	r3, r2, r3
  402e22:	461a      	mov	r2, r3
  402e24:	683b      	ldr	r3, [r7, #0]
  402e26:	f003 0301 	and.w	r3, r3, #1
  402e2a:	68f8      	ldr	r0, [r7, #12]
  402e2c:	4611      	mov	r1, r2
  402e2e:	461a      	mov	r2, r3
  402e30:	4b2d      	ldr	r3, [pc, #180]	; (402ee8 <pio_configure_pin+0x1a8>)
  402e32:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402e34:	e04f      	b.n	402ed6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  402e36:	687b      	ldr	r3, [r7, #4]
  402e38:	f003 031f 	and.w	r3, r3, #31
  402e3c:	2201      	movs	r2, #1
  402e3e:	fa02 f303 	lsl.w	r3, r2, r3
  402e42:	68f8      	ldr	r0, [r7, #12]
  402e44:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402e48:	461a      	mov	r2, r3
  402e4a:	4b26      	ldr	r3, [pc, #152]	; (402ee4 <pio_configure_pin+0x1a4>)
  402e4c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402e4e:	687b      	ldr	r3, [r7, #4]
  402e50:	f003 031f 	and.w	r3, r3, #31
  402e54:	2201      	movs	r2, #1
  402e56:	fa02 f303 	lsl.w	r3, r2, r3
  402e5a:	461a      	mov	r2, r3
  402e5c:	683b      	ldr	r3, [r7, #0]
  402e5e:	f003 0301 	and.w	r3, r3, #1
  402e62:	68f8      	ldr	r0, [r7, #12]
  402e64:	4611      	mov	r1, r2
  402e66:	461a      	mov	r2, r3
  402e68:	4b1f      	ldr	r3, [pc, #124]	; (402ee8 <pio_configure_pin+0x1a8>)
  402e6a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402e6c:	e033      	b.n	402ed6 <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  402e6e:	687b      	ldr	r3, [r7, #4]
  402e70:	f003 031f 	and.w	r3, r3, #31
  402e74:	2201      	movs	r2, #1
  402e76:	fa02 f303 	lsl.w	r3, r2, r3
  402e7a:	68f8      	ldr	r0, [r7, #12]
  402e7c:	4619      	mov	r1, r3
  402e7e:	683a      	ldr	r2, [r7, #0]
  402e80:	4b1a      	ldr	r3, [pc, #104]	; (402eec <pio_configure_pin+0x1ac>)
  402e82:	4798      	blx	r3
		break;
  402e84:	e027      	b.n	402ed6 <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402e86:	687b      	ldr	r3, [r7, #4]
  402e88:	f003 031f 	and.w	r3, r3, #31
  402e8c:	2201      	movs	r2, #1
  402e8e:	fa02 f303 	lsl.w	r3, r2, r3
  402e92:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  402e94:	683b      	ldr	r3, [r7, #0]
  402e96:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402e9a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402e9e:	bf14      	ite	ne
  402ea0:	2300      	movne	r3, #0
  402ea2:	2301      	moveq	r3, #1
  402ea4:	b2db      	uxtb	r3, r3
  402ea6:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  402ea8:	683b      	ldr	r3, [r7, #0]
  402eaa:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402eae:	2b00      	cmp	r3, #0
  402eb0:	bf0c      	ite	eq
  402eb2:	2300      	moveq	r3, #0
  402eb4:	2301      	movne	r3, #1
  402eb6:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  402eb8:	6838      	ldr	r0, [r7, #0]
  402eba:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402ebe:	2800      	cmp	r0, #0
  402ec0:	bf0c      	ite	eq
  402ec2:	2000      	moveq	r0, #0
  402ec4:	2001      	movne	r0, #1
  402ec6:	b2c0      	uxtb	r0, r0
  402ec8:	9000      	str	r0, [sp, #0]
  402eca:	68f8      	ldr	r0, [r7, #12]
  402ecc:	4c08      	ldr	r4, [pc, #32]	; (402ef0 <pio_configure_pin+0x1b0>)
  402ece:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  402ed0:	e001      	b.n	402ed6 <pio_configure_pin+0x196>

	default:
		return 0;
  402ed2:	2300      	movs	r3, #0
  402ed4:	e000      	b.n	402ed8 <pio_configure_pin+0x198>
	}

	return 1;
  402ed6:	2301      	movs	r3, #1
}
  402ed8:	4618      	mov	r0, r3
  402eda:	3714      	adds	r7, #20
  402edc:	46bd      	mov	sp, r7
  402ede:	bd90      	pop	{r4, r7, pc}
  402ee0:	0040301d 	.word	0x0040301d
  402ee4:	00402a55 	.word	0x00402a55
  402ee8:	00402a29 	.word	0x00402a29
  402eec:	00402b65 	.word	0x00402b65
  402ef0:	00402be1 	.word	0x00402be1

00402ef4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  402ef4:	b590      	push	{r4, r7, lr}
  402ef6:	b087      	sub	sp, #28
  402ef8:	af02      	add	r7, sp, #8
  402efa:	60f8      	str	r0, [r7, #12]
  402efc:	60b9      	str	r1, [r7, #8]
  402efe:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  402f00:	687b      	ldr	r3, [r7, #4]
  402f02:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  402f06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402f0a:	d043      	beq.n	402f94 <pio_configure_pin_group+0xa0>
  402f0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402f10:	d809      	bhi.n	402f26 <pio_configure_pin_group+0x32>
  402f12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402f16:	d01f      	beq.n	402f58 <pio_configure_pin_group+0x64>
  402f18:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402f1c:	d02b      	beq.n	402f76 <pio_configure_pin_group+0x82>
  402f1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402f22:	d00a      	beq.n	402f3a <pio_configure_pin_group+0x46>
  402f24:	e06b      	b.n	402ffe <pio_configure_pin_group+0x10a>
  402f26:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402f2a:	d048      	beq.n	402fbe <pio_configure_pin_group+0xca>
  402f2c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402f30:	d045      	beq.n	402fbe <pio_configure_pin_group+0xca>
  402f32:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402f36:	d03c      	beq.n	402fb2 <pio_configure_pin_group+0xbe>
  402f38:	e061      	b.n	402ffe <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  402f3a:	68f8      	ldr	r0, [r7, #12]
  402f3c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f40:	68ba      	ldr	r2, [r7, #8]
  402f42:	4b32      	ldr	r3, [pc, #200]	; (40300c <pio_configure_pin_group+0x118>)
  402f44:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  402f46:	687b      	ldr	r3, [r7, #4]
  402f48:	f003 0301 	and.w	r3, r3, #1
  402f4c:	68f8      	ldr	r0, [r7, #12]
  402f4e:	68b9      	ldr	r1, [r7, #8]
  402f50:	461a      	mov	r2, r3
  402f52:	4b2f      	ldr	r3, [pc, #188]	; (403010 <pio_configure_pin_group+0x11c>)
  402f54:	4798      	blx	r3
		break;
  402f56:	e054      	b.n	403002 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  402f58:	68f8      	ldr	r0, [r7, #12]
  402f5a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402f5e:	68ba      	ldr	r2, [r7, #8]
  402f60:	4b2a      	ldr	r3, [pc, #168]	; (40300c <pio_configure_pin_group+0x118>)
  402f62:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  402f64:	687b      	ldr	r3, [r7, #4]
  402f66:	f003 0301 	and.w	r3, r3, #1
  402f6a:	68f8      	ldr	r0, [r7, #12]
  402f6c:	68b9      	ldr	r1, [r7, #8]
  402f6e:	461a      	mov	r2, r3
  402f70:	4b27      	ldr	r3, [pc, #156]	; (403010 <pio_configure_pin_group+0x11c>)
  402f72:	4798      	blx	r3
		break;
  402f74:	e045      	b.n	403002 <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  402f76:	68f8      	ldr	r0, [r7, #12]
  402f78:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  402f7c:	68ba      	ldr	r2, [r7, #8]
  402f7e:	4b23      	ldr	r3, [pc, #140]	; (40300c <pio_configure_pin_group+0x118>)
  402f80:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  402f82:	687b      	ldr	r3, [r7, #4]
  402f84:	f003 0301 	and.w	r3, r3, #1
  402f88:	68f8      	ldr	r0, [r7, #12]
  402f8a:	68b9      	ldr	r1, [r7, #8]
  402f8c:	461a      	mov	r2, r3
  402f8e:	4b20      	ldr	r3, [pc, #128]	; (403010 <pio_configure_pin_group+0x11c>)
  402f90:	4798      	blx	r3
		break;
  402f92:	e036      	b.n	403002 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  402f94:	68f8      	ldr	r0, [r7, #12]
  402f96:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402f9a:	68ba      	ldr	r2, [r7, #8]
  402f9c:	4b1b      	ldr	r3, [pc, #108]	; (40300c <pio_configure_pin_group+0x118>)
  402f9e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  402fa0:	687b      	ldr	r3, [r7, #4]
  402fa2:	f003 0301 	and.w	r3, r3, #1
  402fa6:	68f8      	ldr	r0, [r7, #12]
  402fa8:	68b9      	ldr	r1, [r7, #8]
  402faa:	461a      	mov	r2, r3
  402fac:	4b18      	ldr	r3, [pc, #96]	; (403010 <pio_configure_pin_group+0x11c>)
  402fae:	4798      	blx	r3
		break;
  402fb0:	e027      	b.n	403002 <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  402fb2:	68f8      	ldr	r0, [r7, #12]
  402fb4:	68b9      	ldr	r1, [r7, #8]
  402fb6:	687a      	ldr	r2, [r7, #4]
  402fb8:	4b16      	ldr	r3, [pc, #88]	; (403014 <pio_configure_pin_group+0x120>)
  402fba:	4798      	blx	r3
		break;
  402fbc:	e021      	b.n	403002 <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  402fbe:	687b      	ldr	r3, [r7, #4]
  402fc0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  402fc4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402fc8:	bf14      	ite	ne
  402fca:	2300      	movne	r3, #0
  402fcc:	2301      	moveq	r3, #1
  402fce:	b2db      	uxtb	r3, r3
  402fd0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  402fd2:	687b      	ldr	r3, [r7, #4]
  402fd4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  402fd8:	2b00      	cmp	r3, #0
  402fda:	bf0c      	ite	eq
  402fdc:	2300      	moveq	r3, #0
  402fde:	2301      	movne	r3, #1
  402fe0:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  402fe2:	6879      	ldr	r1, [r7, #4]
  402fe4:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  402fe8:	2900      	cmp	r1, #0
  402fea:	bf0c      	ite	eq
  402fec:	2100      	moveq	r1, #0
  402fee:	2101      	movne	r1, #1
  402ff0:	b2c9      	uxtb	r1, r1
  402ff2:	9100      	str	r1, [sp, #0]
  402ff4:	68f8      	ldr	r0, [r7, #12]
  402ff6:	68b9      	ldr	r1, [r7, #8]
  402ff8:	4c07      	ldr	r4, [pc, #28]	; (403018 <pio_configure_pin_group+0x124>)
  402ffa:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  402ffc:	e001      	b.n	403002 <pio_configure_pin_group+0x10e>

	default:
		return 0;
  402ffe:	2300      	movs	r3, #0
  403000:	e000      	b.n	403004 <pio_configure_pin_group+0x110>
	}

	return 1;
  403002:	2301      	movs	r3, #1
}
  403004:	4618      	mov	r0, r3
  403006:	3714      	adds	r7, #20
  403008:	46bd      	mov	sp, r7
  40300a:	bd90      	pop	{r4, r7, pc}
  40300c:	00402a55 	.word	0x00402a55
  403010:	00402a29 	.word	0x00402a29
  403014:	00402b65 	.word	0x00402b65
  403018:	00402be1 	.word	0x00402be1

0040301c <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  40301c:	b480      	push	{r7}
  40301e:	b085      	sub	sp, #20
  403020:	af00      	add	r7, sp, #0
  403022:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403024:	687b      	ldr	r3, [r7, #4]
  403026:	095b      	lsrs	r3, r3, #5
  403028:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40302c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403030:	025b      	lsls	r3, r3, #9
  403032:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  403034:	68fb      	ldr	r3, [r7, #12]
}
  403036:	4618      	mov	r0, r3
  403038:	3714      	adds	r7, #20
  40303a:	46bd      	mov	sp, r7
  40303c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403040:	4770      	bx	lr
  403042:	bf00      	nop

00403044 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403044:	b580      	push	{r7, lr}
  403046:	b084      	sub	sp, #16
  403048:	af00      	add	r7, sp, #0
  40304a:	6078      	str	r0, [r7, #4]
  40304c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40304e:	6878      	ldr	r0, [r7, #4]
  403050:	4b24      	ldr	r3, [pc, #144]	; (4030e4 <pio_handler_process+0xa0>)
  403052:	4798      	blx	r3
  403054:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  403056:	6878      	ldr	r0, [r7, #4]
  403058:	4b23      	ldr	r3, [pc, #140]	; (4030e8 <pio_handler_process+0xa4>)
  40305a:	4798      	blx	r3
  40305c:	4603      	mov	r3, r0
  40305e:	68fa      	ldr	r2, [r7, #12]
  403060:	4013      	ands	r3, r2
  403062:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  403064:	68fb      	ldr	r3, [r7, #12]
  403066:	2b00      	cmp	r3, #0
  403068:	d039      	beq.n	4030de <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  40306a:	2300      	movs	r3, #0
  40306c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40306e:	e033      	b.n	4030d8 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403070:	4a1e      	ldr	r2, [pc, #120]	; (4030ec <pio_handler_process+0xa8>)
  403072:	68bb      	ldr	r3, [r7, #8]
  403074:	011b      	lsls	r3, r3, #4
  403076:	4413      	add	r3, r2
  403078:	681a      	ldr	r2, [r3, #0]
  40307a:	683b      	ldr	r3, [r7, #0]
  40307c:	429a      	cmp	r2, r3
  40307e:	d124      	bne.n	4030ca <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403080:	4a1a      	ldr	r2, [pc, #104]	; (4030ec <pio_handler_process+0xa8>)
  403082:	68bb      	ldr	r3, [r7, #8]
  403084:	011b      	lsls	r3, r3, #4
  403086:	4413      	add	r3, r2
  403088:	685a      	ldr	r2, [r3, #4]
  40308a:	68fb      	ldr	r3, [r7, #12]
  40308c:	4013      	ands	r3, r2
  40308e:	2b00      	cmp	r3, #0
  403090:	d01b      	beq.n	4030ca <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403092:	4a16      	ldr	r2, [pc, #88]	; (4030ec <pio_handler_process+0xa8>)
  403094:	68bb      	ldr	r3, [r7, #8]
  403096:	011b      	lsls	r3, r3, #4
  403098:	4413      	add	r3, r2
  40309a:	3308      	adds	r3, #8
  40309c:	685b      	ldr	r3, [r3, #4]
  40309e:	4913      	ldr	r1, [pc, #76]	; (4030ec <pio_handler_process+0xa8>)
  4030a0:	68ba      	ldr	r2, [r7, #8]
  4030a2:	0112      	lsls	r2, r2, #4
  4030a4:	440a      	add	r2, r1
  4030a6:	6811      	ldr	r1, [r2, #0]
  4030a8:	4810      	ldr	r0, [pc, #64]	; (4030ec <pio_handler_process+0xa8>)
  4030aa:	68ba      	ldr	r2, [r7, #8]
  4030ac:	0112      	lsls	r2, r2, #4
  4030ae:	4402      	add	r2, r0
  4030b0:	6852      	ldr	r2, [r2, #4]
  4030b2:	4608      	mov	r0, r1
  4030b4:	4611      	mov	r1, r2
  4030b6:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4030b8:	4a0c      	ldr	r2, [pc, #48]	; (4030ec <pio_handler_process+0xa8>)
  4030ba:	68bb      	ldr	r3, [r7, #8]
  4030bc:	011b      	lsls	r3, r3, #4
  4030be:	4413      	add	r3, r2
  4030c0:	685b      	ldr	r3, [r3, #4]
  4030c2:	43db      	mvns	r3, r3
  4030c4:	68fa      	ldr	r2, [r7, #12]
  4030c6:	4013      	ands	r3, r2
  4030c8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4030ca:	68bb      	ldr	r3, [r7, #8]
  4030cc:	3301      	adds	r3, #1
  4030ce:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4030d0:	68bb      	ldr	r3, [r7, #8]
  4030d2:	2b06      	cmp	r3, #6
  4030d4:	d900      	bls.n	4030d8 <pio_handler_process+0x94>
				break;
  4030d6:	e002      	b.n	4030de <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4030d8:	68fb      	ldr	r3, [r7, #12]
  4030da:	2b00      	cmp	r3, #0
  4030dc:	d1c8      	bne.n	403070 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4030de:	3710      	adds	r7, #16
  4030e0:	46bd      	mov	sp, r7
  4030e2:	bd80      	pop	{r7, pc}
  4030e4:	00402c61 	.word	0x00402c61
  4030e8:	00402c79 	.word	0x00402c79
  4030ec:	20000b94 	.word	0x20000b94

004030f0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4030f0:	b580      	push	{r7, lr}
  4030f2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4030f4:	4802      	ldr	r0, [pc, #8]	; (403100 <PIOA_Handler+0x10>)
  4030f6:	210b      	movs	r1, #11
  4030f8:	4b02      	ldr	r3, [pc, #8]	; (403104 <PIOA_Handler+0x14>)
  4030fa:	4798      	blx	r3
}
  4030fc:	bd80      	pop	{r7, pc}
  4030fe:	bf00      	nop
  403100:	400e0e00 	.word	0x400e0e00
  403104:	00403045 	.word	0x00403045

00403108 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  403108:	b580      	push	{r7, lr}
  40310a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  40310c:	4802      	ldr	r0, [pc, #8]	; (403118 <PIOB_Handler+0x10>)
  40310e:	210c      	movs	r1, #12
  403110:	4b02      	ldr	r3, [pc, #8]	; (40311c <PIOB_Handler+0x14>)
  403112:	4798      	blx	r3
}
  403114:	bd80      	pop	{r7, pc}
  403116:	bf00      	nop
  403118:	400e1000 	.word	0x400e1000
  40311c:	00403045 	.word	0x00403045

00403120 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403120:	b580      	push	{r7, lr}
  403122:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  403124:	4802      	ldr	r0, [pc, #8]	; (403130 <PIOC_Handler+0x10>)
  403126:	210d      	movs	r1, #13
  403128:	4b02      	ldr	r3, [pc, #8]	; (403134 <PIOC_Handler+0x14>)
  40312a:	4798      	blx	r3
}
  40312c:	bd80      	pop	{r7, pc}
  40312e:	bf00      	nop
  403130:	400e1200 	.word	0x400e1200
  403134:	00403045 	.word	0x00403045

00403138 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  403138:	b480      	push	{r7}
  40313a:	b085      	sub	sp, #20
  40313c:	af00      	add	r7, sp, #0
  40313e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403140:	4b1d      	ldr	r3, [pc, #116]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  403142:	4a1d      	ldr	r2, [pc, #116]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  403144:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403146:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  40314a:	687a      	ldr	r2, [r7, #4]
  40314c:	430a      	orrs	r2, r1
  40314e:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403150:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403154:	60fb      	str	r3, [r7, #12]
  403156:	e007      	b.n	403168 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403158:	68fb      	ldr	r3, [r7, #12]
  40315a:	2b00      	cmp	r3, #0
  40315c:	d101      	bne.n	403162 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40315e:	2301      	movs	r3, #1
  403160:	e023      	b.n	4031aa <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403162:	68fb      	ldr	r3, [r7, #12]
  403164:	3b01      	subs	r3, #1
  403166:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403168:	4b13      	ldr	r3, [pc, #76]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  40316a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40316c:	f003 0308 	and.w	r3, r3, #8
  403170:	2b00      	cmp	r3, #0
  403172:	d0f1      	beq.n	403158 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403174:	4b10      	ldr	r3, [pc, #64]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  403176:	4a10      	ldr	r2, [pc, #64]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  403178:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40317a:	f022 0203 	bic.w	r2, r2, #3
  40317e:	f042 0202 	orr.w	r2, r2, #2
  403182:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403184:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403188:	60fb      	str	r3, [r7, #12]
  40318a:	e007      	b.n	40319c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40318c:	68fb      	ldr	r3, [r7, #12]
  40318e:	2b00      	cmp	r3, #0
  403190:	d101      	bne.n	403196 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  403192:	2301      	movs	r3, #1
  403194:	e009      	b.n	4031aa <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403196:	68fb      	ldr	r3, [r7, #12]
  403198:	3b01      	subs	r3, #1
  40319a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40319c:	4b06      	ldr	r3, [pc, #24]	; (4031b8 <pmc_switch_mck_to_pllack+0x80>)
  40319e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4031a0:	f003 0308 	and.w	r3, r3, #8
  4031a4:	2b00      	cmp	r3, #0
  4031a6:	d0f1      	beq.n	40318c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4031a8:	2300      	movs	r3, #0
}
  4031aa:	4618      	mov	r0, r3
  4031ac:	3714      	adds	r7, #20
  4031ae:	46bd      	mov	sp, r7
  4031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031b4:	4770      	bx	lr
  4031b6:	bf00      	nop
  4031b8:	400e0400 	.word	0x400e0400

004031bc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4031bc:	b480      	push	{r7}
  4031be:	b083      	sub	sp, #12
  4031c0:	af00      	add	r7, sp, #0
  4031c2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4031c4:	687b      	ldr	r3, [r7, #4]
  4031c6:	2b01      	cmp	r3, #1
  4031c8:	d107      	bne.n	4031da <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4031ca:	4a08      	ldr	r2, [pc, #32]	; (4031ec <pmc_switch_sclk_to_32kxtal+0x30>)
  4031cc:	4b07      	ldr	r3, [pc, #28]	; (4031ec <pmc_switch_sclk_to_32kxtal+0x30>)
  4031ce:	689b      	ldr	r3, [r3, #8]
  4031d0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4031d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4031d8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4031da:	4b04      	ldr	r3, [pc, #16]	; (4031ec <pmc_switch_sclk_to_32kxtal+0x30>)
  4031dc:	4a04      	ldr	r2, [pc, #16]	; (4031f0 <pmc_switch_sclk_to_32kxtal+0x34>)
  4031de:	601a      	str	r2, [r3, #0]
}
  4031e0:	370c      	adds	r7, #12
  4031e2:	46bd      	mov	sp, r7
  4031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031e8:	4770      	bx	lr
  4031ea:	bf00      	nop
  4031ec:	400e1410 	.word	0x400e1410
  4031f0:	a5000008 	.word	0xa5000008

004031f4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4031f4:	b480      	push	{r7}
  4031f6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4031f8:	4b09      	ldr	r3, [pc, #36]	; (403220 <pmc_osc_is_ready_32kxtal+0x2c>)
  4031fa:	695b      	ldr	r3, [r3, #20]
  4031fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  403200:	2b00      	cmp	r3, #0
  403202:	d007      	beq.n	403214 <pmc_osc_is_ready_32kxtal+0x20>
  403204:	4b07      	ldr	r3, [pc, #28]	; (403224 <pmc_osc_is_ready_32kxtal+0x30>)
  403206:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403208:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40320c:	2b00      	cmp	r3, #0
  40320e:	d001      	beq.n	403214 <pmc_osc_is_ready_32kxtal+0x20>
  403210:	2301      	movs	r3, #1
  403212:	e000      	b.n	403216 <pmc_osc_is_ready_32kxtal+0x22>
  403214:	2300      	movs	r3, #0
}
  403216:	4618      	mov	r0, r3
  403218:	46bd      	mov	sp, r7
  40321a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40321e:	4770      	bx	lr
  403220:	400e1410 	.word	0x400e1410
  403224:	400e0400 	.word	0x400e0400

00403228 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  403228:	b480      	push	{r7}
  40322a:	b083      	sub	sp, #12
  40322c:	af00      	add	r7, sp, #0
  40322e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  403230:	4a18      	ldr	r2, [pc, #96]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403232:	4b18      	ldr	r3, [pc, #96]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403234:	6a1b      	ldr	r3, [r3, #32]
  403236:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40323a:	f043 0308 	orr.w	r3, r3, #8
  40323e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403240:	bf00      	nop
  403242:	4b14      	ldr	r3, [pc, #80]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403244:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40324a:	2b00      	cmp	r3, #0
  40324c:	d0f9      	beq.n	403242 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40324e:	4a11      	ldr	r2, [pc, #68]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403250:	4b10      	ldr	r3, [pc, #64]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403252:	6a1b      	ldr	r3, [r3, #32]
  403254:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403258:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40325c:	6879      	ldr	r1, [r7, #4]
  40325e:	430b      	orrs	r3, r1
  403260:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403264:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403266:	bf00      	nop
  403268:	4b0a      	ldr	r3, [pc, #40]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  40326a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40326c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403270:	2b00      	cmp	r3, #0
  403272:	d0f9      	beq.n	403268 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  403274:	4a07      	ldr	r2, [pc, #28]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403276:	4b07      	ldr	r3, [pc, #28]	; (403294 <pmc_switch_mainck_to_fastrc+0x6c>)
  403278:	6a1b      	ldr	r3, [r3, #32]
  40327a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40327e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  403282:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403286:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  403288:	370c      	adds	r7, #12
  40328a:	46bd      	mov	sp, r7
  40328c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403290:	4770      	bx	lr
  403292:	bf00      	nop
  403294:	400e0400 	.word	0x400e0400

00403298 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  403298:	b480      	push	{r7}
  40329a:	b083      	sub	sp, #12
  40329c:	af00      	add	r7, sp, #0
  40329e:	6078      	str	r0, [r7, #4]
  4032a0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4032a2:	687b      	ldr	r3, [r7, #4]
  4032a4:	2b00      	cmp	r3, #0
  4032a6:	d008      	beq.n	4032ba <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4032a8:	4916      	ldr	r1, [pc, #88]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032aa:	4b16      	ldr	r3, [pc, #88]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032ac:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4032ae:	4a16      	ldr	r2, [pc, #88]	; (403308 <pmc_switch_mainck_to_xtal+0x70>)
  4032b0:	401a      	ands	r2, r3
  4032b2:	4b16      	ldr	r3, [pc, #88]	; (40330c <pmc_switch_mainck_to_xtal+0x74>)
  4032b4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4032b6:	620b      	str	r3, [r1, #32]
  4032b8:	e01e      	b.n	4032f8 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4032ba:	4a12      	ldr	r2, [pc, #72]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032bc:	4b11      	ldr	r3, [pc, #68]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032be:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4032c0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4032c4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4032c8:	6839      	ldr	r1, [r7, #0]
  4032ca:	0209      	lsls	r1, r1, #8
  4032cc:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4032ce:	430b      	orrs	r3, r1
  4032d0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4032d4:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4032d8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4032da:	bf00      	nop
  4032dc:	4b09      	ldr	r3, [pc, #36]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4032e0:	f003 0301 	and.w	r3, r3, #1
  4032e4:	2b00      	cmp	r3, #0
  4032e6:	d0f9      	beq.n	4032dc <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4032e8:	4a06      	ldr	r2, [pc, #24]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032ea:	4b06      	ldr	r3, [pc, #24]	; (403304 <pmc_switch_mainck_to_xtal+0x6c>)
  4032ec:	6a1b      	ldr	r3, [r3, #32]
  4032ee:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4032f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4032f6:	6213      	str	r3, [r2, #32]
	}
}
  4032f8:	370c      	adds	r7, #12
  4032fa:	46bd      	mov	sp, r7
  4032fc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403300:	4770      	bx	lr
  403302:	bf00      	nop
  403304:	400e0400 	.word	0x400e0400
  403308:	fec8fffc 	.word	0xfec8fffc
  40330c:	01370002 	.word	0x01370002

00403310 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  403310:	b480      	push	{r7}
  403312:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  403314:	4b04      	ldr	r3, [pc, #16]	; (403328 <pmc_osc_is_ready_mainck+0x18>)
  403316:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  40331c:	4618      	mov	r0, r3
  40331e:	46bd      	mov	sp, r7
  403320:	f85d 7b04 	ldr.w	r7, [sp], #4
  403324:	4770      	bx	lr
  403326:	bf00      	nop
  403328:	400e0400 	.word	0x400e0400

0040332c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40332c:	b480      	push	{r7}
  40332e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403330:	4b03      	ldr	r3, [pc, #12]	; (403340 <pmc_disable_pllack+0x14>)
  403332:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403336:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  403338:	46bd      	mov	sp, r7
  40333a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40333e:	4770      	bx	lr
  403340:	400e0400 	.word	0x400e0400

00403344 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  403344:	b480      	push	{r7}
  403346:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403348:	4b04      	ldr	r3, [pc, #16]	; (40335c <pmc_is_locked_pllack+0x18>)
  40334a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40334c:	f003 0302 	and.w	r3, r3, #2
}
  403350:	4618      	mov	r0, r3
  403352:	46bd      	mov	sp, r7
  403354:	f85d 7b04 	ldr.w	r7, [sp], #4
  403358:	4770      	bx	lr
  40335a:	bf00      	nop
  40335c:	400e0400 	.word	0x400e0400

00403360 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  403360:	b480      	push	{r7}
  403362:	b083      	sub	sp, #12
  403364:	af00      	add	r7, sp, #0
  403366:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  403368:	687b      	ldr	r3, [r7, #4]
  40336a:	2b1f      	cmp	r3, #31
  40336c:	d901      	bls.n	403372 <pmc_enable_periph_clk+0x12>
		return 1;
  40336e:	2301      	movs	r3, #1
  403370:	e016      	b.n	4033a0 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  403372:	687b      	ldr	r3, [r7, #4]
  403374:	2b1f      	cmp	r3, #31
  403376:	d812      	bhi.n	40339e <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403378:	4b0c      	ldr	r3, [pc, #48]	; (4033ac <pmc_enable_periph_clk+0x4c>)
  40337a:	699a      	ldr	r2, [r3, #24]
  40337c:	687b      	ldr	r3, [r7, #4]
  40337e:	2101      	movs	r1, #1
  403380:	fa01 f303 	lsl.w	r3, r1, r3
  403384:	401a      	ands	r2, r3
  403386:	687b      	ldr	r3, [r7, #4]
  403388:	2101      	movs	r1, #1
  40338a:	fa01 f303 	lsl.w	r3, r1, r3
  40338e:	429a      	cmp	r2, r3
  403390:	d005      	beq.n	40339e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  403392:	4b06      	ldr	r3, [pc, #24]	; (4033ac <pmc_enable_periph_clk+0x4c>)
  403394:	687a      	ldr	r2, [r7, #4]
  403396:	2101      	movs	r1, #1
  403398:	fa01 f202 	lsl.w	r2, r1, r2
  40339c:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40339e:	2300      	movs	r3, #0
}
  4033a0:	4618      	mov	r0, r3
  4033a2:	370c      	adds	r7, #12
  4033a4:	46bd      	mov	sp, r7
  4033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033aa:	4770      	bx	lr
  4033ac:	400e0400 	.word	0x400e0400

004033b0 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4033b0:	b480      	push	{r7}
  4033b2:	b083      	sub	sp, #12
  4033b4:	af00      	add	r7, sp, #0
  4033b6:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4033b8:	687b      	ldr	r3, [r7, #4]
  4033ba:	685b      	ldr	r3, [r3, #4]
  4033bc:	f003 0302 	and.w	r3, r3, #2
  4033c0:	2b00      	cmp	r3, #0
  4033c2:	d001      	beq.n	4033c8 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4033c4:	2301      	movs	r3, #1
  4033c6:	e000      	b.n	4033ca <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4033c8:	2300      	movs	r3, #0
	}
}
  4033ca:	4618      	mov	r0, r3
  4033cc:	370c      	adds	r7, #12
  4033ce:	46bd      	mov	sp, r7
  4033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033d4:	4770      	bx	lr
  4033d6:	bf00      	nop

004033d8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4033d8:	b580      	push	{r7, lr}
  4033da:	b082      	sub	sp, #8
  4033dc:	af00      	add	r7, sp, #0
  4033de:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4033e0:	6878      	ldr	r0, [r7, #4]
  4033e2:	4b02      	ldr	r3, [pc, #8]	; (4033ec <sysclk_enable_peripheral_clock+0x14>)
  4033e4:	4798      	blx	r3
}
  4033e6:	3708      	adds	r7, #8
  4033e8:	46bd      	mov	sp, r7
  4033ea:	bd80      	pop	{r7, pc}
  4033ec:	00403361 	.word	0x00403361

004033f0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4033f0:	b580      	push	{r7, lr}
  4033f2:	b082      	sub	sp, #8
  4033f4:	af00      	add	r7, sp, #0
  4033f6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  4033f8:	2015      	movs	r0, #21
  4033fa:	4b02      	ldr	r3, [pc, #8]	; (403404 <spi_enable_clock+0x14>)
  4033fc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4033fe:	3708      	adds	r7, #8
  403400:	46bd      	mov	sp, r7
  403402:	bd80      	pop	{r7, pc}
  403404:	004033d9 	.word	0x004033d9

00403408 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  403408:	b480      	push	{r7}
  40340a:	b083      	sub	sp, #12
  40340c:	af00      	add	r7, sp, #0
  40340e:	6078      	str	r0, [r7, #4]
  403410:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  403412:	687b      	ldr	r3, [r7, #4]
  403414:	685b      	ldr	r3, [r3, #4]
  403416:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40341a:	687b      	ldr	r3, [r7, #4]
  40341c:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40341e:	687b      	ldr	r3, [r7, #4]
  403420:	685a      	ldr	r2, [r3, #4]
  403422:	683b      	ldr	r3, [r7, #0]
  403424:	041b      	lsls	r3, r3, #16
  403426:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40342a:	431a      	orrs	r2, r3
  40342c:	687b      	ldr	r3, [r7, #4]
  40342e:	605a      	str	r2, [r3, #4]
}
  403430:	370c      	adds	r7, #12
  403432:	46bd      	mov	sp, r7
  403434:	f85d 7b04 	ldr.w	r7, [sp], #4
  403438:	4770      	bx	lr
  40343a:	bf00      	nop

0040343c <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  40343c:	b480      	push	{r7}
  40343e:	b083      	sub	sp, #12
  403440:	af00      	add	r7, sp, #0
  403442:	6078      	str	r0, [r7, #4]
  403444:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  403446:	687b      	ldr	r3, [r7, #4]
  403448:	685b      	ldr	r3, [r3, #4]
  40344a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40344e:	687b      	ldr	r3, [r7, #4]
  403450:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  403452:	687b      	ldr	r3, [r7, #4]
  403454:	685a      	ldr	r2, [r3, #4]
  403456:	683b      	ldr	r3, [r7, #0]
  403458:	061b      	lsls	r3, r3, #24
  40345a:	431a      	orrs	r2, r3
  40345c:	687b      	ldr	r3, [r7, #4]
  40345e:	605a      	str	r2, [r3, #4]
}
  403460:	370c      	adds	r7, #12
  403462:	46bd      	mov	sp, r7
  403464:	f85d 7b04 	ldr.w	r7, [sp], #4
  403468:	4770      	bx	lr
  40346a:	bf00      	nop

0040346c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40346c:	b580      	push	{r7, lr}
  40346e:	b084      	sub	sp, #16
  403470:	af00      	add	r7, sp, #0
  403472:	6078      	str	r0, [r7, #4]
  403474:	8079      	strh	r1, [r7, #2]
  403476:	707a      	strb	r2, [r7, #1]
  403478:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40347a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40347e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403480:	e006      	b.n	403490 <spi_write+0x24>
		if (!timeout--) {
  403482:	68fb      	ldr	r3, [r7, #12]
  403484:	1e5a      	subs	r2, r3, #1
  403486:	60fa      	str	r2, [r7, #12]
  403488:	2b00      	cmp	r3, #0
  40348a:	d101      	bne.n	403490 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  40348c:	2301      	movs	r3, #1
  40348e:	e020      	b.n	4034d2 <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403490:	687b      	ldr	r3, [r7, #4]
  403492:	691b      	ldr	r3, [r3, #16]
  403494:	f003 0302 	and.w	r3, r3, #2
  403498:	2b00      	cmp	r3, #0
  40349a:	d0f2      	beq.n	403482 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40349c:	6878      	ldr	r0, [r7, #4]
  40349e:	4b0f      	ldr	r3, [pc, #60]	; (4034dc <spi_write+0x70>)
  4034a0:	4798      	blx	r3
  4034a2:	4603      	mov	r3, r0
  4034a4:	2b00      	cmp	r3, #0
  4034a6:	d00e      	beq.n	4034c6 <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4034a8:	887a      	ldrh	r2, [r7, #2]
  4034aa:	787b      	ldrb	r3, [r7, #1]
  4034ac:	041b      	lsls	r3, r3, #16
  4034ae:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4034b2:	4313      	orrs	r3, r2
  4034b4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4034b6:	783b      	ldrb	r3, [r7, #0]
  4034b8:	2b00      	cmp	r3, #0
  4034ba:	d006      	beq.n	4034ca <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  4034bc:	68bb      	ldr	r3, [r7, #8]
  4034be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4034c2:	60bb      	str	r3, [r7, #8]
  4034c4:	e001      	b.n	4034ca <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4034c6:	887b      	ldrh	r3, [r7, #2]
  4034c8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4034ca:	687b      	ldr	r3, [r7, #4]
  4034cc:	68ba      	ldr	r2, [r7, #8]
  4034ce:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4034d0:	2300      	movs	r3, #0
  4034d2:	b25b      	sxtb	r3, r3
}
  4034d4:	4618      	mov	r0, r3
  4034d6:	3710      	adds	r7, #16
  4034d8:	46bd      	mov	sp, r7
  4034da:	bd80      	pop	{r7, pc}
  4034dc:	004033b1 	.word	0x004033b1

004034e0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4034e0:	b480      	push	{r7}
  4034e2:	b085      	sub	sp, #20
  4034e4:	af00      	add	r7, sp, #0
  4034e6:	60f8      	str	r0, [r7, #12]
  4034e8:	60b9      	str	r1, [r7, #8]
  4034ea:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4034ec:	687b      	ldr	r3, [r7, #4]
  4034ee:	2b00      	cmp	r3, #0
  4034f0:	d00c      	beq.n	40350c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4034f2:	68fb      	ldr	r3, [r7, #12]
  4034f4:	68ba      	ldr	r2, [r7, #8]
  4034f6:	320c      	adds	r2, #12
  4034f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4034fc:	f043 0101 	orr.w	r1, r3, #1
  403500:	68fb      	ldr	r3, [r7, #12]
  403502:	68ba      	ldr	r2, [r7, #8]
  403504:	320c      	adds	r2, #12
  403506:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40350a:	e00b      	b.n	403524 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40350c:	68fb      	ldr	r3, [r7, #12]
  40350e:	68ba      	ldr	r2, [r7, #8]
  403510:	320c      	adds	r2, #12
  403512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403516:	f023 0101 	bic.w	r1, r3, #1
  40351a:	68fb      	ldr	r3, [r7, #12]
  40351c:	68ba      	ldr	r2, [r7, #8]
  40351e:	320c      	adds	r2, #12
  403520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403524:	3714      	adds	r7, #20
  403526:	46bd      	mov	sp, r7
  403528:	f85d 7b04 	ldr.w	r7, [sp], #4
  40352c:	4770      	bx	lr
  40352e:	bf00      	nop

00403530 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  403530:	b480      	push	{r7}
  403532:	b085      	sub	sp, #20
  403534:	af00      	add	r7, sp, #0
  403536:	60f8      	str	r0, [r7, #12]
  403538:	60b9      	str	r1, [r7, #8]
  40353a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40353c:	687b      	ldr	r3, [r7, #4]
  40353e:	2b00      	cmp	r3, #0
  403540:	d00c      	beq.n	40355c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  403542:	68fb      	ldr	r3, [r7, #12]
  403544:	68ba      	ldr	r2, [r7, #8]
  403546:	320c      	adds	r2, #12
  403548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40354c:	f043 0102 	orr.w	r1, r3, #2
  403550:	68fb      	ldr	r3, [r7, #12]
  403552:	68ba      	ldr	r2, [r7, #8]
  403554:	320c      	adds	r2, #12
  403556:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40355a:	e00b      	b.n	403574 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40355c:	68fb      	ldr	r3, [r7, #12]
  40355e:	68ba      	ldr	r2, [r7, #8]
  403560:	320c      	adds	r2, #12
  403562:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403566:	f023 0102 	bic.w	r1, r3, #2
  40356a:	68fb      	ldr	r3, [r7, #12]
  40356c:	68ba      	ldr	r2, [r7, #8]
  40356e:	320c      	adds	r2, #12
  403570:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403574:	3714      	adds	r7, #20
  403576:	46bd      	mov	sp, r7
  403578:	f85d 7b04 	ldr.w	r7, [sp], #4
  40357c:	4770      	bx	lr
  40357e:	bf00      	nop

00403580 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  403580:	b480      	push	{r7}
  403582:	b085      	sub	sp, #20
  403584:	af00      	add	r7, sp, #0
  403586:	60f8      	str	r0, [r7, #12]
  403588:	60b9      	str	r1, [r7, #8]
  40358a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40358c:	687b      	ldr	r3, [r7, #4]
  40358e:	2b04      	cmp	r3, #4
  403590:	d118      	bne.n	4035c4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  403592:	68fb      	ldr	r3, [r7, #12]
  403594:	68ba      	ldr	r2, [r7, #8]
  403596:	320c      	adds	r2, #12
  403598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40359c:	f023 0108 	bic.w	r1, r3, #8
  4035a0:	68fb      	ldr	r3, [r7, #12]
  4035a2:	68ba      	ldr	r2, [r7, #8]
  4035a4:	320c      	adds	r2, #12
  4035a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4035aa:	68fb      	ldr	r3, [r7, #12]
  4035ac:	68ba      	ldr	r2, [r7, #8]
  4035ae:	320c      	adds	r2, #12
  4035b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4035b4:	f043 0104 	orr.w	r1, r3, #4
  4035b8:	68fb      	ldr	r3, [r7, #12]
  4035ba:	68ba      	ldr	r2, [r7, #8]
  4035bc:	320c      	adds	r2, #12
  4035be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4035c2:	e02a      	b.n	40361a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4035c4:	687b      	ldr	r3, [r7, #4]
  4035c6:	2b00      	cmp	r3, #0
  4035c8:	d118      	bne.n	4035fc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4035ca:	68fb      	ldr	r3, [r7, #12]
  4035cc:	68ba      	ldr	r2, [r7, #8]
  4035ce:	320c      	adds	r2, #12
  4035d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4035d4:	f023 0108 	bic.w	r1, r3, #8
  4035d8:	68fb      	ldr	r3, [r7, #12]
  4035da:	68ba      	ldr	r2, [r7, #8]
  4035dc:	320c      	adds	r2, #12
  4035de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4035e2:	68fb      	ldr	r3, [r7, #12]
  4035e4:	68ba      	ldr	r2, [r7, #8]
  4035e6:	320c      	adds	r2, #12
  4035e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4035ec:	f023 0104 	bic.w	r1, r3, #4
  4035f0:	68fb      	ldr	r3, [r7, #12]
  4035f2:	68ba      	ldr	r2, [r7, #8]
  4035f4:	320c      	adds	r2, #12
  4035f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4035fa:	e00e      	b.n	40361a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4035fc:	687b      	ldr	r3, [r7, #4]
  4035fe:	2b08      	cmp	r3, #8
  403600:	d10b      	bne.n	40361a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  403602:	68fb      	ldr	r3, [r7, #12]
  403604:	68ba      	ldr	r2, [r7, #8]
  403606:	320c      	adds	r2, #12
  403608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40360c:	f043 0108 	orr.w	r1, r3, #8
  403610:	68fb      	ldr	r3, [r7, #12]
  403612:	68ba      	ldr	r2, [r7, #8]
  403614:	320c      	adds	r2, #12
  403616:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  40361a:	3714      	adds	r7, #20
  40361c:	46bd      	mov	sp, r7
  40361e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403622:	4770      	bx	lr

00403624 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  403624:	b480      	push	{r7}
  403626:	b085      	sub	sp, #20
  403628:	af00      	add	r7, sp, #0
  40362a:	60f8      	str	r0, [r7, #12]
  40362c:	60b9      	str	r1, [r7, #8]
  40362e:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  403630:	68fb      	ldr	r3, [r7, #12]
  403632:	68ba      	ldr	r2, [r7, #8]
  403634:	320c      	adds	r2, #12
  403636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40363a:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  40363e:	68fb      	ldr	r3, [r7, #12]
  403640:	68ba      	ldr	r2, [r7, #8]
  403642:	320c      	adds	r2, #12
  403644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  403648:	68fb      	ldr	r3, [r7, #12]
  40364a:	68ba      	ldr	r2, [r7, #8]
  40364c:	320c      	adds	r2, #12
  40364e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403652:	687b      	ldr	r3, [r7, #4]
  403654:	ea42 0103 	orr.w	r1, r2, r3
  403658:	68fb      	ldr	r3, [r7, #12]
  40365a:	68ba      	ldr	r2, [r7, #8]
  40365c:	320c      	adds	r2, #12
  40365e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403662:	3714      	adds	r7, #20
  403664:	46bd      	mov	sp, r7
  403666:	f85d 7b04 	ldr.w	r7, [sp], #4
  40366a:	4770      	bx	lr

0040366c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40366c:	b480      	push	{r7}
  40366e:	b085      	sub	sp, #20
  403670:	af00      	add	r7, sp, #0
  403672:	6078      	str	r0, [r7, #4]
  403674:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  403676:	683a      	ldr	r2, [r7, #0]
  403678:	687b      	ldr	r3, [r7, #4]
  40367a:	4413      	add	r3, r2
  40367c:	1e5a      	subs	r2, r3, #1
  40367e:	687b      	ldr	r3, [r7, #4]
  403680:	fbb2 f3f3 	udiv	r3, r2, r3
  403684:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  403686:	68fb      	ldr	r3, [r7, #12]
  403688:	2b00      	cmp	r3, #0
  40368a:	dd02      	ble.n	403692 <spi_calc_baudrate_div+0x26>
  40368c:	68fb      	ldr	r3, [r7, #12]
  40368e:	2bff      	cmp	r3, #255	; 0xff
  403690:	dd02      	ble.n	403698 <spi_calc_baudrate_div+0x2c>
		return -1;
  403692:	f64f 73ff 	movw	r3, #65535	; 0xffff
  403696:	e001      	b.n	40369c <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  403698:	68fb      	ldr	r3, [r7, #12]
  40369a:	b29b      	uxth	r3, r3
  40369c:	b21b      	sxth	r3, r3
}
  40369e:	4618      	mov	r0, r3
  4036a0:	3714      	adds	r7, #20
  4036a2:	46bd      	mov	sp, r7
  4036a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036a8:	4770      	bx	lr
  4036aa:	bf00      	nop

004036ac <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  4036ac:	b480      	push	{r7}
  4036ae:	b085      	sub	sp, #20
  4036b0:	af00      	add	r7, sp, #0
  4036b2:	60f8      	str	r0, [r7, #12]
  4036b4:	60b9      	str	r1, [r7, #8]
  4036b6:	4613      	mov	r3, r2
  4036b8:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4036ba:	68fb      	ldr	r3, [r7, #12]
  4036bc:	68ba      	ldr	r2, [r7, #8]
  4036be:	320c      	adds	r2, #12
  4036c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4036c4:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4036c8:	68fb      	ldr	r3, [r7, #12]
  4036ca:	68ba      	ldr	r2, [r7, #8]
  4036cc:	320c      	adds	r2, #12
  4036ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4036d2:	68fb      	ldr	r3, [r7, #12]
  4036d4:	68ba      	ldr	r2, [r7, #8]
  4036d6:	320c      	adds	r2, #12
  4036d8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4036dc:	79fb      	ldrb	r3, [r7, #7]
  4036de:	021b      	lsls	r3, r3, #8
  4036e0:	b29b      	uxth	r3, r3
  4036e2:	ea42 0103 	orr.w	r1, r2, r3
  4036e6:	68fb      	ldr	r3, [r7, #12]
  4036e8:	68ba      	ldr	r2, [r7, #8]
  4036ea:	320c      	adds	r2, #12
  4036ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4036f0:	3714      	adds	r7, #20
  4036f2:	46bd      	mov	sp, r7
  4036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036f8:	4770      	bx	lr
  4036fa:	bf00      	nop

004036fc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4036fc:	b480      	push	{r7}
  4036fe:	b085      	sub	sp, #20
  403700:	af00      	add	r7, sp, #0
  403702:	60f8      	str	r0, [r7, #12]
  403704:	60b9      	str	r1, [r7, #8]
  403706:	71fa      	strb	r2, [r7, #7]
  403708:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  40370a:	68fb      	ldr	r3, [r7, #12]
  40370c:	68ba      	ldr	r2, [r7, #8]
  40370e:	320c      	adds	r2, #12
  403710:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403714:	b299      	uxth	r1, r3
  403716:	68fb      	ldr	r3, [r7, #12]
  403718:	68ba      	ldr	r2, [r7, #8]
  40371a:	320c      	adds	r2, #12
  40371c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403720:	68fb      	ldr	r3, [r7, #12]
  403722:	68ba      	ldr	r2, [r7, #8]
  403724:	320c      	adds	r2, #12
  403726:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40372a:	79fb      	ldrb	r3, [r7, #7]
  40372c:	041b      	lsls	r3, r3, #16
  40372e:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  403732:	79bb      	ldrb	r3, [r7, #6]
  403734:	061b      	lsls	r3, r3, #24
  403736:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403738:	ea42 0103 	orr.w	r1, r2, r3
  40373c:	68fb      	ldr	r3, [r7, #12]
  40373e:	68ba      	ldr	r2, [r7, #8]
  403740:	320c      	adds	r2, #12
  403742:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  403746:	3714      	adds	r7, #20
  403748:	46bd      	mov	sp, r7
  40374a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40374e:	4770      	bx	lr

00403750 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  403750:	b480      	push	{r7}
  403752:	b083      	sub	sp, #12
  403754:	af00      	add	r7, sp, #0
  403756:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  403758:	687b      	ldr	r3, [r7, #4]
  40375a:	2208      	movs	r2, #8
  40375c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  40375e:	687b      	ldr	r3, [r7, #4]
  403760:	2220      	movs	r2, #32
  403762:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  403764:	687b      	ldr	r3, [r7, #4]
  403766:	2204      	movs	r2, #4
  403768:	601a      	str	r2, [r3, #0]
}
  40376a:	370c      	adds	r7, #12
  40376c:	46bd      	mov	sp, r7
  40376e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403772:	4770      	bx	lr

00403774 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  403774:	b480      	push	{r7}
  403776:	b087      	sub	sp, #28
  403778:	af00      	add	r7, sp, #0
  40377a:	60f8      	str	r0, [r7, #12]
  40377c:	60b9      	str	r1, [r7, #8]
  40377e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  403780:	2300      	movs	r3, #0
  403782:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  403784:	68ba      	ldr	r2, [r7, #8]
  403786:	4b16      	ldr	r3, [pc, #88]	; (4037e0 <twi_set_speed+0x6c>)
  403788:	429a      	cmp	r2, r3
  40378a:	d901      	bls.n	403790 <twi_set_speed+0x1c>
		return FAIL;
  40378c:	2301      	movs	r3, #1
  40378e:	e021      	b.n	4037d4 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  403790:	68bb      	ldr	r3, [r7, #8]
  403792:	005b      	lsls	r3, r3, #1
  403794:	687a      	ldr	r2, [r7, #4]
  403796:	fbb2 f3f3 	udiv	r3, r2, r3
  40379a:	3b04      	subs	r3, #4
  40379c:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40379e:	e005      	b.n	4037ac <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  4037a0:	697b      	ldr	r3, [r7, #20]
  4037a2:	3301      	adds	r3, #1
  4037a4:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4037a6:	693b      	ldr	r3, [r7, #16]
  4037a8:	085b      	lsrs	r3, r3, #1
  4037aa:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4037ac:	693b      	ldr	r3, [r7, #16]
  4037ae:	2bff      	cmp	r3, #255	; 0xff
  4037b0:	d902      	bls.n	4037b8 <twi_set_speed+0x44>
  4037b2:	697b      	ldr	r3, [r7, #20]
  4037b4:	2b06      	cmp	r3, #6
  4037b6:	d9f3      	bls.n	4037a0 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4037b8:	693b      	ldr	r3, [r7, #16]
  4037ba:	b2da      	uxtb	r2, r3
  4037bc:	693b      	ldr	r3, [r7, #16]
  4037be:	021b      	lsls	r3, r3, #8
  4037c0:	b29b      	uxth	r3, r3
  4037c2:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  4037c4:	697b      	ldr	r3, [r7, #20]
  4037c6:	041b      	lsls	r3, r3, #16
  4037c8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4037cc:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4037ce:	68fb      	ldr	r3, [r7, #12]
  4037d0:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4037d2:	2300      	movs	r3, #0
}
  4037d4:	4618      	mov	r0, r3
  4037d6:	371c      	adds	r7, #28
  4037d8:	46bd      	mov	sp, r7
  4037da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4037de:	4770      	bx	lr
  4037e0:	00061a80 	.word	0x00061a80

004037e4 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  4037e4:	b480      	push	{r7}
  4037e6:	b083      	sub	sp, #12
  4037e8:	af00      	add	r7, sp, #0
  4037ea:	6078      	str	r0, [r7, #4]
  4037ec:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  4037ee:	687b      	ldr	r3, [r7, #4]
  4037f0:	683a      	ldr	r2, [r7, #0]
  4037f2:	625a      	str	r2, [r3, #36]	; 0x24
}
  4037f4:	370c      	adds	r7, #12
  4037f6:	46bd      	mov	sp, r7
  4037f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4037fc:	4770      	bx	lr
  4037fe:	bf00      	nop

00403800 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  403800:	b480      	push	{r7}
  403802:	b083      	sub	sp, #12
  403804:	af00      	add	r7, sp, #0
  403806:	6078      	str	r0, [r7, #4]
  403808:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  40380a:	687b      	ldr	r3, [r7, #4]
  40380c:	683a      	ldr	r2, [r7, #0]
  40380e:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  403810:	687b      	ldr	r3, [r7, #4]
  403812:	6a1b      	ldr	r3, [r3, #32]
}
  403814:	370c      	adds	r7, #12
  403816:	46bd      	mov	sp, r7
  403818:	f85d 7b04 	ldr.w	r7, [sp], #4
  40381c:	4770      	bx	lr
  40381e:	bf00      	nop

00403820 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  403820:	b480      	push	{r7}
  403822:	b083      	sub	sp, #12
  403824:	af00      	add	r7, sp, #0
  403826:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  403828:	687b      	ldr	r3, [r7, #4]
  40382a:	6a1b      	ldr	r3, [r3, #32]
}
  40382c:	4618      	mov	r0, r3
  40382e:	370c      	adds	r7, #12
  403830:	46bd      	mov	sp, r7
  403832:	f85d 7b04 	ldr.w	r7, [sp], #4
  403836:	4770      	bx	lr

00403838 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  403838:	b480      	push	{r7}
  40383a:	b083      	sub	sp, #12
  40383c:	af00      	add	r7, sp, #0
  40383e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  403840:	687b      	ldr	r3, [r7, #4]
  403842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  403844:	4618      	mov	r0, r3
  403846:	370c      	adds	r7, #12
  403848:	46bd      	mov	sp, r7
  40384a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40384e:	4770      	bx	lr

00403850 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  403850:	b480      	push	{r7}
  403852:	b083      	sub	sp, #12
  403854:	af00      	add	r7, sp, #0
  403856:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  403858:	687b      	ldr	r3, [r7, #4]
  40385a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40385c:	b2db      	uxtb	r3, r3
}
  40385e:	4618      	mov	r0, r3
  403860:	370c      	adds	r7, #12
  403862:	46bd      	mov	sp, r7
  403864:	f85d 7b04 	ldr.w	r7, [sp], #4
  403868:	4770      	bx	lr
  40386a:	bf00      	nop

0040386c <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  40386c:	b480      	push	{r7}
  40386e:	b083      	sub	sp, #12
  403870:	af00      	add	r7, sp, #0
  403872:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  403874:	687b      	ldr	r3, [r7, #4]
  403876:	2280      	movs	r2, #128	; 0x80
  403878:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40387a:	687b      	ldr	r3, [r7, #4]
  40387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40387e:	370c      	adds	r7, #12
  403880:	46bd      	mov	sp, r7
  403882:	f85d 7b04 	ldr.w	r7, [sp], #4
  403886:	4770      	bx	lr

00403888 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  403888:	b480      	push	{r7}
  40388a:	b085      	sub	sp, #20
  40388c:	af00      	add	r7, sp, #0
  40388e:	6078      	str	r0, [r7, #4]
  403890:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  403892:	2300      	movs	r3, #0
  403894:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  403896:	687b      	ldr	r3, [r7, #4]
  403898:	22ac      	movs	r2, #172	; 0xac
  40389a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40389c:	683b      	ldr	r3, [r7, #0]
  40389e:	681a      	ldr	r2, [r3, #0]
  4038a0:	683b      	ldr	r3, [r7, #0]
  4038a2:	685b      	ldr	r3, [r3, #4]
  4038a4:	fbb2 f3f3 	udiv	r3, r2, r3
  4038a8:	091b      	lsrs	r3, r3, #4
  4038aa:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4038ac:	68fb      	ldr	r3, [r7, #12]
  4038ae:	2b00      	cmp	r3, #0
  4038b0:	d003      	beq.n	4038ba <uart_init+0x32>
  4038b2:	68fb      	ldr	r3, [r7, #12]
  4038b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4038b8:	d301      	bcc.n	4038be <uart_init+0x36>
		return 1;
  4038ba:	2301      	movs	r3, #1
  4038bc:	e00f      	b.n	4038de <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  4038be:	687b      	ldr	r3, [r7, #4]
  4038c0:	68fa      	ldr	r2, [r7, #12]
  4038c2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4038c4:	683b      	ldr	r3, [r7, #0]
  4038c6:	689a      	ldr	r2, [r3, #8]
  4038c8:	687b      	ldr	r3, [r7, #4]
  4038ca:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4038cc:	687b      	ldr	r3, [r7, #4]
  4038ce:	f240 2202 	movw	r2, #514	; 0x202
  4038d2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4038d6:	687b      	ldr	r3, [r7, #4]
  4038d8:	2250      	movs	r2, #80	; 0x50
  4038da:	601a      	str	r2, [r3, #0]

	return 0;
  4038dc:	2300      	movs	r3, #0
}
  4038de:	4618      	mov	r0, r3
  4038e0:	3714      	adds	r7, #20
  4038e2:	46bd      	mov	sp, r7
  4038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4038e8:	4770      	bx	lr
  4038ea:	bf00      	nop

004038ec <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  4038ec:	b480      	push	{r7}
  4038ee:	b083      	sub	sp, #12
  4038f0:	af00      	add	r7, sp, #0
  4038f2:	6078      	str	r0, [r7, #4]
  4038f4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  4038f6:	687b      	ldr	r3, [r7, #4]
  4038f8:	683a      	ldr	r2, [r7, #0]
  4038fa:	609a      	str	r2, [r3, #8]
}
  4038fc:	370c      	adds	r7, #12
  4038fe:	46bd      	mov	sp, r7
  403900:	f85d 7b04 	ldr.w	r7, [sp], #4
  403904:	4770      	bx	lr
  403906:	bf00      	nop

00403908 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  403908:	b480      	push	{r7}
  40390a:	b083      	sub	sp, #12
  40390c:	af00      	add	r7, sp, #0
  40390e:	6078      	str	r0, [r7, #4]
  403910:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  403912:	687b      	ldr	r3, [r7, #4]
  403914:	683a      	ldr	r2, [r7, #0]
  403916:	60da      	str	r2, [r3, #12]
}
  403918:	370c      	adds	r7, #12
  40391a:	46bd      	mov	sp, r7
  40391c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403920:	4770      	bx	lr
  403922:	bf00      	nop

00403924 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  403924:	b480      	push	{r7}
  403926:	b083      	sub	sp, #12
  403928:	af00      	add	r7, sp, #0
  40392a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  40392c:	687b      	ldr	r3, [r7, #4]
  40392e:	691b      	ldr	r3, [r3, #16]
}
  403930:	4618      	mov	r0, r3
  403932:	370c      	adds	r7, #12
  403934:	46bd      	mov	sp, r7
  403936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40393a:	4770      	bx	lr

0040393c <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  40393c:	b480      	push	{r7}
  40393e:	b083      	sub	sp, #12
  403940:	af00      	add	r7, sp, #0
  403942:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  403944:	687b      	ldr	r3, [r7, #4]
  403946:	695b      	ldr	r3, [r3, #20]
}
  403948:	4618      	mov	r0, r3
  40394a:	370c      	adds	r7, #12
  40394c:	46bd      	mov	sp, r7
  40394e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403952:	4770      	bx	lr

00403954 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  403954:	b480      	push	{r7}
  403956:	b083      	sub	sp, #12
  403958:	af00      	add	r7, sp, #0
  40395a:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  40395c:	687b      	ldr	r3, [r7, #4]
  40395e:	f44f 7280 	mov.w	r2, #256	; 0x100
  403962:	601a      	str	r2, [r3, #0]
}
  403964:	370c      	adds	r7, #12
  403966:	46bd      	mov	sp, r7
  403968:	f85d 7b04 	ldr.w	r7, [sp], #4
  40396c:	4770      	bx	lr
  40396e:	bf00      	nop

00403970 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  403970:	b480      	push	{r7}
  403972:	b083      	sub	sp, #12
  403974:	af00      	add	r7, sp, #0
  403976:	6078      	str	r0, [r7, #4]
  403978:	460b      	mov	r3, r1
  40397a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40397c:	687b      	ldr	r3, [r7, #4]
  40397e:	695b      	ldr	r3, [r3, #20]
  403980:	f003 0302 	and.w	r3, r3, #2
  403984:	2b00      	cmp	r3, #0
  403986:	d101      	bne.n	40398c <uart_write+0x1c>
		return 1;
  403988:	2301      	movs	r3, #1
  40398a:	e003      	b.n	403994 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  40398c:	78fa      	ldrb	r2, [r7, #3]
  40398e:	687b      	ldr	r3, [r7, #4]
  403990:	61da      	str	r2, [r3, #28]
	return 0;
  403992:	2300      	movs	r3, #0
}
  403994:	4618      	mov	r0, r3
  403996:	370c      	adds	r7, #12
  403998:	46bd      	mov	sp, r7
  40399a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40399e:	4770      	bx	lr

004039a0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  4039a0:	b480      	push	{r7}
  4039a2:	b083      	sub	sp, #12
  4039a4:	af00      	add	r7, sp, #0
  4039a6:	6078      	str	r0, [r7, #4]
  4039a8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4039aa:	687b      	ldr	r3, [r7, #4]
  4039ac:	695b      	ldr	r3, [r3, #20]
  4039ae:	f003 0301 	and.w	r3, r3, #1
  4039b2:	2b00      	cmp	r3, #0
  4039b4:	d101      	bne.n	4039ba <uart_read+0x1a>
		return 1;
  4039b6:	2301      	movs	r3, #1
  4039b8:	e005      	b.n	4039c6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4039ba:	687b      	ldr	r3, [r7, #4]
  4039bc:	699b      	ldr	r3, [r3, #24]
  4039be:	b2da      	uxtb	r2, r3
  4039c0:	683b      	ldr	r3, [r7, #0]
  4039c2:	701a      	strb	r2, [r3, #0]
	return 0;
  4039c4:	2300      	movs	r3, #0
}
  4039c6:	4618      	mov	r0, r3
  4039c8:	370c      	adds	r7, #12
  4039ca:	46bd      	mov	sp, r7
  4039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039d0:	4770      	bx	lr
  4039d2:	bf00      	nop

004039d4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4039d4:	b480      	push	{r7}
  4039d6:	b089      	sub	sp, #36	; 0x24
  4039d8:	af00      	add	r7, sp, #0
  4039da:	60f8      	str	r0, [r7, #12]
  4039dc:	60b9      	str	r1, [r7, #8]
  4039de:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4039e0:	68bb      	ldr	r3, [r7, #8]
  4039e2:	011a      	lsls	r2, r3, #4
  4039e4:	687b      	ldr	r3, [r7, #4]
  4039e6:	429a      	cmp	r2, r3
  4039e8:	d802      	bhi.n	4039f0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4039ea:	2310      	movs	r3, #16
  4039ec:	61fb      	str	r3, [r7, #28]
  4039ee:	e001      	b.n	4039f4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4039f0:	2308      	movs	r3, #8
  4039f2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4039f4:	687b      	ldr	r3, [r7, #4]
  4039f6:	00da      	lsls	r2, r3, #3
  4039f8:	69fb      	ldr	r3, [r7, #28]
  4039fa:	68b9      	ldr	r1, [r7, #8]
  4039fc:	fb01 f303 	mul.w	r3, r1, r3
  403a00:	085b      	lsrs	r3, r3, #1
  403a02:	441a      	add	r2, r3
  403a04:	69fb      	ldr	r3, [r7, #28]
  403a06:	68b9      	ldr	r1, [r7, #8]
  403a08:	fb01 f303 	mul.w	r3, r1, r3
  403a0c:	fbb2 f3f3 	udiv	r3, r2, r3
  403a10:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  403a12:	69bb      	ldr	r3, [r7, #24]
  403a14:	08db      	lsrs	r3, r3, #3
  403a16:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  403a18:	69bb      	ldr	r3, [r7, #24]
  403a1a:	f003 0307 	and.w	r3, r3, #7
  403a1e:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403a20:	697b      	ldr	r3, [r7, #20]
  403a22:	2b00      	cmp	r3, #0
  403a24:	d003      	beq.n	403a2e <usart_set_async_baudrate+0x5a>
  403a26:	697b      	ldr	r3, [r7, #20]
  403a28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403a2c:	d301      	bcc.n	403a32 <usart_set_async_baudrate+0x5e>
		return 1;
  403a2e:	2301      	movs	r3, #1
  403a30:	e00f      	b.n	403a52 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  403a32:	69fb      	ldr	r3, [r7, #28]
  403a34:	2b08      	cmp	r3, #8
  403a36:	d105      	bne.n	403a44 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  403a38:	68fb      	ldr	r3, [r7, #12]
  403a3a:	685b      	ldr	r3, [r3, #4]
  403a3c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  403a40:	68fb      	ldr	r3, [r7, #12]
  403a42:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403a44:	693b      	ldr	r3, [r7, #16]
  403a46:	041a      	lsls	r2, r3, #16
  403a48:	697b      	ldr	r3, [r7, #20]
  403a4a:	431a      	orrs	r2, r3
  403a4c:	68fb      	ldr	r3, [r7, #12]
  403a4e:	621a      	str	r2, [r3, #32]

	return 0;
  403a50:	2300      	movs	r3, #0
}
  403a52:	4618      	mov	r0, r3
  403a54:	3724      	adds	r7, #36	; 0x24
  403a56:	46bd      	mov	sp, r7
  403a58:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a5c:	4770      	bx	lr
  403a5e:	bf00      	nop

00403a60 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  403a60:	b580      	push	{r7, lr}
  403a62:	b082      	sub	sp, #8
  403a64:	af00      	add	r7, sp, #0
  403a66:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  403a68:	6878      	ldr	r0, [r7, #4]
  403a6a:	4b0d      	ldr	r3, [pc, #52]	; (403aa0 <usart_reset+0x40>)
  403a6c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403a6e:	687b      	ldr	r3, [r7, #4]
  403a70:	2200      	movs	r2, #0
  403a72:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  403a74:	687b      	ldr	r3, [r7, #4]
  403a76:	2200      	movs	r2, #0
  403a78:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403a7a:	687b      	ldr	r3, [r7, #4]
  403a7c:	2200      	movs	r2, #0
  403a7e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  403a80:	6878      	ldr	r0, [r7, #4]
  403a82:	4b08      	ldr	r3, [pc, #32]	; (403aa4 <usart_reset+0x44>)
  403a84:	4798      	blx	r3
	usart_reset_rx(p_usart);
  403a86:	6878      	ldr	r0, [r7, #4]
  403a88:	4b07      	ldr	r3, [pc, #28]	; (403aa8 <usart_reset+0x48>)
  403a8a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  403a8c:	6878      	ldr	r0, [r7, #4]
  403a8e:	4b07      	ldr	r3, [pc, #28]	; (403aac <usart_reset+0x4c>)
  403a90:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  403a92:	6878      	ldr	r0, [r7, #4]
  403a94:	4b06      	ldr	r3, [pc, #24]	; (403ab0 <usart_reset+0x50>)
  403a96:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  403a98:	3708      	adds	r7, #8
  403a9a:	46bd      	mov	sp, r7
  403a9c:	bd80      	pop	{r7, pc}
  403a9e:	bf00      	nop
  403aa0:	00403c39 	.word	0x00403c39
  403aa4:	00403b51 	.word	0x00403b51
  403aa8:	00403b81 	.word	0x00403b81
  403aac:	00403b99 	.word	0x00403b99
  403ab0:	00403bb5 	.word	0x00403bb5

00403ab4 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403ab4:	b580      	push	{r7, lr}
  403ab6:	b084      	sub	sp, #16
  403ab8:	af00      	add	r7, sp, #0
  403aba:	60f8      	str	r0, [r7, #12]
  403abc:	60b9      	str	r1, [r7, #8]
  403abe:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  403ac0:	68f8      	ldr	r0, [r7, #12]
  403ac2:	4b1a      	ldr	r3, [pc, #104]	; (403b2c <usart_init_rs232+0x78>)
  403ac4:	4798      	blx	r3

	ul_reg_val = 0;
  403ac6:	4b1a      	ldr	r3, [pc, #104]	; (403b30 <usart_init_rs232+0x7c>)
  403ac8:	2200      	movs	r2, #0
  403aca:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  403acc:	68bb      	ldr	r3, [r7, #8]
  403ace:	2b00      	cmp	r3, #0
  403ad0:	d009      	beq.n	403ae6 <usart_init_rs232+0x32>
  403ad2:	68bb      	ldr	r3, [r7, #8]
  403ad4:	681b      	ldr	r3, [r3, #0]
  403ad6:	68f8      	ldr	r0, [r7, #12]
  403ad8:	4619      	mov	r1, r3
  403ada:	687a      	ldr	r2, [r7, #4]
  403adc:	4b15      	ldr	r3, [pc, #84]	; (403b34 <usart_init_rs232+0x80>)
  403ade:	4798      	blx	r3
  403ae0:	4603      	mov	r3, r0
  403ae2:	2b00      	cmp	r3, #0
  403ae4:	d001      	beq.n	403aea <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  403ae6:	2301      	movs	r3, #1
  403ae8:	e01b      	b.n	403b22 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403aea:	68bb      	ldr	r3, [r7, #8]
  403aec:	685a      	ldr	r2, [r3, #4]
  403aee:	68bb      	ldr	r3, [r7, #8]
  403af0:	689b      	ldr	r3, [r3, #8]
  403af2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403af4:	68bb      	ldr	r3, [r7, #8]
  403af6:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403af8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403afa:	68bb      	ldr	r3, [r7, #8]
  403afc:	68db      	ldr	r3, [r3, #12]
  403afe:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403b00:	4b0b      	ldr	r3, [pc, #44]	; (403b30 <usart_init_rs232+0x7c>)
  403b02:	681b      	ldr	r3, [r3, #0]
  403b04:	431a      	orrs	r2, r3
  403b06:	4b0a      	ldr	r3, [pc, #40]	; (403b30 <usart_init_rs232+0x7c>)
  403b08:	601a      	str	r2, [r3, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  403b0a:	4b09      	ldr	r3, [pc, #36]	; (403b30 <usart_init_rs232+0x7c>)
  403b0c:	681a      	ldr	r2, [r3, #0]
  403b0e:	4b08      	ldr	r3, [pc, #32]	; (403b30 <usart_init_rs232+0x7c>)
  403b10:	601a      	str	r2, [r3, #0]

	p_usart->US_MR |= ul_reg_val;
  403b12:	68fb      	ldr	r3, [r7, #12]
  403b14:	685a      	ldr	r2, [r3, #4]
  403b16:	4b06      	ldr	r3, [pc, #24]	; (403b30 <usart_init_rs232+0x7c>)
  403b18:	681b      	ldr	r3, [r3, #0]
  403b1a:	431a      	orrs	r2, r3
  403b1c:	68fb      	ldr	r3, [r7, #12]
  403b1e:	605a      	str	r2, [r3, #4]

	return 0;
  403b20:	2300      	movs	r3, #0
}
  403b22:	4618      	mov	r0, r3
  403b24:	3710      	adds	r7, #16
  403b26:	46bd      	mov	sp, r7
  403b28:	bd80      	pop	{r7, pc}
  403b2a:	bf00      	nop
  403b2c:	00403a61 	.word	0x00403a61
  403b30:	20000c04 	.word	0x20000c04
  403b34:	004039d5 	.word	0x004039d5

00403b38 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  403b38:	b480      	push	{r7}
  403b3a:	b083      	sub	sp, #12
  403b3c:	af00      	add	r7, sp, #0
  403b3e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  403b40:	687b      	ldr	r3, [r7, #4]
  403b42:	2240      	movs	r2, #64	; 0x40
  403b44:	601a      	str	r2, [r3, #0]
}
  403b46:	370c      	adds	r7, #12
  403b48:	46bd      	mov	sp, r7
  403b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b4e:	4770      	bx	lr

00403b50 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  403b50:	b480      	push	{r7}
  403b52:	b083      	sub	sp, #12
  403b54:	af00      	add	r7, sp, #0
  403b56:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  403b58:	687b      	ldr	r3, [r7, #4]
  403b5a:	2288      	movs	r2, #136	; 0x88
  403b5c:	601a      	str	r2, [r3, #0]
}
  403b5e:	370c      	adds	r7, #12
  403b60:	46bd      	mov	sp, r7
  403b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b66:	4770      	bx	lr

00403b68 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  403b68:	b480      	push	{r7}
  403b6a:	b083      	sub	sp, #12
  403b6c:	af00      	add	r7, sp, #0
  403b6e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  403b70:	687b      	ldr	r3, [r7, #4]
  403b72:	2210      	movs	r2, #16
  403b74:	601a      	str	r2, [r3, #0]
}
  403b76:	370c      	adds	r7, #12
  403b78:	46bd      	mov	sp, r7
  403b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b7e:	4770      	bx	lr

00403b80 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  403b80:	b480      	push	{r7}
  403b82:	b083      	sub	sp, #12
  403b84:	af00      	add	r7, sp, #0
  403b86:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  403b88:	687b      	ldr	r3, [r7, #4]
  403b8a:	2224      	movs	r2, #36	; 0x24
  403b8c:	601a      	str	r2, [r3, #0]
}
  403b8e:	370c      	adds	r7, #12
  403b90:	46bd      	mov	sp, r7
  403b92:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b96:	4770      	bx	lr

00403b98 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  403b98:	b480      	push	{r7}
  403b9a:	b083      	sub	sp, #12
  403b9c:	af00      	add	r7, sp, #0
  403b9e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  403ba0:	687b      	ldr	r3, [r7, #4]
  403ba2:	f44f 7280 	mov.w	r2, #256	; 0x100
  403ba6:	601a      	str	r2, [r3, #0]
}
  403ba8:	370c      	adds	r7, #12
  403baa:	46bd      	mov	sp, r7
  403bac:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bb0:	4770      	bx	lr
  403bb2:	bf00      	nop

00403bb4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  403bb4:	b480      	push	{r7}
  403bb6:	b083      	sub	sp, #12
  403bb8:	af00      	add	r7, sp, #0
  403bba:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  403bbc:	687b      	ldr	r3, [r7, #4]
  403bbe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403bc2:	601a      	str	r2, [r3, #0]
}
  403bc4:	370c      	adds	r7, #12
  403bc6:	46bd      	mov	sp, r7
  403bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bcc:	4770      	bx	lr
  403bce:	bf00      	nop

00403bd0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  403bd0:	b480      	push	{r7}
  403bd2:	b083      	sub	sp, #12
  403bd4:	af00      	add	r7, sp, #0
  403bd6:	6078      	str	r0, [r7, #4]
  403bd8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  403bda:	687b      	ldr	r3, [r7, #4]
  403bdc:	695b      	ldr	r3, [r3, #20]
  403bde:	f003 0302 	and.w	r3, r3, #2
  403be2:	2b00      	cmp	r3, #0
  403be4:	d101      	bne.n	403bea <usart_write+0x1a>
		return 1;
  403be6:	2301      	movs	r3, #1
  403be8:	e005      	b.n	403bf6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  403bea:	683b      	ldr	r3, [r7, #0]
  403bec:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403bf0:	687b      	ldr	r3, [r7, #4]
  403bf2:	61da      	str	r2, [r3, #28]
	return 0;
  403bf4:	2300      	movs	r3, #0
}
  403bf6:	4618      	mov	r0, r3
  403bf8:	370c      	adds	r7, #12
  403bfa:	46bd      	mov	sp, r7
  403bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c00:	4770      	bx	lr
  403c02:	bf00      	nop

00403c04 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  403c04:	b480      	push	{r7}
  403c06:	b083      	sub	sp, #12
  403c08:	af00      	add	r7, sp, #0
  403c0a:	6078      	str	r0, [r7, #4]
  403c0c:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  403c0e:	687b      	ldr	r3, [r7, #4]
  403c10:	695b      	ldr	r3, [r3, #20]
  403c12:	f003 0301 	and.w	r3, r3, #1
  403c16:	2b00      	cmp	r3, #0
  403c18:	d101      	bne.n	403c1e <usart_read+0x1a>
		return 1;
  403c1a:	2301      	movs	r3, #1
  403c1c:	e006      	b.n	403c2c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  403c1e:	687b      	ldr	r3, [r7, #4]
  403c20:	699b      	ldr	r3, [r3, #24]
  403c22:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403c26:	683b      	ldr	r3, [r7, #0]
  403c28:	601a      	str	r2, [r3, #0]

	return 0;
  403c2a:	2300      	movs	r3, #0
}
  403c2c:	4618      	mov	r0, r3
  403c2e:	370c      	adds	r7, #12
  403c30:	46bd      	mov	sp, r7
  403c32:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c36:	4770      	bx	lr

00403c38 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  403c38:	b480      	push	{r7}
  403c3a:	b083      	sub	sp, #12
  403c3c:	af00      	add	r7, sp, #0
  403c3e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  403c40:	687b      	ldr	r3, [r7, #4]
  403c42:	4a04      	ldr	r2, [pc, #16]	; (403c54 <usart_disable_writeprotect+0x1c>)
  403c44:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  403c48:	370c      	adds	r7, #12
  403c4a:	46bd      	mov	sp, r7
  403c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c50:	4770      	bx	lr
  403c52:	bf00      	nop
  403c54:	55534100 	.word	0x55534100

00403c58 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403c58:	b480      	push	{r7}
  403c5a:	af00      	add	r7, sp, #0
	while (1) {
	}
  403c5c:	e7fe      	b.n	403c5c <Dummy_Handler+0x4>
  403c5e:	bf00      	nop

00403c60 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403c60:	b580      	push	{r7, lr}
  403c62:	b082      	sub	sp, #8
  403c64:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  403c66:	4b1e      	ldr	r3, [pc, #120]	; (403ce0 <Reset_Handler+0x80>)
  403c68:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  403c6a:	4b1e      	ldr	r3, [pc, #120]	; (403ce4 <Reset_Handler+0x84>)
  403c6c:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  403c6e:	687a      	ldr	r2, [r7, #4]
  403c70:	683b      	ldr	r3, [r7, #0]
  403c72:	429a      	cmp	r2, r3
  403c74:	d00c      	beq.n	403c90 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  403c76:	e007      	b.n	403c88 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  403c78:	683b      	ldr	r3, [r7, #0]
  403c7a:	1d1a      	adds	r2, r3, #4
  403c7c:	603a      	str	r2, [r7, #0]
  403c7e:	687a      	ldr	r2, [r7, #4]
  403c80:	1d11      	adds	r1, r2, #4
  403c82:	6079      	str	r1, [r7, #4]
  403c84:	6812      	ldr	r2, [r2, #0]
  403c86:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  403c88:	683a      	ldr	r2, [r7, #0]
  403c8a:	4b17      	ldr	r3, [pc, #92]	; (403ce8 <Reset_Handler+0x88>)
  403c8c:	429a      	cmp	r2, r3
  403c8e:	d3f3      	bcc.n	403c78 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403c90:	4b16      	ldr	r3, [pc, #88]	; (403cec <Reset_Handler+0x8c>)
  403c92:	603b      	str	r3, [r7, #0]
  403c94:	e004      	b.n	403ca0 <Reset_Handler+0x40>
		*pDest++ = 0;
  403c96:	683b      	ldr	r3, [r7, #0]
  403c98:	1d1a      	adds	r2, r3, #4
  403c9a:	603a      	str	r2, [r7, #0]
  403c9c:	2200      	movs	r2, #0
  403c9e:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403ca0:	683a      	ldr	r2, [r7, #0]
  403ca2:	4b13      	ldr	r3, [pc, #76]	; (403cf0 <Reset_Handler+0x90>)
  403ca4:	429a      	cmp	r2, r3
  403ca6:	d3f6      	bcc.n	403c96 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  403ca8:	4b12      	ldr	r3, [pc, #72]	; (403cf4 <Reset_Handler+0x94>)
  403caa:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403cac:	4a12      	ldr	r2, [pc, #72]	; (403cf8 <Reset_Handler+0x98>)
  403cae:	687b      	ldr	r3, [r7, #4]
  403cb0:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  403cb4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403cb8:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  403cba:	687b      	ldr	r3, [r7, #4]
  403cbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403cc0:	d309      	bcc.n	403cd6 <Reset_Handler+0x76>
  403cc2:	687a      	ldr	r2, [r7, #4]
  403cc4:	4b0d      	ldr	r3, [pc, #52]	; (403cfc <Reset_Handler+0x9c>)
  403cc6:	429a      	cmp	r2, r3
  403cc8:	d805      	bhi.n	403cd6 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  403cca:	4b0b      	ldr	r3, [pc, #44]	; (403cf8 <Reset_Handler+0x98>)
  403ccc:	4a0a      	ldr	r2, [pc, #40]	; (403cf8 <Reset_Handler+0x98>)
  403cce:	6892      	ldr	r2, [r2, #8]
  403cd0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  403cd4:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  403cd6:	4b0a      	ldr	r3, [pc, #40]	; (403d00 <Reset_Handler+0xa0>)
  403cd8:	4798      	blx	r3

	/* Branch to main function */
	main();
  403cda:	4b0a      	ldr	r3, [pc, #40]	; (403d04 <Reset_Handler+0xa4>)
  403cdc:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  403cde:	e7fe      	b.n	403cde <Reset_Handler+0x7e>
  403ce0:	0040f8c8 	.word	0x0040f8c8
  403ce4:	20000000 	.word	0x20000000
  403ce8:	200009d4 	.word	0x200009d4
  403cec:	200009d8 	.word	0x200009d8
  403cf0:	200038c0 	.word	0x200038c0
  403cf4:	00400000 	.word	0x00400000
  403cf8:	e000ed00 	.word	0xe000ed00
  403cfc:	20005fff 	.word	0x20005fff
  403d00:	00407871 	.word	0x00407871
  403d04:	00406d1d 	.word	0x00406d1d

00403d08 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  403d08:	b480      	push	{r7}
  403d0a:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  403d0c:	4b4e      	ldr	r3, [pc, #312]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403d0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403d10:	f003 0303 	and.w	r3, r3, #3
  403d14:	2b01      	cmp	r3, #1
  403d16:	d014      	beq.n	403d42 <SystemCoreClockUpdate+0x3a>
  403d18:	2b01      	cmp	r3, #1
  403d1a:	d302      	bcc.n	403d22 <SystemCoreClockUpdate+0x1a>
  403d1c:	2b02      	cmp	r3, #2
  403d1e:	d038      	beq.n	403d92 <SystemCoreClockUpdate+0x8a>
  403d20:	e074      	b.n	403e0c <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  403d22:	4b4a      	ldr	r3, [pc, #296]	; (403e4c <SystemCoreClockUpdate+0x144>)
  403d24:	695b      	ldr	r3, [r3, #20]
  403d26:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403d2a:	2b00      	cmp	r3, #0
  403d2c:	d004      	beq.n	403d38 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  403d2e:	4b48      	ldr	r3, [pc, #288]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d30:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403d34:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  403d36:	e069      	b.n	403e0c <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403d38:	4b45      	ldr	r3, [pc, #276]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d3a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  403d3e:	601a      	str	r2, [r3, #0]
		}
		break;
  403d40:	e064      	b.n	403e0c <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  403d42:	4b41      	ldr	r3, [pc, #260]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403d44:	6a1b      	ldr	r3, [r3, #32]
  403d46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403d4a:	2b00      	cmp	r3, #0
  403d4c:	d003      	beq.n	403d56 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403d4e:	4b40      	ldr	r3, [pc, #256]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d50:	4a40      	ldr	r2, [pc, #256]	; (403e54 <SystemCoreClockUpdate+0x14c>)
  403d52:	601a      	str	r2, [r3, #0]
  403d54:	e01c      	b.n	403d90 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403d56:	4b3e      	ldr	r3, [pc, #248]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d58:	4a3f      	ldr	r2, [pc, #252]	; (403e58 <SystemCoreClockUpdate+0x150>)
  403d5a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  403d5c:	4b3a      	ldr	r3, [pc, #232]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403d5e:	6a1b      	ldr	r3, [r3, #32]
  403d60:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403d64:	2b10      	cmp	r3, #16
  403d66:	d004      	beq.n	403d72 <SystemCoreClockUpdate+0x6a>
  403d68:	2b20      	cmp	r3, #32
  403d6a:	d008      	beq.n	403d7e <SystemCoreClockUpdate+0x76>
  403d6c:	2b00      	cmp	r3, #0
  403d6e:	d00e      	beq.n	403d8e <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  403d70:	e00e      	b.n	403d90 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  403d72:	4b37      	ldr	r3, [pc, #220]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d74:	681b      	ldr	r3, [r3, #0]
  403d76:	005a      	lsls	r2, r3, #1
  403d78:	4b35      	ldr	r3, [pc, #212]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d7a:	601a      	str	r2, [r3, #0]
				break;
  403d7c:	e008      	b.n	403d90 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  403d7e:	4b34      	ldr	r3, [pc, #208]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d80:	681a      	ldr	r2, [r3, #0]
  403d82:	4613      	mov	r3, r2
  403d84:	005b      	lsls	r3, r3, #1
  403d86:	441a      	add	r2, r3
  403d88:	4b31      	ldr	r3, [pc, #196]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403d8a:	601a      	str	r2, [r3, #0]
				break;
  403d8c:	e000      	b.n	403d90 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  403d8e:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  403d90:	e03c      	b.n	403e0c <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  403d92:	4b2d      	ldr	r3, [pc, #180]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403d94:	6a1b      	ldr	r3, [r3, #32]
  403d96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403d9a:	2b00      	cmp	r3, #0
  403d9c:	d003      	beq.n	403da6 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  403d9e:	4b2c      	ldr	r3, [pc, #176]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403da0:	4a2c      	ldr	r2, [pc, #176]	; (403e54 <SystemCoreClockUpdate+0x14c>)
  403da2:	601a      	str	r2, [r3, #0]
  403da4:	e01c      	b.n	403de0 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403da6:	4b2a      	ldr	r3, [pc, #168]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403da8:	4a2b      	ldr	r2, [pc, #172]	; (403e58 <SystemCoreClockUpdate+0x150>)
  403daa:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  403dac:	4b26      	ldr	r3, [pc, #152]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403dae:	6a1b      	ldr	r3, [r3, #32]
  403db0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403db4:	2b10      	cmp	r3, #16
  403db6:	d004      	beq.n	403dc2 <SystemCoreClockUpdate+0xba>
  403db8:	2b20      	cmp	r3, #32
  403dba:	d008      	beq.n	403dce <SystemCoreClockUpdate+0xc6>
  403dbc:	2b00      	cmp	r3, #0
  403dbe:	d00e      	beq.n	403dde <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  403dc0:	e00e      	b.n	403de0 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  403dc2:	4b23      	ldr	r3, [pc, #140]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dc4:	681b      	ldr	r3, [r3, #0]
  403dc6:	005a      	lsls	r2, r3, #1
  403dc8:	4b21      	ldr	r3, [pc, #132]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dca:	601a      	str	r2, [r3, #0]
				break;
  403dcc:	e008      	b.n	403de0 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  403dce:	4b20      	ldr	r3, [pc, #128]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dd0:	681a      	ldr	r2, [r3, #0]
  403dd2:	4613      	mov	r3, r2
  403dd4:	005b      	lsls	r3, r3, #1
  403dd6:	441a      	add	r2, r3
  403dd8:	4b1d      	ldr	r3, [pc, #116]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dda:	601a      	str	r2, [r3, #0]
				break;
  403ddc:	e000      	b.n	403de0 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  403dde:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  403de0:	4b19      	ldr	r3, [pc, #100]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403de2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  403de4:	4b1d      	ldr	r3, [pc, #116]	; (403e5c <SystemCoreClockUpdate+0x154>)
  403de6:	4013      	ands	r3, r2
  403de8:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  403dea:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  403dec:	4a18      	ldr	r2, [pc, #96]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dee:	6812      	ldr	r2, [r2, #0]
  403df0:	fb02 f203 	mul.w	r2, r2, r3
  403df4:	4b16      	ldr	r3, [pc, #88]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403df6:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  403df8:	4b15      	ldr	r3, [pc, #84]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403dfa:	681a      	ldr	r2, [r3, #0]
  403dfc:	4b12      	ldr	r3, [pc, #72]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  403e00:	b2db      	uxtb	r3, r3
  403e02:	fbb2 f2f3 	udiv	r2, r2, r3
  403e06:	4b12      	ldr	r3, [pc, #72]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403e08:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  403e0a:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  403e0c:	4b0e      	ldr	r3, [pc, #56]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403e0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403e10:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403e14:	2b70      	cmp	r3, #112	; 0x70
  403e16:	d108      	bne.n	403e2a <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  403e18:	4b0d      	ldr	r3, [pc, #52]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403e1a:	681a      	ldr	r2, [r3, #0]
  403e1c:	4b10      	ldr	r3, [pc, #64]	; (403e60 <SystemCoreClockUpdate+0x158>)
  403e1e:	fba3 1302 	umull	r1, r3, r3, r2
  403e22:	085a      	lsrs	r2, r3, #1
  403e24:	4b0a      	ldr	r3, [pc, #40]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403e26:	601a      	str	r2, [r3, #0]
  403e28:	e009      	b.n	403e3e <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  403e2a:	4b09      	ldr	r3, [pc, #36]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403e2c:	681a      	ldr	r2, [r3, #0]
  403e2e:	4b06      	ldr	r3, [pc, #24]	; (403e48 <SystemCoreClockUpdate+0x140>)
  403e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403e32:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403e36:	091b      	lsrs	r3, r3, #4
  403e38:	40da      	lsrs	r2, r3
  403e3a:	4b05      	ldr	r3, [pc, #20]	; (403e50 <SystemCoreClockUpdate+0x148>)
  403e3c:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  403e3e:	46bd      	mov	sp, r7
  403e40:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e44:	4770      	bx	lr
  403e46:	bf00      	nop
  403e48:	400e0400 	.word	0x400e0400
  403e4c:	400e1410 	.word	0x400e1410
  403e50:	20000124 	.word	0x20000124
  403e54:	00b71b00 	.word	0x00b71b00
  403e58:	003d0900 	.word	0x003d0900
  403e5c:	07ff0000 	.word	0x07ff0000
  403e60:	aaaaaaab 	.word	0xaaaaaaab

00403e64 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  403e64:	b480      	push	{r7}
  403e66:	b085      	sub	sp, #20
  403e68:	af00      	add	r7, sp, #0
  403e6a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  403e6c:	4b10      	ldr	r3, [pc, #64]	; (403eb0 <_sbrk+0x4c>)
  403e6e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  403e70:	4b10      	ldr	r3, [pc, #64]	; (403eb4 <_sbrk+0x50>)
  403e72:	681b      	ldr	r3, [r3, #0]
  403e74:	2b00      	cmp	r3, #0
  403e76:	d102      	bne.n	403e7e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  403e78:	4b0e      	ldr	r3, [pc, #56]	; (403eb4 <_sbrk+0x50>)
  403e7a:	4a0f      	ldr	r2, [pc, #60]	; (403eb8 <_sbrk+0x54>)
  403e7c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403e7e:	4b0d      	ldr	r3, [pc, #52]	; (403eb4 <_sbrk+0x50>)
  403e80:	681b      	ldr	r3, [r3, #0]
  403e82:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  403e84:	68ba      	ldr	r2, [r7, #8]
  403e86:	687b      	ldr	r3, [r7, #4]
  403e88:	441a      	add	r2, r3
  403e8a:	68fb      	ldr	r3, [r7, #12]
  403e8c:	429a      	cmp	r2, r3
  403e8e:	dd02      	ble.n	403e96 <_sbrk+0x32>
		return (caddr_t) -1;	
  403e90:	f04f 33ff 	mov.w	r3, #4294967295
  403e94:	e006      	b.n	403ea4 <_sbrk+0x40>
	}

	heap += incr;
  403e96:	4b07      	ldr	r3, [pc, #28]	; (403eb4 <_sbrk+0x50>)
  403e98:	681a      	ldr	r2, [r3, #0]
  403e9a:	687b      	ldr	r3, [r7, #4]
  403e9c:	441a      	add	r2, r3
  403e9e:	4b05      	ldr	r3, [pc, #20]	; (403eb4 <_sbrk+0x50>)
  403ea0:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  403ea2:	68bb      	ldr	r3, [r7, #8]
}
  403ea4:	4618      	mov	r0, r3
  403ea6:	3714      	adds	r7, #20
  403ea8:	46bd      	mov	sp, r7
  403eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eae:	4770      	bx	lr
  403eb0:	20005ffc 	.word	0x20005ffc
  403eb4:	20000c08 	.word	0x20000c08
  403eb8:	200040c0 	.word	0x200040c0

00403ebc <_close>:
{
	return -1;
}

extern int _close(int file)
{
  403ebc:	b480      	push	{r7}
  403ebe:	b083      	sub	sp, #12
  403ec0:	af00      	add	r7, sp, #0
  403ec2:	6078      	str	r0, [r7, #4]
	return -1;
  403ec4:	f04f 33ff 	mov.w	r3, #4294967295
}
  403ec8:	4618      	mov	r0, r3
  403eca:	370c      	adds	r7, #12
  403ecc:	46bd      	mov	sp, r7
  403ece:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ed2:	4770      	bx	lr

00403ed4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  403ed4:	b480      	push	{r7}
  403ed6:	b083      	sub	sp, #12
  403ed8:	af00      	add	r7, sp, #0
  403eda:	6078      	str	r0, [r7, #4]
  403edc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  403ede:	683b      	ldr	r3, [r7, #0]
  403ee0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  403ee4:	605a      	str	r2, [r3, #4]

	return 0;
  403ee6:	2300      	movs	r3, #0
}
  403ee8:	4618      	mov	r0, r3
  403eea:	370c      	adds	r7, #12
  403eec:	46bd      	mov	sp, r7
  403eee:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ef2:	4770      	bx	lr

00403ef4 <_isatty>:

extern int _isatty(int file)
{
  403ef4:	b480      	push	{r7}
  403ef6:	b083      	sub	sp, #12
  403ef8:	af00      	add	r7, sp, #0
  403efa:	6078      	str	r0, [r7, #4]
	return 1;
  403efc:	2301      	movs	r3, #1
}
  403efe:	4618      	mov	r0, r3
  403f00:	370c      	adds	r7, #12
  403f02:	46bd      	mov	sp, r7
  403f04:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f08:	4770      	bx	lr
  403f0a:	bf00      	nop

00403f0c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  403f0c:	b480      	push	{r7}
  403f0e:	b085      	sub	sp, #20
  403f10:	af00      	add	r7, sp, #0
  403f12:	60f8      	str	r0, [r7, #12]
  403f14:	60b9      	str	r1, [r7, #8]
  403f16:	607a      	str	r2, [r7, #4]
	return 0;
  403f18:	2300      	movs	r3, #0
}
  403f1a:	4618      	mov	r0, r3
  403f1c:	3714      	adds	r7, #20
  403f1e:	46bd      	mov	sp, r7
  403f20:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f24:	4770      	bx	lr
  403f26:	bf00      	nop

00403f28 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  403f28:	b480      	push	{r7}
  403f2a:	b083      	sub	sp, #12
  403f2c:	af00      	add	r7, sp, #0
  403f2e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  403f30:	687b      	ldr	r3, [r7, #4]
  403f32:	f103 0208 	add.w	r2, r3, #8
  403f36:	687b      	ldr	r3, [r7, #4]
  403f38:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  403f3a:	687b      	ldr	r3, [r7, #4]
  403f3c:	f04f 32ff 	mov.w	r2, #4294967295
  403f40:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  403f42:	687b      	ldr	r3, [r7, #4]
  403f44:	f103 0208 	add.w	r2, r3, #8
  403f48:	687b      	ldr	r3, [r7, #4]
  403f4a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  403f4c:	687b      	ldr	r3, [r7, #4]
  403f4e:	f103 0208 	add.w	r2, r3, #8
  403f52:	687b      	ldr	r3, [r7, #4]
  403f54:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  403f56:	687b      	ldr	r3, [r7, #4]
  403f58:	2200      	movs	r2, #0
  403f5a:	601a      	str	r2, [r3, #0]
}
  403f5c:	370c      	adds	r7, #12
  403f5e:	46bd      	mov	sp, r7
  403f60:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f64:	4770      	bx	lr
  403f66:	bf00      	nop

00403f68 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  403f68:	b480      	push	{r7}
  403f6a:	b083      	sub	sp, #12
  403f6c:	af00      	add	r7, sp, #0
  403f6e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  403f70:	687b      	ldr	r3, [r7, #4]
  403f72:	2200      	movs	r2, #0
  403f74:	611a      	str	r2, [r3, #16]
}
  403f76:	370c      	adds	r7, #12
  403f78:	46bd      	mov	sp, r7
  403f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f7e:	4770      	bx	lr

00403f80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  403f80:	b480      	push	{r7}
  403f82:	b085      	sub	sp, #20
  403f84:	af00      	add	r7, sp, #0
  403f86:	6078      	str	r0, [r7, #4]
  403f88:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  403f8a:	687b      	ldr	r3, [r7, #4]
  403f8c:	685b      	ldr	r3, [r3, #4]
  403f8e:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  403f90:	68fb      	ldr	r3, [r7, #12]
  403f92:	685a      	ldr	r2, [r3, #4]
  403f94:	683b      	ldr	r3, [r7, #0]
  403f96:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  403f98:	687b      	ldr	r3, [r7, #4]
  403f9a:	685a      	ldr	r2, [r3, #4]
  403f9c:	683b      	ldr	r3, [r7, #0]
  403f9e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  403fa0:	68fb      	ldr	r3, [r7, #12]
  403fa2:	685b      	ldr	r3, [r3, #4]
  403fa4:	683a      	ldr	r2, [r7, #0]
  403fa6:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  403fa8:	68fb      	ldr	r3, [r7, #12]
  403faa:	683a      	ldr	r2, [r7, #0]
  403fac:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  403fae:	687b      	ldr	r3, [r7, #4]
  403fb0:	683a      	ldr	r2, [r7, #0]
  403fb2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  403fb4:	683b      	ldr	r3, [r7, #0]
  403fb6:	687a      	ldr	r2, [r7, #4]
  403fb8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  403fba:	687b      	ldr	r3, [r7, #4]
  403fbc:	681b      	ldr	r3, [r3, #0]
  403fbe:	1c5a      	adds	r2, r3, #1
  403fc0:	687b      	ldr	r3, [r7, #4]
  403fc2:	601a      	str	r2, [r3, #0]
}
  403fc4:	3714      	adds	r7, #20
  403fc6:	46bd      	mov	sp, r7
  403fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403fcc:	4770      	bx	lr
  403fce:	bf00      	nop

00403fd0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  403fd0:	b480      	push	{r7}
  403fd2:	b085      	sub	sp, #20
  403fd4:	af00      	add	r7, sp, #0
  403fd6:	6078      	str	r0, [r7, #4]
  403fd8:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  403fda:	683b      	ldr	r3, [r7, #0]
  403fdc:	681b      	ldr	r3, [r3, #0]
  403fde:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  403fe0:	68bb      	ldr	r3, [r7, #8]
  403fe2:	f1b3 3fff 	cmp.w	r3, #4294967295
  403fe6:	d103      	bne.n	403ff0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  403fe8:	687b      	ldr	r3, [r7, #4]
  403fea:	691b      	ldr	r3, [r3, #16]
  403fec:	60fb      	str	r3, [r7, #12]
  403fee:	e00c      	b.n	40400a <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  403ff0:	687b      	ldr	r3, [r7, #4]
  403ff2:	3308      	adds	r3, #8
  403ff4:	60fb      	str	r3, [r7, #12]
  403ff6:	e002      	b.n	403ffe <vListInsert+0x2e>
  403ff8:	68fb      	ldr	r3, [r7, #12]
  403ffa:	685b      	ldr	r3, [r3, #4]
  403ffc:	60fb      	str	r3, [r7, #12]
  403ffe:	68fb      	ldr	r3, [r7, #12]
  404000:	685b      	ldr	r3, [r3, #4]
  404002:	681a      	ldr	r2, [r3, #0]
  404004:	68bb      	ldr	r3, [r7, #8]
  404006:	429a      	cmp	r2, r3
  404008:	d9f6      	bls.n	403ff8 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  40400a:	68fb      	ldr	r3, [r7, #12]
  40400c:	685a      	ldr	r2, [r3, #4]
  40400e:	683b      	ldr	r3, [r7, #0]
  404010:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  404012:	683b      	ldr	r3, [r7, #0]
  404014:	685b      	ldr	r3, [r3, #4]
  404016:	683a      	ldr	r2, [r7, #0]
  404018:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  40401a:	683b      	ldr	r3, [r7, #0]
  40401c:	68fa      	ldr	r2, [r7, #12]
  40401e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  404020:	68fb      	ldr	r3, [r7, #12]
  404022:	683a      	ldr	r2, [r7, #0]
  404024:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  404026:	683b      	ldr	r3, [r7, #0]
  404028:	687a      	ldr	r2, [r7, #4]
  40402a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40402c:	687b      	ldr	r3, [r7, #4]
  40402e:	681b      	ldr	r3, [r3, #0]
  404030:	1c5a      	adds	r2, r3, #1
  404032:	687b      	ldr	r3, [r7, #4]
  404034:	601a      	str	r2, [r3, #0]
}
  404036:	3714      	adds	r7, #20
  404038:	46bd      	mov	sp, r7
  40403a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40403e:	4770      	bx	lr

00404040 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  404040:	b480      	push	{r7}
  404042:	b085      	sub	sp, #20
  404044:	af00      	add	r7, sp, #0
  404046:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  404048:	687b      	ldr	r3, [r7, #4]
  40404a:	685b      	ldr	r3, [r3, #4]
  40404c:	687a      	ldr	r2, [r7, #4]
  40404e:	6892      	ldr	r2, [r2, #8]
  404050:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  404052:	687b      	ldr	r3, [r7, #4]
  404054:	689b      	ldr	r3, [r3, #8]
  404056:	687a      	ldr	r2, [r7, #4]
  404058:	6852      	ldr	r2, [r2, #4]
  40405a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40405c:	687b      	ldr	r3, [r7, #4]
  40405e:	691b      	ldr	r3, [r3, #16]
  404060:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  404062:	68fb      	ldr	r3, [r7, #12]
  404064:	685a      	ldr	r2, [r3, #4]
  404066:	687b      	ldr	r3, [r7, #4]
  404068:	429a      	cmp	r2, r3
  40406a:	d103      	bne.n	404074 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40406c:	687b      	ldr	r3, [r7, #4]
  40406e:	689a      	ldr	r2, [r3, #8]
  404070:	68fb      	ldr	r3, [r7, #12]
  404072:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  404074:	687b      	ldr	r3, [r7, #4]
  404076:	2200      	movs	r2, #0
  404078:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40407a:	68fb      	ldr	r3, [r7, #12]
  40407c:	681b      	ldr	r3, [r3, #0]
  40407e:	1e5a      	subs	r2, r3, #1
  404080:	68fb      	ldr	r3, [r7, #12]
  404082:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  404084:	68fb      	ldr	r3, [r7, #12]
  404086:	681b      	ldr	r3, [r3, #0]
}
  404088:	4618      	mov	r0, r3
  40408a:	3714      	adds	r7, #20
  40408c:	46bd      	mov	sp, r7
  40408e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404092:	4770      	bx	lr

00404094 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  404094:	b480      	push	{r7}
  404096:	b083      	sub	sp, #12
  404098:	af00      	add	r7, sp, #0
  40409a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40409c:	687b      	ldr	r3, [r7, #4]
  40409e:	2b07      	cmp	r3, #7
  4040a0:	d825      	bhi.n	4040ee <osc_get_rate+0x5a>
  4040a2:	a201      	add	r2, pc, #4	; (adr r2, 4040a8 <osc_get_rate+0x14>)
  4040a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4040a8:	004040c9 	.word	0x004040c9
  4040ac:	004040cf 	.word	0x004040cf
  4040b0:	004040d5 	.word	0x004040d5
  4040b4:	004040db 	.word	0x004040db
  4040b8:	004040df 	.word	0x004040df
  4040bc:	004040e3 	.word	0x004040e3
  4040c0:	004040e7 	.word	0x004040e7
  4040c4:	004040eb 	.word	0x004040eb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4040c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4040cc:	e010      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4040ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4040d2:	e00d      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4040d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4040d8:	e00a      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4040da:	4b08      	ldr	r3, [pc, #32]	; (4040fc <osc_get_rate+0x68>)
  4040dc:	e008      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4040de:	4b08      	ldr	r3, [pc, #32]	; (404100 <osc_get_rate+0x6c>)
  4040e0:	e006      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4040e2:	4b08      	ldr	r3, [pc, #32]	; (404104 <osc_get_rate+0x70>)
  4040e4:	e004      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4040e6:	4b07      	ldr	r3, [pc, #28]	; (404104 <osc_get_rate+0x70>)
  4040e8:	e002      	b.n	4040f0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4040ea:	4b06      	ldr	r3, [pc, #24]	; (404104 <osc_get_rate+0x70>)
  4040ec:	e000      	b.n	4040f0 <osc_get_rate+0x5c>
	}

	return 0;
  4040ee:	2300      	movs	r3, #0
}
  4040f0:	4618      	mov	r0, r3
  4040f2:	370c      	adds	r7, #12
  4040f4:	46bd      	mov	sp, r7
  4040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4040fa:	4770      	bx	lr
  4040fc:	003d0900 	.word	0x003d0900
  404100:	007a1200 	.word	0x007a1200
  404104:	00b71b00 	.word	0x00b71b00

00404108 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  404108:	b580      	push	{r7, lr}
  40410a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40410c:	2006      	movs	r0, #6
  40410e:	4b03      	ldr	r3, [pc, #12]	; (40411c <sysclk_get_main_hz+0x14>)
  404110:	4798      	blx	r3
  404112:	4603      	mov	r3, r0
  404114:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  404116:	4618      	mov	r0, r3
  404118:	bd80      	pop	{r7, pc}
  40411a:	bf00      	nop
  40411c:	00404095 	.word	0x00404095

00404120 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  404120:	b580      	push	{r7, lr}
  404122:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404124:	4b02      	ldr	r3, [pc, #8]	; (404130 <sysclk_get_cpu_hz+0x10>)
  404126:	4798      	blx	r3
  404128:	4603      	mov	r3, r0
  40412a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40412c:	4618      	mov	r0, r3
  40412e:	bd80      	pop	{r7, pc}
  404130:	00404109 	.word	0x00404109

00404134 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  404134:	b480      	push	{r7}
  404136:	b085      	sub	sp, #20
  404138:	af00      	add	r7, sp, #0
  40413a:	60f8      	str	r0, [r7, #12]
  40413c:	60b9      	str	r1, [r7, #8]
  40413e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  404140:	68fb      	ldr	r3, [r7, #12]
  404142:	3b04      	subs	r3, #4
  404144:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404146:	68fb      	ldr	r3, [r7, #12]
  404148:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40414c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40414e:	68fb      	ldr	r3, [r7, #12]
  404150:	3b04      	subs	r3, #4
  404152:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  404154:	68ba      	ldr	r2, [r7, #8]
  404156:	68fb      	ldr	r3, [r7, #12]
  404158:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40415a:	68fb      	ldr	r3, [r7, #12]
  40415c:	3b04      	subs	r3, #4
  40415e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  404160:	68fb      	ldr	r3, [r7, #12]
  404162:	2200      	movs	r2, #0
  404164:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  404166:	68fb      	ldr	r3, [r7, #12]
  404168:	3b14      	subs	r3, #20
  40416a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40416c:	687a      	ldr	r2, [r7, #4]
  40416e:	68fb      	ldr	r3, [r7, #12]
  404170:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  404172:	68fb      	ldr	r3, [r7, #12]
  404174:	3b20      	subs	r3, #32
  404176:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  404178:	68fb      	ldr	r3, [r7, #12]
}
  40417a:	4618      	mov	r0, r3
  40417c:	3714      	adds	r7, #20
  40417e:	46bd      	mov	sp, r7
  404180:	f85d 7b04 	ldr.w	r7, [sp], #4
  404184:	4770      	bx	lr
  404186:	bf00      	nop

00404188 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  404188:	4b06      	ldr	r3, [pc, #24]	; (4041a4 <pxCurrentTCBConst2>)
  40418a:	6819      	ldr	r1, [r3, #0]
  40418c:	6808      	ldr	r0, [r1, #0]
  40418e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404192:	f380 8809 	msr	PSP, r0
  404196:	f04f 0000 	mov.w	r0, #0
  40419a:	f380 8811 	msr	BASEPRI, r0
  40419e:	f04e 0e0d 	orr.w	lr, lr, #13
  4041a2:	4770      	bx	lr

004041a4 <pxCurrentTCBConst2>:
  4041a4:	200035c4 	.word	0x200035c4

004041a8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  4041a8:	4803      	ldr	r0, [pc, #12]	; (4041b8 <prvPortStartFirstTask+0x10>)
  4041aa:	6800      	ldr	r0, [r0, #0]
  4041ac:	6800      	ldr	r0, [r0, #0]
  4041ae:	f380 8808 	msr	MSP, r0
  4041b2:	b662      	cpsie	i
  4041b4:	df00      	svc	0
  4041b6:	bf00      	nop
  4041b8:	e000ed08 	.word	0xe000ed08

004041bc <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4041bc:	b580      	push	{r7, lr}
  4041be:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4041c0:	4b0a      	ldr	r3, [pc, #40]	; (4041ec <xPortStartScheduler+0x30>)
  4041c2:	4a0a      	ldr	r2, [pc, #40]	; (4041ec <xPortStartScheduler+0x30>)
  4041c4:	6812      	ldr	r2, [r2, #0]
  4041c6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4041ca:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4041cc:	4b07      	ldr	r3, [pc, #28]	; (4041ec <xPortStartScheduler+0x30>)
  4041ce:	4a07      	ldr	r2, [pc, #28]	; (4041ec <xPortStartScheduler+0x30>)
  4041d0:	6812      	ldr	r2, [r2, #0]
  4041d2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4041d6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4041d8:	4b05      	ldr	r3, [pc, #20]	; (4041f0 <xPortStartScheduler+0x34>)
  4041da:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4041dc:	4b05      	ldr	r3, [pc, #20]	; (4041f4 <xPortStartScheduler+0x38>)
  4041de:	2200      	movs	r2, #0
  4041e0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4041e2:	4b05      	ldr	r3, [pc, #20]	; (4041f8 <xPortStartScheduler+0x3c>)
  4041e4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4041e6:	2300      	movs	r3, #0
}
  4041e8:	4618      	mov	r0, r3
  4041ea:	bd80      	pop	{r7, pc}
  4041ec:	e000ed20 	.word	0xe000ed20
  4041f0:	004042dd 	.word	0x004042dd
  4041f4:	20000128 	.word	0x20000128
  4041f8:	004041a9 	.word	0x004041a9

004041fc <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4041fc:	b480      	push	{r7}
  4041fe:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404200:	4b03      	ldr	r3, [pc, #12]	; (404210 <vPortYieldFromISR+0x14>)
  404202:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404206:	601a      	str	r2, [r3, #0]
}
  404208:	46bd      	mov	sp, r7
  40420a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40420e:	4770      	bx	lr
  404210:	e000ed04 	.word	0xe000ed04

00404214 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  404214:	b580      	push	{r7, lr}
  404216:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  404218:	4b03      	ldr	r3, [pc, #12]	; (404228 <vPortEnterCritical+0x14>)
  40421a:	4798      	blx	r3
	uxCriticalNesting++;
  40421c:	4b03      	ldr	r3, [pc, #12]	; (40422c <vPortEnterCritical+0x18>)
  40421e:	681b      	ldr	r3, [r3, #0]
  404220:	1c5a      	adds	r2, r3, #1
  404222:	4b02      	ldr	r3, [pc, #8]	; (40422c <vPortEnterCritical+0x18>)
  404224:	601a      	str	r2, [r3, #0]
}
  404226:	bd80      	pop	{r7, pc}
  404228:	00404259 	.word	0x00404259
  40422c:	20000128 	.word	0x20000128

00404230 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  404230:	b580      	push	{r7, lr}
  404232:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  404234:	4b06      	ldr	r3, [pc, #24]	; (404250 <vPortExitCritical+0x20>)
  404236:	681b      	ldr	r3, [r3, #0]
  404238:	1e5a      	subs	r2, r3, #1
  40423a:	4b05      	ldr	r3, [pc, #20]	; (404250 <vPortExitCritical+0x20>)
  40423c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  40423e:	4b04      	ldr	r3, [pc, #16]	; (404250 <vPortExitCritical+0x20>)
  404240:	681b      	ldr	r3, [r3, #0]
  404242:	2b00      	cmp	r3, #0
  404244:	d102      	bne.n	40424c <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  404246:	2000      	movs	r0, #0
  404248:	4b02      	ldr	r3, [pc, #8]	; (404254 <vPortExitCritical+0x24>)
  40424a:	4798      	blx	r3
	}
}
  40424c:	bd80      	pop	{r7, pc}
  40424e:	bf00      	nop
  404250:	20000128 	.word	0x20000128
  404254:	0040426d 	.word	0x0040426d

00404258 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  404258:	f3ef 8011 	mrs	r0, BASEPRI
  40425c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  404260:	f381 8811 	msr	BASEPRI, r1
  404264:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  404266:	2300      	movs	r3, #0
}
  404268:	4618      	mov	r0, r3
  40426a:	bf00      	nop

0040426c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  40426c:	f380 8811 	msr	BASEPRI, r0
  404270:	4770      	bx	lr
  404272:	bf00      	nop

00404274 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  404274:	f3ef 8009 	mrs	r0, PSP
  404278:	4b0c      	ldr	r3, [pc, #48]	; (4042ac <pxCurrentTCBConst>)
  40427a:	681a      	ldr	r2, [r3, #0]
  40427c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404280:	6010      	str	r0, [r2, #0]
  404282:	e92d 4008 	stmdb	sp!, {r3, lr}
  404286:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  40428a:	f380 8811 	msr	BASEPRI, r0
  40428e:	f001 f95d 	bl	40554c <vTaskSwitchContext>
  404292:	f04f 0000 	mov.w	r0, #0
  404296:	f380 8811 	msr	BASEPRI, r0
  40429a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40429e:	6819      	ldr	r1, [r3, #0]
  4042a0:	6808      	ldr	r0, [r1, #0]
  4042a2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4042a6:	f380 8809 	msr	PSP, r0
  4042aa:	4770      	bx	lr

004042ac <pxCurrentTCBConst>:
  4042ac:	200035c4 	.word	0x200035c4

004042b0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  4042b0:	b580      	push	{r7, lr}
  4042b2:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4042b4:	4b05      	ldr	r3, [pc, #20]	; (4042cc <SysTick_Handler+0x1c>)
  4042b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4042ba:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4042bc:	4b04      	ldr	r3, [pc, #16]	; (4042d0 <SysTick_Handler+0x20>)
  4042be:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4042c0:	4b04      	ldr	r3, [pc, #16]	; (4042d4 <SysTick_Handler+0x24>)
  4042c2:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4042c4:	2000      	movs	r0, #0
  4042c6:	4b04      	ldr	r3, [pc, #16]	; (4042d8 <SysTick_Handler+0x28>)
  4042c8:	4798      	blx	r3
}
  4042ca:	bd80      	pop	{r7, pc}
  4042cc:	e000ed04 	.word	0xe000ed04
  4042d0:	00404259 	.word	0x00404259
  4042d4:	004053f1 	.word	0x004053f1
  4042d8:	0040426d 	.word	0x0040426d

004042dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  4042dc:	b598      	push	{r3, r4, r7, lr}
  4042de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4042e0:	4c06      	ldr	r4, [pc, #24]	; (4042fc <vPortSetupTimerInterrupt+0x20>)
  4042e2:	4b07      	ldr	r3, [pc, #28]	; (404300 <vPortSetupTimerInterrupt+0x24>)
  4042e4:	4798      	blx	r3
  4042e6:	4602      	mov	r2, r0
  4042e8:	4b06      	ldr	r3, [pc, #24]	; (404304 <vPortSetupTimerInterrupt+0x28>)
  4042ea:	fba3 1302 	umull	r1, r3, r3, r2
  4042ee:	099b      	lsrs	r3, r3, #6
  4042f0:	3b01      	subs	r3, #1
  4042f2:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  4042f4:	4b04      	ldr	r3, [pc, #16]	; (404308 <vPortSetupTimerInterrupt+0x2c>)
  4042f6:	2207      	movs	r2, #7
  4042f8:	601a      	str	r2, [r3, #0]
}
  4042fa:	bd98      	pop	{r3, r4, r7, pc}
  4042fc:	e000e014 	.word	0xe000e014
  404300:	00404121 	.word	0x00404121
  404304:	10624dd3 	.word	0x10624dd3
  404308:	e000e010 	.word	0xe000e010

0040430c <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  40430c:	b580      	push	{r7, lr}
  40430e:	b086      	sub	sp, #24
  404310:	af00      	add	r7, sp, #0
  404312:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  404314:	2300      	movs	r3, #0
  404316:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  404318:	4b34      	ldr	r3, [pc, #208]	; (4043ec <pvPortMalloc+0xe0>)
  40431a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  40431c:	4b34      	ldr	r3, [pc, #208]	; (4043f0 <pvPortMalloc+0xe4>)
  40431e:	681b      	ldr	r3, [r3, #0]
  404320:	2b00      	cmp	r3, #0
  404322:	d101      	bne.n	404328 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  404324:	4b33      	ldr	r3, [pc, #204]	; (4043f4 <pvPortMalloc+0xe8>)
  404326:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  404328:	687b      	ldr	r3, [r7, #4]
  40432a:	2b00      	cmp	r3, #0
  40432c:	d00d      	beq.n	40434a <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  40432e:	2310      	movs	r3, #16
  404330:	687a      	ldr	r2, [r7, #4]
  404332:	4413      	add	r3, r2
  404334:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404336:	687b      	ldr	r3, [r7, #4]
  404338:	f003 0307 	and.w	r3, r3, #7
  40433c:	2b00      	cmp	r3, #0
  40433e:	d004      	beq.n	40434a <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  404340:	687b      	ldr	r3, [r7, #4]
  404342:	f023 0307 	bic.w	r3, r3, #7
  404346:	3308      	adds	r3, #8
  404348:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  40434a:	687b      	ldr	r3, [r7, #4]
  40434c:	2b00      	cmp	r3, #0
  40434e:	d045      	beq.n	4043dc <pvPortMalloc+0xd0>
  404350:	f642 13a8 	movw	r3, #10664	; 0x29a8
  404354:	687a      	ldr	r2, [r7, #4]
  404356:	429a      	cmp	r2, r3
  404358:	d240      	bcs.n	4043dc <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  40435a:	4b27      	ldr	r3, [pc, #156]	; (4043f8 <pvPortMalloc+0xec>)
  40435c:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  40435e:	4b26      	ldr	r3, [pc, #152]	; (4043f8 <pvPortMalloc+0xec>)
  404360:	681b      	ldr	r3, [r3, #0]
  404362:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404364:	e004      	b.n	404370 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  404366:	697b      	ldr	r3, [r7, #20]
  404368:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  40436a:	697b      	ldr	r3, [r7, #20]
  40436c:	681b      	ldr	r3, [r3, #0]
  40436e:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404370:	697b      	ldr	r3, [r7, #20]
  404372:	685a      	ldr	r2, [r3, #4]
  404374:	687b      	ldr	r3, [r7, #4]
  404376:	429a      	cmp	r2, r3
  404378:	d203      	bcs.n	404382 <pvPortMalloc+0x76>
  40437a:	697b      	ldr	r3, [r7, #20]
  40437c:	681b      	ldr	r3, [r3, #0]
  40437e:	2b00      	cmp	r3, #0
  404380:	d1f1      	bne.n	404366 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  404382:	4b1b      	ldr	r3, [pc, #108]	; (4043f0 <pvPortMalloc+0xe4>)
  404384:	681b      	ldr	r3, [r3, #0]
  404386:	697a      	ldr	r2, [r7, #20]
  404388:	429a      	cmp	r2, r3
  40438a:	d027      	beq.n	4043dc <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  40438c:	693b      	ldr	r3, [r7, #16]
  40438e:	681a      	ldr	r2, [r3, #0]
  404390:	2310      	movs	r3, #16
  404392:	4413      	add	r3, r2
  404394:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  404396:	697b      	ldr	r3, [r7, #20]
  404398:	681a      	ldr	r2, [r3, #0]
  40439a:	693b      	ldr	r3, [r7, #16]
  40439c:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  40439e:	697b      	ldr	r3, [r7, #20]
  4043a0:	685a      	ldr	r2, [r3, #4]
  4043a2:	687b      	ldr	r3, [r7, #4]
  4043a4:	1ad2      	subs	r2, r2, r3
  4043a6:	2310      	movs	r3, #16
  4043a8:	005b      	lsls	r3, r3, #1
  4043aa:	429a      	cmp	r2, r3
  4043ac:	d90f      	bls.n	4043ce <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  4043ae:	697a      	ldr	r2, [r7, #20]
  4043b0:	687b      	ldr	r3, [r7, #4]
  4043b2:	4413      	add	r3, r2
  4043b4:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  4043b6:	697b      	ldr	r3, [r7, #20]
  4043b8:	685a      	ldr	r2, [r3, #4]
  4043ba:	687b      	ldr	r3, [r7, #4]
  4043bc:	1ad2      	subs	r2, r2, r3
  4043be:	68bb      	ldr	r3, [r7, #8]
  4043c0:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4043c2:	697b      	ldr	r3, [r7, #20]
  4043c4:	687a      	ldr	r2, [r7, #4]
  4043c6:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4043c8:	68b8      	ldr	r0, [r7, #8]
  4043ca:	4b0c      	ldr	r3, [pc, #48]	; (4043fc <pvPortMalloc+0xf0>)
  4043cc:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4043ce:	4b0c      	ldr	r3, [pc, #48]	; (404400 <pvPortMalloc+0xf4>)
  4043d0:	681a      	ldr	r2, [r3, #0]
  4043d2:	697b      	ldr	r3, [r7, #20]
  4043d4:	685b      	ldr	r3, [r3, #4]
  4043d6:	1ad2      	subs	r2, r2, r3
  4043d8:	4b09      	ldr	r3, [pc, #36]	; (404400 <pvPortMalloc+0xf4>)
  4043da:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  4043dc:	4b09      	ldr	r3, [pc, #36]	; (404404 <pvPortMalloc+0xf8>)
  4043de:	4798      	blx	r3
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
  4043e0:	68fb      	ldr	r3, [r7, #12]
}
  4043e2:	4618      	mov	r0, r3
  4043e4:	3718      	adds	r7, #24
  4043e6:	46bd      	mov	sp, r7
  4043e8:	bd80      	pop	{r7, pc}
  4043ea:	bf00      	nop
  4043ec:	0040517d 	.word	0x0040517d
  4043f0:	200035c0 	.word	0x200035c0
  4043f4:	0040445d 	.word	0x0040445d
  4043f8:	200035b8 	.word	0x200035b8
  4043fc:	004044ed 	.word	0x004044ed
  404400:	2000012c 	.word	0x2000012c
  404404:	00405199 	.word	0x00405199

00404408 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  404408:	b580      	push	{r7, lr}
  40440a:	b084      	sub	sp, #16
  40440c:	af00      	add	r7, sp, #0
  40440e:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  404410:	687b      	ldr	r3, [r7, #4]
  404412:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  404414:	687b      	ldr	r3, [r7, #4]
  404416:	2b00      	cmp	r3, #0
  404418:	d014      	beq.n	404444 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  40441a:	2310      	movs	r3, #16
  40441c:	425b      	negs	r3, r3
  40441e:	68fa      	ldr	r2, [r7, #12]
  404420:	4413      	add	r3, r2
  404422:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  404424:	68fb      	ldr	r3, [r7, #12]
  404426:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  404428:	4b08      	ldr	r3, [pc, #32]	; (40444c <vPortFree+0x44>)
  40442a:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  40442c:	68bb      	ldr	r3, [r7, #8]
  40442e:	685a      	ldr	r2, [r3, #4]
  404430:	4b07      	ldr	r3, [pc, #28]	; (404450 <vPortFree+0x48>)
  404432:	681b      	ldr	r3, [r3, #0]
  404434:	441a      	add	r2, r3
  404436:	4b06      	ldr	r3, [pc, #24]	; (404450 <vPortFree+0x48>)
  404438:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40443a:	68b8      	ldr	r0, [r7, #8]
  40443c:	4b05      	ldr	r3, [pc, #20]	; (404454 <vPortFree+0x4c>)
  40443e:	4798      	blx	r3
		}
		xTaskResumeAll();
  404440:	4b05      	ldr	r3, [pc, #20]	; (404458 <vPortFree+0x50>)
  404442:	4798      	blx	r3
	}
}
  404444:	3710      	adds	r7, #16
  404446:	46bd      	mov	sp, r7
  404448:	bd80      	pop	{r7, pc}
  40444a:	bf00      	nop
  40444c:	0040517d 	.word	0x0040517d
  404450:	2000012c 	.word	0x2000012c
  404454:	004044ed 	.word	0x004044ed
  404458:	00405199 	.word	0x00405199

0040445c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  40445c:	b580      	push	{r7, lr}
  40445e:	b082      	sub	sp, #8
  404460:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  404462:	4b1d      	ldr	r3, [pc, #116]	; (4044d8 <prvHeapInit+0x7c>)
  404464:	4a1d      	ldr	r2, [pc, #116]	; (4044dc <prvHeapInit+0x80>)
  404466:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  404468:	4b1b      	ldr	r3, [pc, #108]	; (4044d8 <prvHeapInit+0x7c>)
  40446a:	2200      	movs	r2, #0
  40446c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  40446e:	f642 12a8 	movw	r2, #10664	; 0x29a8
  404472:	4b1a      	ldr	r3, [pc, #104]	; (4044dc <prvHeapInit+0x80>)
  404474:	4413      	add	r3, r2
  404476:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  404478:	2310      	movs	r3, #16
  40447a:	425b      	negs	r3, r3
  40447c:	687a      	ldr	r2, [r7, #4]
  40447e:	4413      	add	r3, r2
  404480:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  404482:	4b17      	ldr	r3, [pc, #92]	; (4044e0 <prvHeapInit+0x84>)
  404484:	687a      	ldr	r2, [r7, #4]
  404486:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  404488:	4b15      	ldr	r3, [pc, #84]	; (4044e0 <prvHeapInit+0x84>)
  40448a:	681b      	ldr	r3, [r3, #0]
  40448c:	f003 0307 	and.w	r3, r3, #7
  404490:	2b00      	cmp	r3, #0
  404492:	d003      	beq.n	40449c <prvHeapInit+0x40>
  404494:	4b13      	ldr	r3, [pc, #76]	; (4044e4 <prvHeapInit+0x88>)
  404496:	4798      	blx	r3
  404498:	bf00      	nop
  40449a:	e7fd      	b.n	404498 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  40449c:	4b10      	ldr	r3, [pc, #64]	; (4044e0 <prvHeapInit+0x84>)
  40449e:	681b      	ldr	r3, [r3, #0]
  4044a0:	2200      	movs	r2, #0
  4044a2:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  4044a4:	4b0e      	ldr	r3, [pc, #56]	; (4044e0 <prvHeapInit+0x84>)
  4044a6:	681b      	ldr	r3, [r3, #0]
  4044a8:	2200      	movs	r2, #0
  4044aa:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  4044ac:	4b0b      	ldr	r3, [pc, #44]	; (4044dc <prvHeapInit+0x80>)
  4044ae:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4044b0:	f642 12a8 	movw	r2, #10664	; 0x29a8
  4044b4:	2310      	movs	r3, #16
  4044b6:	1ad2      	subs	r2, r2, r3
  4044b8:	683b      	ldr	r3, [r7, #0]
  4044ba:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4044bc:	4b08      	ldr	r3, [pc, #32]	; (4044e0 <prvHeapInit+0x84>)
  4044be:	681a      	ldr	r2, [r3, #0]
  4044c0:	683b      	ldr	r3, [r7, #0]
  4044c2:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4044c4:	4b08      	ldr	r3, [pc, #32]	; (4044e8 <prvHeapInit+0x8c>)
  4044c6:	681a      	ldr	r2, [r3, #0]
  4044c8:	2310      	movs	r3, #16
  4044ca:	1ad2      	subs	r2, r2, r3
  4044cc:	4b06      	ldr	r3, [pc, #24]	; (4044e8 <prvHeapInit+0x8c>)
  4044ce:	601a      	str	r2, [r3, #0]
}
  4044d0:	3708      	adds	r7, #8
  4044d2:	46bd      	mov	sp, r7
  4044d4:	bd80      	pop	{r7, pc}
  4044d6:	bf00      	nop
  4044d8:	200035b8 	.word	0x200035b8
  4044dc:	20000c10 	.word	0x20000c10
  4044e0:	200035c0 	.word	0x200035c0
  4044e4:	00404259 	.word	0x00404259
  4044e8:	2000012c 	.word	0x2000012c

004044ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4044ec:	b480      	push	{r7}
  4044ee:	b085      	sub	sp, #20
  4044f0:	af00      	add	r7, sp, #0
  4044f2:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4044f4:	4b27      	ldr	r3, [pc, #156]	; (404594 <prvInsertBlockIntoFreeList+0xa8>)
  4044f6:	60fb      	str	r3, [r7, #12]
  4044f8:	e002      	b.n	404500 <prvInsertBlockIntoFreeList+0x14>
  4044fa:	68fb      	ldr	r3, [r7, #12]
  4044fc:	681b      	ldr	r3, [r3, #0]
  4044fe:	60fb      	str	r3, [r7, #12]
  404500:	68fb      	ldr	r3, [r7, #12]
  404502:	681a      	ldr	r2, [r3, #0]
  404504:	687b      	ldr	r3, [r7, #4]
  404506:	429a      	cmp	r2, r3
  404508:	d3f7      	bcc.n	4044fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  40450a:	68fb      	ldr	r3, [r7, #12]
  40450c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  40450e:	68fb      	ldr	r3, [r7, #12]
  404510:	685b      	ldr	r3, [r3, #4]
  404512:	68ba      	ldr	r2, [r7, #8]
  404514:	441a      	add	r2, r3
  404516:	687b      	ldr	r3, [r7, #4]
  404518:	429a      	cmp	r2, r3
  40451a:	d108      	bne.n	40452e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  40451c:	68fb      	ldr	r3, [r7, #12]
  40451e:	685a      	ldr	r2, [r3, #4]
  404520:	687b      	ldr	r3, [r7, #4]
  404522:	685b      	ldr	r3, [r3, #4]
  404524:	441a      	add	r2, r3
  404526:	68fb      	ldr	r3, [r7, #12]
  404528:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40452a:	68fb      	ldr	r3, [r7, #12]
  40452c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  40452e:	687b      	ldr	r3, [r7, #4]
  404530:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  404532:	687b      	ldr	r3, [r7, #4]
  404534:	685b      	ldr	r3, [r3, #4]
  404536:	68ba      	ldr	r2, [r7, #8]
  404538:	441a      	add	r2, r3
  40453a:	68fb      	ldr	r3, [r7, #12]
  40453c:	681b      	ldr	r3, [r3, #0]
  40453e:	429a      	cmp	r2, r3
  404540:	d118      	bne.n	404574 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  404542:	68fb      	ldr	r3, [r7, #12]
  404544:	681a      	ldr	r2, [r3, #0]
  404546:	4b14      	ldr	r3, [pc, #80]	; (404598 <prvInsertBlockIntoFreeList+0xac>)
  404548:	681b      	ldr	r3, [r3, #0]
  40454a:	429a      	cmp	r2, r3
  40454c:	d00d      	beq.n	40456a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  40454e:	687b      	ldr	r3, [r7, #4]
  404550:	685a      	ldr	r2, [r3, #4]
  404552:	68fb      	ldr	r3, [r7, #12]
  404554:	681b      	ldr	r3, [r3, #0]
  404556:	685b      	ldr	r3, [r3, #4]
  404558:	441a      	add	r2, r3
  40455a:	687b      	ldr	r3, [r7, #4]
  40455c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40455e:	68fb      	ldr	r3, [r7, #12]
  404560:	681b      	ldr	r3, [r3, #0]
  404562:	681a      	ldr	r2, [r3, #0]
  404564:	687b      	ldr	r3, [r7, #4]
  404566:	601a      	str	r2, [r3, #0]
  404568:	e008      	b.n	40457c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40456a:	4b0b      	ldr	r3, [pc, #44]	; (404598 <prvInsertBlockIntoFreeList+0xac>)
  40456c:	681a      	ldr	r2, [r3, #0]
  40456e:	687b      	ldr	r3, [r7, #4]
  404570:	601a      	str	r2, [r3, #0]
  404572:	e003      	b.n	40457c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  404574:	68fb      	ldr	r3, [r7, #12]
  404576:	681a      	ldr	r2, [r3, #0]
  404578:	687b      	ldr	r3, [r7, #4]
  40457a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  40457c:	68fa      	ldr	r2, [r7, #12]
  40457e:	687b      	ldr	r3, [r7, #4]
  404580:	429a      	cmp	r2, r3
  404582:	d002      	beq.n	40458a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  404584:	68fb      	ldr	r3, [r7, #12]
  404586:	687a      	ldr	r2, [r7, #4]
  404588:	601a      	str	r2, [r3, #0]
	}
}
  40458a:	3714      	adds	r7, #20
  40458c:	46bd      	mov	sp, r7
  40458e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404592:	4770      	bx	lr
  404594:	200035b8 	.word	0x200035b8
  404598:	200035c0 	.word	0x200035c0

0040459c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  40459c:	b580      	push	{r7, lr}
  40459e:	b082      	sub	sp, #8
  4045a0:	af00      	add	r7, sp, #0
  4045a2:	6078      	str	r0, [r7, #4]
  4045a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  4045a6:	687b      	ldr	r3, [r7, #4]
  4045a8:	2b00      	cmp	r3, #0
  4045aa:	d103      	bne.n	4045b4 <xQueueGenericReset+0x18>
  4045ac:	4b27      	ldr	r3, [pc, #156]	; (40464c <xQueueGenericReset+0xb0>)
  4045ae:	4798      	blx	r3
  4045b0:	bf00      	nop
  4045b2:	e7fd      	b.n	4045b0 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4045b4:	4b26      	ldr	r3, [pc, #152]	; (404650 <xQueueGenericReset+0xb4>)
  4045b6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4045b8:	687b      	ldr	r3, [r7, #4]
  4045ba:	681a      	ldr	r2, [r3, #0]
  4045bc:	687b      	ldr	r3, [r7, #4]
  4045be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4045c0:	6879      	ldr	r1, [r7, #4]
  4045c2:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4045c4:	fb01 f303 	mul.w	r3, r1, r3
  4045c8:	441a      	add	r2, r3
  4045ca:	687b      	ldr	r3, [r7, #4]
  4045cc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4045ce:	687b      	ldr	r3, [r7, #4]
  4045d0:	2200      	movs	r2, #0
  4045d2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4045d4:	687b      	ldr	r3, [r7, #4]
  4045d6:	681a      	ldr	r2, [r3, #0]
  4045d8:	687b      	ldr	r3, [r7, #4]
  4045da:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4045dc:	687b      	ldr	r3, [r7, #4]
  4045de:	681a      	ldr	r2, [r3, #0]
  4045e0:	687b      	ldr	r3, [r7, #4]
  4045e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4045e4:	3b01      	subs	r3, #1
  4045e6:	6879      	ldr	r1, [r7, #4]
  4045e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4045ea:	fb01 f303 	mul.w	r3, r1, r3
  4045ee:	441a      	add	r2, r3
  4045f0:	687b      	ldr	r3, [r7, #4]
  4045f2:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4045f4:	687b      	ldr	r3, [r7, #4]
  4045f6:	f04f 32ff 	mov.w	r2, #4294967295
  4045fa:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4045fc:	687b      	ldr	r3, [r7, #4]
  4045fe:	f04f 32ff 	mov.w	r2, #4294967295
  404602:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  404604:	683b      	ldr	r3, [r7, #0]
  404606:	2b00      	cmp	r3, #0
  404608:	d10e      	bne.n	404628 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  40460a:	687b      	ldr	r3, [r7, #4]
  40460c:	691b      	ldr	r3, [r3, #16]
  40460e:	2b00      	cmp	r3, #0
  404610:	d014      	beq.n	40463c <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404612:	687b      	ldr	r3, [r7, #4]
  404614:	3310      	adds	r3, #16
  404616:	4618      	mov	r0, r3
  404618:	4b0e      	ldr	r3, [pc, #56]	; (404654 <xQueueGenericReset+0xb8>)
  40461a:	4798      	blx	r3
  40461c:	4603      	mov	r3, r0
  40461e:	2b01      	cmp	r3, #1
  404620:	d10c      	bne.n	40463c <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  404622:	4b0d      	ldr	r3, [pc, #52]	; (404658 <xQueueGenericReset+0xbc>)
  404624:	4798      	blx	r3
  404626:	e009      	b.n	40463c <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  404628:	687b      	ldr	r3, [r7, #4]
  40462a:	3310      	adds	r3, #16
  40462c:	4618      	mov	r0, r3
  40462e:	4b0b      	ldr	r3, [pc, #44]	; (40465c <xQueueGenericReset+0xc0>)
  404630:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  404632:	687b      	ldr	r3, [r7, #4]
  404634:	3324      	adds	r3, #36	; 0x24
  404636:	4618      	mov	r0, r3
  404638:	4b08      	ldr	r3, [pc, #32]	; (40465c <xQueueGenericReset+0xc0>)
  40463a:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  40463c:	4b08      	ldr	r3, [pc, #32]	; (404660 <xQueueGenericReset+0xc4>)
  40463e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  404640:	2301      	movs	r3, #1
}
  404642:	4618      	mov	r0, r3
  404644:	3708      	adds	r7, #8
  404646:	46bd      	mov	sp, r7
  404648:	bd80      	pop	{r7, pc}
  40464a:	bf00      	nop
  40464c:	00404259 	.word	0x00404259
  404650:	00404215 	.word	0x00404215
  404654:	004056f9 	.word	0x004056f9
  404658:	004041fd 	.word	0x004041fd
  40465c:	00403f29 	.word	0x00403f29
  404660:	00404231 	.word	0x00404231

00404664 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  404664:	b580      	push	{r7, lr}
  404666:	b088      	sub	sp, #32
  404668:	af00      	add	r7, sp, #0
  40466a:	60f8      	str	r0, [r7, #12]
  40466c:	60b9      	str	r1, [r7, #8]
  40466e:	4613      	mov	r3, r2
  404670:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  404672:	2300      	movs	r3, #0
  404674:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  404676:	68fb      	ldr	r3, [r7, #12]
  404678:	2b00      	cmp	r3, #0
  40467a:	d02a      	beq.n	4046d2 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  40467c:	2050      	movs	r0, #80	; 0x50
  40467e:	4b1b      	ldr	r3, [pc, #108]	; (4046ec <xQueueGenericCreate+0x88>)
  404680:	4798      	blx	r3
  404682:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  404684:	69bb      	ldr	r3, [r7, #24]
  404686:	2b00      	cmp	r3, #0
  404688:	d023      	beq.n	4046d2 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  40468a:	68fb      	ldr	r3, [r7, #12]
  40468c:	68ba      	ldr	r2, [r7, #8]
  40468e:	fb02 f303 	mul.w	r3, r2, r3
  404692:	3301      	adds	r3, #1
  404694:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  404696:	6978      	ldr	r0, [r7, #20]
  404698:	4b14      	ldr	r3, [pc, #80]	; (4046ec <xQueueGenericCreate+0x88>)
  40469a:	4798      	blx	r3
  40469c:	4602      	mov	r2, r0
  40469e:	69bb      	ldr	r3, [r7, #24]
  4046a0:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  4046a2:	69bb      	ldr	r3, [r7, #24]
  4046a4:	681b      	ldr	r3, [r3, #0]
  4046a6:	2b00      	cmp	r3, #0
  4046a8:	d010      	beq.n	4046cc <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4046aa:	69bb      	ldr	r3, [r7, #24]
  4046ac:	68fa      	ldr	r2, [r7, #12]
  4046ae:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4046b0:	69bb      	ldr	r3, [r7, #24]
  4046b2:	68ba      	ldr	r2, [r7, #8]
  4046b4:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4046b6:	69b8      	ldr	r0, [r7, #24]
  4046b8:	2101      	movs	r1, #1
  4046ba:	4b0d      	ldr	r3, [pc, #52]	; (4046f0 <xQueueGenericCreate+0x8c>)
  4046bc:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  4046be:	69bb      	ldr	r3, [r7, #24]
  4046c0:	79fa      	ldrb	r2, [r7, #7]
  4046c2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  4046c6:	69bb      	ldr	r3, [r7, #24]
  4046c8:	61fb      	str	r3, [r7, #28]
  4046ca:	e002      	b.n	4046d2 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4046cc:	69b8      	ldr	r0, [r7, #24]
  4046ce:	4b09      	ldr	r3, [pc, #36]	; (4046f4 <xQueueGenericCreate+0x90>)
  4046d0:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  4046d2:	69fb      	ldr	r3, [r7, #28]
  4046d4:	2b00      	cmp	r3, #0
  4046d6:	d103      	bne.n	4046e0 <xQueueGenericCreate+0x7c>
  4046d8:	4b07      	ldr	r3, [pc, #28]	; (4046f8 <xQueueGenericCreate+0x94>)
  4046da:	4798      	blx	r3
  4046dc:	bf00      	nop
  4046de:	e7fd      	b.n	4046dc <xQueueGenericCreate+0x78>

	return xReturn;
  4046e0:	69fb      	ldr	r3, [r7, #28]
}
  4046e2:	4618      	mov	r0, r3
  4046e4:	3720      	adds	r7, #32
  4046e6:	46bd      	mov	sp, r7
  4046e8:	bd80      	pop	{r7, pc}
  4046ea:	bf00      	nop
  4046ec:	0040430d 	.word	0x0040430d
  4046f0:	0040459d 	.word	0x0040459d
  4046f4:	00404409 	.word	0x00404409
  4046f8:	00404259 	.word	0x00404259

004046fc <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  4046fc:	b590      	push	{r4, r7, lr}
  4046fe:	b085      	sub	sp, #20
  404700:	af00      	add	r7, sp, #0
  404702:	4603      	mov	r3, r0
  404704:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  404706:	2050      	movs	r0, #80	; 0x50
  404708:	4b21      	ldr	r3, [pc, #132]	; (404790 <xQueueCreateMutex+0x94>)
  40470a:	4798      	blx	r3
  40470c:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  40470e:	68fb      	ldr	r3, [r7, #12]
  404710:	2b00      	cmp	r3, #0
  404712:	d030      	beq.n	404776 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  404714:	68fb      	ldr	r3, [r7, #12]
  404716:	2200      	movs	r2, #0
  404718:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  40471a:	68fb      	ldr	r3, [r7, #12]
  40471c:	2200      	movs	r2, #0
  40471e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  404720:	68fb      	ldr	r3, [r7, #12]
  404722:	2200      	movs	r2, #0
  404724:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  404726:	68fb      	ldr	r3, [r7, #12]
  404728:	2200      	movs	r2, #0
  40472a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40472c:	68fb      	ldr	r3, [r7, #12]
  40472e:	2200      	movs	r2, #0
  404730:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  404732:	68fb      	ldr	r3, [r7, #12]
  404734:	2201      	movs	r2, #1
  404736:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  404738:	68fb      	ldr	r3, [r7, #12]
  40473a:	2200      	movs	r2, #0
  40473c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40473e:	68fb      	ldr	r3, [r7, #12]
  404740:	f04f 32ff 	mov.w	r2, #4294967295
  404744:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  404746:	68fb      	ldr	r3, [r7, #12]
  404748:	f04f 32ff 	mov.w	r2, #4294967295
  40474c:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  40474e:	68fb      	ldr	r3, [r7, #12]
  404750:	79fa      	ldrb	r2, [r7, #7]
  404752:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  404756:	68fb      	ldr	r3, [r7, #12]
  404758:	3310      	adds	r3, #16
  40475a:	4618      	mov	r0, r3
  40475c:	4b0d      	ldr	r3, [pc, #52]	; (404794 <xQueueCreateMutex+0x98>)
  40475e:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  404760:	68fb      	ldr	r3, [r7, #12]
  404762:	3324      	adds	r3, #36	; 0x24
  404764:	4618      	mov	r0, r3
  404766:	4b0b      	ldr	r3, [pc, #44]	; (404794 <xQueueCreateMutex+0x98>)
  404768:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  40476a:	68f8      	ldr	r0, [r7, #12]
  40476c:	2100      	movs	r1, #0
  40476e:	2200      	movs	r2, #0
  404770:	2300      	movs	r3, #0
  404772:	4c09      	ldr	r4, [pc, #36]	; (404798 <xQueueCreateMutex+0x9c>)
  404774:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  404776:	68fb      	ldr	r3, [r7, #12]
  404778:	2b00      	cmp	r3, #0
  40477a:	d103      	bne.n	404784 <xQueueCreateMutex+0x88>
  40477c:	4b07      	ldr	r3, [pc, #28]	; (40479c <xQueueCreateMutex+0xa0>)
  40477e:	4798      	blx	r3
  404780:	bf00      	nop
  404782:	e7fd      	b.n	404780 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  404784:	68fb      	ldr	r3, [r7, #12]
	}
  404786:	4618      	mov	r0, r3
  404788:	3714      	adds	r7, #20
  40478a:	46bd      	mov	sp, r7
  40478c:	bd90      	pop	{r4, r7, pc}
  40478e:	bf00      	nop
  404790:	0040430d 	.word	0x0040430d
  404794:	00403f29 	.word	0x00403f29
  404798:	004047a1 	.word	0x004047a1
  40479c:	00404259 	.word	0x00404259

004047a0 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  4047a0:	b580      	push	{r7, lr}
  4047a2:	b088      	sub	sp, #32
  4047a4:	af00      	add	r7, sp, #0
  4047a6:	60f8      	str	r0, [r7, #12]
  4047a8:	60b9      	str	r1, [r7, #8]
  4047aa:	607a      	str	r2, [r7, #4]
  4047ac:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4047ae:	2300      	movs	r3, #0
  4047b0:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  4047b2:	68fb      	ldr	r3, [r7, #12]
  4047b4:	2b00      	cmp	r3, #0
  4047b6:	d103      	bne.n	4047c0 <xQueueGenericSend+0x20>
  4047b8:	4b48      	ldr	r3, [pc, #288]	; (4048dc <xQueueGenericSend+0x13c>)
  4047ba:	4798      	blx	r3
  4047bc:	bf00      	nop
  4047be:	e7fd      	b.n	4047bc <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4047c0:	68bb      	ldr	r3, [r7, #8]
  4047c2:	2b00      	cmp	r3, #0
  4047c4:	d103      	bne.n	4047ce <xQueueGenericSend+0x2e>
  4047c6:	68fb      	ldr	r3, [r7, #12]
  4047c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4047ca:	2b00      	cmp	r3, #0
  4047cc:	d101      	bne.n	4047d2 <xQueueGenericSend+0x32>
  4047ce:	2301      	movs	r3, #1
  4047d0:	e000      	b.n	4047d4 <xQueueGenericSend+0x34>
  4047d2:	2300      	movs	r3, #0
  4047d4:	2b00      	cmp	r3, #0
  4047d6:	d103      	bne.n	4047e0 <xQueueGenericSend+0x40>
  4047d8:	4b40      	ldr	r3, [pc, #256]	; (4048dc <xQueueGenericSend+0x13c>)
  4047da:	4798      	blx	r3
  4047dc:	bf00      	nop
  4047de:	e7fd      	b.n	4047dc <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  4047e0:	4b3f      	ldr	r3, [pc, #252]	; (4048e0 <xQueueGenericSend+0x140>)
  4047e2:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  4047e4:	68fb      	ldr	r3, [r7, #12]
  4047e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4047e8:	68fb      	ldr	r3, [r7, #12]
  4047ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4047ec:	429a      	cmp	r2, r3
  4047ee:	d216      	bcs.n	40481e <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  4047f0:	68f8      	ldr	r0, [r7, #12]
  4047f2:	68b9      	ldr	r1, [r7, #8]
  4047f4:	683a      	ldr	r2, [r7, #0]
  4047f6:	4b3b      	ldr	r3, [pc, #236]	; (4048e4 <xQueueGenericSend+0x144>)
  4047f8:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4047fa:	68fb      	ldr	r3, [r7, #12]
  4047fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4047fe:	2b00      	cmp	r3, #0
  404800:	d009      	beq.n	404816 <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  404802:	68fb      	ldr	r3, [r7, #12]
  404804:	3324      	adds	r3, #36	; 0x24
  404806:	4618      	mov	r0, r3
  404808:	4b37      	ldr	r3, [pc, #220]	; (4048e8 <xQueueGenericSend+0x148>)
  40480a:	4798      	blx	r3
  40480c:	4603      	mov	r3, r0
  40480e:	2b01      	cmp	r3, #1
  404810:	d101      	bne.n	404816 <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  404812:	4b36      	ldr	r3, [pc, #216]	; (4048ec <xQueueGenericSend+0x14c>)
  404814:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  404816:	4b36      	ldr	r3, [pc, #216]	; (4048f0 <xQueueGenericSend+0x150>)
  404818:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40481a:	2301      	movs	r3, #1
  40481c:	e059      	b.n	4048d2 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  40481e:	687b      	ldr	r3, [r7, #4]
  404820:	2b00      	cmp	r3, #0
  404822:	d103      	bne.n	40482c <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  404824:	4b32      	ldr	r3, [pc, #200]	; (4048f0 <xQueueGenericSend+0x150>)
  404826:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  404828:	2300      	movs	r3, #0
  40482a:	e052      	b.n	4048d2 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  40482c:	69fb      	ldr	r3, [r7, #28]
  40482e:	2b00      	cmp	r3, #0
  404830:	d106      	bne.n	404840 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  404832:	f107 0314 	add.w	r3, r7, #20
  404836:	4618      	mov	r0, r3
  404838:	4b2e      	ldr	r3, [pc, #184]	; (4048f4 <xQueueGenericSend+0x154>)
  40483a:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  40483c:	2301      	movs	r3, #1
  40483e:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  404840:	4b2b      	ldr	r3, [pc, #172]	; (4048f0 <xQueueGenericSend+0x150>)
  404842:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  404844:	4b2c      	ldr	r3, [pc, #176]	; (4048f8 <xQueueGenericSend+0x158>)
  404846:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404848:	4b25      	ldr	r3, [pc, #148]	; (4048e0 <xQueueGenericSend+0x140>)
  40484a:	4798      	blx	r3
  40484c:	68fb      	ldr	r3, [r7, #12]
  40484e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404850:	f1b3 3fff 	cmp.w	r3, #4294967295
  404854:	d102      	bne.n	40485c <xQueueGenericSend+0xbc>
  404856:	68fb      	ldr	r3, [r7, #12]
  404858:	2200      	movs	r2, #0
  40485a:	645a      	str	r2, [r3, #68]	; 0x44
  40485c:	68fb      	ldr	r3, [r7, #12]
  40485e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404860:	f1b3 3fff 	cmp.w	r3, #4294967295
  404864:	d102      	bne.n	40486c <xQueueGenericSend+0xcc>
  404866:	68fb      	ldr	r3, [r7, #12]
  404868:	2200      	movs	r2, #0
  40486a:	649a      	str	r2, [r3, #72]	; 0x48
  40486c:	4b20      	ldr	r3, [pc, #128]	; (4048f0 <xQueueGenericSend+0x150>)
  40486e:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404870:	f107 0214 	add.w	r2, r7, #20
  404874:	1d3b      	adds	r3, r7, #4
  404876:	4610      	mov	r0, r2
  404878:	4619      	mov	r1, r3
  40487a:	4b20      	ldr	r3, [pc, #128]	; (4048fc <xQueueGenericSend+0x15c>)
  40487c:	4798      	blx	r3
  40487e:	4603      	mov	r3, r0
  404880:	2b00      	cmp	r3, #0
  404882:	d11e      	bne.n	4048c2 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  404884:	68f8      	ldr	r0, [r7, #12]
  404886:	4b1e      	ldr	r3, [pc, #120]	; (404900 <xQueueGenericSend+0x160>)
  404888:	4798      	blx	r3
  40488a:	4603      	mov	r3, r0
  40488c:	2b00      	cmp	r3, #0
  40488e:	d012      	beq.n	4048b6 <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  404890:	68fb      	ldr	r3, [r7, #12]
  404892:	f103 0210 	add.w	r2, r3, #16
  404896:	687b      	ldr	r3, [r7, #4]
  404898:	4610      	mov	r0, r2
  40489a:	4619      	mov	r1, r3
  40489c:	4b19      	ldr	r3, [pc, #100]	; (404904 <xQueueGenericSend+0x164>)
  40489e:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4048a0:	68f8      	ldr	r0, [r7, #12]
  4048a2:	4b19      	ldr	r3, [pc, #100]	; (404908 <xQueueGenericSend+0x168>)
  4048a4:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4048a6:	4b19      	ldr	r3, [pc, #100]	; (40490c <xQueueGenericSend+0x16c>)
  4048a8:	4798      	blx	r3
  4048aa:	4603      	mov	r3, r0
  4048ac:	2b00      	cmp	r3, #0
  4048ae:	d10f      	bne.n	4048d0 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  4048b0:	4b0e      	ldr	r3, [pc, #56]	; (4048ec <xQueueGenericSend+0x14c>)
  4048b2:	4798      	blx	r3
  4048b4:	e00c      	b.n	4048d0 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4048b6:	68f8      	ldr	r0, [r7, #12]
  4048b8:	4b13      	ldr	r3, [pc, #76]	; (404908 <xQueueGenericSend+0x168>)
  4048ba:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4048bc:	4b13      	ldr	r3, [pc, #76]	; (40490c <xQueueGenericSend+0x16c>)
  4048be:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  4048c0:	e78e      	b.n	4047e0 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4048c2:	68f8      	ldr	r0, [r7, #12]
  4048c4:	4b10      	ldr	r3, [pc, #64]	; (404908 <xQueueGenericSend+0x168>)
  4048c6:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4048c8:	4b10      	ldr	r3, [pc, #64]	; (40490c <xQueueGenericSend+0x16c>)
  4048ca:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  4048cc:	2300      	movs	r3, #0
  4048ce:	e000      	b.n	4048d2 <xQueueGenericSend+0x132>
		}
	}
  4048d0:	e786      	b.n	4047e0 <xQueueGenericSend+0x40>
}
  4048d2:	4618      	mov	r0, r3
  4048d4:	3720      	adds	r7, #32
  4048d6:	46bd      	mov	sp, r7
  4048d8:	bd80      	pop	{r7, pc}
  4048da:	bf00      	nop
  4048dc:	00404259 	.word	0x00404259
  4048e0:	00404215 	.word	0x00404215
  4048e4:	00404ba5 	.word	0x00404ba5
  4048e8:	004056f9 	.word	0x004056f9
  4048ec:	004041fd 	.word	0x004041fd
  4048f0:	00404231 	.word	0x00404231
  4048f4:	004057b5 	.word	0x004057b5
  4048f8:	0040517d 	.word	0x0040517d
  4048fc:	004057ed 	.word	0x004057ed
  404900:	00404d91 	.word	0x00404d91
  404904:	00405619 	.word	0x00405619
  404908:	00404cb5 	.word	0x00404cb5
  40490c:	00405199 	.word	0x00405199

00404910 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  404910:	b580      	push	{r7, lr}
  404912:	b086      	sub	sp, #24
  404914:	af00      	add	r7, sp, #0
  404916:	60f8      	str	r0, [r7, #12]
  404918:	60b9      	str	r1, [r7, #8]
  40491a:	607a      	str	r2, [r7, #4]
  40491c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  40491e:	68fb      	ldr	r3, [r7, #12]
  404920:	2b00      	cmp	r3, #0
  404922:	d103      	bne.n	40492c <xQueueGenericSendFromISR+0x1c>
  404924:	4b25      	ldr	r3, [pc, #148]	; (4049bc <xQueueGenericSendFromISR+0xac>)
  404926:	4798      	blx	r3
  404928:	bf00      	nop
  40492a:	e7fd      	b.n	404928 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  40492c:	68bb      	ldr	r3, [r7, #8]
  40492e:	2b00      	cmp	r3, #0
  404930:	d103      	bne.n	40493a <xQueueGenericSendFromISR+0x2a>
  404932:	68fb      	ldr	r3, [r7, #12]
  404934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404936:	2b00      	cmp	r3, #0
  404938:	d101      	bne.n	40493e <xQueueGenericSendFromISR+0x2e>
  40493a:	2301      	movs	r3, #1
  40493c:	e000      	b.n	404940 <xQueueGenericSendFromISR+0x30>
  40493e:	2300      	movs	r3, #0
  404940:	2b00      	cmp	r3, #0
  404942:	d103      	bne.n	40494c <xQueueGenericSendFromISR+0x3c>
  404944:	4b1d      	ldr	r3, [pc, #116]	; (4049bc <xQueueGenericSendFromISR+0xac>)
  404946:	4798      	blx	r3
  404948:	bf00      	nop
  40494a:	e7fd      	b.n	404948 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  40494c:	4b1b      	ldr	r3, [pc, #108]	; (4049bc <xQueueGenericSendFromISR+0xac>)
  40494e:	4798      	blx	r3
  404950:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  404952:	68fb      	ldr	r3, [r7, #12]
  404954:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404956:	68fb      	ldr	r3, [r7, #12]
  404958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40495a:	429a      	cmp	r2, r3
  40495c:	d224      	bcs.n	4049a8 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40495e:	68f8      	ldr	r0, [r7, #12]
  404960:	68b9      	ldr	r1, [r7, #8]
  404962:	683a      	ldr	r2, [r7, #0]
  404964:	4b16      	ldr	r3, [pc, #88]	; (4049c0 <xQueueGenericSendFromISR+0xb0>)
  404966:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  404968:	68fb      	ldr	r3, [r7, #12]
  40496a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40496c:	f1b3 3fff 	cmp.w	r3, #4294967295
  404970:	d112      	bne.n	404998 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404972:	68fb      	ldr	r3, [r7, #12]
  404974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404976:	2b00      	cmp	r3, #0
  404978:	d013      	beq.n	4049a2 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40497a:	68fb      	ldr	r3, [r7, #12]
  40497c:	3324      	adds	r3, #36	; 0x24
  40497e:	4618      	mov	r0, r3
  404980:	4b10      	ldr	r3, [pc, #64]	; (4049c4 <xQueueGenericSendFromISR+0xb4>)
  404982:	4798      	blx	r3
  404984:	4603      	mov	r3, r0
  404986:	2b00      	cmp	r3, #0
  404988:	d00b      	beq.n	4049a2 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  40498a:	687b      	ldr	r3, [r7, #4]
  40498c:	2b00      	cmp	r3, #0
  40498e:	d008      	beq.n	4049a2 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  404990:	687b      	ldr	r3, [r7, #4]
  404992:	2201      	movs	r2, #1
  404994:	601a      	str	r2, [r3, #0]
  404996:	e004      	b.n	4049a2 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  404998:	68fb      	ldr	r3, [r7, #12]
  40499a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40499c:	1c5a      	adds	r2, r3, #1
  40499e:	68fb      	ldr	r3, [r7, #12]
  4049a0:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  4049a2:	2301      	movs	r3, #1
  4049a4:	617b      	str	r3, [r7, #20]
  4049a6:	e001      	b.n	4049ac <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  4049a8:	2300      	movs	r3, #0
  4049aa:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  4049ac:	6938      	ldr	r0, [r7, #16]
  4049ae:	4b06      	ldr	r3, [pc, #24]	; (4049c8 <xQueueGenericSendFromISR+0xb8>)
  4049b0:	4798      	blx	r3

	return xReturn;
  4049b2:	697b      	ldr	r3, [r7, #20]
}
  4049b4:	4618      	mov	r0, r3
  4049b6:	3718      	adds	r7, #24
  4049b8:	46bd      	mov	sp, r7
  4049ba:	bd80      	pop	{r7, pc}
  4049bc:	00404259 	.word	0x00404259
  4049c0:	00404ba5 	.word	0x00404ba5
  4049c4:	004056f9 	.word	0x004056f9
  4049c8:	0040426d 	.word	0x0040426d

004049cc <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  4049cc:	b580      	push	{r7, lr}
  4049ce:	b088      	sub	sp, #32
  4049d0:	af00      	add	r7, sp, #0
  4049d2:	60f8      	str	r0, [r7, #12]
  4049d4:	60b9      	str	r1, [r7, #8]
  4049d6:	607a      	str	r2, [r7, #4]
  4049d8:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4049da:	2300      	movs	r3, #0
  4049dc:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  4049de:	68fb      	ldr	r3, [r7, #12]
  4049e0:	2b00      	cmp	r3, #0
  4049e2:	d103      	bne.n	4049ec <xQueueGenericReceive+0x20>
  4049e4:	4b60      	ldr	r3, [pc, #384]	; (404b68 <xQueueGenericReceive+0x19c>)
  4049e6:	4798      	blx	r3
  4049e8:	bf00      	nop
  4049ea:	e7fd      	b.n	4049e8 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4049ec:	68bb      	ldr	r3, [r7, #8]
  4049ee:	2b00      	cmp	r3, #0
  4049f0:	d103      	bne.n	4049fa <xQueueGenericReceive+0x2e>
  4049f2:	68fb      	ldr	r3, [r7, #12]
  4049f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4049f6:	2b00      	cmp	r3, #0
  4049f8:	d101      	bne.n	4049fe <xQueueGenericReceive+0x32>
  4049fa:	2301      	movs	r3, #1
  4049fc:	e000      	b.n	404a00 <xQueueGenericReceive+0x34>
  4049fe:	2300      	movs	r3, #0
  404a00:	2b00      	cmp	r3, #0
  404a02:	d103      	bne.n	404a0c <xQueueGenericReceive+0x40>
  404a04:	4b58      	ldr	r3, [pc, #352]	; (404b68 <xQueueGenericReceive+0x19c>)
  404a06:	4798      	blx	r3
  404a08:	bf00      	nop
  404a0a:	e7fd      	b.n	404a08 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  404a0c:	4b57      	ldr	r3, [pc, #348]	; (404b6c <xQueueGenericReceive+0x1a0>)
  404a0e:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  404a10:	68fb      	ldr	r3, [r7, #12]
  404a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404a14:	2b00      	cmp	r3, #0
  404a16:	d03b      	beq.n	404a90 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  404a18:	68fb      	ldr	r3, [r7, #12]
  404a1a:	68db      	ldr	r3, [r3, #12]
  404a1c:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  404a1e:	68f8      	ldr	r0, [r7, #12]
  404a20:	68b9      	ldr	r1, [r7, #8]
  404a22:	4b53      	ldr	r3, [pc, #332]	; (404b70 <xQueueGenericReceive+0x1a4>)
  404a24:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  404a26:	683b      	ldr	r3, [r7, #0]
  404a28:	2b00      	cmp	r3, #0
  404a2a:	d11c      	bne.n	404a66 <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  404a2c:	68fb      	ldr	r3, [r7, #12]
  404a2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404a30:	1e5a      	subs	r2, r3, #1
  404a32:	68fb      	ldr	r3, [r7, #12]
  404a34:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404a36:	68fb      	ldr	r3, [r7, #12]
  404a38:	681b      	ldr	r3, [r3, #0]
  404a3a:	2b00      	cmp	r3, #0
  404a3c:	d104      	bne.n	404a48 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  404a3e:	4b4d      	ldr	r3, [pc, #308]	; (404b74 <xQueueGenericReceive+0x1a8>)
  404a40:	4798      	blx	r3
  404a42:	4602      	mov	r2, r0
  404a44:	68fb      	ldr	r3, [r7, #12]
  404a46:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404a48:	68fb      	ldr	r3, [r7, #12]
  404a4a:	691b      	ldr	r3, [r3, #16]
  404a4c:	2b00      	cmp	r3, #0
  404a4e:	d01b      	beq.n	404a88 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404a50:	68fb      	ldr	r3, [r7, #12]
  404a52:	3310      	adds	r3, #16
  404a54:	4618      	mov	r0, r3
  404a56:	4b48      	ldr	r3, [pc, #288]	; (404b78 <xQueueGenericReceive+0x1ac>)
  404a58:	4798      	blx	r3
  404a5a:	4603      	mov	r3, r0
  404a5c:	2b01      	cmp	r3, #1
  404a5e:	d113      	bne.n	404a88 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  404a60:	4b46      	ldr	r3, [pc, #280]	; (404b7c <xQueueGenericReceive+0x1b0>)
  404a62:	4798      	blx	r3
  404a64:	e010      	b.n	404a88 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  404a66:	68fb      	ldr	r3, [r7, #12]
  404a68:	69ba      	ldr	r2, [r7, #24]
  404a6a:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404a6c:	68fb      	ldr	r3, [r7, #12]
  404a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404a70:	2b00      	cmp	r3, #0
  404a72:	d009      	beq.n	404a88 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404a74:	68fb      	ldr	r3, [r7, #12]
  404a76:	3324      	adds	r3, #36	; 0x24
  404a78:	4618      	mov	r0, r3
  404a7a:	4b3f      	ldr	r3, [pc, #252]	; (404b78 <xQueueGenericReceive+0x1ac>)
  404a7c:	4798      	blx	r3
  404a7e:	4603      	mov	r3, r0
  404a80:	2b00      	cmp	r3, #0
  404a82:	d001      	beq.n	404a88 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  404a84:	4b3d      	ldr	r3, [pc, #244]	; (404b7c <xQueueGenericReceive+0x1b0>)
  404a86:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  404a88:	4b3d      	ldr	r3, [pc, #244]	; (404b80 <xQueueGenericReceive+0x1b4>)
  404a8a:	4798      	blx	r3
				return pdPASS;
  404a8c:	2301      	movs	r3, #1
  404a8e:	e066      	b.n	404b5e <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  404a90:	687b      	ldr	r3, [r7, #4]
  404a92:	2b00      	cmp	r3, #0
  404a94:	d103      	bne.n	404a9e <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  404a96:	4b3a      	ldr	r3, [pc, #232]	; (404b80 <xQueueGenericReceive+0x1b4>)
  404a98:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  404a9a:	2300      	movs	r3, #0
  404a9c:	e05f      	b.n	404b5e <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  404a9e:	69fb      	ldr	r3, [r7, #28]
  404aa0:	2b00      	cmp	r3, #0
  404aa2:	d106      	bne.n	404ab2 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  404aa4:	f107 0310 	add.w	r3, r7, #16
  404aa8:	4618      	mov	r0, r3
  404aaa:	4b36      	ldr	r3, [pc, #216]	; (404b84 <xQueueGenericReceive+0x1b8>)
  404aac:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  404aae:	2301      	movs	r3, #1
  404ab0:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  404ab2:	4b33      	ldr	r3, [pc, #204]	; (404b80 <xQueueGenericReceive+0x1b4>)
  404ab4:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  404ab6:	4b34      	ldr	r3, [pc, #208]	; (404b88 <xQueueGenericReceive+0x1bc>)
  404ab8:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404aba:	4b2c      	ldr	r3, [pc, #176]	; (404b6c <xQueueGenericReceive+0x1a0>)
  404abc:	4798      	blx	r3
  404abe:	68fb      	ldr	r3, [r7, #12]
  404ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ac6:	d102      	bne.n	404ace <xQueueGenericReceive+0x102>
  404ac8:	68fb      	ldr	r3, [r7, #12]
  404aca:	2200      	movs	r2, #0
  404acc:	645a      	str	r2, [r3, #68]	; 0x44
  404ace:	68fb      	ldr	r3, [r7, #12]
  404ad0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
  404ad6:	d102      	bne.n	404ade <xQueueGenericReceive+0x112>
  404ad8:	68fb      	ldr	r3, [r7, #12]
  404ada:	2200      	movs	r2, #0
  404adc:	649a      	str	r2, [r3, #72]	; 0x48
  404ade:	4b28      	ldr	r3, [pc, #160]	; (404b80 <xQueueGenericReceive+0x1b4>)
  404ae0:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404ae2:	f107 0210 	add.w	r2, r7, #16
  404ae6:	1d3b      	adds	r3, r7, #4
  404ae8:	4610      	mov	r0, r2
  404aea:	4619      	mov	r1, r3
  404aec:	4b27      	ldr	r3, [pc, #156]	; (404b8c <xQueueGenericReceive+0x1c0>)
  404aee:	4798      	blx	r3
  404af0:	4603      	mov	r3, r0
  404af2:	2b00      	cmp	r3, #0
  404af4:	d12b      	bne.n	404b4e <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  404af6:	68f8      	ldr	r0, [r7, #12]
  404af8:	4b25      	ldr	r3, [pc, #148]	; (404b90 <xQueueGenericReceive+0x1c4>)
  404afa:	4798      	blx	r3
  404afc:	4603      	mov	r3, r0
  404afe:	2b00      	cmp	r3, #0
  404b00:	d01f      	beq.n	404b42 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404b02:	68fb      	ldr	r3, [r7, #12]
  404b04:	681b      	ldr	r3, [r3, #0]
  404b06:	2b00      	cmp	r3, #0
  404b08:	d108      	bne.n	404b1c <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  404b0a:	4b18      	ldr	r3, [pc, #96]	; (404b6c <xQueueGenericReceive+0x1a0>)
  404b0c:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  404b0e:	68fb      	ldr	r3, [r7, #12]
  404b10:	685b      	ldr	r3, [r3, #4]
  404b12:	4618      	mov	r0, r3
  404b14:	4b1f      	ldr	r3, [pc, #124]	; (404b94 <xQueueGenericReceive+0x1c8>)
  404b16:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  404b18:	4b19      	ldr	r3, [pc, #100]	; (404b80 <xQueueGenericReceive+0x1b4>)
  404b1a:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  404b1c:	68fb      	ldr	r3, [r7, #12]
  404b1e:	f103 0224 	add.w	r2, r3, #36	; 0x24
  404b22:	687b      	ldr	r3, [r7, #4]
  404b24:	4610      	mov	r0, r2
  404b26:	4619      	mov	r1, r3
  404b28:	4b1b      	ldr	r3, [pc, #108]	; (404b98 <xQueueGenericReceive+0x1cc>)
  404b2a:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404b2c:	68f8      	ldr	r0, [r7, #12]
  404b2e:	4b1b      	ldr	r3, [pc, #108]	; (404b9c <xQueueGenericReceive+0x1d0>)
  404b30:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404b32:	4b1b      	ldr	r3, [pc, #108]	; (404ba0 <xQueueGenericReceive+0x1d4>)
  404b34:	4798      	blx	r3
  404b36:	4603      	mov	r3, r0
  404b38:	2b00      	cmp	r3, #0
  404b3a:	d10f      	bne.n	404b5c <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  404b3c:	4b0f      	ldr	r3, [pc, #60]	; (404b7c <xQueueGenericReceive+0x1b0>)
  404b3e:	4798      	blx	r3
  404b40:	e00c      	b.n	404b5c <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  404b42:	68f8      	ldr	r0, [r7, #12]
  404b44:	4b15      	ldr	r3, [pc, #84]	; (404b9c <xQueueGenericReceive+0x1d0>)
  404b46:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404b48:	4b15      	ldr	r3, [pc, #84]	; (404ba0 <xQueueGenericReceive+0x1d4>)
  404b4a:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  404b4c:	e75e      	b.n	404a0c <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  404b4e:	68f8      	ldr	r0, [r7, #12]
  404b50:	4b12      	ldr	r3, [pc, #72]	; (404b9c <xQueueGenericReceive+0x1d0>)
  404b52:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404b54:	4b12      	ldr	r3, [pc, #72]	; (404ba0 <xQueueGenericReceive+0x1d4>)
  404b56:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  404b58:	2300      	movs	r3, #0
  404b5a:	e000      	b.n	404b5e <xQueueGenericReceive+0x192>
		}
	}
  404b5c:	e756      	b.n	404a0c <xQueueGenericReceive+0x40>
}
  404b5e:	4618      	mov	r0, r3
  404b60:	3720      	adds	r7, #32
  404b62:	46bd      	mov	sp, r7
  404b64:	bd80      	pop	{r7, pc}
  404b66:	bf00      	nop
  404b68:	00404259 	.word	0x00404259
  404b6c:	00404215 	.word	0x00404215
  404b70:	00404c65 	.word	0x00404c65
  404b74:	00405c5d 	.word	0x00405c5d
  404b78:	004056f9 	.word	0x004056f9
  404b7c:	004041fd 	.word	0x004041fd
  404b80:	00404231 	.word	0x00404231
  404b84:	004057b5 	.word	0x004057b5
  404b88:	0040517d 	.word	0x0040517d
  404b8c:	004057ed 	.word	0x004057ed
  404b90:	00404d5d 	.word	0x00404d5d
  404b94:	00405cb9 	.word	0x00405cb9
  404b98:	00405619 	.word	0x00405619
  404b9c:	00404cb5 	.word	0x00404cb5
  404ba0:	00405199 	.word	0x00405199

00404ba4 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  404ba4:	b580      	push	{r7, lr}
  404ba6:	b084      	sub	sp, #16
  404ba8:	af00      	add	r7, sp, #0
  404baa:	60f8      	str	r0, [r7, #12]
  404bac:	60b9      	str	r1, [r7, #8]
  404bae:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  404bb0:	68fb      	ldr	r3, [r7, #12]
  404bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404bb4:	2b00      	cmp	r3, #0
  404bb6:	d10c      	bne.n	404bd2 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404bb8:	68fb      	ldr	r3, [r7, #12]
  404bba:	681b      	ldr	r3, [r3, #0]
  404bbc:	2b00      	cmp	r3, #0
  404bbe:	d145      	bne.n	404c4c <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  404bc0:	68fb      	ldr	r3, [r7, #12]
  404bc2:	685b      	ldr	r3, [r3, #4]
  404bc4:	4618      	mov	r0, r3
  404bc6:	4b25      	ldr	r3, [pc, #148]	; (404c5c <prvCopyDataToQueue+0xb8>)
  404bc8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  404bca:	68fb      	ldr	r3, [r7, #12]
  404bcc:	2200      	movs	r2, #0
  404bce:	605a      	str	r2, [r3, #4]
  404bd0:	e03c      	b.n	404c4c <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  404bd2:	687b      	ldr	r3, [r7, #4]
  404bd4:	2b00      	cmp	r3, #0
  404bd6:	d11a      	bne.n	404c0e <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  404bd8:	68fb      	ldr	r3, [r7, #12]
  404bda:	689a      	ldr	r2, [r3, #8]
  404bdc:	68fb      	ldr	r3, [r7, #12]
  404bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404be0:	4610      	mov	r0, r2
  404be2:	68b9      	ldr	r1, [r7, #8]
  404be4:	461a      	mov	r2, r3
  404be6:	4b1e      	ldr	r3, [pc, #120]	; (404c60 <prvCopyDataToQueue+0xbc>)
  404be8:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  404bea:	68fb      	ldr	r3, [r7, #12]
  404bec:	689a      	ldr	r2, [r3, #8]
  404bee:	68fb      	ldr	r3, [r7, #12]
  404bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404bf2:	441a      	add	r2, r3
  404bf4:	68fb      	ldr	r3, [r7, #12]
  404bf6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  404bf8:	68fb      	ldr	r3, [r7, #12]
  404bfa:	689a      	ldr	r2, [r3, #8]
  404bfc:	68fb      	ldr	r3, [r7, #12]
  404bfe:	685b      	ldr	r3, [r3, #4]
  404c00:	429a      	cmp	r2, r3
  404c02:	d323      	bcc.n	404c4c <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  404c04:	68fb      	ldr	r3, [r7, #12]
  404c06:	681a      	ldr	r2, [r3, #0]
  404c08:	68fb      	ldr	r3, [r7, #12]
  404c0a:	609a      	str	r2, [r3, #8]
  404c0c:	e01e      	b.n	404c4c <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  404c0e:	68fb      	ldr	r3, [r7, #12]
  404c10:	68da      	ldr	r2, [r3, #12]
  404c12:	68fb      	ldr	r3, [r7, #12]
  404c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404c16:	4610      	mov	r0, r2
  404c18:	68b9      	ldr	r1, [r7, #8]
  404c1a:	461a      	mov	r2, r3
  404c1c:	4b10      	ldr	r3, [pc, #64]	; (404c60 <prvCopyDataToQueue+0xbc>)
  404c1e:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  404c20:	68fb      	ldr	r3, [r7, #12]
  404c22:	68da      	ldr	r2, [r3, #12]
  404c24:	68fb      	ldr	r3, [r7, #12]
  404c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404c28:	425b      	negs	r3, r3
  404c2a:	441a      	add	r2, r3
  404c2c:	68fb      	ldr	r3, [r7, #12]
  404c2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  404c30:	68fb      	ldr	r3, [r7, #12]
  404c32:	68da      	ldr	r2, [r3, #12]
  404c34:	68fb      	ldr	r3, [r7, #12]
  404c36:	681b      	ldr	r3, [r3, #0]
  404c38:	429a      	cmp	r2, r3
  404c3a:	d207      	bcs.n	404c4c <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  404c3c:	68fb      	ldr	r3, [r7, #12]
  404c3e:	685a      	ldr	r2, [r3, #4]
  404c40:	68fb      	ldr	r3, [r7, #12]
  404c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404c44:	425b      	negs	r3, r3
  404c46:	441a      	add	r2, r3
  404c48:	68fb      	ldr	r3, [r7, #12]
  404c4a:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  404c4c:	68fb      	ldr	r3, [r7, #12]
  404c4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404c50:	1c5a      	adds	r2, r3, #1
  404c52:	68fb      	ldr	r3, [r7, #12]
  404c54:	639a      	str	r2, [r3, #56]	; 0x38
}
  404c56:	3710      	adds	r7, #16
  404c58:	46bd      	mov	sp, r7
  404c5a:	bd80      	pop	{r7, pc}
  404c5c:	00405d69 	.word	0x00405d69
  404c60:	00407951 	.word	0x00407951

00404c64 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  404c64:	b580      	push	{r7, lr}
  404c66:	b082      	sub	sp, #8
  404c68:	af00      	add	r7, sp, #0
  404c6a:	6078      	str	r0, [r7, #4]
  404c6c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  404c6e:	687b      	ldr	r3, [r7, #4]
  404c70:	681b      	ldr	r3, [r3, #0]
  404c72:	2b00      	cmp	r3, #0
  404c74:	d019      	beq.n	404caa <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  404c76:	687b      	ldr	r3, [r7, #4]
  404c78:	68da      	ldr	r2, [r3, #12]
  404c7a:	687b      	ldr	r3, [r7, #4]
  404c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404c7e:	441a      	add	r2, r3
  404c80:	687b      	ldr	r3, [r7, #4]
  404c82:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  404c84:	687b      	ldr	r3, [r7, #4]
  404c86:	68da      	ldr	r2, [r3, #12]
  404c88:	687b      	ldr	r3, [r7, #4]
  404c8a:	685b      	ldr	r3, [r3, #4]
  404c8c:	429a      	cmp	r2, r3
  404c8e:	d303      	bcc.n	404c98 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  404c90:	687b      	ldr	r3, [r7, #4]
  404c92:	681a      	ldr	r2, [r3, #0]
  404c94:	687b      	ldr	r3, [r7, #4]
  404c96:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  404c98:	687b      	ldr	r3, [r7, #4]
  404c9a:	68da      	ldr	r2, [r3, #12]
  404c9c:	687b      	ldr	r3, [r7, #4]
  404c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404ca0:	6838      	ldr	r0, [r7, #0]
  404ca2:	4611      	mov	r1, r2
  404ca4:	461a      	mov	r2, r3
  404ca6:	4b02      	ldr	r3, [pc, #8]	; (404cb0 <prvCopyDataFromQueue+0x4c>)
  404ca8:	4798      	blx	r3
	}
}
  404caa:	3708      	adds	r7, #8
  404cac:	46bd      	mov	sp, r7
  404cae:	bd80      	pop	{r7, pc}
  404cb0:	00407951 	.word	0x00407951

00404cb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  404cb4:	b580      	push	{r7, lr}
  404cb6:	b082      	sub	sp, #8
  404cb8:	af00      	add	r7, sp, #0
  404cba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  404cbc:	4b23      	ldr	r3, [pc, #140]	; (404d4c <prvUnlockQueue+0x98>)
  404cbe:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404cc0:	e014      	b.n	404cec <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404cc2:	687b      	ldr	r3, [r7, #4]
  404cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404cc6:	2b00      	cmp	r3, #0
  404cc8:	d00f      	beq.n	404cea <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404cca:	687b      	ldr	r3, [r7, #4]
  404ccc:	3324      	adds	r3, #36	; 0x24
  404cce:	4618      	mov	r0, r3
  404cd0:	4b1f      	ldr	r3, [pc, #124]	; (404d50 <prvUnlockQueue+0x9c>)
  404cd2:	4798      	blx	r3
  404cd4:	4603      	mov	r3, r0
  404cd6:	2b00      	cmp	r3, #0
  404cd8:	d001      	beq.n	404cde <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  404cda:	4b1e      	ldr	r3, [pc, #120]	; (404d54 <prvUnlockQueue+0xa0>)
  404cdc:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  404cde:	687b      	ldr	r3, [r7, #4]
  404ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404ce2:	1e5a      	subs	r2, r3, #1
  404ce4:	687b      	ldr	r3, [r7, #4]
  404ce6:	649a      	str	r2, [r3, #72]	; 0x48
  404ce8:	e000      	b.n	404cec <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  404cea:	e003      	b.n	404cf4 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404cec:	687b      	ldr	r3, [r7, #4]
  404cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404cf0:	2b00      	cmp	r3, #0
  404cf2:	dce6      	bgt.n	404cc2 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  404cf4:	687b      	ldr	r3, [r7, #4]
  404cf6:	f04f 32ff 	mov.w	r2, #4294967295
  404cfa:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  404cfc:	4b16      	ldr	r3, [pc, #88]	; (404d58 <prvUnlockQueue+0xa4>)
  404cfe:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  404d00:	4b12      	ldr	r3, [pc, #72]	; (404d4c <prvUnlockQueue+0x98>)
  404d02:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404d04:	e014      	b.n	404d30 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404d06:	687b      	ldr	r3, [r7, #4]
  404d08:	691b      	ldr	r3, [r3, #16]
  404d0a:	2b00      	cmp	r3, #0
  404d0c:	d00f      	beq.n	404d2e <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  404d0e:	687b      	ldr	r3, [r7, #4]
  404d10:	3310      	adds	r3, #16
  404d12:	4618      	mov	r0, r3
  404d14:	4b0e      	ldr	r3, [pc, #56]	; (404d50 <prvUnlockQueue+0x9c>)
  404d16:	4798      	blx	r3
  404d18:	4603      	mov	r3, r0
  404d1a:	2b00      	cmp	r3, #0
  404d1c:	d001      	beq.n	404d22 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  404d1e:	4b0d      	ldr	r3, [pc, #52]	; (404d54 <prvUnlockQueue+0xa0>)
  404d20:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  404d22:	687b      	ldr	r3, [r7, #4]
  404d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404d26:	1e5a      	subs	r2, r3, #1
  404d28:	687b      	ldr	r3, [r7, #4]
  404d2a:	645a      	str	r2, [r3, #68]	; 0x44
  404d2c:	e000      	b.n	404d30 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  404d2e:	e003      	b.n	404d38 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404d30:	687b      	ldr	r3, [r7, #4]
  404d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404d34:	2b00      	cmp	r3, #0
  404d36:	dce6      	bgt.n	404d06 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  404d38:	687b      	ldr	r3, [r7, #4]
  404d3a:	f04f 32ff 	mov.w	r2, #4294967295
  404d3e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  404d40:	4b05      	ldr	r3, [pc, #20]	; (404d58 <prvUnlockQueue+0xa4>)
  404d42:	4798      	blx	r3
}
  404d44:	3708      	adds	r7, #8
  404d46:	46bd      	mov	sp, r7
  404d48:	bd80      	pop	{r7, pc}
  404d4a:	bf00      	nop
  404d4c:	00404215 	.word	0x00404215
  404d50:	004056f9 	.word	0x004056f9
  404d54:	004058a1 	.word	0x004058a1
  404d58:	00404231 	.word	0x00404231

00404d5c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  404d5c:	b580      	push	{r7, lr}
  404d5e:	b084      	sub	sp, #16
  404d60:	af00      	add	r7, sp, #0
  404d62:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  404d64:	4b08      	ldr	r3, [pc, #32]	; (404d88 <prvIsQueueEmpty+0x2c>)
  404d66:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  404d68:	687b      	ldr	r3, [r7, #4]
  404d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404d6c:	2b00      	cmp	r3, #0
  404d6e:	bf14      	ite	ne
  404d70:	2300      	movne	r3, #0
  404d72:	2301      	moveq	r3, #1
  404d74:	b2db      	uxtb	r3, r3
  404d76:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  404d78:	4b04      	ldr	r3, [pc, #16]	; (404d8c <prvIsQueueEmpty+0x30>)
  404d7a:	4798      	blx	r3

	return xReturn;
  404d7c:	68fb      	ldr	r3, [r7, #12]
}
  404d7e:	4618      	mov	r0, r3
  404d80:	3710      	adds	r7, #16
  404d82:	46bd      	mov	sp, r7
  404d84:	bd80      	pop	{r7, pc}
  404d86:	bf00      	nop
  404d88:	00404215 	.word	0x00404215
  404d8c:	00404231 	.word	0x00404231

00404d90 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  404d90:	b580      	push	{r7, lr}
  404d92:	b084      	sub	sp, #16
  404d94:	af00      	add	r7, sp, #0
  404d96:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  404d98:	4b09      	ldr	r3, [pc, #36]	; (404dc0 <prvIsQueueFull+0x30>)
  404d9a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  404d9c:	687b      	ldr	r3, [r7, #4]
  404d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404da0:	687b      	ldr	r3, [r7, #4]
  404da2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404da4:	429a      	cmp	r2, r3
  404da6:	bf14      	ite	ne
  404da8:	2300      	movne	r3, #0
  404daa:	2301      	moveq	r3, #1
  404dac:	b2db      	uxtb	r3, r3
  404dae:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  404db0:	4b04      	ldr	r3, [pc, #16]	; (404dc4 <prvIsQueueFull+0x34>)
  404db2:	4798      	blx	r3

	return xReturn;
  404db4:	68fb      	ldr	r3, [r7, #12]
}
  404db6:	4618      	mov	r0, r3
  404db8:	3710      	adds	r7, #16
  404dba:	46bd      	mov	sp, r7
  404dbc:	bd80      	pop	{r7, pc}
  404dbe:	bf00      	nop
  404dc0:	00404215 	.word	0x00404215
  404dc4:	00404231 	.word	0x00404231

00404dc8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  404dc8:	b580      	push	{r7, lr}
  404dca:	b082      	sub	sp, #8
  404dcc:	af00      	add	r7, sp, #0
  404dce:	6078      	str	r0, [r7, #4]
  404dd0:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  404dd2:	4b12      	ldr	r3, [pc, #72]	; (404e1c <vQueueWaitForMessageRestricted+0x54>)
  404dd4:	4798      	blx	r3
  404dd6:	687b      	ldr	r3, [r7, #4]
  404dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404dda:	f1b3 3fff 	cmp.w	r3, #4294967295
  404dde:	d102      	bne.n	404de6 <vQueueWaitForMessageRestricted+0x1e>
  404de0:	687b      	ldr	r3, [r7, #4]
  404de2:	2200      	movs	r2, #0
  404de4:	645a      	str	r2, [r3, #68]	; 0x44
  404de6:	687b      	ldr	r3, [r7, #4]
  404de8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404dea:	f1b3 3fff 	cmp.w	r3, #4294967295
  404dee:	d102      	bne.n	404df6 <vQueueWaitForMessageRestricted+0x2e>
  404df0:	687b      	ldr	r3, [r7, #4]
  404df2:	2200      	movs	r2, #0
  404df4:	649a      	str	r2, [r3, #72]	; 0x48
  404df6:	4b0a      	ldr	r3, [pc, #40]	; (404e20 <vQueueWaitForMessageRestricted+0x58>)
  404df8:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  404dfa:	687b      	ldr	r3, [r7, #4]
  404dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404dfe:	2b00      	cmp	r3, #0
  404e00:	d105      	bne.n	404e0e <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  404e02:	687b      	ldr	r3, [r7, #4]
  404e04:	3324      	adds	r3, #36	; 0x24
  404e06:	4618      	mov	r0, r3
  404e08:	6839      	ldr	r1, [r7, #0]
  404e0a:	4b06      	ldr	r3, [pc, #24]	; (404e24 <vQueueWaitForMessageRestricted+0x5c>)
  404e0c:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  404e0e:	6878      	ldr	r0, [r7, #4]
  404e10:	4b05      	ldr	r3, [pc, #20]	; (404e28 <vQueueWaitForMessageRestricted+0x60>)
  404e12:	4798      	blx	r3
	}
  404e14:	3708      	adds	r7, #8
  404e16:	46bd      	mov	sp, r7
  404e18:	bd80      	pop	{r7, pc}
  404e1a:	bf00      	nop
  404e1c:	00404215 	.word	0x00404215
  404e20:	00404231 	.word	0x00404231
  404e24:	00405699 	.word	0x00405699
  404e28:	00404cb5 	.word	0x00404cb5

00404e2c <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  404e2c:	b590      	push	{r4, r7, lr}
  404e2e:	b08b      	sub	sp, #44	; 0x2c
  404e30:	af02      	add	r7, sp, #8
  404e32:	60f8      	str	r0, [r7, #12]
  404e34:	60b9      	str	r1, [r7, #8]
  404e36:	603b      	str	r3, [r7, #0]
  404e38:	4613      	mov	r3, r2
  404e3a:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  404e3c:	68fb      	ldr	r3, [r7, #12]
  404e3e:	2b00      	cmp	r3, #0
  404e40:	d103      	bne.n	404e4a <xTaskGenericCreate+0x1e>
  404e42:	4b5a      	ldr	r3, [pc, #360]	; (404fac <xTaskGenericCreate+0x180>)
  404e44:	4798      	blx	r3
  404e46:	bf00      	nop
  404e48:	e7fd      	b.n	404e46 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  404e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404e4c:	2b04      	cmp	r3, #4
  404e4e:	d903      	bls.n	404e58 <xTaskGenericCreate+0x2c>
  404e50:	4b56      	ldr	r3, [pc, #344]	; (404fac <xTaskGenericCreate+0x180>)
  404e52:	4798      	blx	r3
  404e54:	bf00      	nop
  404e56:	e7fd      	b.n	404e54 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  404e58:	88fb      	ldrh	r3, [r7, #6]
  404e5a:	4618      	mov	r0, r3
  404e5c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  404e5e:	4b54      	ldr	r3, [pc, #336]	; (404fb0 <xTaskGenericCreate+0x184>)
  404e60:	4798      	blx	r3
  404e62:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  404e64:	69bb      	ldr	r3, [r7, #24]
  404e66:	2b00      	cmp	r3, #0
  404e68:	f000 8088 	beq.w	404f7c <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  404e6c:	69bb      	ldr	r3, [r7, #24]
  404e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  404e70:	88fb      	ldrh	r3, [r7, #6]
  404e72:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  404e76:	3b01      	subs	r3, #1
  404e78:	009b      	lsls	r3, r3, #2
  404e7a:	4413      	add	r3, r2
  404e7c:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  404e7e:	697b      	ldr	r3, [r7, #20]
  404e80:	f023 0307 	bic.w	r3, r3, #7
  404e84:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  404e86:	697b      	ldr	r3, [r7, #20]
  404e88:	f003 0307 	and.w	r3, r3, #7
  404e8c:	2b00      	cmp	r3, #0
  404e8e:	d003      	beq.n	404e98 <xTaskGenericCreate+0x6c>
  404e90:	4b46      	ldr	r3, [pc, #280]	; (404fac <xTaskGenericCreate+0x180>)
  404e92:	4798      	blx	r3
  404e94:	bf00      	nop
  404e96:	e7fd      	b.n	404e94 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  404e98:	88fb      	ldrh	r3, [r7, #6]
  404e9a:	9300      	str	r3, [sp, #0]
  404e9c:	69b8      	ldr	r0, [r7, #24]
  404e9e:	68b9      	ldr	r1, [r7, #8]
  404ea0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  404ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  404ea4:	4c43      	ldr	r4, [pc, #268]	; (404fb4 <xTaskGenericCreate+0x188>)
  404ea6:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  404ea8:	6978      	ldr	r0, [r7, #20]
  404eaa:	68f9      	ldr	r1, [r7, #12]
  404eac:	683a      	ldr	r2, [r7, #0]
  404eae:	4b42      	ldr	r3, [pc, #264]	; (404fb8 <xTaskGenericCreate+0x18c>)
  404eb0:	4798      	blx	r3
  404eb2:	4602      	mov	r2, r0
  404eb4:	69bb      	ldr	r3, [r7, #24]
  404eb6:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  404eb8:	69bb      	ldr	r3, [r7, #24]
  404eba:	681b      	ldr	r3, [r3, #0]
  404ebc:	f003 0307 	and.w	r3, r3, #7
  404ec0:	2b00      	cmp	r3, #0
  404ec2:	d003      	beq.n	404ecc <xTaskGenericCreate+0xa0>
  404ec4:	4b39      	ldr	r3, [pc, #228]	; (404fac <xTaskGenericCreate+0x180>)
  404ec6:	4798      	blx	r3
  404ec8:	bf00      	nop
  404eca:	e7fd      	b.n	404ec8 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  404ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  404ece:	2b00      	cmp	r3, #0
  404ed0:	d002      	beq.n	404ed8 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  404ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  404ed4:	69ba      	ldr	r2, [r7, #24]
  404ed6:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  404ed8:	4b38      	ldr	r3, [pc, #224]	; (404fbc <xTaskGenericCreate+0x190>)
  404eda:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  404edc:	4b38      	ldr	r3, [pc, #224]	; (404fc0 <xTaskGenericCreate+0x194>)
  404ede:	681b      	ldr	r3, [r3, #0]
  404ee0:	1c5a      	adds	r2, r3, #1
  404ee2:	4b37      	ldr	r3, [pc, #220]	; (404fc0 <xTaskGenericCreate+0x194>)
  404ee4:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  404ee6:	4b37      	ldr	r3, [pc, #220]	; (404fc4 <xTaskGenericCreate+0x198>)
  404ee8:	681b      	ldr	r3, [r3, #0]
  404eea:	2b00      	cmp	r3, #0
  404eec:	d109      	bne.n	404f02 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  404eee:	4b35      	ldr	r3, [pc, #212]	; (404fc4 <xTaskGenericCreate+0x198>)
  404ef0:	69ba      	ldr	r2, [r7, #24]
  404ef2:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  404ef4:	4b32      	ldr	r3, [pc, #200]	; (404fc0 <xTaskGenericCreate+0x194>)
  404ef6:	681b      	ldr	r3, [r3, #0]
  404ef8:	2b01      	cmp	r3, #1
  404efa:	d10f      	bne.n	404f1c <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  404efc:	4b32      	ldr	r3, [pc, #200]	; (404fc8 <xTaskGenericCreate+0x19c>)
  404efe:	4798      	blx	r3
  404f00:	e00c      	b.n	404f1c <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  404f02:	4b32      	ldr	r3, [pc, #200]	; (404fcc <xTaskGenericCreate+0x1a0>)
  404f04:	681b      	ldr	r3, [r3, #0]
  404f06:	2b00      	cmp	r3, #0
  404f08:	d108      	bne.n	404f1c <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  404f0a:	4b2e      	ldr	r3, [pc, #184]	; (404fc4 <xTaskGenericCreate+0x198>)
  404f0c:	681b      	ldr	r3, [r3, #0]
  404f0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404f12:	429a      	cmp	r2, r3
  404f14:	d802      	bhi.n	404f1c <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  404f16:	4b2b      	ldr	r3, [pc, #172]	; (404fc4 <xTaskGenericCreate+0x198>)
  404f18:	69ba      	ldr	r2, [r7, #24]
  404f1a:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  404f1c:	69bb      	ldr	r3, [r7, #24]
  404f1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f20:	4b2b      	ldr	r3, [pc, #172]	; (404fd0 <xTaskGenericCreate+0x1a4>)
  404f22:	681b      	ldr	r3, [r3, #0]
  404f24:	429a      	cmp	r2, r3
  404f26:	d903      	bls.n	404f30 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  404f28:	69bb      	ldr	r3, [r7, #24]
  404f2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f2c:	4b28      	ldr	r3, [pc, #160]	; (404fd0 <xTaskGenericCreate+0x1a4>)
  404f2e:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  404f30:	4b28      	ldr	r3, [pc, #160]	; (404fd4 <xTaskGenericCreate+0x1a8>)
  404f32:	681a      	ldr	r2, [r3, #0]
  404f34:	69bb      	ldr	r3, [r7, #24]
  404f36:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  404f38:	4b26      	ldr	r3, [pc, #152]	; (404fd4 <xTaskGenericCreate+0x1a8>)
  404f3a:	681b      	ldr	r3, [r3, #0]
  404f3c:	1c5a      	adds	r2, r3, #1
  404f3e:	4b25      	ldr	r3, [pc, #148]	; (404fd4 <xTaskGenericCreate+0x1a8>)
  404f40:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  404f42:	69bb      	ldr	r3, [r7, #24]
  404f44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f46:	4b24      	ldr	r3, [pc, #144]	; (404fd8 <xTaskGenericCreate+0x1ac>)
  404f48:	681b      	ldr	r3, [r3, #0]
  404f4a:	429a      	cmp	r2, r3
  404f4c:	d903      	bls.n	404f56 <xTaskGenericCreate+0x12a>
  404f4e:	69bb      	ldr	r3, [r7, #24]
  404f50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f52:	4b21      	ldr	r3, [pc, #132]	; (404fd8 <xTaskGenericCreate+0x1ac>)
  404f54:	601a      	str	r2, [r3, #0]
  404f56:	69bb      	ldr	r3, [r7, #24]
  404f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f5a:	4613      	mov	r3, r2
  404f5c:	009b      	lsls	r3, r3, #2
  404f5e:	4413      	add	r3, r2
  404f60:	009b      	lsls	r3, r3, #2
  404f62:	4a1e      	ldr	r2, [pc, #120]	; (404fdc <xTaskGenericCreate+0x1b0>)
  404f64:	441a      	add	r2, r3
  404f66:	69bb      	ldr	r3, [r7, #24]
  404f68:	3304      	adds	r3, #4
  404f6a:	4610      	mov	r0, r2
  404f6c:	4619      	mov	r1, r3
  404f6e:	4b1c      	ldr	r3, [pc, #112]	; (404fe0 <xTaskGenericCreate+0x1b4>)
  404f70:	4798      	blx	r3

			xReturn = pdPASS;
  404f72:	2301      	movs	r3, #1
  404f74:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  404f76:	4b1b      	ldr	r3, [pc, #108]	; (404fe4 <xTaskGenericCreate+0x1b8>)
  404f78:	4798      	blx	r3
  404f7a:	e002      	b.n	404f82 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  404f7c:	f04f 33ff 	mov.w	r3, #4294967295
  404f80:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  404f82:	69fb      	ldr	r3, [r7, #28]
  404f84:	2b01      	cmp	r3, #1
  404f86:	d10b      	bne.n	404fa0 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  404f88:	4b10      	ldr	r3, [pc, #64]	; (404fcc <xTaskGenericCreate+0x1a0>)
  404f8a:	681b      	ldr	r3, [r3, #0]
  404f8c:	2b00      	cmp	r3, #0
  404f8e:	d007      	beq.n	404fa0 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  404f90:	4b0c      	ldr	r3, [pc, #48]	; (404fc4 <xTaskGenericCreate+0x198>)
  404f92:	681b      	ldr	r3, [r3, #0]
  404f94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  404f96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  404f98:	429a      	cmp	r2, r3
  404f9a:	d201      	bcs.n	404fa0 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  404f9c:	4b12      	ldr	r3, [pc, #72]	; (404fe8 <xTaskGenericCreate+0x1bc>)
  404f9e:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  404fa0:	69fb      	ldr	r3, [r7, #28]
}
  404fa2:	4618      	mov	r0, r3
  404fa4:	3724      	adds	r7, #36	; 0x24
  404fa6:	46bd      	mov	sp, r7
  404fa8:	bd90      	pop	{r4, r7, pc}
  404faa:	bf00      	nop
  404fac:	00404259 	.word	0x00404259
  404fb0:	00405ad9 	.word	0x00405ad9
  404fb4:	004058e9 	.word	0x004058e9
  404fb8:	00404135 	.word	0x00404135
  404fbc:	00404215 	.word	0x00404215
  404fc0:	2000369c 	.word	0x2000369c
  404fc4:	200035c4 	.word	0x200035c4
  404fc8:	0040595d 	.word	0x0040595d
  404fcc:	200036ac 	.word	0x200036ac
  404fd0:	200036a4 	.word	0x200036a4
  404fd4:	200036c0 	.word	0x200036c0
  404fd8:	200036a8 	.word	0x200036a8
  404fdc:	200035c8 	.word	0x200035c8
  404fe0:	00403f81 	.word	0x00403f81
  404fe4:	00404231 	.word	0x00404231
  404fe8:	004041fd 	.word	0x004041fd

00404fec <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  404fec:	b580      	push	{r7, lr}
  404fee:	b084      	sub	sp, #16
  404ff0:	af00      	add	r7, sp, #0
  404ff2:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  404ff4:	4b1e      	ldr	r3, [pc, #120]	; (405070 <vTaskDelete+0x84>)
  404ff6:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  404ff8:	4b1e      	ldr	r3, [pc, #120]	; (405074 <vTaskDelete+0x88>)
  404ffa:	681b      	ldr	r3, [r3, #0]
  404ffc:	687a      	ldr	r2, [r7, #4]
  404ffe:	429a      	cmp	r2, r3
  405000:	d101      	bne.n	405006 <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  405002:	2300      	movs	r3, #0
  405004:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  405006:	687b      	ldr	r3, [r7, #4]
  405008:	2b00      	cmp	r3, #0
  40500a:	d102      	bne.n	405012 <vTaskDelete+0x26>
  40500c:	4b19      	ldr	r3, [pc, #100]	; (405074 <vTaskDelete+0x88>)
  40500e:	681b      	ldr	r3, [r3, #0]
  405010:	e000      	b.n	405014 <vTaskDelete+0x28>
  405012:	687b      	ldr	r3, [r7, #4]
  405014:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405016:	68fb      	ldr	r3, [r7, #12]
  405018:	3304      	adds	r3, #4
  40501a:	4618      	mov	r0, r3
  40501c:	4b16      	ldr	r3, [pc, #88]	; (405078 <vTaskDelete+0x8c>)
  40501e:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  405020:	68fb      	ldr	r3, [r7, #12]
  405022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  405024:	2b00      	cmp	r3, #0
  405026:	d004      	beq.n	405032 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  405028:	68fb      	ldr	r3, [r7, #12]
  40502a:	3318      	adds	r3, #24
  40502c:	4618      	mov	r0, r3
  40502e:	4b12      	ldr	r3, [pc, #72]	; (405078 <vTaskDelete+0x8c>)
  405030:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  405032:	68fb      	ldr	r3, [r7, #12]
  405034:	3304      	adds	r3, #4
  405036:	4811      	ldr	r0, [pc, #68]	; (40507c <vTaskDelete+0x90>)
  405038:	4619      	mov	r1, r3
  40503a:	4b11      	ldr	r3, [pc, #68]	; (405080 <vTaskDelete+0x94>)
  40503c:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  40503e:	4b11      	ldr	r3, [pc, #68]	; (405084 <vTaskDelete+0x98>)
  405040:	681b      	ldr	r3, [r3, #0]
  405042:	1c5a      	adds	r2, r3, #1
  405044:	4b0f      	ldr	r3, [pc, #60]	; (405084 <vTaskDelete+0x98>)
  405046:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  405048:	4b0f      	ldr	r3, [pc, #60]	; (405088 <vTaskDelete+0x9c>)
  40504a:	681b      	ldr	r3, [r3, #0]
  40504c:	1c5a      	adds	r2, r3, #1
  40504e:	4b0e      	ldr	r3, [pc, #56]	; (405088 <vTaskDelete+0x9c>)
  405050:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  405052:	4b0e      	ldr	r3, [pc, #56]	; (40508c <vTaskDelete+0xa0>)
  405054:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  405056:	4b0e      	ldr	r3, [pc, #56]	; (405090 <vTaskDelete+0xa4>)
  405058:	681b      	ldr	r3, [r3, #0]
  40505a:	2b00      	cmp	r3, #0
  40505c:	d004      	beq.n	405068 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  40505e:	687b      	ldr	r3, [r7, #4]
  405060:	2b00      	cmp	r3, #0
  405062:	d101      	bne.n	405068 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  405064:	4b0b      	ldr	r3, [pc, #44]	; (405094 <vTaskDelete+0xa8>)
  405066:	4798      	blx	r3
			}
		}
	}
  405068:	3710      	adds	r7, #16
  40506a:	46bd      	mov	sp, r7
  40506c:	bd80      	pop	{r7, pc}
  40506e:	bf00      	nop
  405070:	00404215 	.word	0x00404215
  405074:	200035c4 	.word	0x200035c4
  405078:	00404041 	.word	0x00404041
  40507c:	20003670 	.word	0x20003670
  405080:	00403f81 	.word	0x00403f81
  405084:	20003684 	.word	0x20003684
  405088:	200036c0 	.word	0x200036c0
  40508c:	00404231 	.word	0x00404231
  405090:	200036ac 	.word	0x200036ac
  405094:	004041fd 	.word	0x004041fd

00405098 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  405098:	b580      	push	{r7, lr}
  40509a:	b084      	sub	sp, #16
  40509c:	af00      	add	r7, sp, #0
  40509e:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4050a0:	2300      	movs	r3, #0
  4050a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  4050a4:	687b      	ldr	r3, [r7, #4]
  4050a6:	2b00      	cmp	r3, #0
  4050a8:	d012      	beq.n	4050d0 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  4050aa:	4b0d      	ldr	r3, [pc, #52]	; (4050e0 <vTaskDelay+0x48>)
  4050ac:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4050ae:	4b0d      	ldr	r3, [pc, #52]	; (4050e4 <vTaskDelay+0x4c>)
  4050b0:	681a      	ldr	r2, [r3, #0]
  4050b2:	687b      	ldr	r3, [r7, #4]
  4050b4:	4413      	add	r3, r2
  4050b6:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4050b8:	4b0b      	ldr	r3, [pc, #44]	; (4050e8 <vTaskDelay+0x50>)
  4050ba:	681b      	ldr	r3, [r3, #0]
  4050bc:	3304      	adds	r3, #4
  4050be:	4618      	mov	r0, r3
  4050c0:	4b0a      	ldr	r3, [pc, #40]	; (4050ec <vTaskDelay+0x54>)
  4050c2:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4050c4:	68b8      	ldr	r0, [r7, #8]
  4050c6:	4b0a      	ldr	r3, [pc, #40]	; (4050f0 <vTaskDelay+0x58>)
  4050c8:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4050ca:	4b0a      	ldr	r3, [pc, #40]	; (4050f4 <vTaskDelay+0x5c>)
  4050cc:	4798      	blx	r3
  4050ce:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  4050d0:	68fb      	ldr	r3, [r7, #12]
  4050d2:	2b00      	cmp	r3, #0
  4050d4:	d101      	bne.n	4050da <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  4050d6:	4b08      	ldr	r3, [pc, #32]	; (4050f8 <vTaskDelay+0x60>)
  4050d8:	4798      	blx	r3
		}
	}
  4050da:	3710      	adds	r7, #16
  4050dc:	46bd      	mov	sp, r7
  4050de:	bd80      	pop	{r7, pc}
  4050e0:	0040517d 	.word	0x0040517d
  4050e4:	200036a0 	.word	0x200036a0
  4050e8:	200035c4 	.word	0x200035c4
  4050ec:	00404041 	.word	0x00404041
  4050f0:	00405a69 	.word	0x00405a69
  4050f4:	00405199 	.word	0x00405199
  4050f8:	004041fd 	.word	0x004041fd

004050fc <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4050fc:	b590      	push	{r4, r7, lr}
  4050fe:	b087      	sub	sp, #28
  405100:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  405102:	2300      	movs	r3, #0
  405104:	9300      	str	r3, [sp, #0]
  405106:	2300      	movs	r3, #0
  405108:	9301      	str	r3, [sp, #4]
  40510a:	2300      	movs	r3, #0
  40510c:	9302      	str	r3, [sp, #8]
  40510e:	2300      	movs	r3, #0
  405110:	9303      	str	r3, [sp, #12]
  405112:	4812      	ldr	r0, [pc, #72]	; (40515c <vTaskStartScheduler+0x60>)
  405114:	4912      	ldr	r1, [pc, #72]	; (405160 <vTaskStartScheduler+0x64>)
  405116:	2246      	movs	r2, #70	; 0x46
  405118:	2300      	movs	r3, #0
  40511a:	4c12      	ldr	r4, [pc, #72]	; (405164 <vTaskStartScheduler+0x68>)
  40511c:	47a0      	blx	r4
  40511e:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  405120:	687b      	ldr	r3, [r7, #4]
  405122:	2b01      	cmp	r3, #1
  405124:	d102      	bne.n	40512c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  405126:	4b10      	ldr	r3, [pc, #64]	; (405168 <vTaskStartScheduler+0x6c>)
  405128:	4798      	blx	r3
  40512a:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  40512c:	687b      	ldr	r3, [r7, #4]
  40512e:	2b01      	cmp	r3, #1
  405130:	d109      	bne.n	405146 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  405132:	4b0e      	ldr	r3, [pc, #56]	; (40516c <vTaskStartScheduler+0x70>)
  405134:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  405136:	4b0e      	ldr	r3, [pc, #56]	; (405170 <vTaskStartScheduler+0x74>)
  405138:	2201      	movs	r2, #1
  40513a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  40513c:	4b0d      	ldr	r3, [pc, #52]	; (405174 <vTaskStartScheduler+0x78>)
  40513e:	2200      	movs	r2, #0
  405140:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  405142:	4b0d      	ldr	r3, [pc, #52]	; (405178 <vTaskStartScheduler+0x7c>)
  405144:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  405146:	687b      	ldr	r3, [r7, #4]
  405148:	2b00      	cmp	r3, #0
  40514a:	d103      	bne.n	405154 <vTaskStartScheduler+0x58>
  40514c:	4b07      	ldr	r3, [pc, #28]	; (40516c <vTaskStartScheduler+0x70>)
  40514e:	4798      	blx	r3
  405150:	bf00      	nop
  405152:	e7fd      	b.n	405150 <vTaskStartScheduler+0x54>
}
  405154:	370c      	adds	r7, #12
  405156:	46bd      	mov	sp, r7
  405158:	bd90      	pop	{r4, r7, pc}
  40515a:	bf00      	nop
  40515c:	004058b9 	.word	0x004058b9
  405160:	0040f548 	.word	0x0040f548
  405164:	00404e2d 	.word	0x00404e2d
  405168:	00405ded 	.word	0x00405ded
  40516c:	00404259 	.word	0x00404259
  405170:	200036ac 	.word	0x200036ac
  405174:	200036a0 	.word	0x200036a0
  405178:	004041bd 	.word	0x004041bd

0040517c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  40517c:	b480      	push	{r7}
  40517e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  405180:	4b04      	ldr	r3, [pc, #16]	; (405194 <vTaskSuspendAll+0x18>)
  405182:	681b      	ldr	r3, [r3, #0]
  405184:	1c5a      	adds	r2, r3, #1
  405186:	4b03      	ldr	r3, [pc, #12]	; (405194 <vTaskSuspendAll+0x18>)
  405188:	601a      	str	r2, [r3, #0]
}
  40518a:	46bd      	mov	sp, r7
  40518c:	f85d 7b04 	ldr.w	r7, [sp], #4
  405190:	4770      	bx	lr
  405192:	bf00      	nop
  405194:	200036b0 	.word	0x200036b0

00405198 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  405198:	b590      	push	{r4, r7, lr}
  40519a:	b083      	sub	sp, #12
  40519c:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  40519e:	2300      	movs	r3, #0
  4051a0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  4051a2:	4b36      	ldr	r3, [pc, #216]	; (40527c <xTaskResumeAll+0xe4>)
  4051a4:	681b      	ldr	r3, [r3, #0]
  4051a6:	2b00      	cmp	r3, #0
  4051a8:	d103      	bne.n	4051b2 <xTaskResumeAll+0x1a>
  4051aa:	4b35      	ldr	r3, [pc, #212]	; (405280 <xTaskResumeAll+0xe8>)
  4051ac:	4798      	blx	r3
  4051ae:	bf00      	nop
  4051b0:	e7fd      	b.n	4051ae <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4051b2:	4b34      	ldr	r3, [pc, #208]	; (405284 <xTaskResumeAll+0xec>)
  4051b4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4051b6:	4b31      	ldr	r3, [pc, #196]	; (40527c <xTaskResumeAll+0xe4>)
  4051b8:	681b      	ldr	r3, [r3, #0]
  4051ba:	1e5a      	subs	r2, r3, #1
  4051bc:	4b2f      	ldr	r3, [pc, #188]	; (40527c <xTaskResumeAll+0xe4>)
  4051be:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4051c0:	4b2e      	ldr	r3, [pc, #184]	; (40527c <xTaskResumeAll+0xe4>)
  4051c2:	681b      	ldr	r3, [r3, #0]
  4051c4:	2b00      	cmp	r3, #0
  4051c6:	d152      	bne.n	40526e <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4051c8:	4b2f      	ldr	r3, [pc, #188]	; (405288 <xTaskResumeAll+0xf0>)
  4051ca:	681b      	ldr	r3, [r3, #0]
  4051cc:	2b00      	cmp	r3, #0
  4051ce:	d04e      	beq.n	40526e <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  4051d0:	2300      	movs	r3, #0
  4051d2:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4051d4:	e027      	b.n	405226 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4051d6:	4b2d      	ldr	r3, [pc, #180]	; (40528c <xTaskResumeAll+0xf4>)
  4051d8:	68db      	ldr	r3, [r3, #12]
  4051da:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4051dc:	f104 0318 	add.w	r3, r4, #24
  4051e0:	4618      	mov	r0, r3
  4051e2:	4b2b      	ldr	r3, [pc, #172]	; (405290 <xTaskResumeAll+0xf8>)
  4051e4:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4051e6:	1d23      	adds	r3, r4, #4
  4051e8:	4618      	mov	r0, r3
  4051ea:	4b29      	ldr	r3, [pc, #164]	; (405290 <xTaskResumeAll+0xf8>)
  4051ec:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4051ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4051f0:	4b28      	ldr	r3, [pc, #160]	; (405294 <xTaskResumeAll+0xfc>)
  4051f2:	681b      	ldr	r3, [r3, #0]
  4051f4:	429a      	cmp	r2, r3
  4051f6:	d902      	bls.n	4051fe <xTaskResumeAll+0x66>
  4051f8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4051fa:	4b26      	ldr	r3, [pc, #152]	; (405294 <xTaskResumeAll+0xfc>)
  4051fc:	601a      	str	r2, [r3, #0]
  4051fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405200:	4613      	mov	r3, r2
  405202:	009b      	lsls	r3, r3, #2
  405204:	4413      	add	r3, r2
  405206:	009b      	lsls	r3, r3, #2
  405208:	4a23      	ldr	r2, [pc, #140]	; (405298 <xTaskResumeAll+0x100>)
  40520a:	441a      	add	r2, r3
  40520c:	1d23      	adds	r3, r4, #4
  40520e:	4610      	mov	r0, r2
  405210:	4619      	mov	r1, r3
  405212:	4b22      	ldr	r3, [pc, #136]	; (40529c <xTaskResumeAll+0x104>)
  405214:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405216:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405218:	4b21      	ldr	r3, [pc, #132]	; (4052a0 <xTaskResumeAll+0x108>)
  40521a:	681b      	ldr	r3, [r3, #0]
  40521c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40521e:	429a      	cmp	r2, r3
  405220:	d301      	bcc.n	405226 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  405222:	2301      	movs	r3, #1
  405224:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  405226:	4b19      	ldr	r3, [pc, #100]	; (40528c <xTaskResumeAll+0xf4>)
  405228:	681b      	ldr	r3, [r3, #0]
  40522a:	2b00      	cmp	r3, #0
  40522c:	d1d3      	bne.n	4051d6 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40522e:	4b1d      	ldr	r3, [pc, #116]	; (4052a4 <xTaskResumeAll+0x10c>)
  405230:	681b      	ldr	r3, [r3, #0]
  405232:	2b00      	cmp	r3, #0
  405234:	d00d      	beq.n	405252 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405236:	e006      	b.n	405246 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  405238:	4b1b      	ldr	r3, [pc, #108]	; (4052a8 <xTaskResumeAll+0x110>)
  40523a:	4798      	blx	r3
						--uxMissedTicks;
  40523c:	4b19      	ldr	r3, [pc, #100]	; (4052a4 <xTaskResumeAll+0x10c>)
  40523e:	681b      	ldr	r3, [r3, #0]
  405240:	1e5a      	subs	r2, r3, #1
  405242:	4b18      	ldr	r3, [pc, #96]	; (4052a4 <xTaskResumeAll+0x10c>)
  405244:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405246:	4b17      	ldr	r3, [pc, #92]	; (4052a4 <xTaskResumeAll+0x10c>)
  405248:	681b      	ldr	r3, [r3, #0]
  40524a:	2b00      	cmp	r3, #0
  40524c:	d1f4      	bne.n	405238 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  40524e:	2301      	movs	r3, #1
  405250:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  405252:	683b      	ldr	r3, [r7, #0]
  405254:	2b01      	cmp	r3, #1
  405256:	d003      	beq.n	405260 <xTaskResumeAll+0xc8>
  405258:	4b14      	ldr	r3, [pc, #80]	; (4052ac <xTaskResumeAll+0x114>)
  40525a:	681b      	ldr	r3, [r3, #0]
  40525c:	2b01      	cmp	r3, #1
  40525e:	d106      	bne.n	40526e <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  405260:	2301      	movs	r3, #1
  405262:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  405264:	4b11      	ldr	r3, [pc, #68]	; (4052ac <xTaskResumeAll+0x114>)
  405266:	2200      	movs	r2, #0
  405268:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40526a:	4b11      	ldr	r3, [pc, #68]	; (4052b0 <xTaskResumeAll+0x118>)
  40526c:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40526e:	4b11      	ldr	r3, [pc, #68]	; (4052b4 <xTaskResumeAll+0x11c>)
  405270:	4798      	blx	r3

	return xAlreadyYielded;
  405272:	687b      	ldr	r3, [r7, #4]
}
  405274:	4618      	mov	r0, r3
  405276:	370c      	adds	r7, #12
  405278:	46bd      	mov	sp, r7
  40527a:	bd90      	pop	{r4, r7, pc}
  40527c:	200036b0 	.word	0x200036b0
  405280:	00404259 	.word	0x00404259
  405284:	00404215 	.word	0x00404215
  405288:	2000369c 	.word	0x2000369c
  40528c:	2000365c 	.word	0x2000365c
  405290:	00404041 	.word	0x00404041
  405294:	200036a8 	.word	0x200036a8
  405298:	200035c8 	.word	0x200035c8
  40529c:	00403f81 	.word	0x00403f81
  4052a0:	200035c4 	.word	0x200035c4
  4052a4:	200036b4 	.word	0x200036b4
  4052a8:	004053f1 	.word	0x004053f1
  4052ac:	200036b8 	.word	0x200036b8
  4052b0:	004041fd 	.word	0x004041fd
  4052b4:	00404231 	.word	0x00404231

004052b8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4052b8:	b580      	push	{r7, lr}
  4052ba:	b082      	sub	sp, #8
  4052bc:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4052be:	4b06      	ldr	r3, [pc, #24]	; (4052d8 <xTaskGetTickCount+0x20>)
  4052c0:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4052c2:	4b06      	ldr	r3, [pc, #24]	; (4052dc <xTaskGetTickCount+0x24>)
  4052c4:	681b      	ldr	r3, [r3, #0]
  4052c6:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4052c8:	4b05      	ldr	r3, [pc, #20]	; (4052e0 <xTaskGetTickCount+0x28>)
  4052ca:	4798      	blx	r3

	return xTicks;
  4052cc:	687b      	ldr	r3, [r7, #4]
}
  4052ce:	4618      	mov	r0, r3
  4052d0:	3708      	adds	r7, #8
  4052d2:	46bd      	mov	sp, r7
  4052d4:	bd80      	pop	{r7, pc}
  4052d6:	bf00      	nop
  4052d8:	00404215 	.word	0x00404215
  4052dc:	200036a0 	.word	0x200036a0
  4052e0:	00404231 	.word	0x00404231

004052e4 <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
  4052e4:	b480      	push	{r7}
  4052e6:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
  4052e8:	4b03      	ldr	r3, [pc, #12]	; (4052f8 <uxTaskGetNumberOfTasks+0x14>)
  4052ea:	681b      	ldr	r3, [r3, #0]
}
  4052ec:	4618      	mov	r0, r3
  4052ee:	46bd      	mov	sp, r7
  4052f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052f4:	4770      	bx	lr
  4052f6:	bf00      	nop
  4052f8:	2000369c 	.word	0x2000369c

004052fc <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
  4052fc:	b590      	push	{r4, r7, lr}
  4052fe:	b085      	sub	sp, #20
  405300:	af00      	add	r7, sp, #0
  405302:	6078      	str	r0, [r7, #4]
	unsigned portBASE_TYPE uxQueue;

		/* This is a VERY costly function that should be used for debug only.
		It leaves interrupts disabled for a LONG time. */

		vTaskSuspendAll();
  405304:	4b2f      	ldr	r3, [pc, #188]	; (4053c4 <vTaskList+0xc8>)
  405306:	4798      	blx	r3
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			*pcWriteBuffer = ( signed char ) 0x00;
  405308:	687b      	ldr	r3, [r7, #4]
  40530a:	2200      	movs	r2, #0
  40530c:	701a      	strb	r2, [r3, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  40530e:	687c      	ldr	r4, [r7, #4]
  405310:	4620      	mov	r0, r4
  405312:	4b2d      	ldr	r3, [pc, #180]	; (4053c8 <vTaskList+0xcc>)
  405314:	4798      	blx	r3
  405316:	4603      	mov	r3, r0
  405318:	4423      	add	r3, r4
  40531a:	4a2c      	ldr	r2, [pc, #176]	; (4053cc <vTaskList+0xd0>)
  40531c:	8811      	ldrh	r1, [r2, #0]
  40531e:	7892      	ldrb	r2, [r2, #2]
  405320:	8019      	strh	r1, [r3, #0]
  405322:	709a      	strb	r2, [r3, #2]

			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  405324:	4b2a      	ldr	r3, [pc, #168]	; (4053d0 <vTaskList+0xd4>)
  405326:	681b      	ldr	r3, [r3, #0]
  405328:	3301      	adds	r3, #1
  40532a:	60fb      	str	r3, [r7, #12]

			do
			{
				uxQueue--;
  40532c:	68fb      	ldr	r3, [r7, #12]
  40532e:	3b01      	subs	r3, #1
  405330:	60fb      	str	r3, [r7, #12]

				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  405332:	4928      	ldr	r1, [pc, #160]	; (4053d4 <vTaskList+0xd8>)
  405334:	68fa      	ldr	r2, [r7, #12]
  405336:	4613      	mov	r3, r2
  405338:	009b      	lsls	r3, r3, #2
  40533a:	4413      	add	r3, r2
  40533c:	009b      	lsls	r3, r3, #2
  40533e:	440b      	add	r3, r1
  405340:	681b      	ldr	r3, [r3, #0]
  405342:	2b00      	cmp	r3, #0
  405344:	d00b      	beq.n	40535e <vTaskList+0x62>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  405346:	68fa      	ldr	r2, [r7, #12]
  405348:	4613      	mov	r3, r2
  40534a:	009b      	lsls	r3, r3, #2
  40534c:	4413      	add	r3, r2
  40534e:	009b      	lsls	r3, r3, #2
  405350:	4a20      	ldr	r2, [pc, #128]	; (4053d4 <vTaskList+0xd8>)
  405352:	4413      	add	r3, r2
  405354:	6878      	ldr	r0, [r7, #4]
  405356:	4619      	mov	r1, r3
  405358:	2252      	movs	r2, #82	; 0x52
  40535a:	4b1f      	ldr	r3, [pc, #124]	; (4053d8 <vTaskList+0xdc>)
  40535c:	4798      	blx	r3
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  40535e:	68fb      	ldr	r3, [r7, #12]
  405360:	2b00      	cmp	r3, #0
  405362:	d1e3      	bne.n	40532c <vTaskList+0x30>

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  405364:	4b1d      	ldr	r3, [pc, #116]	; (4053dc <vTaskList+0xe0>)
  405366:	681b      	ldr	r3, [r3, #0]
  405368:	681b      	ldr	r3, [r3, #0]
  40536a:	2b00      	cmp	r3, #0
  40536c:	d006      	beq.n	40537c <vTaskList+0x80>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  40536e:	4b1b      	ldr	r3, [pc, #108]	; (4053dc <vTaskList+0xe0>)
  405370:	681b      	ldr	r3, [r3, #0]
  405372:	6878      	ldr	r0, [r7, #4]
  405374:	4619      	mov	r1, r3
  405376:	2242      	movs	r2, #66	; 0x42
  405378:	4b17      	ldr	r3, [pc, #92]	; (4053d8 <vTaskList+0xdc>)
  40537a:	4798      	blx	r3
			}

			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  40537c:	4b18      	ldr	r3, [pc, #96]	; (4053e0 <vTaskList+0xe4>)
  40537e:	681b      	ldr	r3, [r3, #0]
  405380:	681b      	ldr	r3, [r3, #0]
  405382:	2b00      	cmp	r3, #0
  405384:	d006      	beq.n	405394 <vTaskList+0x98>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  405386:	4b16      	ldr	r3, [pc, #88]	; (4053e0 <vTaskList+0xe4>)
  405388:	681b      	ldr	r3, [r3, #0]
  40538a:	6878      	ldr	r0, [r7, #4]
  40538c:	4619      	mov	r1, r3
  40538e:	2242      	movs	r2, #66	; 0x42
  405390:	4b11      	ldr	r3, [pc, #68]	; (4053d8 <vTaskList+0xdc>)
  405392:	4798      	blx	r3
			}

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( listLIST_IS_EMPTY( &xTasksWaitingTermination ) == pdFALSE )
  405394:	4b13      	ldr	r3, [pc, #76]	; (4053e4 <vTaskList+0xe8>)
  405396:	681b      	ldr	r3, [r3, #0]
  405398:	2b00      	cmp	r3, #0
  40539a:	d004      	beq.n	4053a6 <vTaskList+0xaa>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xTasksWaitingTermination, tskDELETED_CHAR );
  40539c:	6878      	ldr	r0, [r7, #4]
  40539e:	4911      	ldr	r1, [pc, #68]	; (4053e4 <vTaskList+0xe8>)
  4053a0:	2244      	movs	r2, #68	; 0x44
  4053a2:	4b0d      	ldr	r3, [pc, #52]	; (4053d8 <vTaskList+0xdc>)
  4053a4:	4798      	blx	r3
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  4053a6:	4b10      	ldr	r3, [pc, #64]	; (4053e8 <vTaskList+0xec>)
  4053a8:	681b      	ldr	r3, [r3, #0]
  4053aa:	2b00      	cmp	r3, #0
  4053ac:	d004      	beq.n	4053b8 <vTaskList+0xbc>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xSuspendedTaskList, tskSUSPENDED_CHAR );
  4053ae:	6878      	ldr	r0, [r7, #4]
  4053b0:	490d      	ldr	r1, [pc, #52]	; (4053e8 <vTaskList+0xec>)
  4053b2:	2253      	movs	r2, #83	; 0x53
  4053b4:	4b08      	ldr	r3, [pc, #32]	; (4053d8 <vTaskList+0xdc>)
  4053b6:	4798      	blx	r3
				}
			}
			#endif
		}
		xTaskResumeAll();
  4053b8:	4b0c      	ldr	r3, [pc, #48]	; (4053ec <vTaskList+0xf0>)
  4053ba:	4798      	blx	r3
	}
  4053bc:	3714      	adds	r7, #20
  4053be:	46bd      	mov	sp, r7
  4053c0:	bd90      	pop	{r4, r7, pc}
  4053c2:	bf00      	nop
  4053c4:	0040517d 	.word	0x0040517d
  4053c8:	00407d35 	.word	0x00407d35
  4053cc:	0040f550 	.word	0x0040f550
  4053d0:	200036a4 	.word	0x200036a4
  4053d4:	200035c8 	.word	0x200035c8
  4053d8:	00405b49 	.word	0x00405b49
  4053dc:	20003654 	.word	0x20003654
  4053e0:	20003658 	.word	0x20003658
  4053e4:	20003670 	.word	0x20003670
  4053e8:	20003688 	.word	0x20003688
  4053ec:	00405199 	.word	0x00405199

004053f0 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4053f0:	b580      	push	{r7, lr}
  4053f2:	b084      	sub	sp, #16
  4053f4:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4053f6:	4b48      	ldr	r3, [pc, #288]	; (405518 <vTaskIncrementTick+0x128>)
  4053f8:	681b      	ldr	r3, [r3, #0]
  4053fa:	2b00      	cmp	r3, #0
  4053fc:	d17c      	bne.n	4054f8 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  4053fe:	4b47      	ldr	r3, [pc, #284]	; (40551c <vTaskIncrementTick+0x12c>)
  405400:	681b      	ldr	r3, [r3, #0]
  405402:	1c5a      	adds	r2, r3, #1
  405404:	4b45      	ldr	r3, [pc, #276]	; (40551c <vTaskIncrementTick+0x12c>)
  405406:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  405408:	4b44      	ldr	r3, [pc, #272]	; (40551c <vTaskIncrementTick+0x12c>)
  40540a:	681b      	ldr	r3, [r3, #0]
  40540c:	2b00      	cmp	r3, #0
  40540e:	d12a      	bne.n	405466 <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  405410:	4b43      	ldr	r3, [pc, #268]	; (405520 <vTaskIncrementTick+0x130>)
  405412:	681b      	ldr	r3, [r3, #0]
  405414:	681b      	ldr	r3, [r3, #0]
  405416:	2b00      	cmp	r3, #0
  405418:	d003      	beq.n	405422 <vTaskIncrementTick+0x32>
  40541a:	4b42      	ldr	r3, [pc, #264]	; (405524 <vTaskIncrementTick+0x134>)
  40541c:	4798      	blx	r3
  40541e:	bf00      	nop
  405420:	e7fd      	b.n	40541e <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  405422:	4b3f      	ldr	r3, [pc, #252]	; (405520 <vTaskIncrementTick+0x130>)
  405424:	681b      	ldr	r3, [r3, #0]
  405426:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  405428:	4b3f      	ldr	r3, [pc, #252]	; (405528 <vTaskIncrementTick+0x138>)
  40542a:	681a      	ldr	r2, [r3, #0]
  40542c:	4b3c      	ldr	r3, [pc, #240]	; (405520 <vTaskIncrementTick+0x130>)
  40542e:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  405430:	4b3d      	ldr	r3, [pc, #244]	; (405528 <vTaskIncrementTick+0x138>)
  405432:	68fa      	ldr	r2, [r7, #12]
  405434:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  405436:	4b3d      	ldr	r3, [pc, #244]	; (40552c <vTaskIncrementTick+0x13c>)
  405438:	681b      	ldr	r3, [r3, #0]
  40543a:	1c5a      	adds	r2, r3, #1
  40543c:	4b3b      	ldr	r3, [pc, #236]	; (40552c <vTaskIncrementTick+0x13c>)
  40543e:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405440:	4b37      	ldr	r3, [pc, #220]	; (405520 <vTaskIncrementTick+0x130>)
  405442:	681b      	ldr	r3, [r3, #0]
  405444:	681b      	ldr	r3, [r3, #0]
  405446:	2b00      	cmp	r3, #0
  405448:	d104      	bne.n	405454 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40544a:	4b39      	ldr	r3, [pc, #228]	; (405530 <vTaskIncrementTick+0x140>)
  40544c:	f04f 32ff 	mov.w	r2, #4294967295
  405450:	601a      	str	r2, [r3, #0]
  405452:	e008      	b.n	405466 <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  405454:	4b32      	ldr	r3, [pc, #200]	; (405520 <vTaskIncrementTick+0x130>)
  405456:	681b      	ldr	r3, [r3, #0]
  405458:	68db      	ldr	r3, [r3, #12]
  40545a:	68db      	ldr	r3, [r3, #12]
  40545c:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40545e:	68bb      	ldr	r3, [r7, #8]
  405460:	685a      	ldr	r2, [r3, #4]
  405462:	4b33      	ldr	r3, [pc, #204]	; (405530 <vTaskIncrementTick+0x140>)
  405464:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  405466:	4b2d      	ldr	r3, [pc, #180]	; (40551c <vTaskIncrementTick+0x12c>)
  405468:	681a      	ldr	r2, [r3, #0]
  40546a:	4b31      	ldr	r3, [pc, #196]	; (405530 <vTaskIncrementTick+0x140>)
  40546c:	681b      	ldr	r3, [r3, #0]
  40546e:	429a      	cmp	r2, r3
  405470:	d341      	bcc.n	4054f6 <vTaskIncrementTick+0x106>
  405472:	4b2b      	ldr	r3, [pc, #172]	; (405520 <vTaskIncrementTick+0x130>)
  405474:	681b      	ldr	r3, [r3, #0]
  405476:	681b      	ldr	r3, [r3, #0]
  405478:	2b00      	cmp	r3, #0
  40547a:	d104      	bne.n	405486 <vTaskIncrementTick+0x96>
  40547c:	4b2c      	ldr	r3, [pc, #176]	; (405530 <vTaskIncrementTick+0x140>)
  40547e:	f04f 32ff 	mov.w	r2, #4294967295
  405482:	601a      	str	r2, [r3, #0]
  405484:	e037      	b.n	4054f6 <vTaskIncrementTick+0x106>
  405486:	4b26      	ldr	r3, [pc, #152]	; (405520 <vTaskIncrementTick+0x130>)
  405488:	681b      	ldr	r3, [r3, #0]
  40548a:	68db      	ldr	r3, [r3, #12]
  40548c:	68db      	ldr	r3, [r3, #12]
  40548e:	60bb      	str	r3, [r7, #8]
  405490:	68bb      	ldr	r3, [r7, #8]
  405492:	685b      	ldr	r3, [r3, #4]
  405494:	607b      	str	r3, [r7, #4]
  405496:	4b21      	ldr	r3, [pc, #132]	; (40551c <vTaskIncrementTick+0x12c>)
  405498:	681a      	ldr	r2, [r3, #0]
  40549a:	687b      	ldr	r3, [r7, #4]
  40549c:	429a      	cmp	r2, r3
  40549e:	d203      	bcs.n	4054a8 <vTaskIncrementTick+0xb8>
  4054a0:	4b23      	ldr	r3, [pc, #140]	; (405530 <vTaskIncrementTick+0x140>)
  4054a2:	687a      	ldr	r2, [r7, #4]
  4054a4:	601a      	str	r2, [r3, #0]
  4054a6:	e026      	b.n	4054f6 <vTaskIncrementTick+0x106>
  4054a8:	68bb      	ldr	r3, [r7, #8]
  4054aa:	3304      	adds	r3, #4
  4054ac:	4618      	mov	r0, r3
  4054ae:	4b21      	ldr	r3, [pc, #132]	; (405534 <vTaskIncrementTick+0x144>)
  4054b0:	4798      	blx	r3
  4054b2:	68bb      	ldr	r3, [r7, #8]
  4054b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4054b6:	2b00      	cmp	r3, #0
  4054b8:	d004      	beq.n	4054c4 <vTaskIncrementTick+0xd4>
  4054ba:	68bb      	ldr	r3, [r7, #8]
  4054bc:	3318      	adds	r3, #24
  4054be:	4618      	mov	r0, r3
  4054c0:	4b1c      	ldr	r3, [pc, #112]	; (405534 <vTaskIncrementTick+0x144>)
  4054c2:	4798      	blx	r3
  4054c4:	68bb      	ldr	r3, [r7, #8]
  4054c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4054c8:	4b1b      	ldr	r3, [pc, #108]	; (405538 <vTaskIncrementTick+0x148>)
  4054ca:	681b      	ldr	r3, [r3, #0]
  4054cc:	429a      	cmp	r2, r3
  4054ce:	d903      	bls.n	4054d8 <vTaskIncrementTick+0xe8>
  4054d0:	68bb      	ldr	r3, [r7, #8]
  4054d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4054d4:	4b18      	ldr	r3, [pc, #96]	; (405538 <vTaskIncrementTick+0x148>)
  4054d6:	601a      	str	r2, [r3, #0]
  4054d8:	68bb      	ldr	r3, [r7, #8]
  4054da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4054dc:	4613      	mov	r3, r2
  4054de:	009b      	lsls	r3, r3, #2
  4054e0:	4413      	add	r3, r2
  4054e2:	009b      	lsls	r3, r3, #2
  4054e4:	4a15      	ldr	r2, [pc, #84]	; (40553c <vTaskIncrementTick+0x14c>)
  4054e6:	441a      	add	r2, r3
  4054e8:	68bb      	ldr	r3, [r7, #8]
  4054ea:	3304      	adds	r3, #4
  4054ec:	4610      	mov	r0, r2
  4054ee:	4619      	mov	r1, r3
  4054f0:	4b13      	ldr	r3, [pc, #76]	; (405540 <vTaskIncrementTick+0x150>)
  4054f2:	4798      	blx	r3
  4054f4:	e7bd      	b.n	405472 <vTaskIncrementTick+0x82>
  4054f6:	e006      	b.n	405506 <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  4054f8:	4b12      	ldr	r3, [pc, #72]	; (405544 <vTaskIncrementTick+0x154>)
  4054fa:	681b      	ldr	r3, [r3, #0]
  4054fc:	1c5a      	adds	r2, r3, #1
  4054fe:	4b11      	ldr	r3, [pc, #68]	; (405544 <vTaskIncrementTick+0x154>)
  405500:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  405502:	4b11      	ldr	r3, [pc, #68]	; (405548 <vTaskIncrementTick+0x158>)
  405504:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  405506:	4b0f      	ldr	r3, [pc, #60]	; (405544 <vTaskIncrementTick+0x154>)
  405508:	681b      	ldr	r3, [r3, #0]
  40550a:	2b00      	cmp	r3, #0
  40550c:	d101      	bne.n	405512 <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  40550e:	4b0e      	ldr	r3, [pc, #56]	; (405548 <vTaskIncrementTick+0x158>)
  405510:	4798      	blx	r3
		}
	}
	#endif
}
  405512:	3710      	adds	r7, #16
  405514:	46bd      	mov	sp, r7
  405516:	bd80      	pop	{r7, pc}
  405518:	200036b0 	.word	0x200036b0
  40551c:	200036a0 	.word	0x200036a0
  405520:	20003654 	.word	0x20003654
  405524:	00404259 	.word	0x00404259
  405528:	20003658 	.word	0x20003658
  40552c:	200036bc 	.word	0x200036bc
  405530:	20000130 	.word	0x20000130
  405534:	00404041 	.word	0x00404041
  405538:	200036a8 	.word	0x200036a8
  40553c:	200035c8 	.word	0x200035c8
  405540:	00403f81 	.word	0x00403f81
  405544:	200036b4 	.word	0x200036b4
  405548:	00406c3d 	.word	0x00406c3d

0040554c <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  40554c:	b580      	push	{r7, lr}
  40554e:	b082      	sub	sp, #8
  405550:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  405552:	4b2a      	ldr	r3, [pc, #168]	; (4055fc <vTaskSwitchContext+0xb0>)
  405554:	681b      	ldr	r3, [r3, #0]
  405556:	2b00      	cmp	r3, #0
  405558:	d003      	beq.n	405562 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40555a:	4b29      	ldr	r3, [pc, #164]	; (405600 <vTaskSwitchContext+0xb4>)
  40555c:	2201      	movs	r2, #1
  40555e:	601a      	str	r2, [r3, #0]
  405560:	e048      	b.n	4055f4 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  405562:	4b28      	ldr	r3, [pc, #160]	; (405604 <vTaskSwitchContext+0xb8>)
  405564:	681b      	ldr	r3, [r3, #0]
  405566:	681a      	ldr	r2, [r3, #0]
  405568:	4b26      	ldr	r3, [pc, #152]	; (405604 <vTaskSwitchContext+0xb8>)
  40556a:	681b      	ldr	r3, [r3, #0]
  40556c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40556e:	429a      	cmp	r2, r3
  405570:	d809      	bhi.n	405586 <vTaskSwitchContext+0x3a>
  405572:	4b24      	ldr	r3, [pc, #144]	; (405604 <vTaskSwitchContext+0xb8>)
  405574:	681a      	ldr	r2, [r3, #0]
  405576:	4b23      	ldr	r3, [pc, #140]	; (405604 <vTaskSwitchContext+0xb8>)
  405578:	681b      	ldr	r3, [r3, #0]
  40557a:	3334      	adds	r3, #52	; 0x34
  40557c:	4610      	mov	r0, r2
  40557e:	4619      	mov	r1, r3
  405580:	4b21      	ldr	r3, [pc, #132]	; (405608 <vTaskSwitchContext+0xbc>)
  405582:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  405584:	e00d      	b.n	4055a2 <vTaskSwitchContext+0x56>
  405586:	e00c      	b.n	4055a2 <vTaskSwitchContext+0x56>
  405588:	4b20      	ldr	r3, [pc, #128]	; (40560c <vTaskSwitchContext+0xc0>)
  40558a:	681b      	ldr	r3, [r3, #0]
  40558c:	2b00      	cmp	r3, #0
  40558e:	d103      	bne.n	405598 <vTaskSwitchContext+0x4c>
  405590:	4b1f      	ldr	r3, [pc, #124]	; (405610 <vTaskSwitchContext+0xc4>)
  405592:	4798      	blx	r3
  405594:	bf00      	nop
  405596:	e7fd      	b.n	405594 <vTaskSwitchContext+0x48>
  405598:	4b1c      	ldr	r3, [pc, #112]	; (40560c <vTaskSwitchContext+0xc0>)
  40559a:	681b      	ldr	r3, [r3, #0]
  40559c:	1e5a      	subs	r2, r3, #1
  40559e:	4b1b      	ldr	r3, [pc, #108]	; (40560c <vTaskSwitchContext+0xc0>)
  4055a0:	601a      	str	r2, [r3, #0]
  4055a2:	4b1a      	ldr	r3, [pc, #104]	; (40560c <vTaskSwitchContext+0xc0>)
  4055a4:	681a      	ldr	r2, [r3, #0]
  4055a6:	491b      	ldr	r1, [pc, #108]	; (405614 <vTaskSwitchContext+0xc8>)
  4055a8:	4613      	mov	r3, r2
  4055aa:	009b      	lsls	r3, r3, #2
  4055ac:	4413      	add	r3, r2
  4055ae:	009b      	lsls	r3, r3, #2
  4055b0:	440b      	add	r3, r1
  4055b2:	681b      	ldr	r3, [r3, #0]
  4055b4:	2b00      	cmp	r3, #0
  4055b6:	d0e7      	beq.n	405588 <vTaskSwitchContext+0x3c>
  4055b8:	4b14      	ldr	r3, [pc, #80]	; (40560c <vTaskSwitchContext+0xc0>)
  4055ba:	681a      	ldr	r2, [r3, #0]
  4055bc:	4613      	mov	r3, r2
  4055be:	009b      	lsls	r3, r3, #2
  4055c0:	4413      	add	r3, r2
  4055c2:	009b      	lsls	r3, r3, #2
  4055c4:	4a13      	ldr	r2, [pc, #76]	; (405614 <vTaskSwitchContext+0xc8>)
  4055c6:	4413      	add	r3, r2
  4055c8:	607b      	str	r3, [r7, #4]
  4055ca:	687b      	ldr	r3, [r7, #4]
  4055cc:	685b      	ldr	r3, [r3, #4]
  4055ce:	685a      	ldr	r2, [r3, #4]
  4055d0:	687b      	ldr	r3, [r7, #4]
  4055d2:	605a      	str	r2, [r3, #4]
  4055d4:	687b      	ldr	r3, [r7, #4]
  4055d6:	685a      	ldr	r2, [r3, #4]
  4055d8:	687b      	ldr	r3, [r7, #4]
  4055da:	3308      	adds	r3, #8
  4055dc:	429a      	cmp	r2, r3
  4055de:	d104      	bne.n	4055ea <vTaskSwitchContext+0x9e>
  4055e0:	687b      	ldr	r3, [r7, #4]
  4055e2:	685b      	ldr	r3, [r3, #4]
  4055e4:	685a      	ldr	r2, [r3, #4]
  4055e6:	687b      	ldr	r3, [r7, #4]
  4055e8:	605a      	str	r2, [r3, #4]
  4055ea:	687b      	ldr	r3, [r7, #4]
  4055ec:	685b      	ldr	r3, [r3, #4]
  4055ee:	68da      	ldr	r2, [r3, #12]
  4055f0:	4b04      	ldr	r3, [pc, #16]	; (405604 <vTaskSwitchContext+0xb8>)
  4055f2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  4055f4:	3708      	adds	r7, #8
  4055f6:	46bd      	mov	sp, r7
  4055f8:	bd80      	pop	{r7, pc}
  4055fa:	bf00      	nop
  4055fc:	200036b0 	.word	0x200036b0
  405600:	200036b8 	.word	0x200036b8
  405604:	200035c4 	.word	0x200035c4
  405608:	00406c09 	.word	0x00406c09
  40560c:	200036a8 	.word	0x200036a8
  405610:	00404259 	.word	0x00404259
  405614:	200035c8 	.word	0x200035c8

00405618 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  405618:	b580      	push	{r7, lr}
  40561a:	b084      	sub	sp, #16
  40561c:	af00      	add	r7, sp, #0
  40561e:	6078      	str	r0, [r7, #4]
  405620:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  405622:	687b      	ldr	r3, [r7, #4]
  405624:	2b00      	cmp	r3, #0
  405626:	d103      	bne.n	405630 <vTaskPlaceOnEventList+0x18>
  405628:	4b13      	ldr	r3, [pc, #76]	; (405678 <vTaskPlaceOnEventList+0x60>)
  40562a:	4798      	blx	r3
  40562c:	bf00      	nop
  40562e:	e7fd      	b.n	40562c <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  405630:	4b12      	ldr	r3, [pc, #72]	; (40567c <vTaskPlaceOnEventList+0x64>)
  405632:	681b      	ldr	r3, [r3, #0]
  405634:	3318      	adds	r3, #24
  405636:	6878      	ldr	r0, [r7, #4]
  405638:	4619      	mov	r1, r3
  40563a:	4b11      	ldr	r3, [pc, #68]	; (405680 <vTaskPlaceOnEventList+0x68>)
  40563c:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  40563e:	4b0f      	ldr	r3, [pc, #60]	; (40567c <vTaskPlaceOnEventList+0x64>)
  405640:	681b      	ldr	r3, [r3, #0]
  405642:	3304      	adds	r3, #4
  405644:	4618      	mov	r0, r3
  405646:	4b0f      	ldr	r3, [pc, #60]	; (405684 <vTaskPlaceOnEventList+0x6c>)
  405648:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40564a:	683b      	ldr	r3, [r7, #0]
  40564c:	f1b3 3fff 	cmp.w	r3, #4294967295
  405650:	d107      	bne.n	405662 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405652:	4b0a      	ldr	r3, [pc, #40]	; (40567c <vTaskPlaceOnEventList+0x64>)
  405654:	681b      	ldr	r3, [r3, #0]
  405656:	3304      	adds	r3, #4
  405658:	480b      	ldr	r0, [pc, #44]	; (405688 <vTaskPlaceOnEventList+0x70>)
  40565a:	4619      	mov	r1, r3
  40565c:	4b0b      	ldr	r3, [pc, #44]	; (40568c <vTaskPlaceOnEventList+0x74>)
  40565e:	4798      	blx	r3
  405660:	e007      	b.n	405672 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  405662:	4b0b      	ldr	r3, [pc, #44]	; (405690 <vTaskPlaceOnEventList+0x78>)
  405664:	681a      	ldr	r2, [r3, #0]
  405666:	683b      	ldr	r3, [r7, #0]
  405668:	4413      	add	r3, r2
  40566a:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  40566c:	68f8      	ldr	r0, [r7, #12]
  40566e:	4b09      	ldr	r3, [pc, #36]	; (405694 <vTaskPlaceOnEventList+0x7c>)
  405670:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  405672:	3710      	adds	r7, #16
  405674:	46bd      	mov	sp, r7
  405676:	bd80      	pop	{r7, pc}
  405678:	00404259 	.word	0x00404259
  40567c:	200035c4 	.word	0x200035c4
  405680:	00403fd1 	.word	0x00403fd1
  405684:	00404041 	.word	0x00404041
  405688:	20003688 	.word	0x20003688
  40568c:	00403f81 	.word	0x00403f81
  405690:	200036a0 	.word	0x200036a0
  405694:	00405a69 	.word	0x00405a69

00405698 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  405698:	b580      	push	{r7, lr}
  40569a:	b084      	sub	sp, #16
  40569c:	af00      	add	r7, sp, #0
  40569e:	6078      	str	r0, [r7, #4]
  4056a0:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  4056a2:	687b      	ldr	r3, [r7, #4]
  4056a4:	2b00      	cmp	r3, #0
  4056a6:	d103      	bne.n	4056b0 <vTaskPlaceOnEventListRestricted+0x18>
  4056a8:	4b0d      	ldr	r3, [pc, #52]	; (4056e0 <vTaskPlaceOnEventListRestricted+0x48>)
  4056aa:	4798      	blx	r3
  4056ac:	bf00      	nop
  4056ae:	e7fd      	b.n	4056ac <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4056b0:	4b0c      	ldr	r3, [pc, #48]	; (4056e4 <vTaskPlaceOnEventListRestricted+0x4c>)
  4056b2:	681b      	ldr	r3, [r3, #0]
  4056b4:	3318      	adds	r3, #24
  4056b6:	6878      	ldr	r0, [r7, #4]
  4056b8:	4619      	mov	r1, r3
  4056ba:	4b0b      	ldr	r3, [pc, #44]	; (4056e8 <vTaskPlaceOnEventListRestricted+0x50>)
  4056bc:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4056be:	4b09      	ldr	r3, [pc, #36]	; (4056e4 <vTaskPlaceOnEventListRestricted+0x4c>)
  4056c0:	681b      	ldr	r3, [r3, #0]
  4056c2:	3304      	adds	r3, #4
  4056c4:	4618      	mov	r0, r3
  4056c6:	4b09      	ldr	r3, [pc, #36]	; (4056ec <vTaskPlaceOnEventListRestricted+0x54>)
  4056c8:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4056ca:	4b09      	ldr	r3, [pc, #36]	; (4056f0 <vTaskPlaceOnEventListRestricted+0x58>)
  4056cc:	681a      	ldr	r2, [r3, #0]
  4056ce:	683b      	ldr	r3, [r7, #0]
  4056d0:	4413      	add	r3, r2
  4056d2:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4056d4:	68f8      	ldr	r0, [r7, #12]
  4056d6:	4b07      	ldr	r3, [pc, #28]	; (4056f4 <vTaskPlaceOnEventListRestricted+0x5c>)
  4056d8:	4798      	blx	r3
	}
  4056da:	3710      	adds	r7, #16
  4056dc:	46bd      	mov	sp, r7
  4056de:	bd80      	pop	{r7, pc}
  4056e0:	00404259 	.word	0x00404259
  4056e4:	200035c4 	.word	0x200035c4
  4056e8:	00403f81 	.word	0x00403f81
  4056ec:	00404041 	.word	0x00404041
  4056f0:	200036a0 	.word	0x200036a0
  4056f4:	00405a69 	.word	0x00405a69

004056f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4056f8:	b580      	push	{r7, lr}
  4056fa:	b084      	sub	sp, #16
  4056fc:	af00      	add	r7, sp, #0
  4056fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  405700:	687b      	ldr	r3, [r7, #4]
  405702:	68db      	ldr	r3, [r3, #12]
  405704:	68db      	ldr	r3, [r3, #12]
  405706:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  405708:	68bb      	ldr	r3, [r7, #8]
  40570a:	2b00      	cmp	r3, #0
  40570c:	d103      	bne.n	405716 <xTaskRemoveFromEventList+0x1e>
  40570e:	4b21      	ldr	r3, [pc, #132]	; (405794 <xTaskRemoveFromEventList+0x9c>)
  405710:	4798      	blx	r3
  405712:	bf00      	nop
  405714:	e7fd      	b.n	405712 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  405716:	68bb      	ldr	r3, [r7, #8]
  405718:	3318      	adds	r3, #24
  40571a:	4618      	mov	r0, r3
  40571c:	4b1e      	ldr	r3, [pc, #120]	; (405798 <xTaskRemoveFromEventList+0xa0>)
  40571e:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405720:	4b1e      	ldr	r3, [pc, #120]	; (40579c <xTaskRemoveFromEventList+0xa4>)
  405722:	681b      	ldr	r3, [r3, #0]
  405724:	2b00      	cmp	r3, #0
  405726:	d11d      	bne.n	405764 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  405728:	68bb      	ldr	r3, [r7, #8]
  40572a:	3304      	adds	r3, #4
  40572c:	4618      	mov	r0, r3
  40572e:	4b1a      	ldr	r3, [pc, #104]	; (405798 <xTaskRemoveFromEventList+0xa0>)
  405730:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  405732:	68bb      	ldr	r3, [r7, #8]
  405734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405736:	4b1a      	ldr	r3, [pc, #104]	; (4057a0 <xTaskRemoveFromEventList+0xa8>)
  405738:	681b      	ldr	r3, [r3, #0]
  40573a:	429a      	cmp	r2, r3
  40573c:	d903      	bls.n	405746 <xTaskRemoveFromEventList+0x4e>
  40573e:	68bb      	ldr	r3, [r7, #8]
  405740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405742:	4b17      	ldr	r3, [pc, #92]	; (4057a0 <xTaskRemoveFromEventList+0xa8>)
  405744:	601a      	str	r2, [r3, #0]
  405746:	68bb      	ldr	r3, [r7, #8]
  405748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40574a:	4613      	mov	r3, r2
  40574c:	009b      	lsls	r3, r3, #2
  40574e:	4413      	add	r3, r2
  405750:	009b      	lsls	r3, r3, #2
  405752:	4a14      	ldr	r2, [pc, #80]	; (4057a4 <xTaskRemoveFromEventList+0xac>)
  405754:	441a      	add	r2, r3
  405756:	68bb      	ldr	r3, [r7, #8]
  405758:	3304      	adds	r3, #4
  40575a:	4610      	mov	r0, r2
  40575c:	4619      	mov	r1, r3
  40575e:	4b12      	ldr	r3, [pc, #72]	; (4057a8 <xTaskRemoveFromEventList+0xb0>)
  405760:	4798      	blx	r3
  405762:	e005      	b.n	405770 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  405764:	68bb      	ldr	r3, [r7, #8]
  405766:	3318      	adds	r3, #24
  405768:	4810      	ldr	r0, [pc, #64]	; (4057ac <xTaskRemoveFromEventList+0xb4>)
  40576a:	4619      	mov	r1, r3
  40576c:	4b0e      	ldr	r3, [pc, #56]	; (4057a8 <xTaskRemoveFromEventList+0xb0>)
  40576e:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405770:	68bb      	ldr	r3, [r7, #8]
  405772:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405774:	4b0e      	ldr	r3, [pc, #56]	; (4057b0 <xTaskRemoveFromEventList+0xb8>)
  405776:	681b      	ldr	r3, [r3, #0]
  405778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40577a:	429a      	cmp	r2, r3
  40577c:	d302      	bcc.n	405784 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  40577e:	2301      	movs	r3, #1
  405780:	60fb      	str	r3, [r7, #12]
  405782:	e001      	b.n	405788 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  405784:	2300      	movs	r3, #0
  405786:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  405788:	68fb      	ldr	r3, [r7, #12]
}
  40578a:	4618      	mov	r0, r3
  40578c:	3710      	adds	r7, #16
  40578e:	46bd      	mov	sp, r7
  405790:	bd80      	pop	{r7, pc}
  405792:	bf00      	nop
  405794:	00404259 	.word	0x00404259
  405798:	00404041 	.word	0x00404041
  40579c:	200036b0 	.word	0x200036b0
  4057a0:	200036a8 	.word	0x200036a8
  4057a4:	200035c8 	.word	0x200035c8
  4057a8:	00403f81 	.word	0x00403f81
  4057ac:	2000365c 	.word	0x2000365c
  4057b0:	200035c4 	.word	0x200035c4

004057b4 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  4057b4:	b580      	push	{r7, lr}
  4057b6:	b082      	sub	sp, #8
  4057b8:	af00      	add	r7, sp, #0
  4057ba:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4057bc:	687b      	ldr	r3, [r7, #4]
  4057be:	2b00      	cmp	r3, #0
  4057c0:	d103      	bne.n	4057ca <vTaskSetTimeOutState+0x16>
  4057c2:	4b07      	ldr	r3, [pc, #28]	; (4057e0 <vTaskSetTimeOutState+0x2c>)
  4057c4:	4798      	blx	r3
  4057c6:	bf00      	nop
  4057c8:	e7fd      	b.n	4057c6 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4057ca:	4b06      	ldr	r3, [pc, #24]	; (4057e4 <vTaskSetTimeOutState+0x30>)
  4057cc:	681a      	ldr	r2, [r3, #0]
  4057ce:	687b      	ldr	r3, [r7, #4]
  4057d0:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4057d2:	4b05      	ldr	r3, [pc, #20]	; (4057e8 <vTaskSetTimeOutState+0x34>)
  4057d4:	681a      	ldr	r2, [r3, #0]
  4057d6:	687b      	ldr	r3, [r7, #4]
  4057d8:	605a      	str	r2, [r3, #4]
}
  4057da:	3708      	adds	r7, #8
  4057dc:	46bd      	mov	sp, r7
  4057de:	bd80      	pop	{r7, pc}
  4057e0:	00404259 	.word	0x00404259
  4057e4:	200036bc 	.word	0x200036bc
  4057e8:	200036a0 	.word	0x200036a0

004057ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  4057ec:	b580      	push	{r7, lr}
  4057ee:	b084      	sub	sp, #16
  4057f0:	af00      	add	r7, sp, #0
  4057f2:	6078      	str	r0, [r7, #4]
  4057f4:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  4057f6:	687b      	ldr	r3, [r7, #4]
  4057f8:	2b00      	cmp	r3, #0
  4057fa:	d103      	bne.n	405804 <xTaskCheckForTimeOut+0x18>
  4057fc:	4b22      	ldr	r3, [pc, #136]	; (405888 <xTaskCheckForTimeOut+0x9c>)
  4057fe:	4798      	blx	r3
  405800:	bf00      	nop
  405802:	e7fd      	b.n	405800 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  405804:	683b      	ldr	r3, [r7, #0]
  405806:	2b00      	cmp	r3, #0
  405808:	d103      	bne.n	405812 <xTaskCheckForTimeOut+0x26>
  40580a:	4b1f      	ldr	r3, [pc, #124]	; (405888 <xTaskCheckForTimeOut+0x9c>)
  40580c:	4798      	blx	r3
  40580e:	bf00      	nop
  405810:	e7fd      	b.n	40580e <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  405812:	4b1e      	ldr	r3, [pc, #120]	; (40588c <xTaskCheckForTimeOut+0xa0>)
  405814:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  405816:	683b      	ldr	r3, [r7, #0]
  405818:	681b      	ldr	r3, [r3, #0]
  40581a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40581e:	d102      	bne.n	405826 <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  405820:	2300      	movs	r3, #0
  405822:	60fb      	str	r3, [r7, #12]
  405824:	e029      	b.n	40587a <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  405826:	687b      	ldr	r3, [r7, #4]
  405828:	681a      	ldr	r2, [r3, #0]
  40582a:	4b19      	ldr	r3, [pc, #100]	; (405890 <xTaskCheckForTimeOut+0xa4>)
  40582c:	681b      	ldr	r3, [r3, #0]
  40582e:	429a      	cmp	r2, r3
  405830:	d008      	beq.n	405844 <xTaskCheckForTimeOut+0x58>
  405832:	687b      	ldr	r3, [r7, #4]
  405834:	685a      	ldr	r2, [r3, #4]
  405836:	4b17      	ldr	r3, [pc, #92]	; (405894 <xTaskCheckForTimeOut+0xa8>)
  405838:	681b      	ldr	r3, [r3, #0]
  40583a:	429a      	cmp	r2, r3
  40583c:	d802      	bhi.n	405844 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  40583e:	2301      	movs	r3, #1
  405840:	60fb      	str	r3, [r7, #12]
  405842:	e01a      	b.n	40587a <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  405844:	4b13      	ldr	r3, [pc, #76]	; (405894 <xTaskCheckForTimeOut+0xa8>)
  405846:	681a      	ldr	r2, [r3, #0]
  405848:	687b      	ldr	r3, [r7, #4]
  40584a:	685b      	ldr	r3, [r3, #4]
  40584c:	1ad2      	subs	r2, r2, r3
  40584e:	683b      	ldr	r3, [r7, #0]
  405850:	681b      	ldr	r3, [r3, #0]
  405852:	429a      	cmp	r2, r3
  405854:	d20f      	bcs.n	405876 <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  405856:	683b      	ldr	r3, [r7, #0]
  405858:	681a      	ldr	r2, [r3, #0]
  40585a:	687b      	ldr	r3, [r7, #4]
  40585c:	6859      	ldr	r1, [r3, #4]
  40585e:	4b0d      	ldr	r3, [pc, #52]	; (405894 <xTaskCheckForTimeOut+0xa8>)
  405860:	681b      	ldr	r3, [r3, #0]
  405862:	1acb      	subs	r3, r1, r3
  405864:	441a      	add	r2, r3
  405866:	683b      	ldr	r3, [r7, #0]
  405868:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  40586a:	6878      	ldr	r0, [r7, #4]
  40586c:	4b0a      	ldr	r3, [pc, #40]	; (405898 <xTaskCheckForTimeOut+0xac>)
  40586e:	4798      	blx	r3
			xReturn = pdFALSE;
  405870:	2300      	movs	r3, #0
  405872:	60fb      	str	r3, [r7, #12]
  405874:	e001      	b.n	40587a <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  405876:	2301      	movs	r3, #1
  405878:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  40587a:	4b08      	ldr	r3, [pc, #32]	; (40589c <xTaskCheckForTimeOut+0xb0>)
  40587c:	4798      	blx	r3

	return xReturn;
  40587e:	68fb      	ldr	r3, [r7, #12]
}
  405880:	4618      	mov	r0, r3
  405882:	3710      	adds	r7, #16
  405884:	46bd      	mov	sp, r7
  405886:	bd80      	pop	{r7, pc}
  405888:	00404259 	.word	0x00404259
  40588c:	00404215 	.word	0x00404215
  405890:	200036bc 	.word	0x200036bc
  405894:	200036a0 	.word	0x200036a0
  405898:	004057b5 	.word	0x004057b5
  40589c:	00404231 	.word	0x00404231

004058a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  4058a0:	b480      	push	{r7}
  4058a2:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  4058a4:	4b03      	ldr	r3, [pc, #12]	; (4058b4 <vTaskMissedYield+0x14>)
  4058a6:	2201      	movs	r2, #1
  4058a8:	601a      	str	r2, [r3, #0]
}
  4058aa:	46bd      	mov	sp, r7
  4058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4058b0:	4770      	bx	lr
  4058b2:	bf00      	nop
  4058b4:	200036b8 	.word	0x200036b8

004058b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  4058b8:	b580      	push	{r7, lr}
  4058ba:	b082      	sub	sp, #8
  4058bc:	af00      	add	r7, sp, #0
  4058be:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  4058c0:	4b05      	ldr	r3, [pc, #20]	; (4058d8 <prvIdleTask+0x20>)
  4058c2:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  4058c4:	4b05      	ldr	r3, [pc, #20]	; (4058dc <prvIdleTask+0x24>)
  4058c6:	681b      	ldr	r3, [r3, #0]
  4058c8:	2b01      	cmp	r3, #1
  4058ca:	d901      	bls.n	4058d0 <prvIdleTask+0x18>
			{
				taskYIELD();
  4058cc:	4b04      	ldr	r3, [pc, #16]	; (4058e0 <prvIdleTask+0x28>)
  4058ce:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  4058d0:	4b04      	ldr	r3, [pc, #16]	; (4058e4 <prvIdleTask+0x2c>)
  4058d2:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  4058d4:	e7f4      	b.n	4058c0 <prvIdleTask+0x8>
  4058d6:	bf00      	nop
  4058d8:	004059dd 	.word	0x004059dd
  4058dc:	200035c8 	.word	0x200035c8
  4058e0:	004041fd 	.word	0x004041fd
  4058e4:	00406c31 	.word	0x00406c31

004058e8 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  4058e8:	b580      	push	{r7, lr}
  4058ea:	b084      	sub	sp, #16
  4058ec:	af00      	add	r7, sp, #0
  4058ee:	60f8      	str	r0, [r7, #12]
  4058f0:	60b9      	str	r1, [r7, #8]
  4058f2:	607a      	str	r2, [r7, #4]
  4058f4:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  4058f6:	68fb      	ldr	r3, [r7, #12]
  4058f8:	3334      	adds	r3, #52	; 0x34
  4058fa:	4618      	mov	r0, r3
  4058fc:	68b9      	ldr	r1, [r7, #8]
  4058fe:	220a      	movs	r2, #10
  405900:	4b14      	ldr	r3, [pc, #80]	; (405954 <prvInitialiseTCBVariables+0x6c>)
  405902:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  405904:	68fb      	ldr	r3, [r7, #12]
  405906:	2200      	movs	r2, #0
  405908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  40590c:	687b      	ldr	r3, [r7, #4]
  40590e:	2b04      	cmp	r3, #4
  405910:	d901      	bls.n	405916 <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  405912:	2304      	movs	r3, #4
  405914:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  405916:	68fb      	ldr	r3, [r7, #12]
  405918:	687a      	ldr	r2, [r7, #4]
  40591a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  40591c:	68fb      	ldr	r3, [r7, #12]
  40591e:	687a      	ldr	r2, [r7, #4]
  405920:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  405922:	68fb      	ldr	r3, [r7, #12]
  405924:	3304      	adds	r3, #4
  405926:	4618      	mov	r0, r3
  405928:	4b0b      	ldr	r3, [pc, #44]	; (405958 <prvInitialiseTCBVariables+0x70>)
  40592a:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  40592c:	68fb      	ldr	r3, [r7, #12]
  40592e:	3318      	adds	r3, #24
  405930:	4618      	mov	r0, r3
  405932:	4b09      	ldr	r3, [pc, #36]	; (405958 <prvInitialiseTCBVariables+0x70>)
  405934:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  405936:	68fb      	ldr	r3, [r7, #12]
  405938:	68fa      	ldr	r2, [r7, #12]
  40593a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  40593c:	687b      	ldr	r3, [r7, #4]
  40593e:	f1c3 0205 	rsb	r2, r3, #5
  405942:	68fb      	ldr	r3, [r7, #12]
  405944:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  405946:	68fb      	ldr	r3, [r7, #12]
  405948:	68fa      	ldr	r2, [r7, #12]
  40594a:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  40594c:	3710      	adds	r7, #16
  40594e:	46bd      	mov	sp, r7
  405950:	bd80      	pop	{r7, pc}
  405952:	bf00      	nop
  405954:	00407d95 	.word	0x00407d95
  405958:	00403f69 	.word	0x00403f69

0040595c <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  40595c:	b580      	push	{r7, lr}
  40595e:	b082      	sub	sp, #8
  405960:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  405962:	2300      	movs	r3, #0
  405964:	607b      	str	r3, [r7, #4]
  405966:	e00c      	b.n	405982 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  405968:	687a      	ldr	r2, [r7, #4]
  40596a:	4613      	mov	r3, r2
  40596c:	009b      	lsls	r3, r3, #2
  40596e:	4413      	add	r3, r2
  405970:	009b      	lsls	r3, r3, #2
  405972:	4a11      	ldr	r2, [pc, #68]	; (4059b8 <prvInitialiseTaskLists+0x5c>)
  405974:	4413      	add	r3, r2
  405976:	4618      	mov	r0, r3
  405978:	4b10      	ldr	r3, [pc, #64]	; (4059bc <prvInitialiseTaskLists+0x60>)
  40597a:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  40597c:	687b      	ldr	r3, [r7, #4]
  40597e:	3301      	adds	r3, #1
  405980:	607b      	str	r3, [r7, #4]
  405982:	687b      	ldr	r3, [r7, #4]
  405984:	2b04      	cmp	r3, #4
  405986:	d9ef      	bls.n	405968 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  405988:	480d      	ldr	r0, [pc, #52]	; (4059c0 <prvInitialiseTaskLists+0x64>)
  40598a:	4b0c      	ldr	r3, [pc, #48]	; (4059bc <prvInitialiseTaskLists+0x60>)
  40598c:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  40598e:	480d      	ldr	r0, [pc, #52]	; (4059c4 <prvInitialiseTaskLists+0x68>)
  405990:	4b0a      	ldr	r3, [pc, #40]	; (4059bc <prvInitialiseTaskLists+0x60>)
  405992:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  405994:	480c      	ldr	r0, [pc, #48]	; (4059c8 <prvInitialiseTaskLists+0x6c>)
  405996:	4b09      	ldr	r3, [pc, #36]	; (4059bc <prvInitialiseTaskLists+0x60>)
  405998:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  40599a:	480c      	ldr	r0, [pc, #48]	; (4059cc <prvInitialiseTaskLists+0x70>)
  40599c:	4b07      	ldr	r3, [pc, #28]	; (4059bc <prvInitialiseTaskLists+0x60>)
  40599e:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  4059a0:	480b      	ldr	r0, [pc, #44]	; (4059d0 <prvInitialiseTaskLists+0x74>)
  4059a2:	4b06      	ldr	r3, [pc, #24]	; (4059bc <prvInitialiseTaskLists+0x60>)
  4059a4:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  4059a6:	4b0b      	ldr	r3, [pc, #44]	; (4059d4 <prvInitialiseTaskLists+0x78>)
  4059a8:	4a05      	ldr	r2, [pc, #20]	; (4059c0 <prvInitialiseTaskLists+0x64>)
  4059aa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  4059ac:	4b0a      	ldr	r3, [pc, #40]	; (4059d8 <prvInitialiseTaskLists+0x7c>)
  4059ae:	4a05      	ldr	r2, [pc, #20]	; (4059c4 <prvInitialiseTaskLists+0x68>)
  4059b0:	601a      	str	r2, [r3, #0]
}
  4059b2:	3708      	adds	r7, #8
  4059b4:	46bd      	mov	sp, r7
  4059b6:	bd80      	pop	{r7, pc}
  4059b8:	200035c8 	.word	0x200035c8
  4059bc:	00403f29 	.word	0x00403f29
  4059c0:	2000362c 	.word	0x2000362c
  4059c4:	20003640 	.word	0x20003640
  4059c8:	2000365c 	.word	0x2000365c
  4059cc:	20003670 	.word	0x20003670
  4059d0:	20003688 	.word	0x20003688
  4059d4:	20003654 	.word	0x20003654
  4059d8:	20003658 	.word	0x20003658

004059dc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  4059dc:	b580      	push	{r7, lr}
  4059de:	b082      	sub	sp, #8
  4059e0:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  4059e2:	e028      	b.n	405a36 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  4059e4:	4b17      	ldr	r3, [pc, #92]	; (405a44 <prvCheckTasksWaitingTermination+0x68>)
  4059e6:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4059e8:	4b17      	ldr	r3, [pc, #92]	; (405a48 <prvCheckTasksWaitingTermination+0x6c>)
  4059ea:	681b      	ldr	r3, [r3, #0]
  4059ec:	2b00      	cmp	r3, #0
  4059ee:	bf14      	ite	ne
  4059f0:	2300      	movne	r3, #0
  4059f2:	2301      	moveq	r3, #1
  4059f4:	b2db      	uxtb	r3, r3
  4059f6:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  4059f8:	4b14      	ldr	r3, [pc, #80]	; (405a4c <prvCheckTasksWaitingTermination+0x70>)
  4059fa:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  4059fc:	687b      	ldr	r3, [r7, #4]
  4059fe:	2b00      	cmp	r3, #0
  405a00:	d119      	bne.n	405a36 <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  405a02:	4b13      	ldr	r3, [pc, #76]	; (405a50 <prvCheckTasksWaitingTermination+0x74>)
  405a04:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  405a06:	4b10      	ldr	r3, [pc, #64]	; (405a48 <prvCheckTasksWaitingTermination+0x6c>)
  405a08:	68db      	ldr	r3, [r3, #12]
  405a0a:	68db      	ldr	r3, [r3, #12]
  405a0c:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  405a0e:	683b      	ldr	r3, [r7, #0]
  405a10:	3304      	adds	r3, #4
  405a12:	4618      	mov	r0, r3
  405a14:	4b0f      	ldr	r3, [pc, #60]	; (405a54 <prvCheckTasksWaitingTermination+0x78>)
  405a16:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  405a18:	4b0f      	ldr	r3, [pc, #60]	; (405a58 <prvCheckTasksWaitingTermination+0x7c>)
  405a1a:	681b      	ldr	r3, [r3, #0]
  405a1c:	1e5a      	subs	r2, r3, #1
  405a1e:	4b0e      	ldr	r3, [pc, #56]	; (405a58 <prvCheckTasksWaitingTermination+0x7c>)
  405a20:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  405a22:	4b0e      	ldr	r3, [pc, #56]	; (405a5c <prvCheckTasksWaitingTermination+0x80>)
  405a24:	681b      	ldr	r3, [r3, #0]
  405a26:	1e5a      	subs	r2, r3, #1
  405a28:	4b0c      	ldr	r3, [pc, #48]	; (405a5c <prvCheckTasksWaitingTermination+0x80>)
  405a2a:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  405a2c:	4b0c      	ldr	r3, [pc, #48]	; (405a60 <prvCheckTasksWaitingTermination+0x84>)
  405a2e:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  405a30:	6838      	ldr	r0, [r7, #0]
  405a32:	4b0c      	ldr	r3, [pc, #48]	; (405a64 <prvCheckTasksWaitingTermination+0x88>)
  405a34:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  405a36:	4b09      	ldr	r3, [pc, #36]	; (405a5c <prvCheckTasksWaitingTermination+0x80>)
  405a38:	681b      	ldr	r3, [r3, #0]
  405a3a:	2b00      	cmp	r3, #0
  405a3c:	d1d2      	bne.n	4059e4 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  405a3e:	3708      	adds	r7, #8
  405a40:	46bd      	mov	sp, r7
  405a42:	bd80      	pop	{r7, pc}
  405a44:	0040517d 	.word	0x0040517d
  405a48:	20003670 	.word	0x20003670
  405a4c:	00405199 	.word	0x00405199
  405a50:	00404215 	.word	0x00404215
  405a54:	00404041 	.word	0x00404041
  405a58:	2000369c 	.word	0x2000369c
  405a5c:	20003684 	.word	0x20003684
  405a60:	00404231 	.word	0x00404231
  405a64:	00405c39 	.word	0x00405c39

00405a68 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  405a68:	b580      	push	{r7, lr}
  405a6a:	b082      	sub	sp, #8
  405a6c:	af00      	add	r7, sp, #0
  405a6e:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  405a70:	4b13      	ldr	r3, [pc, #76]	; (405ac0 <prvAddCurrentTaskToDelayedList+0x58>)
  405a72:	681b      	ldr	r3, [r3, #0]
  405a74:	687a      	ldr	r2, [r7, #4]
  405a76:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  405a78:	4b12      	ldr	r3, [pc, #72]	; (405ac4 <prvAddCurrentTaskToDelayedList+0x5c>)
  405a7a:	681b      	ldr	r3, [r3, #0]
  405a7c:	687a      	ldr	r2, [r7, #4]
  405a7e:	429a      	cmp	r2, r3
  405a80:	d209      	bcs.n	405a96 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405a82:	4b11      	ldr	r3, [pc, #68]	; (405ac8 <prvAddCurrentTaskToDelayedList+0x60>)
  405a84:	681a      	ldr	r2, [r3, #0]
  405a86:	4b0e      	ldr	r3, [pc, #56]	; (405ac0 <prvAddCurrentTaskToDelayedList+0x58>)
  405a88:	681b      	ldr	r3, [r3, #0]
  405a8a:	3304      	adds	r3, #4
  405a8c:	4610      	mov	r0, r2
  405a8e:	4619      	mov	r1, r3
  405a90:	4b0e      	ldr	r3, [pc, #56]	; (405acc <prvAddCurrentTaskToDelayedList+0x64>)
  405a92:	4798      	blx	r3
  405a94:	e010      	b.n	405ab8 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405a96:	4b0e      	ldr	r3, [pc, #56]	; (405ad0 <prvAddCurrentTaskToDelayedList+0x68>)
  405a98:	681a      	ldr	r2, [r3, #0]
  405a9a:	4b09      	ldr	r3, [pc, #36]	; (405ac0 <prvAddCurrentTaskToDelayedList+0x58>)
  405a9c:	681b      	ldr	r3, [r3, #0]
  405a9e:	3304      	adds	r3, #4
  405aa0:	4610      	mov	r0, r2
  405aa2:	4619      	mov	r1, r3
  405aa4:	4b09      	ldr	r3, [pc, #36]	; (405acc <prvAddCurrentTaskToDelayedList+0x64>)
  405aa6:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  405aa8:	4b0a      	ldr	r3, [pc, #40]	; (405ad4 <prvAddCurrentTaskToDelayedList+0x6c>)
  405aaa:	681b      	ldr	r3, [r3, #0]
  405aac:	687a      	ldr	r2, [r7, #4]
  405aae:	429a      	cmp	r2, r3
  405ab0:	d202      	bcs.n	405ab8 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  405ab2:	4b08      	ldr	r3, [pc, #32]	; (405ad4 <prvAddCurrentTaskToDelayedList+0x6c>)
  405ab4:	687a      	ldr	r2, [r7, #4]
  405ab6:	601a      	str	r2, [r3, #0]
		}
	}
}
  405ab8:	3708      	adds	r7, #8
  405aba:	46bd      	mov	sp, r7
  405abc:	bd80      	pop	{r7, pc}
  405abe:	bf00      	nop
  405ac0:	200035c4 	.word	0x200035c4
  405ac4:	200036a0 	.word	0x200036a0
  405ac8:	20003658 	.word	0x20003658
  405acc:	00403fd1 	.word	0x00403fd1
  405ad0:	20003654 	.word	0x20003654
  405ad4:	20000130 	.word	0x20000130

00405ad8 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  405ad8:	b580      	push	{r7, lr}
  405ada:	b084      	sub	sp, #16
  405adc:	af00      	add	r7, sp, #0
  405ade:	4603      	mov	r3, r0
  405ae0:	6039      	str	r1, [r7, #0]
  405ae2:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  405ae4:	204c      	movs	r0, #76	; 0x4c
  405ae6:	4b15      	ldr	r3, [pc, #84]	; (405b3c <prvAllocateTCBAndStack+0x64>)
  405ae8:	4798      	blx	r3
  405aea:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  405aec:	68fb      	ldr	r3, [r7, #12]
  405aee:	2b00      	cmp	r3, #0
  405af0:	d01f      	beq.n	405b32 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  405af2:	683b      	ldr	r3, [r7, #0]
  405af4:	2b00      	cmp	r3, #0
  405af6:	d106      	bne.n	405b06 <prvAllocateTCBAndStack+0x2e>
  405af8:	88fb      	ldrh	r3, [r7, #6]
  405afa:	009b      	lsls	r3, r3, #2
  405afc:	4618      	mov	r0, r3
  405afe:	4b0f      	ldr	r3, [pc, #60]	; (405b3c <prvAllocateTCBAndStack+0x64>)
  405b00:	4798      	blx	r3
  405b02:	4603      	mov	r3, r0
  405b04:	e000      	b.n	405b08 <prvAllocateTCBAndStack+0x30>
  405b06:	683b      	ldr	r3, [r7, #0]
  405b08:	68fa      	ldr	r2, [r7, #12]
  405b0a:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  405b0c:	68fb      	ldr	r3, [r7, #12]
  405b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405b10:	2b00      	cmp	r3, #0
  405b12:	d105      	bne.n	405b20 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  405b14:	68f8      	ldr	r0, [r7, #12]
  405b16:	4b0a      	ldr	r3, [pc, #40]	; (405b40 <prvAllocateTCBAndStack+0x68>)
  405b18:	4798      	blx	r3
			pxNewTCB = NULL;
  405b1a:	2300      	movs	r3, #0
  405b1c:	60fb      	str	r3, [r7, #12]
  405b1e:	e008      	b.n	405b32 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  405b20:	68fb      	ldr	r3, [r7, #12]
  405b22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405b24:	88fb      	ldrh	r3, [r7, #6]
  405b26:	009b      	lsls	r3, r3, #2
  405b28:	4610      	mov	r0, r2
  405b2a:	21a5      	movs	r1, #165	; 0xa5
  405b2c:	461a      	mov	r2, r3
  405b2e:	4b05      	ldr	r3, [pc, #20]	; (405b44 <prvAllocateTCBAndStack+0x6c>)
  405b30:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  405b32:	68fb      	ldr	r3, [r7, #12]
}
  405b34:	4618      	mov	r0, r3
  405b36:	3710      	adds	r7, #16
  405b38:	46bd      	mov	sp, r7
  405b3a:	bd80      	pop	{r7, pc}
  405b3c:	0040430d 	.word	0x0040430d
  405b40:	00404409 	.word	0x00404409
  405b44:	00407a3d 	.word	0x00407a3d

00405b48 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  405b48:	b590      	push	{r4, r7, lr}
  405b4a:	b08f      	sub	sp, #60	; 0x3c
  405b4c:	af04      	add	r7, sp, #16
  405b4e:	60f8      	str	r0, [r7, #12]
  405b50:	60b9      	str	r1, [r7, #8]
  405b52:	4613      	mov	r3, r2
  405b54:	71fb      	strb	r3, [r7, #7]
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;
	PRIVILEGED_DATA static char pcStatusString[ configMAX_TASK_NAME_LEN + 30 ];

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  405b56:	68bb      	ldr	r3, [r7, #8]
  405b58:	627b      	str	r3, [r7, #36]	; 0x24
  405b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b5c:	685b      	ldr	r3, [r3, #4]
  405b5e:	685a      	ldr	r2, [r3, #4]
  405b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b62:	605a      	str	r2, [r3, #4]
  405b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b66:	685a      	ldr	r2, [r3, #4]
  405b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b6a:	3308      	adds	r3, #8
  405b6c:	429a      	cmp	r2, r3
  405b6e:	d104      	bne.n	405b7a <prvListTaskWithinSingleList+0x32>
  405b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b72:	685b      	ldr	r3, [r3, #4]
  405b74:	685a      	ldr	r2, [r3, #4]
  405b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b78:	605a      	str	r2, [r3, #4]
  405b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405b7c:	685b      	ldr	r3, [r3, #4]
  405b7e:	68db      	ldr	r3, [r3, #12]
  405b80:	623b      	str	r3, [r7, #32]
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  405b82:	68bb      	ldr	r3, [r7, #8]
  405b84:	61fb      	str	r3, [r7, #28]
  405b86:	69fb      	ldr	r3, [r7, #28]
  405b88:	685b      	ldr	r3, [r3, #4]
  405b8a:	685a      	ldr	r2, [r3, #4]
  405b8c:	69fb      	ldr	r3, [r7, #28]
  405b8e:	605a      	str	r2, [r3, #4]
  405b90:	69fb      	ldr	r3, [r7, #28]
  405b92:	685a      	ldr	r2, [r3, #4]
  405b94:	69fb      	ldr	r3, [r7, #28]
  405b96:	3308      	adds	r3, #8
  405b98:	429a      	cmp	r2, r3
  405b9a:	d104      	bne.n	405ba6 <prvListTaskWithinSingleList+0x5e>
  405b9c:	69fb      	ldr	r3, [r7, #28]
  405b9e:	685b      	ldr	r3, [r3, #4]
  405ba0:	685a      	ldr	r2, [r3, #4]
  405ba2:	69fb      	ldr	r3, [r7, #28]
  405ba4:	605a      	str	r2, [r3, #4]
  405ba6:	69fb      	ldr	r3, [r7, #28]
  405ba8:	685b      	ldr	r3, [r3, #4]
  405baa:	68db      	ldr	r3, [r3, #12]
  405bac:	61bb      	str	r3, [r7, #24]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  405bae:	69bb      	ldr	r3, [r7, #24]
  405bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405bb2:	4618      	mov	r0, r3
  405bb4:	4b0f      	ldr	r3, [pc, #60]	; (405bf4 <prvListTaskWithinSingleList+0xac>)
  405bb6:	4798      	blx	r3
  405bb8:	4603      	mov	r3, r0
  405bba:	82fb      	strh	r3, [r7, #22]
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, ( unsigned int ) usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  405bbc:	69bb      	ldr	r3, [r7, #24]
  405bbe:	f103 0234 	add.w	r2, r3, #52	; 0x34
  405bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  405bc6:	69b9      	ldr	r1, [r7, #24]
  405bc8:	6acc      	ldr	r4, [r1, #44]	; 0x2c
  405bca:	8af8      	ldrh	r0, [r7, #22]
  405bcc:	69b9      	ldr	r1, [r7, #24]
  405bce:	6c09      	ldr	r1, [r1, #64]	; 0x40
  405bd0:	9400      	str	r4, [sp, #0]
  405bd2:	9001      	str	r0, [sp, #4]
  405bd4:	9102      	str	r1, [sp, #8]
  405bd6:	4808      	ldr	r0, [pc, #32]	; (405bf8 <prvListTaskWithinSingleList+0xb0>)
  405bd8:	4908      	ldr	r1, [pc, #32]	; (405bfc <prvListTaskWithinSingleList+0xb4>)
  405bda:	4c09      	ldr	r4, [pc, #36]	; (405c00 <prvListTaskWithinSingleList+0xb8>)
  405bdc:	47a0      	blx	r4
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  405bde:	68f8      	ldr	r0, [r7, #12]
  405be0:	4905      	ldr	r1, [pc, #20]	; (405bf8 <prvListTaskWithinSingleList+0xb0>)
  405be2:	4b08      	ldr	r3, [pc, #32]	; (405c04 <prvListTaskWithinSingleList+0xbc>)
  405be4:	4798      	blx	r3

		} while( pxNextTCB != pxFirstTCB );
  405be6:	69ba      	ldr	r2, [r7, #24]
  405be8:	6a3b      	ldr	r3, [r7, #32]
  405bea:	429a      	cmp	r2, r3
  405bec:	d1c9      	bne.n	405b82 <prvListTaskWithinSingleList+0x3a>
	}
  405bee:	372c      	adds	r7, #44	; 0x2c
  405bf0:	46bd      	mov	sp, r7
  405bf2:	bd90      	pop	{r4, r7, pc}
  405bf4:	00405c09 	.word	0x00405c09
  405bf8:	200036c4 	.word	0x200036c4
  405bfc:	0040f554 	.word	0x0040f554
  405c00:	00407be1 	.word	0x00407be1
  405c04:	00407c2d 	.word	0x00407c2d

00405c08 <usTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
  405c08:	b490      	push	{r4, r7}
  405c0a:	b082      	sub	sp, #8
  405c0c:	af00      	add	r7, sp, #0
  405c0e:	6078      	str	r0, [r7, #4]
	register unsigned short usCount = 0U;
  405c10:	2400      	movs	r4, #0

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  405c12:	e005      	b.n	405c20 <usTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
  405c14:	687b      	ldr	r3, [r7, #4]
  405c16:	3301      	adds	r3, #1
  405c18:	607b      	str	r3, [r7, #4]
			usCount++;
  405c1a:	4623      	mov	r3, r4
  405c1c:	3301      	adds	r3, #1
  405c1e:	b29c      	uxth	r4, r3

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0U;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  405c20:	687b      	ldr	r3, [r7, #4]
  405c22:	781b      	ldrb	r3, [r3, #0]
  405c24:	2ba5      	cmp	r3, #165	; 0xa5
  405c26:	d0f5      	beq.n	405c14 <usTaskCheckFreeStackSpace+0xc>
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
		}

		usCount /= sizeof( portSTACK_TYPE );
  405c28:	08a3      	lsrs	r3, r4, #2
  405c2a:	b29c      	uxth	r4, r3

		return usCount;
  405c2c:	4623      	mov	r3, r4
	}
  405c2e:	4618      	mov	r0, r3
  405c30:	3708      	adds	r7, #8
  405c32:	46bd      	mov	sp, r7
  405c34:	bc90      	pop	{r4, r7}
  405c36:	4770      	bx	lr

00405c38 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  405c38:	b580      	push	{r7, lr}
  405c3a:	b082      	sub	sp, #8
  405c3c:	af00      	add	r7, sp, #0
  405c3e:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  405c40:	687b      	ldr	r3, [r7, #4]
  405c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405c44:	4618      	mov	r0, r3
  405c46:	4b04      	ldr	r3, [pc, #16]	; (405c58 <prvDeleteTCB+0x20>)
  405c48:	4798      	blx	r3
		vPortFree( pxTCB );
  405c4a:	6878      	ldr	r0, [r7, #4]
  405c4c:	4b02      	ldr	r3, [pc, #8]	; (405c58 <prvDeleteTCB+0x20>)
  405c4e:	4798      	blx	r3
	}
  405c50:	3708      	adds	r7, #8
  405c52:	46bd      	mov	sp, r7
  405c54:	bd80      	pop	{r7, pc}
  405c56:	bf00      	nop
  405c58:	00404409 	.word	0x00404409

00405c5c <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  405c5c:	b480      	push	{r7}
  405c5e:	b083      	sub	sp, #12
  405c60:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  405c62:	4b05      	ldr	r3, [pc, #20]	; (405c78 <xTaskGetCurrentTaskHandle+0x1c>)
  405c64:	681b      	ldr	r3, [r3, #0]
  405c66:	607b      	str	r3, [r7, #4]

		return xReturn;
  405c68:	687b      	ldr	r3, [r7, #4]
	}
  405c6a:	4618      	mov	r0, r3
  405c6c:	370c      	adds	r7, #12
  405c6e:	46bd      	mov	sp, r7
  405c70:	f85d 7b04 	ldr.w	r7, [sp], #4
  405c74:	4770      	bx	lr
  405c76:	bf00      	nop
  405c78:	200035c4 	.word	0x200035c4

00405c7c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  405c7c:	b480      	push	{r7}
  405c7e:	b083      	sub	sp, #12
  405c80:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  405c82:	4b0b      	ldr	r3, [pc, #44]	; (405cb0 <xTaskGetSchedulerState+0x34>)
  405c84:	681b      	ldr	r3, [r3, #0]
  405c86:	2b00      	cmp	r3, #0
  405c88:	d102      	bne.n	405c90 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  405c8a:	2300      	movs	r3, #0
  405c8c:	607b      	str	r3, [r7, #4]
  405c8e:	e008      	b.n	405ca2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405c90:	4b08      	ldr	r3, [pc, #32]	; (405cb4 <xTaskGetSchedulerState+0x38>)
  405c92:	681b      	ldr	r3, [r3, #0]
  405c94:	2b00      	cmp	r3, #0
  405c96:	d102      	bne.n	405c9e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  405c98:	2301      	movs	r3, #1
  405c9a:	607b      	str	r3, [r7, #4]
  405c9c:	e001      	b.n	405ca2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  405c9e:	2302      	movs	r3, #2
  405ca0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  405ca2:	687b      	ldr	r3, [r7, #4]
	}
  405ca4:	4618      	mov	r0, r3
  405ca6:	370c      	adds	r7, #12
  405ca8:	46bd      	mov	sp, r7
  405caa:	f85d 7b04 	ldr.w	r7, [sp], #4
  405cae:	4770      	bx	lr
  405cb0:	200036ac 	.word	0x200036ac
  405cb4:	200036b0 	.word	0x200036b0

00405cb8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  405cb8:	b580      	push	{r7, lr}
  405cba:	b084      	sub	sp, #16
  405cbc:	af00      	add	r7, sp, #0
  405cbe:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  405cc0:	687b      	ldr	r3, [r7, #4]
  405cc2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  405cc4:	687b      	ldr	r3, [r7, #4]
  405cc6:	2b00      	cmp	r3, #0
  405cc8:	d041      	beq.n	405d4e <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  405cca:	68fb      	ldr	r3, [r7, #12]
  405ccc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405cce:	4b21      	ldr	r3, [pc, #132]	; (405d54 <vTaskPriorityInherit+0x9c>)
  405cd0:	681b      	ldr	r3, [r3, #0]
  405cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405cd4:	429a      	cmp	r2, r3
  405cd6:	d23a      	bcs.n	405d4e <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  405cd8:	4b1e      	ldr	r3, [pc, #120]	; (405d54 <vTaskPriorityInherit+0x9c>)
  405cda:	681b      	ldr	r3, [r3, #0]
  405cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405cde:	f1c3 0205 	rsb	r2, r3, #5
  405ce2:	68fb      	ldr	r3, [r7, #12]
  405ce4:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  405ce6:	68fb      	ldr	r3, [r7, #12]
  405ce8:	6959      	ldr	r1, [r3, #20]
  405cea:	68fb      	ldr	r3, [r7, #12]
  405cec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405cee:	4613      	mov	r3, r2
  405cf0:	009b      	lsls	r3, r3, #2
  405cf2:	4413      	add	r3, r2
  405cf4:	009b      	lsls	r3, r3, #2
  405cf6:	4a18      	ldr	r2, [pc, #96]	; (405d58 <vTaskPriorityInherit+0xa0>)
  405cf8:	4413      	add	r3, r2
  405cfa:	4299      	cmp	r1, r3
  405cfc:	d122      	bne.n	405d44 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405cfe:	68fb      	ldr	r3, [r7, #12]
  405d00:	3304      	adds	r3, #4
  405d02:	4618      	mov	r0, r3
  405d04:	4b15      	ldr	r3, [pc, #84]	; (405d5c <vTaskPriorityInherit+0xa4>)
  405d06:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405d08:	4b12      	ldr	r3, [pc, #72]	; (405d54 <vTaskPriorityInherit+0x9c>)
  405d0a:	681b      	ldr	r3, [r3, #0]
  405d0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d0e:	68fb      	ldr	r3, [r7, #12]
  405d10:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  405d12:	68fb      	ldr	r3, [r7, #12]
  405d14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d16:	4b12      	ldr	r3, [pc, #72]	; (405d60 <vTaskPriorityInherit+0xa8>)
  405d18:	681b      	ldr	r3, [r3, #0]
  405d1a:	429a      	cmp	r2, r3
  405d1c:	d903      	bls.n	405d26 <vTaskPriorityInherit+0x6e>
  405d1e:	68fb      	ldr	r3, [r7, #12]
  405d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d22:	4b0f      	ldr	r3, [pc, #60]	; (405d60 <vTaskPriorityInherit+0xa8>)
  405d24:	601a      	str	r2, [r3, #0]
  405d26:	68fb      	ldr	r3, [r7, #12]
  405d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d2a:	4613      	mov	r3, r2
  405d2c:	009b      	lsls	r3, r3, #2
  405d2e:	4413      	add	r3, r2
  405d30:	009b      	lsls	r3, r3, #2
  405d32:	4a09      	ldr	r2, [pc, #36]	; (405d58 <vTaskPriorityInherit+0xa0>)
  405d34:	441a      	add	r2, r3
  405d36:	68fb      	ldr	r3, [r7, #12]
  405d38:	3304      	adds	r3, #4
  405d3a:	4610      	mov	r0, r2
  405d3c:	4619      	mov	r1, r3
  405d3e:	4b09      	ldr	r3, [pc, #36]	; (405d64 <vTaskPriorityInherit+0xac>)
  405d40:	4798      	blx	r3
  405d42:	e004      	b.n	405d4e <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  405d44:	4b03      	ldr	r3, [pc, #12]	; (405d54 <vTaskPriorityInherit+0x9c>)
  405d46:	681b      	ldr	r3, [r3, #0]
  405d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d4a:	68fb      	ldr	r3, [r7, #12]
  405d4c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  405d4e:	3710      	adds	r7, #16
  405d50:	46bd      	mov	sp, r7
  405d52:	bd80      	pop	{r7, pc}
  405d54:	200035c4 	.word	0x200035c4
  405d58:	200035c8 	.word	0x200035c8
  405d5c:	00404041 	.word	0x00404041
  405d60:	200036a8 	.word	0x200036a8
  405d64:	00403f81 	.word	0x00403f81

00405d68 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  405d68:	b580      	push	{r7, lr}
  405d6a:	b084      	sub	sp, #16
  405d6c:	af00      	add	r7, sp, #0
  405d6e:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  405d70:	687b      	ldr	r3, [r7, #4]
  405d72:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  405d74:	687b      	ldr	r3, [r7, #4]
  405d76:	2b00      	cmp	r3, #0
  405d78:	d02c      	beq.n	405dd4 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  405d7a:	68fb      	ldr	r3, [r7, #12]
  405d7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405d7e:	68fb      	ldr	r3, [r7, #12]
  405d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405d82:	429a      	cmp	r2, r3
  405d84:	d026      	beq.n	405dd4 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405d86:	68fb      	ldr	r3, [r7, #12]
  405d88:	3304      	adds	r3, #4
  405d8a:	4618      	mov	r0, r3
  405d8c:	4b13      	ldr	r3, [pc, #76]	; (405ddc <vTaskPriorityDisinherit+0x74>)
  405d8e:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  405d90:	68fb      	ldr	r3, [r7, #12]
  405d92:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  405d94:	68fb      	ldr	r3, [r7, #12]
  405d96:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  405d98:	68fb      	ldr	r3, [r7, #12]
  405d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405d9c:	f1c3 0205 	rsb	r2, r3, #5
  405da0:	68fb      	ldr	r3, [r7, #12]
  405da2:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  405da4:	68fb      	ldr	r3, [r7, #12]
  405da6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405da8:	4b0d      	ldr	r3, [pc, #52]	; (405de0 <vTaskPriorityDisinherit+0x78>)
  405daa:	681b      	ldr	r3, [r3, #0]
  405dac:	429a      	cmp	r2, r3
  405dae:	d903      	bls.n	405db8 <vTaskPriorityDisinherit+0x50>
  405db0:	68fb      	ldr	r3, [r7, #12]
  405db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405db4:	4b0a      	ldr	r3, [pc, #40]	; (405de0 <vTaskPriorityDisinherit+0x78>)
  405db6:	601a      	str	r2, [r3, #0]
  405db8:	68fb      	ldr	r3, [r7, #12]
  405dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405dbc:	4613      	mov	r3, r2
  405dbe:	009b      	lsls	r3, r3, #2
  405dc0:	4413      	add	r3, r2
  405dc2:	009b      	lsls	r3, r3, #2
  405dc4:	4a07      	ldr	r2, [pc, #28]	; (405de4 <vTaskPriorityDisinherit+0x7c>)
  405dc6:	441a      	add	r2, r3
  405dc8:	68fb      	ldr	r3, [r7, #12]
  405dca:	3304      	adds	r3, #4
  405dcc:	4610      	mov	r0, r2
  405dce:	4619      	mov	r1, r3
  405dd0:	4b05      	ldr	r3, [pc, #20]	; (405de8 <vTaskPriorityDisinherit+0x80>)
  405dd2:	4798      	blx	r3
			}
		}
	}
  405dd4:	3710      	adds	r7, #16
  405dd6:	46bd      	mov	sp, r7
  405dd8:	bd80      	pop	{r7, pc}
  405dda:	bf00      	nop
  405ddc:	00404041 	.word	0x00404041
  405de0:	200036a8 	.word	0x200036a8
  405de4:	200035c8 	.word	0x200035c8
  405de8:	00403f81 	.word	0x00403f81

00405dec <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  405dec:	b590      	push	{r4, r7, lr}
  405dee:	b087      	sub	sp, #28
  405df0:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  405df2:	2300      	movs	r3, #0
  405df4:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  405df6:	4b10      	ldr	r3, [pc, #64]	; (405e38 <xTimerCreateTimerTask+0x4c>)
  405df8:	4798      	blx	r3

	if( xTimerQueue != NULL )
  405dfa:	4b10      	ldr	r3, [pc, #64]	; (405e3c <xTimerCreateTimerTask+0x50>)
  405dfc:	681b      	ldr	r3, [r3, #0]
  405dfe:	2b00      	cmp	r3, #0
  405e00:	d00e      	beq.n	405e20 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  405e02:	2304      	movs	r3, #4
  405e04:	9300      	str	r3, [sp, #0]
  405e06:	2300      	movs	r3, #0
  405e08:	9301      	str	r3, [sp, #4]
  405e0a:	2300      	movs	r3, #0
  405e0c:	9302      	str	r3, [sp, #8]
  405e0e:	2300      	movs	r3, #0
  405e10:	9303      	str	r3, [sp, #12]
  405e12:	480b      	ldr	r0, [pc, #44]	; (405e40 <xTimerCreateTimerTask+0x54>)
  405e14:	490b      	ldr	r1, [pc, #44]	; (405e44 <xTimerCreateTimerTask+0x58>)
  405e16:	228c      	movs	r2, #140	; 0x8c
  405e18:	2300      	movs	r3, #0
  405e1a:	4c0b      	ldr	r4, [pc, #44]	; (405e48 <xTimerCreateTimerTask+0x5c>)
  405e1c:	47a0      	blx	r4
  405e1e:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  405e20:	687b      	ldr	r3, [r7, #4]
  405e22:	2b00      	cmp	r3, #0
  405e24:	d103      	bne.n	405e2e <xTimerCreateTimerTask+0x42>
  405e26:	4b09      	ldr	r3, [pc, #36]	; (405e4c <xTimerCreateTimerTask+0x60>)
  405e28:	4798      	blx	r3
  405e2a:	bf00      	nop
  405e2c:	e7fd      	b.n	405e2a <xTimerCreateTimerTask+0x3e>
	return xReturn;
  405e2e:	687b      	ldr	r3, [r7, #4]
}
  405e30:	4618      	mov	r0, r3
  405e32:	370c      	adds	r7, #12
  405e34:	46bd      	mov	sp, r7
  405e36:	bd90      	pop	{r4, r7, pc}
  405e38:	00406395 	.word	0x00406395
  405e3c:	2000371c 	.word	0x2000371c
  405e40:	00405fe9 	.word	0x00405fe9
  405e44:	0040f568 	.word	0x0040f568
  405e48:	00404e2d 	.word	0x00404e2d
  405e4c:	00404259 	.word	0x00404259

00405e50 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  405e50:	b580      	push	{r7, lr}
  405e52:	b086      	sub	sp, #24
  405e54:	af00      	add	r7, sp, #0
  405e56:	60f8      	str	r0, [r7, #12]
  405e58:	60b9      	str	r1, [r7, #8]
  405e5a:	607a      	str	r2, [r7, #4]
  405e5c:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  405e5e:	68bb      	ldr	r3, [r7, #8]
  405e60:	2b00      	cmp	r3, #0
  405e62:	d108      	bne.n	405e76 <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  405e64:	2300      	movs	r3, #0
  405e66:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  405e68:	68bb      	ldr	r3, [r7, #8]
  405e6a:	2b00      	cmp	r3, #0
  405e6c:	d120      	bne.n	405eb0 <xTimerCreate+0x60>
  405e6e:	4b13      	ldr	r3, [pc, #76]	; (405ebc <xTimerCreate+0x6c>)
  405e70:	4798      	blx	r3
  405e72:	bf00      	nop
  405e74:	e7fd      	b.n	405e72 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  405e76:	2028      	movs	r0, #40	; 0x28
  405e78:	4b11      	ldr	r3, [pc, #68]	; (405ec0 <xTimerCreate+0x70>)
  405e7a:	4798      	blx	r3
  405e7c:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  405e7e:	697b      	ldr	r3, [r7, #20]
  405e80:	2b00      	cmp	r3, #0
  405e82:	d015      	beq.n	405eb0 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  405e84:	4b0f      	ldr	r3, [pc, #60]	; (405ec4 <xTimerCreate+0x74>)
  405e86:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  405e88:	697b      	ldr	r3, [r7, #20]
  405e8a:	68fa      	ldr	r2, [r7, #12]
  405e8c:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  405e8e:	697b      	ldr	r3, [r7, #20]
  405e90:	68ba      	ldr	r2, [r7, #8]
  405e92:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  405e94:	697b      	ldr	r3, [r7, #20]
  405e96:	687a      	ldr	r2, [r7, #4]
  405e98:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  405e9a:	697b      	ldr	r3, [r7, #20]
  405e9c:	683a      	ldr	r2, [r7, #0]
  405e9e:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  405ea0:	697b      	ldr	r3, [r7, #20]
  405ea2:	6a3a      	ldr	r2, [r7, #32]
  405ea4:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  405ea6:	697b      	ldr	r3, [r7, #20]
  405ea8:	3304      	adds	r3, #4
  405eaa:	4618      	mov	r0, r3
  405eac:	4b06      	ldr	r3, [pc, #24]	; (405ec8 <xTimerCreate+0x78>)
  405eae:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  405eb0:	697b      	ldr	r3, [r7, #20]
}
  405eb2:	4618      	mov	r0, r3
  405eb4:	3718      	adds	r7, #24
  405eb6:	46bd      	mov	sp, r7
  405eb8:	bd80      	pop	{r7, pc}
  405eba:	bf00      	nop
  405ebc:	00404259 	.word	0x00404259
  405ec0:	0040430d 	.word	0x0040430d
  405ec4:	00406395 	.word	0x00406395
  405ec8:	00403f69 	.word	0x00403f69

00405ecc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  405ecc:	b590      	push	{r4, r7, lr}
  405ece:	b089      	sub	sp, #36	; 0x24
  405ed0:	af00      	add	r7, sp, #0
  405ed2:	60f8      	str	r0, [r7, #12]
  405ed4:	60b9      	str	r1, [r7, #8]
  405ed6:	607a      	str	r2, [r7, #4]
  405ed8:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  405eda:	2300      	movs	r3, #0
  405edc:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  405ede:	4b1d      	ldr	r3, [pc, #116]	; (405f54 <xTimerGenericCommand+0x88>)
  405ee0:	681b      	ldr	r3, [r3, #0]
  405ee2:	2b00      	cmp	r3, #0
  405ee4:	d030      	beq.n	405f48 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  405ee6:	68bb      	ldr	r3, [r7, #8]
  405ee8:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  405eea:	687b      	ldr	r3, [r7, #4]
  405eec:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  405eee:	68fb      	ldr	r3, [r7, #12]
  405ef0:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  405ef2:	683b      	ldr	r3, [r7, #0]
  405ef4:	2b00      	cmp	r3, #0
  405ef6:	d11c      	bne.n	405f32 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  405ef8:	4b17      	ldr	r3, [pc, #92]	; (405f58 <xTimerGenericCommand+0x8c>)
  405efa:	4798      	blx	r3
  405efc:	4603      	mov	r3, r0
  405efe:	2b01      	cmp	r3, #1
  405f00:	d10b      	bne.n	405f1a <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  405f02:	4b14      	ldr	r3, [pc, #80]	; (405f54 <xTimerGenericCommand+0x88>)
  405f04:	681a      	ldr	r2, [r3, #0]
  405f06:	f107 0310 	add.w	r3, r7, #16
  405f0a:	4610      	mov	r0, r2
  405f0c:	4619      	mov	r1, r3
  405f0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  405f10:	2300      	movs	r3, #0
  405f12:	4c12      	ldr	r4, [pc, #72]	; (405f5c <xTimerGenericCommand+0x90>)
  405f14:	47a0      	blx	r4
  405f16:	61f8      	str	r0, [r7, #28]
  405f18:	e016      	b.n	405f48 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  405f1a:	4b0e      	ldr	r3, [pc, #56]	; (405f54 <xTimerGenericCommand+0x88>)
  405f1c:	681a      	ldr	r2, [r3, #0]
  405f1e:	f107 0310 	add.w	r3, r7, #16
  405f22:	4610      	mov	r0, r2
  405f24:	4619      	mov	r1, r3
  405f26:	2200      	movs	r2, #0
  405f28:	2300      	movs	r3, #0
  405f2a:	4c0c      	ldr	r4, [pc, #48]	; (405f5c <xTimerGenericCommand+0x90>)
  405f2c:	47a0      	blx	r4
  405f2e:	61f8      	str	r0, [r7, #28]
  405f30:	e00a      	b.n	405f48 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  405f32:	4b08      	ldr	r3, [pc, #32]	; (405f54 <xTimerGenericCommand+0x88>)
  405f34:	681a      	ldr	r2, [r3, #0]
  405f36:	f107 0310 	add.w	r3, r7, #16
  405f3a:	4610      	mov	r0, r2
  405f3c:	4619      	mov	r1, r3
  405f3e:	683a      	ldr	r2, [r7, #0]
  405f40:	2300      	movs	r3, #0
  405f42:	4c07      	ldr	r4, [pc, #28]	; (405f60 <xTimerGenericCommand+0x94>)
  405f44:	47a0      	blx	r4
  405f46:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  405f48:	69fb      	ldr	r3, [r7, #28]
}
  405f4a:	4618      	mov	r0, r3
  405f4c:	3724      	adds	r7, #36	; 0x24
  405f4e:	46bd      	mov	sp, r7
  405f50:	bd90      	pop	{r4, r7, pc}
  405f52:	bf00      	nop
  405f54:	2000371c 	.word	0x2000371c
  405f58:	00405c7d 	.word	0x00405c7d
  405f5c:	004047a1 	.word	0x004047a1
  405f60:	00404911 	.word	0x00404911

00405f64 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  405f64:	b590      	push	{r4, r7, lr}
  405f66:	b087      	sub	sp, #28
  405f68:	af02      	add	r7, sp, #8
  405f6a:	6078      	str	r0, [r7, #4]
  405f6c:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  405f6e:	4b19      	ldr	r3, [pc, #100]	; (405fd4 <prvProcessExpiredTimer+0x70>)
  405f70:	681b      	ldr	r3, [r3, #0]
  405f72:	68db      	ldr	r3, [r3, #12]
  405f74:	68db      	ldr	r3, [r3, #12]
  405f76:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  405f78:	68fb      	ldr	r3, [r7, #12]
  405f7a:	3304      	adds	r3, #4
  405f7c:	4618      	mov	r0, r3
  405f7e:	4b16      	ldr	r3, [pc, #88]	; (405fd8 <prvProcessExpiredTimer+0x74>)
  405f80:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  405f82:	68fb      	ldr	r3, [r7, #12]
  405f84:	69db      	ldr	r3, [r3, #28]
  405f86:	2b01      	cmp	r3, #1
  405f88:	d11c      	bne.n	405fc4 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  405f8a:	68fb      	ldr	r3, [r7, #12]
  405f8c:	699a      	ldr	r2, [r3, #24]
  405f8e:	687b      	ldr	r3, [r7, #4]
  405f90:	4413      	add	r3, r2
  405f92:	68f8      	ldr	r0, [r7, #12]
  405f94:	4619      	mov	r1, r3
  405f96:	683a      	ldr	r2, [r7, #0]
  405f98:	687b      	ldr	r3, [r7, #4]
  405f9a:	4c10      	ldr	r4, [pc, #64]	; (405fdc <prvProcessExpiredTimer+0x78>)
  405f9c:	47a0      	blx	r4
  405f9e:	4603      	mov	r3, r0
  405fa0:	2b01      	cmp	r3, #1
  405fa2:	d10f      	bne.n	405fc4 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  405fa4:	2300      	movs	r3, #0
  405fa6:	9300      	str	r3, [sp, #0]
  405fa8:	68f8      	ldr	r0, [r7, #12]
  405faa:	2100      	movs	r1, #0
  405fac:	687a      	ldr	r2, [r7, #4]
  405fae:	2300      	movs	r3, #0
  405fb0:	4c0b      	ldr	r4, [pc, #44]	; (405fe0 <prvProcessExpiredTimer+0x7c>)
  405fb2:	47a0      	blx	r4
  405fb4:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  405fb6:	68bb      	ldr	r3, [r7, #8]
  405fb8:	2b00      	cmp	r3, #0
  405fba:	d103      	bne.n	405fc4 <prvProcessExpiredTimer+0x60>
  405fbc:	4b09      	ldr	r3, [pc, #36]	; (405fe4 <prvProcessExpiredTimer+0x80>)
  405fbe:	4798      	blx	r3
  405fc0:	bf00      	nop
  405fc2:	e7fd      	b.n	405fc0 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  405fc4:	68fb      	ldr	r3, [r7, #12]
  405fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405fc8:	68f8      	ldr	r0, [r7, #12]
  405fca:	4798      	blx	r3
}
  405fcc:	3714      	adds	r7, #20
  405fce:	46bd      	mov	sp, r7
  405fd0:	bd90      	pop	{r4, r7, pc}
  405fd2:	bf00      	nop
  405fd4:	20003714 	.word	0x20003714
  405fd8:	00404041 	.word	0x00404041
  405fdc:	00406131 	.word	0x00406131
  405fe0:	00405ecd 	.word	0x00405ecd
  405fe4:	00404259 	.word	0x00404259

00405fe8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  405fe8:	b580      	push	{r7, lr}
  405fea:	b084      	sub	sp, #16
  405fec:	af00      	add	r7, sp, #0
  405fee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  405ff0:	f107 0308 	add.w	r3, r7, #8
  405ff4:	4618      	mov	r0, r3
  405ff6:	4b05      	ldr	r3, [pc, #20]	; (40600c <prvTimerTask+0x24>)
  405ff8:	4798      	blx	r3
  405ffa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  405ffc:	68bb      	ldr	r3, [r7, #8]
  405ffe:	68f8      	ldr	r0, [r7, #12]
  406000:	4619      	mov	r1, r3
  406002:	4b03      	ldr	r3, [pc, #12]	; (406010 <prvTimerTask+0x28>)
  406004:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  406006:	4b03      	ldr	r3, [pc, #12]	; (406014 <prvTimerTask+0x2c>)
  406008:	4798      	blx	r3
	}
  40600a:	e7f1      	b.n	405ff0 <prvTimerTask+0x8>
  40600c:	0040609d 	.word	0x0040609d
  406010:	00406019 	.word	0x00406019
  406014:	004061b9 	.word	0x004061b9

00406018 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  406018:	b580      	push	{r7, lr}
  40601a:	b084      	sub	sp, #16
  40601c:	af00      	add	r7, sp, #0
  40601e:	6078      	str	r0, [r7, #4]
  406020:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  406022:	4b17      	ldr	r3, [pc, #92]	; (406080 <prvProcessTimerOrBlockTask+0x68>)
  406024:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  406026:	f107 0308 	add.w	r3, r7, #8
  40602a:	4618      	mov	r0, r3
  40602c:	4b15      	ldr	r3, [pc, #84]	; (406084 <prvProcessTimerOrBlockTask+0x6c>)
  40602e:	4798      	blx	r3
  406030:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  406032:	68bb      	ldr	r3, [r7, #8]
  406034:	2b00      	cmp	r3, #0
  406036:	d11e      	bne.n	406076 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406038:	683b      	ldr	r3, [r7, #0]
  40603a:	2b00      	cmp	r3, #0
  40603c:	d10a      	bne.n	406054 <prvProcessTimerOrBlockTask+0x3c>
  40603e:	687a      	ldr	r2, [r7, #4]
  406040:	68fb      	ldr	r3, [r7, #12]
  406042:	429a      	cmp	r2, r3
  406044:	d806      	bhi.n	406054 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  406046:	4b10      	ldr	r3, [pc, #64]	; (406088 <prvProcessTimerOrBlockTask+0x70>)
  406048:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40604a:	6878      	ldr	r0, [r7, #4]
  40604c:	68f9      	ldr	r1, [r7, #12]
  40604e:	4b0f      	ldr	r3, [pc, #60]	; (40608c <prvProcessTimerOrBlockTask+0x74>)
  406050:	4798      	blx	r3
  406052:	e012      	b.n	40607a <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  406054:	4b0e      	ldr	r3, [pc, #56]	; (406090 <prvProcessTimerOrBlockTask+0x78>)
  406056:	681a      	ldr	r2, [r3, #0]
  406058:	6879      	ldr	r1, [r7, #4]
  40605a:	68fb      	ldr	r3, [r7, #12]
  40605c:	1acb      	subs	r3, r1, r3
  40605e:	4610      	mov	r0, r2
  406060:	4619      	mov	r1, r3
  406062:	4b0c      	ldr	r3, [pc, #48]	; (406094 <prvProcessTimerOrBlockTask+0x7c>)
  406064:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  406066:	4b08      	ldr	r3, [pc, #32]	; (406088 <prvProcessTimerOrBlockTask+0x70>)
  406068:	4798      	blx	r3
  40606a:	4603      	mov	r3, r0
  40606c:	2b00      	cmp	r3, #0
  40606e:	d104      	bne.n	40607a <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  406070:	4b09      	ldr	r3, [pc, #36]	; (406098 <prvProcessTimerOrBlockTask+0x80>)
  406072:	4798      	blx	r3
  406074:	e001      	b.n	40607a <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  406076:	4b04      	ldr	r3, [pc, #16]	; (406088 <prvProcessTimerOrBlockTask+0x70>)
  406078:	4798      	blx	r3
		}
	}
}
  40607a:	3710      	adds	r7, #16
  40607c:	46bd      	mov	sp, r7
  40607e:	bd80      	pop	{r7, pc}
  406080:	0040517d 	.word	0x0040517d
  406084:	004060e5 	.word	0x004060e5
  406088:	00405199 	.word	0x00405199
  40608c:	00405f65 	.word	0x00405f65
  406090:	2000371c 	.word	0x2000371c
  406094:	00404dc9 	.word	0x00404dc9
  406098:	004041fd 	.word	0x004041fd

0040609c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  40609c:	b480      	push	{r7}
  40609e:	b085      	sub	sp, #20
  4060a0:	af00      	add	r7, sp, #0
  4060a2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  4060a4:	4b0e      	ldr	r3, [pc, #56]	; (4060e0 <prvGetNextExpireTime+0x44>)
  4060a6:	681b      	ldr	r3, [r3, #0]
  4060a8:	681b      	ldr	r3, [r3, #0]
  4060aa:	2b00      	cmp	r3, #0
  4060ac:	bf14      	ite	ne
  4060ae:	2300      	movne	r3, #0
  4060b0:	2301      	moveq	r3, #1
  4060b2:	b2db      	uxtb	r3, r3
  4060b4:	461a      	mov	r2, r3
  4060b6:	687b      	ldr	r3, [r7, #4]
  4060b8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4060ba:	687b      	ldr	r3, [r7, #4]
  4060bc:	681b      	ldr	r3, [r3, #0]
  4060be:	2b00      	cmp	r3, #0
  4060c0:	d105      	bne.n	4060ce <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4060c2:	4b07      	ldr	r3, [pc, #28]	; (4060e0 <prvGetNextExpireTime+0x44>)
  4060c4:	681b      	ldr	r3, [r3, #0]
  4060c6:	68db      	ldr	r3, [r3, #12]
  4060c8:	681b      	ldr	r3, [r3, #0]
  4060ca:	60fb      	str	r3, [r7, #12]
  4060cc:	e001      	b.n	4060d2 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4060ce:	2300      	movs	r3, #0
  4060d0:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4060d2:	68fb      	ldr	r3, [r7, #12]
}
  4060d4:	4618      	mov	r0, r3
  4060d6:	3714      	adds	r7, #20
  4060d8:	46bd      	mov	sp, r7
  4060da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4060de:	4770      	bx	lr
  4060e0:	20003714 	.word	0x20003714

004060e4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4060e4:	b580      	push	{r7, lr}
  4060e6:	b084      	sub	sp, #16
  4060e8:	af00      	add	r7, sp, #0
  4060ea:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4060ec:	4b0d      	ldr	r3, [pc, #52]	; (406124 <prvSampleTimeNow+0x40>)
  4060ee:	4798      	blx	r3
  4060f0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4060f2:	4b0d      	ldr	r3, [pc, #52]	; (406128 <prvSampleTimeNow+0x44>)
  4060f4:	681b      	ldr	r3, [r3, #0]
  4060f6:	68fa      	ldr	r2, [r7, #12]
  4060f8:	429a      	cmp	r2, r3
  4060fa:	d208      	bcs.n	40610e <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4060fc:	4b0a      	ldr	r3, [pc, #40]	; (406128 <prvSampleTimeNow+0x44>)
  4060fe:	681b      	ldr	r3, [r3, #0]
  406100:	4618      	mov	r0, r3
  406102:	4b0a      	ldr	r3, [pc, #40]	; (40612c <prvSampleTimeNow+0x48>)
  406104:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  406106:	687b      	ldr	r3, [r7, #4]
  406108:	2201      	movs	r2, #1
  40610a:	601a      	str	r2, [r3, #0]
  40610c:	e002      	b.n	406114 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  40610e:	687b      	ldr	r3, [r7, #4]
  406110:	2200      	movs	r2, #0
  406112:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  406114:	4b04      	ldr	r3, [pc, #16]	; (406128 <prvSampleTimeNow+0x44>)
  406116:	68fa      	ldr	r2, [r7, #12]
  406118:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  40611a:	68fb      	ldr	r3, [r7, #12]
}
  40611c:	4618      	mov	r0, r3
  40611e:	3710      	adds	r7, #16
  406120:	46bd      	mov	sp, r7
  406122:	bd80      	pop	{r7, pc}
  406124:	004052b9 	.word	0x004052b9
  406128:	20003720 	.word	0x20003720
  40612c:	004062d1 	.word	0x004062d1

00406130 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406130:	b580      	push	{r7, lr}
  406132:	b086      	sub	sp, #24
  406134:	af00      	add	r7, sp, #0
  406136:	60f8      	str	r0, [r7, #12]
  406138:	60b9      	str	r1, [r7, #8]
  40613a:	607a      	str	r2, [r7, #4]
  40613c:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  40613e:	2300      	movs	r3, #0
  406140:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  406142:	68fb      	ldr	r3, [r7, #12]
  406144:	68ba      	ldr	r2, [r7, #8]
  406146:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406148:	68fb      	ldr	r3, [r7, #12]
  40614a:	68fa      	ldr	r2, [r7, #12]
  40614c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  40614e:	68ba      	ldr	r2, [r7, #8]
  406150:	687b      	ldr	r3, [r7, #4]
  406152:	429a      	cmp	r2, r3
  406154:	d812      	bhi.n	40617c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  406156:	687a      	ldr	r2, [r7, #4]
  406158:	683b      	ldr	r3, [r7, #0]
  40615a:	1ad2      	subs	r2, r2, r3
  40615c:	68fb      	ldr	r3, [r7, #12]
  40615e:	699b      	ldr	r3, [r3, #24]
  406160:	429a      	cmp	r2, r3
  406162:	d302      	bcc.n	40616a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  406164:	2301      	movs	r3, #1
  406166:	617b      	str	r3, [r7, #20]
  406168:	e01b      	b.n	4061a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40616a:	4b10      	ldr	r3, [pc, #64]	; (4061ac <prvInsertTimerInActiveList+0x7c>)
  40616c:	681a      	ldr	r2, [r3, #0]
  40616e:	68fb      	ldr	r3, [r7, #12]
  406170:	3304      	adds	r3, #4
  406172:	4610      	mov	r0, r2
  406174:	4619      	mov	r1, r3
  406176:	4b0e      	ldr	r3, [pc, #56]	; (4061b0 <prvInsertTimerInActiveList+0x80>)
  406178:	4798      	blx	r3
  40617a:	e012      	b.n	4061a2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  40617c:	687a      	ldr	r2, [r7, #4]
  40617e:	683b      	ldr	r3, [r7, #0]
  406180:	429a      	cmp	r2, r3
  406182:	d206      	bcs.n	406192 <prvInsertTimerInActiveList+0x62>
  406184:	68ba      	ldr	r2, [r7, #8]
  406186:	683b      	ldr	r3, [r7, #0]
  406188:	429a      	cmp	r2, r3
  40618a:	d302      	bcc.n	406192 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  40618c:	2301      	movs	r3, #1
  40618e:	617b      	str	r3, [r7, #20]
  406190:	e007      	b.n	4061a2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406192:	4b08      	ldr	r3, [pc, #32]	; (4061b4 <prvInsertTimerInActiveList+0x84>)
  406194:	681a      	ldr	r2, [r3, #0]
  406196:	68fb      	ldr	r3, [r7, #12]
  406198:	3304      	adds	r3, #4
  40619a:	4610      	mov	r0, r2
  40619c:	4619      	mov	r1, r3
  40619e:	4b04      	ldr	r3, [pc, #16]	; (4061b0 <prvInsertTimerInActiveList+0x80>)
  4061a0:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  4061a2:	697b      	ldr	r3, [r7, #20]
}
  4061a4:	4618      	mov	r0, r3
  4061a6:	3718      	adds	r7, #24
  4061a8:	46bd      	mov	sp, r7
  4061aa:	bd80      	pop	{r7, pc}
  4061ac:	20003718 	.word	0x20003718
  4061b0:	00403fd1 	.word	0x00403fd1
  4061b4:	20003714 	.word	0x20003714

004061b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4061b8:	b590      	push	{r4, r7, lr}
  4061ba:	b08b      	sub	sp, #44	; 0x2c
  4061bc:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4061be:	1d3b      	adds	r3, r7, #4
  4061c0:	4618      	mov	r0, r3
  4061c2:	4b3b      	ldr	r3, [pc, #236]	; (4062b0 <prvProcessReceivedCommands+0xf8>)
  4061c4:	4798      	blx	r3
  4061c6:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4061c8:	e061      	b.n	40628e <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  4061ca:	693b      	ldr	r3, [r7, #16]
  4061cc:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4061ce:	69bb      	ldr	r3, [r7, #24]
  4061d0:	2b00      	cmp	r3, #0
  4061d2:	d008      	beq.n	4061e6 <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4061d4:	69bb      	ldr	r3, [r7, #24]
  4061d6:	695b      	ldr	r3, [r3, #20]
  4061d8:	2b00      	cmp	r3, #0
  4061da:	d004      	beq.n	4061e6 <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4061dc:	69bb      	ldr	r3, [r7, #24]
  4061de:	3304      	adds	r3, #4
  4061e0:	4618      	mov	r0, r3
  4061e2:	4b34      	ldr	r3, [pc, #208]	; (4062b4 <prvProcessReceivedCommands+0xfc>)
  4061e4:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4061e6:	68bb      	ldr	r3, [r7, #8]
  4061e8:	2b03      	cmp	r3, #3
  4061ea:	d84f      	bhi.n	40628c <prvProcessReceivedCommands+0xd4>
  4061ec:	a201      	add	r2, pc, #4	; (adr r2, 4061f4 <prvProcessReceivedCommands+0x3c>)
  4061ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4061f2:	bf00      	nop
  4061f4:	00406205 	.word	0x00406205
  4061f8:	0040628d 	.word	0x0040628d
  4061fc:	00406259 	.word	0x00406259
  406200:	00406285 	.word	0x00406285
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  406204:	68fa      	ldr	r2, [r7, #12]
  406206:	69bb      	ldr	r3, [r7, #24]
  406208:	699b      	ldr	r3, [r3, #24]
  40620a:	441a      	add	r2, r3
  40620c:	68fb      	ldr	r3, [r7, #12]
  40620e:	69b8      	ldr	r0, [r7, #24]
  406210:	4611      	mov	r1, r2
  406212:	69fa      	ldr	r2, [r7, #28]
  406214:	4c28      	ldr	r4, [pc, #160]	; (4062b8 <prvProcessReceivedCommands+0x100>)
  406216:	47a0      	blx	r4
  406218:	4603      	mov	r3, r0
  40621a:	2b01      	cmp	r3, #1
  40621c:	d11b      	bne.n	406256 <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  40621e:	69bb      	ldr	r3, [r7, #24]
  406220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  406222:	69b8      	ldr	r0, [r7, #24]
  406224:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406226:	69bb      	ldr	r3, [r7, #24]
  406228:	69db      	ldr	r3, [r3, #28]
  40622a:	2b01      	cmp	r3, #1
  40622c:	d113      	bne.n	406256 <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40622e:	68fa      	ldr	r2, [r7, #12]
  406230:	69bb      	ldr	r3, [r7, #24]
  406232:	699b      	ldr	r3, [r3, #24]
  406234:	4413      	add	r3, r2
  406236:	2200      	movs	r2, #0
  406238:	9200      	str	r2, [sp, #0]
  40623a:	69b8      	ldr	r0, [r7, #24]
  40623c:	2100      	movs	r1, #0
  40623e:	461a      	mov	r2, r3
  406240:	2300      	movs	r3, #0
  406242:	4c1e      	ldr	r4, [pc, #120]	; (4062bc <prvProcessReceivedCommands+0x104>)
  406244:	47a0      	blx	r4
  406246:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  406248:	697b      	ldr	r3, [r7, #20]
  40624a:	2b00      	cmp	r3, #0
  40624c:	d103      	bne.n	406256 <prvProcessReceivedCommands+0x9e>
  40624e:	4b1c      	ldr	r3, [pc, #112]	; (4062c0 <prvProcessReceivedCommands+0x108>)
  406250:	4798      	blx	r3
  406252:	bf00      	nop
  406254:	e7fd      	b.n	406252 <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  406256:	e01a      	b.n	40628e <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  406258:	68fa      	ldr	r2, [r7, #12]
  40625a:	69bb      	ldr	r3, [r7, #24]
  40625c:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40625e:	69bb      	ldr	r3, [r7, #24]
  406260:	699b      	ldr	r3, [r3, #24]
  406262:	2b00      	cmp	r3, #0
  406264:	d103      	bne.n	40626e <prvProcessReceivedCommands+0xb6>
  406266:	4b16      	ldr	r3, [pc, #88]	; (4062c0 <prvProcessReceivedCommands+0x108>)
  406268:	4798      	blx	r3
  40626a:	bf00      	nop
  40626c:	e7fd      	b.n	40626a <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  40626e:	69bb      	ldr	r3, [r7, #24]
  406270:	699a      	ldr	r2, [r3, #24]
  406272:	69fb      	ldr	r3, [r7, #28]
  406274:	4413      	add	r3, r2
  406276:	69b8      	ldr	r0, [r7, #24]
  406278:	4619      	mov	r1, r3
  40627a:	69fa      	ldr	r2, [r7, #28]
  40627c:	69fb      	ldr	r3, [r7, #28]
  40627e:	4c0e      	ldr	r4, [pc, #56]	; (4062b8 <prvProcessReceivedCommands+0x100>)
  406280:	47a0      	blx	r4
				break;
  406282:	e004      	b.n	40628e <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  406284:	69b8      	ldr	r0, [r7, #24]
  406286:	4b0f      	ldr	r3, [pc, #60]	; (4062c4 <prvProcessReceivedCommands+0x10c>)
  406288:	4798      	blx	r3
				break;
  40628a:	e000      	b.n	40628e <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  40628c:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  40628e:	4b0e      	ldr	r3, [pc, #56]	; (4062c8 <prvProcessReceivedCommands+0x110>)
  406290:	681a      	ldr	r2, [r3, #0]
  406292:	f107 0308 	add.w	r3, r7, #8
  406296:	4610      	mov	r0, r2
  406298:	4619      	mov	r1, r3
  40629a:	2200      	movs	r2, #0
  40629c:	2300      	movs	r3, #0
  40629e:	4c0b      	ldr	r4, [pc, #44]	; (4062cc <prvProcessReceivedCommands+0x114>)
  4062a0:	47a0      	blx	r4
  4062a2:	4603      	mov	r3, r0
  4062a4:	2b00      	cmp	r3, #0
  4062a6:	d190      	bne.n	4061ca <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  4062a8:	3724      	adds	r7, #36	; 0x24
  4062aa:	46bd      	mov	sp, r7
  4062ac:	bd90      	pop	{r4, r7, pc}
  4062ae:	bf00      	nop
  4062b0:	004060e5 	.word	0x004060e5
  4062b4:	00404041 	.word	0x00404041
  4062b8:	00406131 	.word	0x00406131
  4062bc:	00405ecd 	.word	0x00405ecd
  4062c0:	00404259 	.word	0x00404259
  4062c4:	00404409 	.word	0x00404409
  4062c8:	2000371c 	.word	0x2000371c
  4062cc:	004049cd 	.word	0x004049cd

004062d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4062d0:	b590      	push	{r4, r7, lr}
  4062d2:	b08b      	sub	sp, #44	; 0x2c
  4062d4:	af02      	add	r7, sp, #8
  4062d6:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4062d8:	e03e      	b.n	406358 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4062da:	4b28      	ldr	r3, [pc, #160]	; (40637c <prvSwitchTimerLists+0xac>)
  4062dc:	681b      	ldr	r3, [r3, #0]
  4062de:	68db      	ldr	r3, [r3, #12]
  4062e0:	681b      	ldr	r3, [r3, #0]
  4062e2:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4062e4:	4b25      	ldr	r3, [pc, #148]	; (40637c <prvSwitchTimerLists+0xac>)
  4062e6:	681b      	ldr	r3, [r3, #0]
  4062e8:	68db      	ldr	r3, [r3, #12]
  4062ea:	68db      	ldr	r3, [r3, #12]
  4062ec:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4062ee:	69bb      	ldr	r3, [r7, #24]
  4062f0:	3304      	adds	r3, #4
  4062f2:	4618      	mov	r0, r3
  4062f4:	4b22      	ldr	r3, [pc, #136]	; (406380 <prvSwitchTimerLists+0xb0>)
  4062f6:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4062f8:	69bb      	ldr	r3, [r7, #24]
  4062fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4062fc:	69b8      	ldr	r0, [r7, #24]
  4062fe:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  406300:	69bb      	ldr	r3, [r7, #24]
  406302:	69db      	ldr	r3, [r3, #28]
  406304:	2b01      	cmp	r3, #1
  406306:	d127      	bne.n	406358 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406308:	69bb      	ldr	r3, [r7, #24]
  40630a:	699a      	ldr	r2, [r3, #24]
  40630c:	69fb      	ldr	r3, [r7, #28]
  40630e:	4413      	add	r3, r2
  406310:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  406312:	697a      	ldr	r2, [r7, #20]
  406314:	69fb      	ldr	r3, [r7, #28]
  406316:	429a      	cmp	r2, r3
  406318:	d90e      	bls.n	406338 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40631a:	69bb      	ldr	r3, [r7, #24]
  40631c:	697a      	ldr	r2, [r7, #20]
  40631e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406320:	69bb      	ldr	r3, [r7, #24]
  406322:	69ba      	ldr	r2, [r7, #24]
  406324:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  406326:	4b15      	ldr	r3, [pc, #84]	; (40637c <prvSwitchTimerLists+0xac>)
  406328:	681a      	ldr	r2, [r3, #0]
  40632a:	69bb      	ldr	r3, [r7, #24]
  40632c:	3304      	adds	r3, #4
  40632e:	4610      	mov	r0, r2
  406330:	4619      	mov	r1, r3
  406332:	4b14      	ldr	r3, [pc, #80]	; (406384 <prvSwitchTimerLists+0xb4>)
  406334:	4798      	blx	r3
  406336:	e00f      	b.n	406358 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406338:	2300      	movs	r3, #0
  40633a:	9300      	str	r3, [sp, #0]
  40633c:	69b8      	ldr	r0, [r7, #24]
  40633e:	2100      	movs	r1, #0
  406340:	69fa      	ldr	r2, [r7, #28]
  406342:	2300      	movs	r3, #0
  406344:	4c10      	ldr	r4, [pc, #64]	; (406388 <prvSwitchTimerLists+0xb8>)
  406346:	47a0      	blx	r4
  406348:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40634a:	693b      	ldr	r3, [r7, #16]
  40634c:	2b00      	cmp	r3, #0
  40634e:	d103      	bne.n	406358 <prvSwitchTimerLists+0x88>
  406350:	4b0e      	ldr	r3, [pc, #56]	; (40638c <prvSwitchTimerLists+0xbc>)
  406352:	4798      	blx	r3
  406354:	bf00      	nop
  406356:	e7fd      	b.n	406354 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406358:	4b08      	ldr	r3, [pc, #32]	; (40637c <prvSwitchTimerLists+0xac>)
  40635a:	681b      	ldr	r3, [r3, #0]
  40635c:	681b      	ldr	r3, [r3, #0]
  40635e:	2b00      	cmp	r3, #0
  406360:	d1bb      	bne.n	4062da <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  406362:	4b06      	ldr	r3, [pc, #24]	; (40637c <prvSwitchTimerLists+0xac>)
  406364:	681b      	ldr	r3, [r3, #0]
  406366:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  406368:	4b09      	ldr	r3, [pc, #36]	; (406390 <prvSwitchTimerLists+0xc0>)
  40636a:	681a      	ldr	r2, [r3, #0]
  40636c:	4b03      	ldr	r3, [pc, #12]	; (40637c <prvSwitchTimerLists+0xac>)
  40636e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  406370:	4b07      	ldr	r3, [pc, #28]	; (406390 <prvSwitchTimerLists+0xc0>)
  406372:	68fa      	ldr	r2, [r7, #12]
  406374:	601a      	str	r2, [r3, #0]
}
  406376:	3724      	adds	r7, #36	; 0x24
  406378:	46bd      	mov	sp, r7
  40637a:	bd90      	pop	{r4, r7, pc}
  40637c:	20003714 	.word	0x20003714
  406380:	00404041 	.word	0x00404041
  406384:	00403fd1 	.word	0x00403fd1
  406388:	00405ecd 	.word	0x00405ecd
  40638c:	00404259 	.word	0x00404259
  406390:	20003718 	.word	0x20003718

00406394 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  406394:	b580      	push	{r7, lr}
  406396:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  406398:	4b0e      	ldr	r3, [pc, #56]	; (4063d4 <prvCheckForValidListAndQueue+0x40>)
  40639a:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  40639c:	4b0e      	ldr	r3, [pc, #56]	; (4063d8 <prvCheckForValidListAndQueue+0x44>)
  40639e:	681b      	ldr	r3, [r3, #0]
  4063a0:	2b00      	cmp	r3, #0
  4063a2:	d113      	bne.n	4063cc <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  4063a4:	480d      	ldr	r0, [pc, #52]	; (4063dc <prvCheckForValidListAndQueue+0x48>)
  4063a6:	4b0e      	ldr	r3, [pc, #56]	; (4063e0 <prvCheckForValidListAndQueue+0x4c>)
  4063a8:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4063aa:	480e      	ldr	r0, [pc, #56]	; (4063e4 <prvCheckForValidListAndQueue+0x50>)
  4063ac:	4b0c      	ldr	r3, [pc, #48]	; (4063e0 <prvCheckForValidListAndQueue+0x4c>)
  4063ae:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4063b0:	4b0d      	ldr	r3, [pc, #52]	; (4063e8 <prvCheckForValidListAndQueue+0x54>)
  4063b2:	4a0a      	ldr	r2, [pc, #40]	; (4063dc <prvCheckForValidListAndQueue+0x48>)
  4063b4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4063b6:	4b0d      	ldr	r3, [pc, #52]	; (4063ec <prvCheckForValidListAndQueue+0x58>)
  4063b8:	4a0a      	ldr	r2, [pc, #40]	; (4063e4 <prvCheckForValidListAndQueue+0x50>)
  4063ba:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4063bc:	2005      	movs	r0, #5
  4063be:	210c      	movs	r1, #12
  4063c0:	2200      	movs	r2, #0
  4063c2:	4b0b      	ldr	r3, [pc, #44]	; (4063f0 <prvCheckForValidListAndQueue+0x5c>)
  4063c4:	4798      	blx	r3
  4063c6:	4602      	mov	r2, r0
  4063c8:	4b03      	ldr	r3, [pc, #12]	; (4063d8 <prvCheckForValidListAndQueue+0x44>)
  4063ca:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4063cc:	4b09      	ldr	r3, [pc, #36]	; (4063f4 <prvCheckForValidListAndQueue+0x60>)
  4063ce:	4798      	blx	r3
}
  4063d0:	bd80      	pop	{r7, pc}
  4063d2:	bf00      	nop
  4063d4:	00404215 	.word	0x00404215
  4063d8:	2000371c 	.word	0x2000371c
  4063dc:	200036ec 	.word	0x200036ec
  4063e0:	00403f29 	.word	0x00403f29
  4063e4:	20003700 	.word	0x20003700
  4063e8:	20003714 	.word	0x20003714
  4063ec:	20003718 	.word	0x20003718
  4063f0:	00404665 	.word	0x00404665
  4063f4:	00404231 	.word	0x00404231

004063f8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4063f8:	b480      	push	{r7}
  4063fa:	b083      	sub	sp, #12
  4063fc:	af00      	add	r7, sp, #0
  4063fe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  406400:	687b      	ldr	r3, [r7, #4]
  406402:	2b07      	cmp	r3, #7
  406404:	d825      	bhi.n	406452 <osc_get_rate+0x5a>
  406406:	a201      	add	r2, pc, #4	; (adr r2, 40640c <osc_get_rate+0x14>)
  406408:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40640c:	0040642d 	.word	0x0040642d
  406410:	00406433 	.word	0x00406433
  406414:	00406439 	.word	0x00406439
  406418:	0040643f 	.word	0x0040643f
  40641c:	00406443 	.word	0x00406443
  406420:	00406447 	.word	0x00406447
  406424:	0040644b 	.word	0x0040644b
  406428:	0040644f 	.word	0x0040644f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40642c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406430:	e010      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  406432:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406436:	e00d      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40643c:	e00a      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40643e:	4b08      	ldr	r3, [pc, #32]	; (406460 <osc_get_rate+0x68>)
  406440:	e008      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  406442:	4b08      	ldr	r3, [pc, #32]	; (406464 <osc_get_rate+0x6c>)
  406444:	e006      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  406446:	4b08      	ldr	r3, [pc, #32]	; (406468 <osc_get_rate+0x70>)
  406448:	e004      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40644a:	4b07      	ldr	r3, [pc, #28]	; (406468 <osc_get_rate+0x70>)
  40644c:	e002      	b.n	406454 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40644e:	4b06      	ldr	r3, [pc, #24]	; (406468 <osc_get_rate+0x70>)
  406450:	e000      	b.n	406454 <osc_get_rate+0x5c>
	}

	return 0;
  406452:	2300      	movs	r3, #0
}
  406454:	4618      	mov	r0, r3
  406456:	370c      	adds	r7, #12
  406458:	46bd      	mov	sp, r7
  40645a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40645e:	4770      	bx	lr
  406460:	003d0900 	.word	0x003d0900
  406464:	007a1200 	.word	0x007a1200
  406468:	00b71b00 	.word	0x00b71b00

0040646c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40646c:	b580      	push	{r7, lr}
  40646e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406470:	2006      	movs	r0, #6
  406472:	4b03      	ldr	r3, [pc, #12]	; (406480 <sysclk_get_main_hz+0x14>)
  406474:	4798      	blx	r3
  406476:	4603      	mov	r3, r0
  406478:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40647a:	4618      	mov	r0, r3
  40647c:	bd80      	pop	{r7, pc}
  40647e:	bf00      	nop
  406480:	004063f9 	.word	0x004063f9

00406484 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  406484:	b580      	push	{r7, lr}
  406486:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406488:	4b02      	ldr	r3, [pc, #8]	; (406494 <sysclk_get_cpu_hz+0x10>)
  40648a:	4798      	blx	r3
  40648c:	4603      	mov	r3, r0
  40648e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406490:	4618      	mov	r0, r3
  406492:	bd80      	pop	{r7, pc}
  406494:	0040646d 	.word	0x0040646d

00406498 <vTimerIMU>:

xSemaphoreHandle xseIMU;
xSemaphoreHandle xSemIMUTimer;
xTimerHandle xTimerIMU;

void vTimerIMU(void *pvParameters){
  406498:	b590      	push	{r4, r7, lr}
  40649a:	b083      	sub	sp, #12
  40649c:	af00      	add	r7, sp, #0
  40649e:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUTimer);
  4064a0:	4b05      	ldr	r3, [pc, #20]	; (4064b8 <vTimerIMU+0x20>)
  4064a2:	681b      	ldr	r3, [r3, #0]
  4064a4:	4618      	mov	r0, r3
  4064a6:	2100      	movs	r1, #0
  4064a8:	2200      	movs	r2, #0
  4064aa:	2300      	movs	r3, #0
  4064ac:	4c03      	ldr	r4, [pc, #12]	; (4064bc <vTimerIMU+0x24>)
  4064ae:	47a0      	blx	r4
}
  4064b0:	370c      	adds	r7, #12
  4064b2:	46bd      	mov	sp, r7
  4064b4:	bd90      	pop	{r4, r7, pc}
  4064b6:	bf00      	nop
  4064b8:	2000386c 	.word	0x2000386c
  4064bc:	004047a1 	.word	0x004047a1

004064c0 <IMUTask>:

void IMUTask(void *pvParameters){
  4064c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  4064c4:	b08a      	sub	sp, #40	; 0x28
  4064c6:	af04      	add	r7, sp, #16
  4064c8:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xSemIMUTimer);
  4064ca:	2001      	movs	r0, #1
  4064cc:	2100      	movs	r1, #0
  4064ce:	2203      	movs	r2, #3
  4064d0:	4b6b      	ldr	r3, [pc, #428]	; (406680 <IMUTask+0x1c0>)
  4064d2:	4798      	blx	r3
  4064d4:	4602      	mov	r2, r0
  4064d6:	4b6b      	ldr	r3, [pc, #428]	; (406684 <IMUTask+0x1c4>)
  4064d8:	601a      	str	r2, [r3, #0]
  4064da:	4b6a      	ldr	r3, [pc, #424]	; (406684 <IMUTask+0x1c4>)
  4064dc:	681b      	ldr	r3, [r3, #0]
  4064de:	2b00      	cmp	r3, #0
  4064e0:	d007      	beq.n	4064f2 <IMUTask+0x32>
  4064e2:	4b68      	ldr	r3, [pc, #416]	; (406684 <IMUTask+0x1c4>)
  4064e4:	681b      	ldr	r3, [r3, #0]
  4064e6:	4618      	mov	r0, r3
  4064e8:	2100      	movs	r1, #0
  4064ea:	2200      	movs	r2, #0
  4064ec:	2300      	movs	r3, #0
  4064ee:	4c66      	ldr	r4, [pc, #408]	; (406688 <IMUTask+0x1c8>)
  4064f0:	47a0      	blx	r4
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  4064f2:	4b66      	ldr	r3, [pc, #408]	; (40668c <IMUTask+0x1cc>)
  4064f4:	9300      	str	r3, [sp, #0]
  4064f6:	4866      	ldr	r0, [pc, #408]	; (406690 <IMUTask+0x1d0>)
  4064f8:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
  4064fc:	2201      	movs	r2, #1
  4064fe:	2300      	movs	r3, #0
  406500:	4c64      	ldr	r4, [pc, #400]	; (406694 <IMUTask+0x1d4>)
  406502:	47a0      	blx	r4
  406504:	4602      	mov	r2, r0
  406506:	4b64      	ldr	r3, [pc, #400]	; (406698 <IMUTask+0x1d8>)
  406508:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  40650a:	4b63      	ldr	r3, [pc, #396]	; (406698 <IMUTask+0x1d8>)
  40650c:	681c      	ldr	r4, [r3, #0]
  40650e:	4b63      	ldr	r3, [pc, #396]	; (40669c <IMUTask+0x1dc>)
  406510:	4798      	blx	r3
  406512:	4603      	mov	r3, r0
  406514:	2200      	movs	r2, #0
  406516:	9200      	str	r2, [sp, #0]
  406518:	4620      	mov	r0, r4
  40651a:	2100      	movs	r1, #0
  40651c:	461a      	mov	r2, r3
  40651e:	2300      	movs	r3, #0
  406520:	4c5f      	ldr	r4, [pc, #380]	; (4066a0 <IMUTask+0x1e0>)
  406522:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xseIMU);
  406524:	2001      	movs	r0, #1
  406526:	2100      	movs	r1, #0
  406528:	2203      	movs	r2, #3
  40652a:	4b55      	ldr	r3, [pc, #340]	; (406680 <IMUTask+0x1c0>)
  40652c:	4798      	blx	r3
  40652e:	4602      	mov	r2, r0
  406530:	4b5c      	ldr	r3, [pc, #368]	; (4066a4 <IMUTask+0x1e4>)
  406532:	601a      	str	r2, [r3, #0]
  406534:	4b5b      	ldr	r3, [pc, #364]	; (4066a4 <IMUTask+0x1e4>)
  406536:	681b      	ldr	r3, [r3, #0]
  406538:	2b00      	cmp	r3, #0
  40653a:	d007      	beq.n	40654c <IMUTask+0x8c>
  40653c:	4b59      	ldr	r3, [pc, #356]	; (4066a4 <IMUTask+0x1e4>)
  40653e:	681b      	ldr	r3, [r3, #0]
  406540:	4618      	mov	r0, r3
  406542:	2100      	movs	r1, #0
  406544:	2200      	movs	r2, #0
  406546:	2300      	movs	r3, #0
  406548:	4c4f      	ldr	r4, [pc, #316]	; (406688 <IMUTask+0x1c8>)
  40654a:	47a0      	blx	r4
	status = configIMU(xseIMU);
  40654c:	4b55      	ldr	r3, [pc, #340]	; (4066a4 <IMUTask+0x1e4>)
  40654e:	681b      	ldr	r3, [r3, #0]
  406550:	4618      	mov	r0, r3
  406552:	4b55      	ldr	r3, [pc, #340]	; (4066a8 <IMUTask+0x1e8>)
  406554:	4798      	blx	r3
  406556:	4603      	mov	r3, r0
  406558:	75fb      	strb	r3, [r7, #23]
	if (status != STATUS_OK){
  40655a:	f997 3017 	ldrsb.w	r3, [r7, #23]
  40655e:	2b00      	cmp	r3, #0
  406560:	d008      	beq.n	406574 <IMUTask+0xb4>
		printf_mux("Error IMU!");
  406562:	4852      	ldr	r0, [pc, #328]	; (4066ac <IMUTask+0x1ec>)
  406564:	4b52      	ldr	r3, [pc, #328]	; (4066b0 <IMUTask+0x1f0>)
  406566:	4798      	blx	r3
		LED_On(LED2_GPIO);
  406568:	2019      	movs	r0, #25
  40656a:	4b52      	ldr	r3, [pc, #328]	; (4066b4 <IMUTask+0x1f4>)
  40656c:	4798      	blx	r3
		vTaskDelete(NULL);
  40656e:	2000      	movs	r0, #0
  406570:	4b51      	ldr	r3, [pc, #324]	; (4066b8 <IMUTask+0x1f8>)
  406572:	4798      	blx	r3
	
	float acel[3];
	
	for (;;){
		
		memset(acel, 0, sizeof(acel));
  406574:	f107 0308 	add.w	r3, r7, #8
  406578:	4618      	mov	r0, r3
  40657a:	2100      	movs	r1, #0
  40657c:	220c      	movs	r2, #12
  40657e:	4b4f      	ldr	r3, [pc, #316]	; (4066bc <IMUTask+0x1fc>)
  406580:	4798      	blx	r3
		acel[0] = get_acel_value(Acel_X, ADXL_Low, xseIMU) + OFFSET_X;
  406582:	4b48      	ldr	r3, [pc, #288]	; (4066a4 <IMUTask+0x1e4>)
  406584:	681b      	ldr	r3, [r3, #0]
  406586:	2000      	movs	r0, #0
  406588:	2153      	movs	r1, #83	; 0x53
  40658a:	461a      	mov	r2, r3
  40658c:	4b4c      	ldr	r3, [pc, #304]	; (4066c0 <IMUTask+0x200>)
  40658e:	4798      	blx	r3
  406590:	4602      	mov	r2, r0
  406592:	4b4c      	ldr	r3, [pc, #304]	; (4066c4 <IMUTask+0x204>)
  406594:	4610      	mov	r0, r2
  406596:	494c      	ldr	r1, [pc, #304]	; (4066c8 <IMUTask+0x208>)
  406598:	4798      	blx	r3
  40659a:	4603      	mov	r3, r0
  40659c:	60bb      	str	r3, [r7, #8]
		acel[1] = get_acel_value(Acel_Y, ADXL_Low, xseIMU) + OFFSET_Y;	
  40659e:	4b41      	ldr	r3, [pc, #260]	; (4066a4 <IMUTask+0x1e4>)
  4065a0:	681b      	ldr	r3, [r3, #0]
  4065a2:	2001      	movs	r0, #1
  4065a4:	2153      	movs	r1, #83	; 0x53
  4065a6:	461a      	mov	r2, r3
  4065a8:	4b45      	ldr	r3, [pc, #276]	; (4066c0 <IMUTask+0x200>)
  4065aa:	4798      	blx	r3
  4065ac:	4602      	mov	r2, r0
  4065ae:	4b45      	ldr	r3, [pc, #276]	; (4066c4 <IMUTask+0x204>)
  4065b0:	4610      	mov	r0, r2
  4065b2:	4946      	ldr	r1, [pc, #280]	; (4066cc <IMUTask+0x20c>)
  4065b4:	4798      	blx	r3
  4065b6:	4603      	mov	r3, r0
  4065b8:	60fb      	str	r3, [r7, #12]
		acel[2] = get_acel_value(Acel_Z, ADXL_Low, xseIMU) + OFFSET_Z;	
  4065ba:	4b3a      	ldr	r3, [pc, #232]	; (4066a4 <IMUTask+0x1e4>)
  4065bc:	681b      	ldr	r3, [r3, #0]
  4065be:	2002      	movs	r0, #2
  4065c0:	2153      	movs	r1, #83	; 0x53
  4065c2:	461a      	mov	r2, r3
  4065c4:	4b3e      	ldr	r3, [pc, #248]	; (4066c0 <IMUTask+0x200>)
  4065c6:	4798      	blx	r3
  4065c8:	4602      	mov	r2, r0
  4065ca:	4b3e      	ldr	r3, [pc, #248]	; (4066c4 <IMUTask+0x204>)
  4065cc:	4610      	mov	r0, r2
  4065ce:	f04f 0100 	mov.w	r1, #0
  4065d2:	4798      	blx	r3
  4065d4:	4603      	mov	r3, r0
  4065d6:	613b      	str	r3, [r7, #16]
		
		printf_mux("X = %0.3f\tY = %0.3f\tZ = %0.3f", acel[0] , acel[1], acel[2]);
  4065d8:	68ba      	ldr	r2, [r7, #8]
  4065da:	4b3d      	ldr	r3, [pc, #244]	; (4066d0 <IMUTask+0x210>)
  4065dc:	4610      	mov	r0, r2
  4065de:	4798      	blx	r3
  4065e0:	4604      	mov	r4, r0
  4065e2:	460d      	mov	r5, r1
  4065e4:	68fa      	ldr	r2, [r7, #12]
  4065e6:	4b3a      	ldr	r3, [pc, #232]	; (4066d0 <IMUTask+0x210>)
  4065e8:	4610      	mov	r0, r2
  4065ea:	4798      	blx	r3
  4065ec:	4680      	mov	r8, r0
  4065ee:	4689      	mov	r9, r1
  4065f0:	693a      	ldr	r2, [r7, #16]
  4065f2:	4b37      	ldr	r3, [pc, #220]	; (4066d0 <IMUTask+0x210>)
  4065f4:	4610      	mov	r0, r2
  4065f6:	4798      	blx	r3
  4065f8:	4602      	mov	r2, r0
  4065fa:	460b      	mov	r3, r1
  4065fc:	e9cd 8900 	strd	r8, r9, [sp]
  406600:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406604:	4833      	ldr	r0, [pc, #204]	; (4066d4 <IMUTask+0x214>)
  406606:	4622      	mov	r2, r4
  406608:	462b      	mov	r3, r5
  40660a:	4929      	ldr	r1, [pc, #164]	; (4066b0 <IMUTask+0x1f0>)
  40660c:	4788      	blx	r1
		
		sprintf(buffer, "X = %0.3f\nY = %0.3f\nZ = %0.3f", acel[0], acel[1], acel[2]);
  40660e:	68ba      	ldr	r2, [r7, #8]
  406610:	4b2f      	ldr	r3, [pc, #188]	; (4066d0 <IMUTask+0x210>)
  406612:	4610      	mov	r0, r2
  406614:	4798      	blx	r3
  406616:	4604      	mov	r4, r0
  406618:	460d      	mov	r5, r1
  40661a:	68fa      	ldr	r2, [r7, #12]
  40661c:	4b2c      	ldr	r3, [pc, #176]	; (4066d0 <IMUTask+0x210>)
  40661e:	4610      	mov	r0, r2
  406620:	4798      	blx	r3
  406622:	4680      	mov	r8, r0
  406624:	4689      	mov	r9, r1
  406626:	693a      	ldr	r2, [r7, #16]
  406628:	4b29      	ldr	r3, [pc, #164]	; (4066d0 <IMUTask+0x210>)
  40662a:	4610      	mov	r0, r2
  40662c:	4798      	blx	r3
  40662e:	4602      	mov	r2, r0
  406630:	460b      	mov	r3, r1
  406632:	e9cd 8900 	strd	r8, r9, [sp]
  406636:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40663a:	4827      	ldr	r0, [pc, #156]	; (4066d8 <IMUTask+0x218>)
  40663c:	4927      	ldr	r1, [pc, #156]	; (4066dc <IMUTask+0x21c>)
  40663e:	4622      	mov	r2, r4
  406640:	462b      	mov	r3, r5
  406642:	4c27      	ldr	r4, [pc, #156]	; (4066e0 <IMUTask+0x220>)
  406644:	47a0      	blx	r4
		ili9225_set_foreground_color(COLOR_WHITE);
  406646:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40664a:	4b26      	ldr	r3, [pc, #152]	; (4066e4 <IMUTask+0x224>)
  40664c:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,40,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  40664e:	2000      	movs	r0, #0
  406650:	2128      	movs	r1, #40	; 0x28
  406652:	22b0      	movs	r2, #176	; 0xb0
  406654:	23dc      	movs	r3, #220	; 0xdc
  406656:	4c24      	ldr	r4, [pc, #144]	; (4066e8 <IMUTask+0x228>)
  406658:	47a0      	blx	r4
		ili9225_set_foreground_color(COLOR_BLACK);
  40665a:	2000      	movs	r0, #0
  40665c:	4b21      	ldr	r3, [pc, #132]	; (4066e4 <IMUTask+0x224>)
  40665e:	4798      	blx	r3
		ili9225_draw_string(10,50, buffer);
  406660:	200a      	movs	r0, #10
  406662:	2132      	movs	r1, #50	; 0x32
  406664:	4a1c      	ldr	r2, [pc, #112]	; (4066d8 <IMUTask+0x218>)
  406666:	4b21      	ldr	r3, [pc, #132]	; (4066ec <IMUTask+0x22c>)
  406668:	4798      	blx	r3
		
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
  40666a:	4b06      	ldr	r3, [pc, #24]	; (406684 <IMUTask+0x1c4>)
  40666c:	681b      	ldr	r3, [r3, #0]
  40666e:	4618      	mov	r0, r3
  406670:	2100      	movs	r1, #0
  406672:	f04f 32ff 	mov.w	r2, #4294967295
  406676:	2300      	movs	r3, #0
  406678:	4c1d      	ldr	r4, [pc, #116]	; (4066f0 <IMUTask+0x230>)
  40667a:	47a0      	blx	r4
	}
  40667c:	e77a      	b.n	406574 <IMUTask+0xb4>
  40667e:	bf00      	nop
  406680:	00404665 	.word	0x00404665
  406684:	2000386c 	.word	0x2000386c
  406688:	004047a1 	.word	0x004047a1
  40668c:	00406499 	.word	0x00406499
  406690:	0040f570 	.word	0x0040f570
  406694:	00405e51 	.word	0x00405e51
  406698:	200038a8 	.word	0x200038a8
  40669c:	004052b9 	.word	0x004052b9
  4066a0:	00405ecd 	.word	0x00405ecd
  4066a4:	20003870 	.word	0x20003870
  4066a8:	00406859 	.word	0x00406859
  4066ac:	0040f57c 	.word	0x0040f57c
  4066b0:	0040047d 	.word	0x0040047d
  4066b4:	00401e01 	.word	0x00401e01
  4066b8:	00404fed 	.word	0x00404fed
  4066bc:	00407a3d 	.word	0x00407a3d
  4066c0:	004066f9 	.word	0x004066f9
  4066c4:	00407661 	.word	0x00407661
  4066c8:	43af0000 	.word	0x43af0000
  4066cc:	44834000 	.word	0x44834000
  4066d0:	004070e9 	.word	0x004070e9
  4066d4:	0040f588 	.word	0x0040f588
  4066d8:	20003874 	.word	0x20003874
  4066dc:	0040f5a8 	.word	0x0040f5a8
  4066e0:	00407be1 	.word	0x00407be1
  4066e4:	004025d1 	.word	0x004025d1
  4066e8:	00402765 	.word	0x00402765
  4066ec:	00402901 	.word	0x00402901
  4066f0:	004049cd 	.word	0x004049cd
  4066f4:	00000000 	.word	0x00000000

004066f8 <get_acel_value>:
}

static float get_acel_value(ADXL_Axis axis, ADXL_Addr_Dev dev, xSemaphoreHandle xse){
  4066f8:	b590      	push	{r4, r7, lr}
  4066fa:	b089      	sub	sp, #36	; 0x24
  4066fc:	af02      	add	r7, sp, #8
  4066fe:	460b      	mov	r3, r1
  406700:	603a      	str	r2, [r7, #0]
  406702:	4602      	mov	r2, r0
  406704:	71fa      	strb	r2, [r7, #7]
  406706:	71bb      	strb	r3, [r7, #6]
	status_code_t result;
	float acel_value = -16000;
  406708:	4b4b      	ldr	r3, [pc, #300]	; (406838 <get_acel_value+0x140>)
  40670a:	613b      	str	r3, [r7, #16]
	uint16_t adxl = 0;
  40670c:	2300      	movs	r3, #0
  40670e:	81fb      	strh	r3, [r7, #14]
	uint8_t b[2];
	memset(b, 0, sizeof(b));
  406710:	f107 030c 	add.w	r3, r7, #12
  406714:	4618      	mov	r0, r3
  406716:	2100      	movs	r1, #0
  406718:	2202      	movs	r2, #2
  40671a:	4b48      	ldr	r3, [pc, #288]	; (40683c <get_acel_value+0x144>)
  40671c:	4798      	blx	r3
	
	switch (axis) {
  40671e:	79fb      	ldrb	r3, [r7, #7]
  406720:	2b01      	cmp	r3, #1
  406722:	d011      	beq.n	406748 <get_acel_value+0x50>
  406724:	2b02      	cmp	r3, #2
  406726:	d01d      	beq.n	406764 <get_acel_value+0x6c>
  406728:	2b00      	cmp	r3, #0
  40672a:	d129      	bne.n	406780 <get_acel_value+0x88>
		case Acel_X:
			result = adxl_read(dev, b, ADXL_DataX0, sizeof(b), xse);
  40672c:	79ba      	ldrb	r2, [r7, #6]
  40672e:	f107 030c 	add.w	r3, r7, #12
  406732:	6839      	ldr	r1, [r7, #0]
  406734:	9100      	str	r1, [sp, #0]
  406736:	4610      	mov	r0, r2
  406738:	4619      	mov	r1, r3
  40673a:	2232      	movs	r2, #50	; 0x32
  40673c:	2302      	movs	r3, #2
  40673e:	4c40      	ldr	r4, [pc, #256]	; (406840 <get_acel_value+0x148>)
  406740:	47a0      	blx	r4
  406742:	4603      	mov	r3, r0
  406744:	75fb      	strb	r3, [r7, #23]
			break;
  406746:	e01b      	b.n	406780 <get_acel_value+0x88>
		case Acel_Y:
			result = adxl_read(dev, b, ADXL_DataY0, sizeof(b), xse);
  406748:	79ba      	ldrb	r2, [r7, #6]
  40674a:	f107 030c 	add.w	r3, r7, #12
  40674e:	6839      	ldr	r1, [r7, #0]
  406750:	9100      	str	r1, [sp, #0]
  406752:	4610      	mov	r0, r2
  406754:	4619      	mov	r1, r3
  406756:	2234      	movs	r2, #52	; 0x34
  406758:	2302      	movs	r3, #2
  40675a:	4c39      	ldr	r4, [pc, #228]	; (406840 <get_acel_value+0x148>)
  40675c:	47a0      	blx	r4
  40675e:	4603      	mov	r3, r0
  406760:	75fb      	strb	r3, [r7, #23]
			break;
  406762:	e00d      	b.n	406780 <get_acel_value+0x88>
		case Acel_Z:
			result = adxl_read(dev, b, ADXL_DataZ0, sizeof(b), xse);
  406764:	79ba      	ldrb	r2, [r7, #6]
  406766:	f107 030c 	add.w	r3, r7, #12
  40676a:	6839      	ldr	r1, [r7, #0]
  40676c:	9100      	str	r1, [sp, #0]
  40676e:	4610      	mov	r0, r2
  406770:	4619      	mov	r1, r3
  406772:	2236      	movs	r2, #54	; 0x36
  406774:	2302      	movs	r3, #2
  406776:	4c32      	ldr	r4, [pc, #200]	; (406840 <get_acel_value+0x148>)
  406778:	47a0      	blx	r4
  40677a:	4603      	mov	r3, r0
  40677c:	75fb      	strb	r3, [r7, #23]
			break;
  40677e:	bf00      	nop
	}
	
	if (result != STATUS_OK){
  406780:	f997 3017 	ldrsb.w	r3, [r7, #23]
  406784:	2b00      	cmp	r3, #0
  406786:	d001      	beq.n	40678c <get_acel_value+0x94>
		return acel_value;
  406788:	693b      	ldr	r3, [r7, #16]
  40678a:	e04d      	b.n	406828 <get_acel_value+0x130>
	}
	
	xSemaphoreTake(xse, 0);
  40678c:	6838      	ldr	r0, [r7, #0]
  40678e:	2100      	movs	r1, #0
  406790:	2200      	movs	r2, #0
  406792:	2300      	movs	r3, #0
  406794:	4c2b      	ldr	r4, [pc, #172]	; (406844 <get_acel_value+0x14c>)
  406796:	47a0      	blx	r4
	
	adxl = (uint16_t)( (b[1] << 8) | b[0] );
  406798:	7b7b      	ldrb	r3, [r7, #13]
  40679a:	021b      	lsls	r3, r3, #8
  40679c:	b29a      	uxth	r2, r3
  40679e:	7b3b      	ldrb	r3, [r7, #12]
  4067a0:	4313      	orrs	r3, r2
  4067a2:	b29b      	uxth	r3, r3
  4067a4:	81fb      	strh	r3, [r7, #14]
	} else {
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
		acel_value = -(3.9 * ((float) adxl) );
	}*/
	
	if ( !(adxl & 0xFC00) ){
  4067a6:	89fb      	ldrh	r3, [r7, #14]
  4067a8:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  4067ac:	2b00      	cmp	r3, #0
  4067ae:	d119      	bne.n	4067e4 <get_acel_value+0xec>
		acel_value = 3.9 * ((float) adxl);
  4067b0:	89fa      	ldrh	r2, [r7, #14]
  4067b2:	4b25      	ldr	r3, [pc, #148]	; (406848 <get_acel_value+0x150>)
  4067b4:	4610      	mov	r0, r2
  4067b6:	4798      	blx	r3
  4067b8:	4602      	mov	r2, r0
  4067ba:	4b24      	ldr	r3, [pc, #144]	; (40684c <get_acel_value+0x154>)
  4067bc:	4610      	mov	r0, r2
  4067be:	4798      	blx	r3
  4067c0:	4602      	mov	r2, r0
  4067c2:	460b      	mov	r3, r1
  4067c4:	4c22      	ldr	r4, [pc, #136]	; (406850 <get_acel_value+0x158>)
  4067c6:	4610      	mov	r0, r2
  4067c8:	4619      	mov	r1, r3
  4067ca:	a319      	add	r3, pc, #100	; (adr r3, 406830 <get_acel_value+0x138>)
  4067cc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4067d0:	47a0      	blx	r4
  4067d2:	4602      	mov	r2, r0
  4067d4:	460b      	mov	r3, r1
  4067d6:	4c1f      	ldr	r4, [pc, #124]	; (406854 <get_acel_value+0x15c>)
  4067d8:	4610      	mov	r0, r2
  4067da:	4619      	mov	r1, r3
  4067dc:	47a0      	blx	r4
  4067de:	4603      	mov	r3, r0
  4067e0:	613b      	str	r3, [r7, #16]
  4067e2:	e020      	b.n	406826 <get_acel_value+0x12e>
		} else {
		adxl = ( ( (~adxl) +1 ) & 0x03FF);
  4067e4:	89fb      	ldrh	r3, [r7, #14]
  4067e6:	425b      	negs	r3, r3
  4067e8:	b29b      	uxth	r3, r3
  4067ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
  4067ee:	81fb      	strh	r3, [r7, #14]
		acel_value = -(3.9 * ((float) adxl) );
  4067f0:	89fa      	ldrh	r2, [r7, #14]
  4067f2:	4b15      	ldr	r3, [pc, #84]	; (406848 <get_acel_value+0x150>)
  4067f4:	4610      	mov	r0, r2
  4067f6:	4798      	blx	r3
  4067f8:	4602      	mov	r2, r0
  4067fa:	4b14      	ldr	r3, [pc, #80]	; (40684c <get_acel_value+0x154>)
  4067fc:	4610      	mov	r0, r2
  4067fe:	4798      	blx	r3
  406800:	4602      	mov	r2, r0
  406802:	460b      	mov	r3, r1
  406804:	4c12      	ldr	r4, [pc, #72]	; (406850 <get_acel_value+0x158>)
  406806:	4610      	mov	r0, r2
  406808:	4619      	mov	r1, r3
  40680a:	a309      	add	r3, pc, #36	; (adr r3, 406830 <get_acel_value+0x138>)
  40680c:	e9d3 2300 	ldrd	r2, r3, [r3]
  406810:	47a0      	blx	r4
  406812:	4602      	mov	r2, r0
  406814:	460b      	mov	r3, r1
  406816:	4c0f      	ldr	r4, [pc, #60]	; (406854 <get_acel_value+0x15c>)
  406818:	4610      	mov	r0, r2
  40681a:	4619      	mov	r1, r3
  40681c:	47a0      	blx	r4
  40681e:	4603      	mov	r3, r0
  406820:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  406824:	613b      	str	r3, [r7, #16]
	}
	
	return acel_value;
  406826:	693b      	ldr	r3, [r7, #16]
}
  406828:	4618      	mov	r0, r3
  40682a:	371c      	adds	r7, #28
  40682c:	46bd      	mov	sp, r7
  40682e:	bd90      	pop	{r4, r7, pc}
  406830:	33333333 	.word	0x33333333
  406834:	400f3333 	.word	0x400f3333
  406838:	c67a0000 	.word	0xc67a0000
  40683c:	00407a3d 	.word	0x00407a3d
  406840:	00406b91 	.word	0x00406b91
  406844:	004049cd 	.word	0x004049cd
  406848:	004077c1 	.word	0x004077c1
  40684c:	004070e9 	.word	0x004070e9
  406850:	00407191 	.word	0x00407191
  406854:	004075b5 	.word	0x004075b5

00406858 <configIMU>:

static status_code_t configIMU(xSemaphoreHandle xse){
  406858:	b580      	push	{r7, lr}
  40685a:	b084      	sub	sp, #16
  40685c:	af00      	add	r7, sp, #0
  40685e:	6078      	str	r0, [r7, #4]
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  406860:	4b16      	ldr	r3, [pc, #88]	; (4068bc <configIMU+0x64>)
  406862:	4798      	blx	r3
  406864:	4603      	mov	r3, r0
  406866:	2b00      	cmp	r3, #0
  406868:	d004      	beq.n	406874 <configIMU+0x1c>
		printf_mux("TWI init Error!");
  40686a:	4815      	ldr	r0, [pc, #84]	; (4068c0 <configIMU+0x68>)
  40686c:	4b15      	ldr	r3, [pc, #84]	; (4068c4 <configIMU+0x6c>)
  40686e:	4798      	blx	r3
		return -1;
  406870:	23ff      	movs	r3, #255	; 0xff
  406872:	e01e      	b.n	4068b2 <configIMU+0x5a>
	}
	
	status = adxl_init(ADXL_Low, xse);
  406874:	2053      	movs	r0, #83	; 0x53
  406876:	6879      	ldr	r1, [r7, #4]
  406878:	4b13      	ldr	r3, [pc, #76]	; (4068c8 <configIMU+0x70>)
  40687a:	4798      	blx	r3
  40687c:	4603      	mov	r3, r0
  40687e:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_OK){
  406880:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406884:	2b00      	cmp	r3, #0
  406886:	d004      	beq.n	406892 <configIMU+0x3a>
		printf_mux("ADXL init Error!");
  406888:	4810      	ldr	r0, [pc, #64]	; (4068cc <configIMU+0x74>)
  40688a:	4b0e      	ldr	r3, [pc, #56]	; (4068c4 <configIMU+0x6c>)
  40688c:	4798      	blx	r3
		return status;
  40688e:	7bfb      	ldrb	r3, [r7, #15]
  406890:	e00f      	b.n	4068b2 <configIMU+0x5a>
	}
	
	status = itg_init(ITG_Low, xse);
  406892:	2068      	movs	r0, #104	; 0x68
  406894:	6879      	ldr	r1, [r7, #4]
  406896:	4b0e      	ldr	r3, [pc, #56]	; (4068d0 <configIMU+0x78>)
  406898:	4798      	blx	r3
  40689a:	4603      	mov	r3, r0
  40689c:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_OK){
  40689e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4068a2:	2b00      	cmp	r3, #0
  4068a4:	d004      	beq.n	4068b0 <configIMU+0x58>
		printf_mux("ITG init Error!");
  4068a6:	480b      	ldr	r0, [pc, #44]	; (4068d4 <configIMU+0x7c>)
  4068a8:	4b06      	ldr	r3, [pc, #24]	; (4068c4 <configIMU+0x6c>)
  4068aa:	4798      	blx	r3
		return status;
  4068ac:	7bfb      	ldrb	r3, [r7, #15]
  4068ae:	e000      	b.n	4068b2 <configIMU+0x5a>
	}
	
	return status;
  4068b0:	7bfb      	ldrb	r3, [r7, #15]
  4068b2:	b25b      	sxtb	r3, r3
}
  4068b4:	4618      	mov	r0, r3
  4068b6:	3710      	adds	r7, #16
  4068b8:	46bd      	mov	sp, r7
  4068ba:	bd80      	pop	{r7, pc}
  4068bc:	004068d9 	.word	0x004068d9
  4068c0:	0040f5c8 	.word	0x0040f5c8
  4068c4:	0040047d 	.word	0x0040047d
  4068c8:	00406959 	.word	0x00406959
  4068cc:	0040f5d8 	.word	0x0040f5d8
  4068d0:	004069fd 	.word	0x004069fd
  4068d4:	0040f5ec 	.word	0x0040f5ec

004068d8 <twi_init>:

static uint8_t twi_init(void){
  4068d8:	b590      	push	{r4, r7, lr}
  4068da:	b087      	sub	sp, #28
  4068dc:	af00      	add	r7, sp, #0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4068de:	2003      	movs	r0, #3
  4068e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4068e4:	4b14      	ldr	r3, [pc, #80]	; (406938 <twi_init+0x60>)
  4068e6:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4068e8:	2004      	movs	r0, #4
  4068ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4068ee:	4b12      	ldr	r3, [pc, #72]	; (406938 <twi_init+0x60>)
  4068f0:	4798      	blx	r3
	
	freertos_peripheral_options_t driver_options = {
  4068f2:	4b12      	ldr	r3, [pc, #72]	; (40693c <twi_init+0x64>)
  4068f4:	1d3c      	adds	r4, r7, #4
  4068f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4068f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		0x0F,
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX )
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  4068fc:	1d3b      	adds	r3, r7, #4
  4068fe:	4810      	ldr	r0, [pc, #64]	; (406940 <twi_init+0x68>)
  406900:	4619      	mov	r1, r3
  406902:	4b10      	ldr	r3, [pc, #64]	; (406944 <twi_init+0x6c>)
  406904:	4798      	blx	r3
  406906:	4602      	mov	r2, r0
  406908:	4b0f      	ldr	r3, [pc, #60]	; (406948 <twi_init+0x70>)
  40690a:	601a      	str	r2, [r3, #0]
	
	if (freertos_twi != NULL){
  40690c:	4b0e      	ldr	r3, [pc, #56]	; (406948 <twi_init+0x70>)
  40690e:	681b      	ldr	r3, [r3, #0]
  406910:	2b00      	cmp	r3, #0
  406912:	d00b      	beq.n	40692c <twi_init+0x54>
		uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  406914:	4b0d      	ldr	r3, [pc, #52]	; (40694c <twi_init+0x74>)
  406916:	4798      	blx	r3
  406918:	4603      	mov	r3, r0
  40691a:	4809      	ldr	r0, [pc, #36]	; (406940 <twi_init+0x68>)
  40691c:	490c      	ldr	r1, [pc, #48]	; (406950 <twi_init+0x78>)
  40691e:	461a      	mov	r2, r3
  406920:	4b0c      	ldr	r3, [pc, #48]	; (406954 <twi_init+0x7c>)
  406922:	4798      	blx	r3
  406924:	4603      	mov	r3, r0
  406926:	75fb      	strb	r3, [r7, #23]
		return twi_flag;
  406928:	7dfb      	ldrb	r3, [r7, #23]
  40692a:	e000      	b.n	40692e <twi_init+0x56>
	}
	
	return (!TWI_SUCCESS);
  40692c:	2301      	movs	r3, #1
}
  40692e:	4618      	mov	r0, r3
  406930:	371c      	adds	r7, #28
  406932:	46bd      	mov	sp, r7
  406934:	bd90      	pop	{r4, r7, pc}
  406936:	bf00      	nop
  406938:	00402d41 	.word	0x00402d41
  40693c:	0040f5fc 	.word	0x0040f5fc
  406940:	40018000 	.word	0x40018000
  406944:	00400c5d 	.word	0x00400c5d
  406948:	20003724 	.word	0x20003724
  40694c:	00406485 	.word	0x00406485
  406950:	00061a80 	.word	0x00061a80
  406954:	00403775 	.word	0x00403775

00406958 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev, xSemaphoreHandle xSem){
  406958:	b590      	push	{r4, r7, lr}
  40695a:	b085      	sub	sp, #20
  40695c:	af00      	add	r7, sp, #0
  40695e:	4603      	mov	r3, r0
  406960:	6039      	str	r1, [r7, #0]
  406962:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	//result = adxl_write(ADXL_Dev, 0x0B, ADXL_DataFormat, xSem);	//16g, 13-bit mode
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat, xSem);	//2g, 10-bit mode
  406964:	79fb      	ldrb	r3, [r7, #7]
  406966:	4618      	mov	r0, r3
  406968:	2108      	movs	r1, #8
  40696a:	2231      	movs	r2, #49	; 0x31
  40696c:	683b      	ldr	r3, [r7, #0]
  40696e:	4c21      	ldr	r4, [pc, #132]	; (4069f4 <adxl_init+0x9c>)
  406970:	47a0      	blx	r4
  406972:	4603      	mov	r3, r0
  406974:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406976:	f997 300f 	ldrsb.w	r3, [r7, #15]
  40697a:	2b00      	cmp	r3, #0
  40697c:	d001      	beq.n	406982 <adxl_init+0x2a>
  40697e:	7bfb      	ldrb	r3, [r7, #15]
  406980:	e033      	b.n	4069ea <adxl_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406982:	6838      	ldr	r0, [r7, #0]
  406984:	2100      	movs	r1, #0
  406986:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  40698a:	2300      	movs	r3, #0
  40698c:	4c1a      	ldr	r4, [pc, #104]	; (4069f8 <adxl_init+0xa0>)
  40698e:	47a0      	blx	r4
	
	result = adxl_write(ADXL_Dev, 0x09, ADXL_BWRate, xSem);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  406990:	79fb      	ldrb	r3, [r7, #7]
  406992:	4618      	mov	r0, r3
  406994:	2109      	movs	r1, #9
  406996:	222c      	movs	r2, #44	; 0x2c
  406998:	683b      	ldr	r3, [r7, #0]
  40699a:	4c16      	ldr	r4, [pc, #88]	; (4069f4 <adxl_init+0x9c>)
  40699c:	47a0      	blx	r4
  40699e:	4603      	mov	r3, r0
  4069a0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4069a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4069a6:	2b00      	cmp	r3, #0
  4069a8:	d001      	beq.n	4069ae <adxl_init+0x56>
  4069aa:	7bfb      	ldrb	r3, [r7, #15]
  4069ac:	e01d      	b.n	4069ea <adxl_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  4069ae:	6838      	ldr	r0, [r7, #0]
  4069b0:	2100      	movs	r1, #0
  4069b2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4069b6:	2300      	movs	r3, #0
  4069b8:	4c0f      	ldr	r4, [pc, #60]	; (4069f8 <adxl_init+0xa0>)
  4069ba:	47a0      	blx	r4
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl, xSem);	//Start Measurement
  4069bc:	79fb      	ldrb	r3, [r7, #7]
  4069be:	4618      	mov	r0, r3
  4069c0:	2108      	movs	r1, #8
  4069c2:	222d      	movs	r2, #45	; 0x2d
  4069c4:	683b      	ldr	r3, [r7, #0]
  4069c6:	4c0b      	ldr	r4, [pc, #44]	; (4069f4 <adxl_init+0x9c>)
  4069c8:	47a0      	blx	r4
  4069ca:	4603      	mov	r3, r0
  4069cc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  4069ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4069d2:	2b00      	cmp	r3, #0
  4069d4:	d001      	beq.n	4069da <adxl_init+0x82>
  4069d6:	7bfb      	ldrb	r3, [r7, #15]
  4069d8:	e007      	b.n	4069ea <adxl_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  4069da:	6838      	ldr	r0, [r7, #0]
  4069dc:	2100      	movs	r1, #0
  4069de:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  4069e2:	2300      	movs	r3, #0
  4069e4:	4c04      	ldr	r4, [pc, #16]	; (4069f8 <adxl_init+0xa0>)
  4069e6:	47a0      	blx	r4
	
	return result;
  4069e8:	7bfb      	ldrb	r3, [r7, #15]
  4069ea:	b25b      	sxtb	r3, r3
}
  4069ec:	4618      	mov	r0, r3
  4069ee:	3714      	adds	r7, #20
  4069f0:	46bd      	mov	sp, r7
  4069f2:	bd90      	pop	{r4, r7, pc}
  4069f4:	00406b19 	.word	0x00406b19
  4069f8:	004049cd 	.word	0x004049cd

004069fc <itg_init>:

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev, xSemaphoreHandle xSem){
  4069fc:	b590      	push	{r4, r7, lr}
  4069fe:	b085      	sub	sp, #20
  406a00:	af00      	add	r7, sp, #0
  406a02:	4603      	mov	r3, r0
  406a04:	6039      	str	r1, [r7, #0]
  406a06:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS, xSem);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  406a08:	79fb      	ldrb	r3, [r7, #7]
  406a0a:	4618      	mov	r0, r3
  406a0c:	211b      	movs	r1, #27
  406a0e:	2216      	movs	r2, #22
  406a10:	683b      	ldr	r3, [r7, #0]
  406a12:	4c21      	ldr	r4, [pc, #132]	; (406a98 <itg_init+0x9c>)
  406a14:	47a0      	blx	r4
  406a16:	4603      	mov	r3, r0
  406a18:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406a1e:	2b00      	cmp	r3, #0
  406a20:	d001      	beq.n	406a26 <itg_init+0x2a>
  406a22:	7bfb      	ldrb	r3, [r7, #15]
  406a24:	e033      	b.n	406a8e <itg_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406a26:	6838      	ldr	r0, [r7, #0]
  406a28:	2100      	movs	r1, #0
  406a2a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406a2e:	2300      	movs	r3, #0
  406a30:	4c1a      	ldr	r4, [pc, #104]	; (406a9c <itg_init+0xa0>)
  406a32:	47a0      	blx	r4
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div, xSem);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  406a34:	79fb      	ldrb	r3, [r7, #7]
  406a36:	4618      	mov	r0, r3
  406a38:	2100      	movs	r1, #0
  406a3a:	2215      	movs	r2, #21
  406a3c:	683b      	ldr	r3, [r7, #0]
  406a3e:	4c16      	ldr	r4, [pc, #88]	; (406a98 <itg_init+0x9c>)
  406a40:	47a0      	blx	r4
  406a42:	4603      	mov	r3, r0
  406a44:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406a4a:	2b00      	cmp	r3, #0
  406a4c:	d001      	beq.n	406a52 <itg_init+0x56>
  406a4e:	7bfb      	ldrb	r3, [r7, #15]
  406a50:	e01d      	b.n	406a8e <itg_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406a52:	6838      	ldr	r0, [r7, #0]
  406a54:	2100      	movs	r1, #0
  406a56:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406a5a:	2300      	movs	r3, #0
  406a5c:	4c0f      	ldr	r4, [pc, #60]	; (406a9c <itg_init+0xa0>)
  406a5e:	47a0      	blx	r4
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm, xSem);		//Clock Source: Internal Oscillator
  406a60:	79fb      	ldrb	r3, [r7, #7]
  406a62:	4618      	mov	r0, r3
  406a64:	2100      	movs	r1, #0
  406a66:	223e      	movs	r2, #62	; 0x3e
  406a68:	683b      	ldr	r3, [r7, #0]
  406a6a:	4c0b      	ldr	r4, [pc, #44]	; (406a98 <itg_init+0x9c>)
  406a6c:	47a0      	blx	r4
  406a6e:	4603      	mov	r3, r0
  406a70:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406a76:	2b00      	cmp	r3, #0
  406a78:	d001      	beq.n	406a7e <itg_init+0x82>
  406a7a:	7bfb      	ldrb	r3, [r7, #15]
  406a7c:	e007      	b.n	406a8e <itg_init+0x92>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406a7e:	6838      	ldr	r0, [r7, #0]
  406a80:	2100      	movs	r1, #0
  406a82:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406a86:	2300      	movs	r3, #0
  406a88:	4c04      	ldr	r4, [pc, #16]	; (406a9c <itg_init+0xa0>)
  406a8a:	47a0      	blx	r4
	
	return result;
  406a8c:	7bfb      	ldrb	r3, [r7, #15]
  406a8e:	b25b      	sxtb	r3, r3
}
  406a90:	4618      	mov	r0, r3
  406a92:	3714      	adds	r7, #20
  406a94:	46bd      	mov	sp, r7
  406a96:	bd90      	pop	{r4, r7, pc}
  406a98:	00406aa1 	.word	0x00406aa1
  406a9c:	004049cd 	.word	0x004049cd

00406aa0 <itg_write>:

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg, xSemaphoreHandle xSem){
  406aa0:	b590      	push	{r4, r7, lr}
  406aa2:	b089      	sub	sp, #36	; 0x24
  406aa4:	af00      	add	r7, sp, #0
  406aa6:	603b      	str	r3, [r7, #0]
  406aa8:	4603      	mov	r3, r0
  406aaa:	71fb      	strb	r3, [r7, #7]
  406aac:	460b      	mov	r3, r1
  406aae:	71bb      	strb	r3, [r7, #6]
  406ab0:	4613      	mov	r3, r2
  406ab2:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  406ab4:	f107 0308 	add.w	r3, r7, #8
  406ab8:	2200      	movs	r2, #0
  406aba:	601a      	str	r2, [r3, #0]
  406abc:	3304      	adds	r3, #4
  406abe:	2200      	movs	r2, #0
  406ac0:	601a      	str	r2, [r3, #0]
  406ac2:	3304      	adds	r3, #4
  406ac4:	2200      	movs	r2, #0
  406ac6:	601a      	str	r2, [r3, #0]
  406ac8:	3304      	adds	r3, #4
  406aca:	2200      	movs	r2, #0
  406acc:	601a      	str	r2, [r3, #0]
  406ace:	3304      	adds	r3, #4
  406ad0:	2200      	movs	r2, #0
  406ad2:	601a      	str	r2, [r3, #0]
  406ad4:	3304      	adds	r3, #4
  406ad6:	797b      	ldrb	r3, [r7, #5]
  406ad8:	723b      	strb	r3, [r7, #8]
  406ada:	2301      	movs	r3, #1
  406adc:	60fb      	str	r3, [r7, #12]
  406ade:	1dbb      	adds	r3, r7, #6
  406ae0:	613b      	str	r3, [r7, #16]
  406ae2:	2301      	movs	r3, #1
  406ae4:	617b      	str	r3, [r7, #20]
  406ae6:	79fb      	ldrb	r3, [r7, #7]
  406ae8:	763b      	strb	r3, [r7, #24]
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result;
	
	result = freertos_twi_write_packet_async(freertos_twi, &tx, TWI_BLOCK_TIME, xSem);
  406aea:	4b09      	ldr	r3, [pc, #36]	; (406b10 <itg_write+0x70>)
  406aec:	681a      	ldr	r2, [r3, #0]
  406aee:	f107 0308 	add.w	r3, r7, #8
  406af2:	4610      	mov	r0, r2
  406af4:	4619      	mov	r1, r3
  406af6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406afa:	683b      	ldr	r3, [r7, #0]
  406afc:	4c05      	ldr	r4, [pc, #20]	; (406b14 <itg_write+0x74>)
  406afe:	47a0      	blx	r4
  406b00:	4603      	mov	r3, r0
  406b02:	77fb      	strb	r3, [r7, #31]
	
	return result;
  406b04:	7ffb      	ldrb	r3, [r7, #31]
  406b06:	b25b      	sxtb	r3, r3
}
  406b08:	4618      	mov	r0, r3
  406b0a:	3724      	adds	r7, #36	; 0x24
  406b0c:	46bd      	mov	sp, r7
  406b0e:	bd90      	pop	{r4, r7, pc}
  406b10:	20003724 	.word	0x20003724
  406b14:	00400de1 	.word	0x00400de1

00406b18 <adxl_write>:
	result = freertos_twi_read_packet_async(freertos_twi, &rx, TWI_BLOCK_TIME, xSem);
	
	return result;
}

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg, xSemaphoreHandle xSem){
  406b18:	b590      	push	{r4, r7, lr}
  406b1a:	b089      	sub	sp, #36	; 0x24
  406b1c:	af00      	add	r7, sp, #0
  406b1e:	603b      	str	r3, [r7, #0]
  406b20:	4603      	mov	r3, r0
  406b22:	71fb      	strb	r3, [r7, #7]
  406b24:	460b      	mov	r3, r1
  406b26:	71bb      	strb	r3, [r7, #6]
  406b28:	4613      	mov	r3, r2
  406b2a:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  406b2c:	f107 0308 	add.w	r3, r7, #8
  406b30:	2200      	movs	r2, #0
  406b32:	601a      	str	r2, [r3, #0]
  406b34:	3304      	adds	r3, #4
  406b36:	2200      	movs	r2, #0
  406b38:	601a      	str	r2, [r3, #0]
  406b3a:	3304      	adds	r3, #4
  406b3c:	2200      	movs	r2, #0
  406b3e:	601a      	str	r2, [r3, #0]
  406b40:	3304      	adds	r3, #4
  406b42:	2200      	movs	r2, #0
  406b44:	601a      	str	r2, [r3, #0]
  406b46:	3304      	adds	r3, #4
  406b48:	2200      	movs	r2, #0
  406b4a:	601a      	str	r2, [r3, #0]
  406b4c:	3304      	adds	r3, #4
  406b4e:	797b      	ldrb	r3, [r7, #5]
  406b50:	723b      	strb	r3, [r7, #8]
  406b52:	2301      	movs	r3, #1
  406b54:	60fb      	str	r3, [r7, #12]
  406b56:	1dbb      	adds	r3, r7, #6
  406b58:	613b      	str	r3, [r7, #16]
  406b5a:	2301      	movs	r3, #1
  406b5c:	617b      	str	r3, [r7, #20]
  406b5e:	79fb      	ldrb	r3, [r7, #7]
  406b60:	763b      	strb	r3, [r7, #24]
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result;
	
	result = freertos_twi_write_packet_async(freertos_twi, &tx, TWI_BLOCK_TIME, xSem);
  406b62:	4b09      	ldr	r3, [pc, #36]	; (406b88 <adxl_write+0x70>)
  406b64:	681a      	ldr	r2, [r3, #0]
  406b66:	f107 0308 	add.w	r3, r7, #8
  406b6a:	4610      	mov	r0, r2
  406b6c:	4619      	mov	r1, r3
  406b6e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406b72:	683b      	ldr	r3, [r7, #0]
  406b74:	4c05      	ldr	r4, [pc, #20]	; (406b8c <adxl_write+0x74>)
  406b76:	47a0      	blx	r4
  406b78:	4603      	mov	r3, r0
  406b7a:	77fb      	strb	r3, [r7, #31]
	
	return result;
  406b7c:	7ffb      	ldrb	r3, [r7, #31]
  406b7e:	b25b      	sxtb	r3, r3
}
  406b80:	4618      	mov	r0, r3
  406b82:	3724      	adds	r7, #36	; 0x24
  406b84:	46bd      	mov	sp, r7
  406b86:	bd90      	pop	{r4, r7, pc}
  406b88:	20003724 	.word	0x20003724
  406b8c:	00400de1 	.word	0x00400de1

00406b90 <adxl_read>:

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len, xSemaphoreHandle xSem){
  406b90:	b590      	push	{r4, r7, lr}
  406b92:	b089      	sub	sp, #36	; 0x24
  406b94:	af00      	add	r7, sp, #0
  406b96:	6039      	str	r1, [r7, #0]
  406b98:	4601      	mov	r1, r0
  406b9a:	71f9      	strb	r1, [r7, #7]
  406b9c:	71ba      	strb	r2, [r7, #6]
  406b9e:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  406ba0:	f107 0308 	add.w	r3, r7, #8
  406ba4:	2200      	movs	r2, #0
  406ba6:	601a      	str	r2, [r3, #0]
  406ba8:	3304      	adds	r3, #4
  406baa:	2200      	movs	r2, #0
  406bac:	601a      	str	r2, [r3, #0]
  406bae:	3304      	adds	r3, #4
  406bb0:	2200      	movs	r2, #0
  406bb2:	601a      	str	r2, [r3, #0]
  406bb4:	3304      	adds	r3, #4
  406bb6:	2200      	movs	r2, #0
  406bb8:	601a      	str	r2, [r3, #0]
  406bba:	3304      	adds	r3, #4
  406bbc:	2200      	movs	r2, #0
  406bbe:	601a      	str	r2, [r3, #0]
  406bc0:	3304      	adds	r3, #4
  406bc2:	79bb      	ldrb	r3, [r7, #6]
  406bc4:	723b      	strb	r3, [r7, #8]
  406bc6:	2301      	movs	r3, #1
  406bc8:	60fb      	str	r3, [r7, #12]
  406bca:	683b      	ldr	r3, [r7, #0]
  406bcc:	613b      	str	r3, [r7, #16]
  406bce:	797b      	ldrb	r3, [r7, #5]
  406bd0:	617b      	str	r3, [r7, #20]
  406bd2:	79fb      	ldrb	r3, [r7, #7]
  406bd4:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  406bd6:	2312      	movs	r3, #18
  406bd8:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet_async(freertos_twi, &rx, TWI_BLOCK_TIME, xSem);
  406bda:	4b09      	ldr	r3, [pc, #36]	; (406c00 <adxl_read+0x70>)
  406bdc:	681a      	ldr	r2, [r3, #0]
  406bde:	f107 0308 	add.w	r3, r7, #8
  406be2:	4610      	mov	r0, r2
  406be4:	4619      	mov	r1, r3
  406be6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  406bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406bec:	4c05      	ldr	r4, [pc, #20]	; (406c04 <adxl_read+0x74>)
  406bee:	47a0      	blx	r4
  406bf0:	4603      	mov	r3, r0
  406bf2:	77fb      	strb	r3, [r7, #31]
	
	//xSemaphoreTake(xSem, TWI_BLOCK_TIME);
	
	return result;
  406bf4:	7ffb      	ldrb	r3, [r7, #31]
  406bf6:	b25b      	sxtb	r3, r3
  406bf8:	4618      	mov	r0, r3
  406bfa:	3724      	adds	r7, #36	; 0x24
  406bfc:	46bd      	mov	sp, r7
  406bfe:	bd90      	pop	{r4, r7, pc}
  406c00:	20003724 	.word	0x20003724
  406c04:	00401025 	.word	0x00401025

00406c08 <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  406c08:	b580      	push	{r7, lr}
  406c0a:	b082      	sub	sp, #8
  406c0c:	af00      	add	r7, sp, #0
  406c0e:	6078      	str	r0, [r7, #4]
  406c10:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  406c12:	4804      	ldr	r0, [pc, #16]	; (406c24 <vApplicationStackOverflowHook+0x1c>)
  406c14:	6879      	ldr	r1, [r7, #4]
  406c16:	683a      	ldr	r2, [r7, #0]
  406c18:	4b03      	ldr	r3, [pc, #12]	; (406c28 <vApplicationStackOverflowHook+0x20>)
  406c1a:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  406c1c:	2019      	movs	r0, #25
  406c1e:	4b03      	ldr	r3, [pc, #12]	; (406c2c <vApplicationStackOverflowHook+0x24>)
  406c20:	4798      	blx	r3
	}
  406c22:	e7fb      	b.n	406c1c <vApplicationStackOverflowHook+0x14>
  406c24:	0040f60c 	.word	0x0040f60c
  406c28:	004078c1 	.word	0x004078c1
  406c2c:	00401e01 	.word	0x00401e01

00406c30 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  406c30:	b480      	push	{r7}
  406c32:	af00      	add	r7, sp, #0
}
  406c34:	46bd      	mov	sp, r7
  406c36:	f85d 7b04 	ldr.w	r7, [sp], #4
  406c3a:	4770      	bx	lr

00406c3c <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  406c3c:	b480      	push	{r7}
  406c3e:	af00      	add	r7, sp, #0
}
  406c40:	46bd      	mov	sp, r7
  406c42:	f85d 7b04 	ldr.w	r7, [sp], #4
  406c46:	4770      	bx	lr

00406c48 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  406c48:	b580      	push	{r7, lr}
  406c4a:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  406c4c:	4b01      	ldr	r3, [pc, #4]	; (406c54 <SPI_Handler+0xc>)
  406c4e:	4798      	blx	r3
}
  406c50:	bd80      	pop	{r7, pc}
  406c52:	bf00      	nop
  406c54:	00402575 	.word	0x00402575

00406c58 <config_lcd>:

void config_lcd(void){
  406c58:	b580      	push	{r7, lr}
  406c5a:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  406c5c:	4b0d      	ldr	r3, [pc, #52]	; (406c94 <config_lcd+0x3c>)
  406c5e:	22b0      	movs	r2, #176	; 0xb0
  406c60:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  406c62:	4b0c      	ldr	r3, [pc, #48]	; (406c94 <config_lcd+0x3c>)
  406c64:	22dc      	movs	r2, #220	; 0xdc
  406c66:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  406c68:	4b0a      	ldr	r3, [pc, #40]	; (406c94 <config_lcd+0x3c>)
  406c6a:	2200      	movs	r2, #0
  406c6c:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  406c6e:	4b09      	ldr	r3, [pc, #36]	; (406c94 <config_lcd+0x3c>)
  406c70:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  406c74:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  406c76:	4b08      	ldr	r3, [pc, #32]	; (406c98 <config_lcd+0x40>)
  406c78:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  406c7a:	4806      	ldr	r0, [pc, #24]	; (406c94 <config_lcd+0x3c>)
  406c7c:	4b07      	ldr	r3, [pc, #28]	; (406c9c <config_lcd+0x44>)
  406c7e:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  406c80:	2008      	movs	r0, #8
  406c82:	4b07      	ldr	r3, [pc, #28]	; (406ca0 <config_lcd+0x48>)
  406c84:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  406c86:	4b07      	ldr	r3, [pc, #28]	; (406ca4 <config_lcd+0x4c>)
  406c88:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  406c8a:	f64f 70ff 	movw	r0, #65535	; 0xffff
  406c8e:	4b06      	ldr	r3, [pc, #24]	; (406ca8 <config_lcd+0x50>)
  406c90:	4798      	blx	r3
}
  406c92:	bd80      	pop	{r7, pc}
  406c94:	200038ac 	.word	0x200038ac
  406c98:	00401f4d 	.word	0x00401f4d
  406c9c:	00402331 	.word	0x00402331
  406ca0:	00401ec5 	.word	0x00401ec5
  406ca4:	004025a9 	.word	0x004025a9
  406ca8:	00402629 	.word	0x00402629

00406cac <task_monitor>:
/**
 * \brief This task, when activated, send every ten seconds on debug UART
 * the whole report of free heap and total tasks status
 */
static void task_monitor(void *pvParameters)
{
  406cac:	b580      	push	{r7, lr}
  406cae:	b082      	sub	sp, #8
  406cb0:	af00      	add	r7, sp, #0
  406cb2:	6078      	str	r0, [r7, #4]
	static portCHAR szList[256];
	UNUSED(pvParameters);

	for (;;) {
		printf_mux("--- Number of Tasks: %u", (unsigned int)uxTaskGetNumberOfTasks());
  406cb4:	4b0a      	ldr	r3, [pc, #40]	; (406ce0 <task_monitor+0x34>)
  406cb6:	4798      	blx	r3
  406cb8:	4603      	mov	r3, r0
  406cba:	480a      	ldr	r0, [pc, #40]	; (406ce4 <task_monitor+0x38>)
  406cbc:	4619      	mov	r1, r3
  406cbe:	4b0a      	ldr	r3, [pc, #40]	; (406ce8 <task_monitor+0x3c>)
  406cc0:	4798      	blx	r3
		printf_mux("Name\t\tState\tPrior\tStack\tNum");
  406cc2:	480a      	ldr	r0, [pc, #40]	; (406cec <task_monitor+0x40>)
  406cc4:	4b08      	ldr	r3, [pc, #32]	; (406ce8 <task_monitor+0x3c>)
  406cc6:	4798      	blx	r3
		vTaskList((signed portCHAR *)szList);
  406cc8:	4809      	ldr	r0, [pc, #36]	; (406cf0 <task_monitor+0x44>)
  406cca:	4b0a      	ldr	r3, [pc, #40]	; (406cf4 <task_monitor+0x48>)
  406ccc:	4798      	blx	r3
		printf_mux(szList);
  406cce:	4808      	ldr	r0, [pc, #32]	; (406cf0 <task_monitor+0x44>)
  406cd0:	4b05      	ldr	r3, [pc, #20]	; (406ce8 <task_monitor+0x3c>)
  406cd2:	4798      	blx	r3
		vTaskDelay(DELAY_5S);
  406cd4:	f241 3088 	movw	r0, #5000	; 0x1388
  406cd8:	4b07      	ldr	r3, [pc, #28]	; (406cf8 <task_monitor+0x4c>)
  406cda:	4798      	blx	r3
	}
  406cdc:	e7ea      	b.n	406cb4 <task_monitor+0x8>
  406cde:	bf00      	nop
  406ce0:	004052e5 	.word	0x004052e5
  406ce4:	0040f624 	.word	0x0040f624
  406ce8:	0040047d 	.word	0x0040047d
  406cec:	0040f63c 	.word	0x0040f63c
  406cf0:	20003728 	.word	0x20003728
  406cf4:	004052fd 	.word	0x004052fd
  406cf8:	00405099 	.word	0x00405099

00406cfc <task_led0>:
}

static void task_led0(void *pvParameters)
{
  406cfc:	b580      	push	{r7, lr}
  406cfe:	b082      	sub	sp, #8
  406d00:	af00      	add	r7, sp, #0
  406d02:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		//printf_mux("\tLed0!");
		LED_Toggle(LED0_GPIO);
  406d04:	2017      	movs	r0, #23
  406d06:	4b03      	ldr	r3, [pc, #12]	; (406d14 <task_led0+0x18>)
  406d08:	4798      	blx	r3
		vTaskDelay(DELAY_1S);
  406d0a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  406d0e:	4b02      	ldr	r3, [pc, #8]	; (406d18 <task_led0+0x1c>)
  406d10:	4798      	blx	r3
	}
  406d12:	e7f7      	b.n	406d04 <task_led0+0x8>
  406d14:	00402ce9 	.word	0x00402ce9
  406d18:	00405099 	.word	0x00405099

00406d1c <main>:
}

int main (void)
{
  406d1c:	b590      	push	{r4, r7, lr}
  406d1e:	b085      	sub	sp, #20
  406d20:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  406d22:	4b2c      	ldr	r3, [pc, #176]	; (406dd4 <main+0xb8>)
  406d24:	4798      	blx	r3
	board_init();
  406d26:	4b2c      	ldr	r3, [pc, #176]	; (406dd8 <main+0xbc>)
  406d28:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  406d2a:	4b2c      	ldr	r3, [pc, #176]	; (406ddc <main+0xc0>)
  406d2c:	4798      	blx	r3
	printf("Console OK!\n");
  406d2e:	482c      	ldr	r0, [pc, #176]	; (406de0 <main+0xc4>)
  406d30:	4b2c      	ldr	r3, [pc, #176]	; (406de4 <main+0xc8>)
  406d32:	4798      	blx	r3
	
	config_lcd();
  406d34:	4b2c      	ldr	r3, [pc, #176]	; (406de8 <main+0xcc>)
  406d36:	4798      	blx	r3
	ili9225_set_foreground_color(COLOR_BLACK);
  406d38:	2000      	movs	r0, #0
  406d3a:	4b2c      	ldr	r3, [pc, #176]	; (406dec <main+0xd0>)
  406d3c:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"IMU FreeRTOS");
  406d3e:	200a      	movs	r0, #10
  406d40:	210a      	movs	r1, #10
  406d42:	4a2b      	ldr	r2, [pc, #172]	; (406df0 <main+0xd4>)
  406d44:	4b2b      	ldr	r3, [pc, #172]	; (406df4 <main+0xd8>)
  406d46:	4798      	blx	r3
	
	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  406d48:	2300      	movs	r3, #0
  406d4a:	9300      	str	r3, [sp, #0]
  406d4c:	2300      	movs	r3, #0
  406d4e:	9301      	str	r3, [sp, #4]
  406d50:	2300      	movs	r3, #0
  406d52:	9302      	str	r3, [sp, #8]
  406d54:	2300      	movs	r3, #0
  406d56:	9303      	str	r3, [sp, #12]
  406d58:	4827      	ldr	r0, [pc, #156]	; (406df8 <main+0xdc>)
  406d5a:	4928      	ldr	r1, [pc, #160]	; (406dfc <main+0xe0>)
  406d5c:	f44f 7200 	mov.w	r2, #512	; 0x200
  406d60:	2300      	movs	r3, #0
  406d62:	4c27      	ldr	r4, [pc, #156]	; (406e00 <main+0xe4>)
  406d64:	47a0      	blx	r4
  406d66:	4603      	mov	r3, r0
  406d68:	2b01      	cmp	r3, #1
  406d6a:	d002      	beq.n	406d72 <main+0x56>
	TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
	printf("Failed to create Monitor task\r\n");
  406d6c:	4825      	ldr	r0, [pc, #148]	; (406e04 <main+0xe8>)
  406d6e:	4b1d      	ldr	r3, [pc, #116]	; (406de4 <main+0xc8>)
  406d70:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  406d72:	2301      	movs	r3, #1
  406d74:	9300      	str	r3, [sp, #0]
  406d76:	2300      	movs	r3, #0
  406d78:	9301      	str	r3, [sp, #4]
  406d7a:	2300      	movs	r3, #0
  406d7c:	9302      	str	r3, [sp, #8]
  406d7e:	2300      	movs	r3, #0
  406d80:	9303      	str	r3, [sp, #12]
  406d82:	4821      	ldr	r0, [pc, #132]	; (406e08 <main+0xec>)
  406d84:	4921      	ldr	r1, [pc, #132]	; (406e0c <main+0xf0>)
  406d86:	2246      	movs	r2, #70	; 0x46
  406d88:	2300      	movs	r3, #0
  406d8a:	4c1d      	ldr	r4, [pc, #116]	; (406e00 <main+0xe4>)
  406d8c:	47a0      	blx	r4
  406d8e:	4603      	mov	r3, r0
  406d90:	2b01      	cmp	r3, #1
  406d92:	d002      	beq.n	406d9a <main+0x7e>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  406d94:	481e      	ldr	r0, [pc, #120]	; (406e10 <main+0xf4>)
  406d96:	4b13      	ldr	r3, [pc, #76]	; (406de4 <main+0xc8>)
  406d98:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  406d9a:	2303      	movs	r3, #3
  406d9c:	9300      	str	r3, [sp, #0]
  406d9e:	2300      	movs	r3, #0
  406da0:	9301      	str	r3, [sp, #4]
  406da2:	2300      	movs	r3, #0
  406da4:	9302      	str	r3, [sp, #8]
  406da6:	2300      	movs	r3, #0
  406da8:	9303      	str	r3, [sp, #12]
  406daa:	481a      	ldr	r0, [pc, #104]	; (406e14 <main+0xf8>)
  406dac:	491a      	ldr	r1, [pc, #104]	; (406e18 <main+0xfc>)
  406dae:	f44f 6280 	mov.w	r2, #1024	; 0x400
  406db2:	2300      	movs	r3, #0
  406db4:	4c12      	ldr	r4, [pc, #72]	; (406e00 <main+0xe4>)
  406db6:	47a0      	blx	r4
  406db8:	4603      	mov	r3, r0
  406dba:	2b01      	cmp	r3, #1
  406dbc:	d002      	beq.n	406dc4 <main+0xa8>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  406dbe:	4814      	ldr	r0, [pc, #80]	; (406e10 <main+0xf4>)
  406dc0:	4b08      	ldr	r3, [pc, #32]	; (406de4 <main+0xc8>)
  406dc2:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  406dc4:	4b15      	ldr	r3, [pc, #84]	; (406e1c <main+0x100>)
  406dc6:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	return 0;
  406dc8:	2300      	movs	r3, #0
}
  406dca:	4618      	mov	r0, r3
  406dcc:	3704      	adds	r7, #4
  406dce:	46bd      	mov	sp, r7
  406dd0:	bd90      	pop	{r4, r7, pc}
  406dd2:	bf00      	nop
  406dd4:	004007ed 	.word	0x004007ed
  406dd8:	00401d09 	.word	0x00401d09
  406ddc:	004004e1 	.word	0x004004e1
  406de0:	0040f658 	.word	0x0040f658
  406de4:	004078c1 	.word	0x004078c1
  406de8:	00406c59 	.word	0x00406c59
  406dec:	004025d1 	.word	0x004025d1
  406df0:	0040f668 	.word	0x0040f668
  406df4:	00402901 	.word	0x00402901
  406df8:	00406cad 	.word	0x00406cad
  406dfc:	0040f678 	.word	0x0040f678
  406e00:	00404e2d 	.word	0x00404e2d
  406e04:	0040f680 	.word	0x0040f680
  406e08:	00406cfd 	.word	0x00406cfd
  406e0c:	0040f6a0 	.word	0x0040f6a0
  406e10:	0040f6a8 	.word	0x0040f6a8
  406e14:	004064c1 	.word	0x004064c1
  406e18:	0040f6cc 	.word	0x0040f6cc
  406e1c:	004050fd 	.word	0x004050fd

00406e20 <__aeabi_drsub>:
  406e20:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406e24:	e002      	b.n	406e2c <__adddf3>
  406e26:	bf00      	nop

00406e28 <__aeabi_dsub>:
  406e28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406e2c <__adddf3>:
  406e2c:	b530      	push	{r4, r5, lr}
  406e2e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406e32:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406e36:	ea94 0f05 	teq	r4, r5
  406e3a:	bf08      	it	eq
  406e3c:	ea90 0f02 	teqeq	r0, r2
  406e40:	bf1f      	itttt	ne
  406e42:	ea54 0c00 	orrsne.w	ip, r4, r0
  406e46:	ea55 0c02 	orrsne.w	ip, r5, r2
  406e4a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406e4e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406e52:	f000 80e2 	beq.w	40701a <__adddf3+0x1ee>
  406e56:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406e5a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406e5e:	bfb8      	it	lt
  406e60:	426d      	neglt	r5, r5
  406e62:	dd0c      	ble.n	406e7e <__adddf3+0x52>
  406e64:	442c      	add	r4, r5
  406e66:	ea80 0202 	eor.w	r2, r0, r2
  406e6a:	ea81 0303 	eor.w	r3, r1, r3
  406e6e:	ea82 0000 	eor.w	r0, r2, r0
  406e72:	ea83 0101 	eor.w	r1, r3, r1
  406e76:	ea80 0202 	eor.w	r2, r0, r2
  406e7a:	ea81 0303 	eor.w	r3, r1, r3
  406e7e:	2d36      	cmp	r5, #54	; 0x36
  406e80:	bf88      	it	hi
  406e82:	bd30      	pophi	{r4, r5, pc}
  406e84:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406e88:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406e8c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406e90:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406e94:	d002      	beq.n	406e9c <__adddf3+0x70>
  406e96:	4240      	negs	r0, r0
  406e98:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406e9c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406ea0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406ea4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406ea8:	d002      	beq.n	406eb0 <__adddf3+0x84>
  406eaa:	4252      	negs	r2, r2
  406eac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406eb0:	ea94 0f05 	teq	r4, r5
  406eb4:	f000 80a7 	beq.w	407006 <__adddf3+0x1da>
  406eb8:	f1a4 0401 	sub.w	r4, r4, #1
  406ebc:	f1d5 0e20 	rsbs	lr, r5, #32
  406ec0:	db0d      	blt.n	406ede <__adddf3+0xb2>
  406ec2:	fa02 fc0e 	lsl.w	ip, r2, lr
  406ec6:	fa22 f205 	lsr.w	r2, r2, r5
  406eca:	1880      	adds	r0, r0, r2
  406ecc:	f141 0100 	adc.w	r1, r1, #0
  406ed0:	fa03 f20e 	lsl.w	r2, r3, lr
  406ed4:	1880      	adds	r0, r0, r2
  406ed6:	fa43 f305 	asr.w	r3, r3, r5
  406eda:	4159      	adcs	r1, r3
  406edc:	e00e      	b.n	406efc <__adddf3+0xd0>
  406ede:	f1a5 0520 	sub.w	r5, r5, #32
  406ee2:	f10e 0e20 	add.w	lr, lr, #32
  406ee6:	2a01      	cmp	r2, #1
  406ee8:	fa03 fc0e 	lsl.w	ip, r3, lr
  406eec:	bf28      	it	cs
  406eee:	f04c 0c02 	orrcs.w	ip, ip, #2
  406ef2:	fa43 f305 	asr.w	r3, r3, r5
  406ef6:	18c0      	adds	r0, r0, r3
  406ef8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406efc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406f00:	d507      	bpl.n	406f12 <__adddf3+0xe6>
  406f02:	f04f 0e00 	mov.w	lr, #0
  406f06:	f1dc 0c00 	rsbs	ip, ip, #0
  406f0a:	eb7e 0000 	sbcs.w	r0, lr, r0
  406f0e:	eb6e 0101 	sbc.w	r1, lr, r1
  406f12:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406f16:	d31b      	bcc.n	406f50 <__adddf3+0x124>
  406f18:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406f1c:	d30c      	bcc.n	406f38 <__adddf3+0x10c>
  406f1e:	0849      	lsrs	r1, r1, #1
  406f20:	ea5f 0030 	movs.w	r0, r0, rrx
  406f24:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406f28:	f104 0401 	add.w	r4, r4, #1
  406f2c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406f30:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406f34:	f080 809a 	bcs.w	40706c <__adddf3+0x240>
  406f38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406f3c:	bf08      	it	eq
  406f3e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406f42:	f150 0000 	adcs.w	r0, r0, #0
  406f46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406f4a:	ea41 0105 	orr.w	r1, r1, r5
  406f4e:	bd30      	pop	{r4, r5, pc}
  406f50:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406f54:	4140      	adcs	r0, r0
  406f56:	eb41 0101 	adc.w	r1, r1, r1
  406f5a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406f5e:	f1a4 0401 	sub.w	r4, r4, #1
  406f62:	d1e9      	bne.n	406f38 <__adddf3+0x10c>
  406f64:	f091 0f00 	teq	r1, #0
  406f68:	bf04      	itt	eq
  406f6a:	4601      	moveq	r1, r0
  406f6c:	2000      	moveq	r0, #0
  406f6e:	fab1 f381 	clz	r3, r1
  406f72:	bf08      	it	eq
  406f74:	3320      	addeq	r3, #32
  406f76:	f1a3 030b 	sub.w	r3, r3, #11
  406f7a:	f1b3 0220 	subs.w	r2, r3, #32
  406f7e:	da0c      	bge.n	406f9a <__adddf3+0x16e>
  406f80:	320c      	adds	r2, #12
  406f82:	dd08      	ble.n	406f96 <__adddf3+0x16a>
  406f84:	f102 0c14 	add.w	ip, r2, #20
  406f88:	f1c2 020c 	rsb	r2, r2, #12
  406f8c:	fa01 f00c 	lsl.w	r0, r1, ip
  406f90:	fa21 f102 	lsr.w	r1, r1, r2
  406f94:	e00c      	b.n	406fb0 <__adddf3+0x184>
  406f96:	f102 0214 	add.w	r2, r2, #20
  406f9a:	bfd8      	it	le
  406f9c:	f1c2 0c20 	rsble	ip, r2, #32
  406fa0:	fa01 f102 	lsl.w	r1, r1, r2
  406fa4:	fa20 fc0c 	lsr.w	ip, r0, ip
  406fa8:	bfdc      	itt	le
  406faa:	ea41 010c 	orrle.w	r1, r1, ip
  406fae:	4090      	lslle	r0, r2
  406fb0:	1ae4      	subs	r4, r4, r3
  406fb2:	bfa2      	ittt	ge
  406fb4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406fb8:	4329      	orrge	r1, r5
  406fba:	bd30      	popge	{r4, r5, pc}
  406fbc:	ea6f 0404 	mvn.w	r4, r4
  406fc0:	3c1f      	subs	r4, #31
  406fc2:	da1c      	bge.n	406ffe <__adddf3+0x1d2>
  406fc4:	340c      	adds	r4, #12
  406fc6:	dc0e      	bgt.n	406fe6 <__adddf3+0x1ba>
  406fc8:	f104 0414 	add.w	r4, r4, #20
  406fcc:	f1c4 0220 	rsb	r2, r4, #32
  406fd0:	fa20 f004 	lsr.w	r0, r0, r4
  406fd4:	fa01 f302 	lsl.w	r3, r1, r2
  406fd8:	ea40 0003 	orr.w	r0, r0, r3
  406fdc:	fa21 f304 	lsr.w	r3, r1, r4
  406fe0:	ea45 0103 	orr.w	r1, r5, r3
  406fe4:	bd30      	pop	{r4, r5, pc}
  406fe6:	f1c4 040c 	rsb	r4, r4, #12
  406fea:	f1c4 0220 	rsb	r2, r4, #32
  406fee:	fa20 f002 	lsr.w	r0, r0, r2
  406ff2:	fa01 f304 	lsl.w	r3, r1, r4
  406ff6:	ea40 0003 	orr.w	r0, r0, r3
  406ffa:	4629      	mov	r1, r5
  406ffc:	bd30      	pop	{r4, r5, pc}
  406ffe:	fa21 f004 	lsr.w	r0, r1, r4
  407002:	4629      	mov	r1, r5
  407004:	bd30      	pop	{r4, r5, pc}
  407006:	f094 0f00 	teq	r4, #0
  40700a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40700e:	bf06      	itte	eq
  407010:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407014:	3401      	addeq	r4, #1
  407016:	3d01      	subne	r5, #1
  407018:	e74e      	b.n	406eb8 <__adddf3+0x8c>
  40701a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40701e:	bf18      	it	ne
  407020:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407024:	d029      	beq.n	40707a <__adddf3+0x24e>
  407026:	ea94 0f05 	teq	r4, r5
  40702a:	bf08      	it	eq
  40702c:	ea90 0f02 	teqeq	r0, r2
  407030:	d005      	beq.n	40703e <__adddf3+0x212>
  407032:	ea54 0c00 	orrs.w	ip, r4, r0
  407036:	bf04      	itt	eq
  407038:	4619      	moveq	r1, r3
  40703a:	4610      	moveq	r0, r2
  40703c:	bd30      	pop	{r4, r5, pc}
  40703e:	ea91 0f03 	teq	r1, r3
  407042:	bf1e      	ittt	ne
  407044:	2100      	movne	r1, #0
  407046:	2000      	movne	r0, #0
  407048:	bd30      	popne	{r4, r5, pc}
  40704a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40704e:	d105      	bne.n	40705c <__adddf3+0x230>
  407050:	0040      	lsls	r0, r0, #1
  407052:	4149      	adcs	r1, r1
  407054:	bf28      	it	cs
  407056:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40705a:	bd30      	pop	{r4, r5, pc}
  40705c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407060:	bf3c      	itt	cc
  407062:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407066:	bd30      	popcc	{r4, r5, pc}
  407068:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40706c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407070:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407074:	f04f 0000 	mov.w	r0, #0
  407078:	bd30      	pop	{r4, r5, pc}
  40707a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40707e:	bf1a      	itte	ne
  407080:	4619      	movne	r1, r3
  407082:	4610      	movne	r0, r2
  407084:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407088:	bf1c      	itt	ne
  40708a:	460b      	movne	r3, r1
  40708c:	4602      	movne	r2, r0
  40708e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407092:	bf06      	itte	eq
  407094:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407098:	ea91 0f03 	teqeq	r1, r3
  40709c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4070a0:	bd30      	pop	{r4, r5, pc}
  4070a2:	bf00      	nop

004070a4 <__aeabi_ui2d>:
  4070a4:	f090 0f00 	teq	r0, #0
  4070a8:	bf04      	itt	eq
  4070aa:	2100      	moveq	r1, #0
  4070ac:	4770      	bxeq	lr
  4070ae:	b530      	push	{r4, r5, lr}
  4070b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4070b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4070b8:	f04f 0500 	mov.w	r5, #0
  4070bc:	f04f 0100 	mov.w	r1, #0
  4070c0:	e750      	b.n	406f64 <__adddf3+0x138>
  4070c2:	bf00      	nop

004070c4 <__aeabi_i2d>:
  4070c4:	f090 0f00 	teq	r0, #0
  4070c8:	bf04      	itt	eq
  4070ca:	2100      	moveq	r1, #0
  4070cc:	4770      	bxeq	lr
  4070ce:	b530      	push	{r4, r5, lr}
  4070d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4070d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4070d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4070dc:	bf48      	it	mi
  4070de:	4240      	negmi	r0, r0
  4070e0:	f04f 0100 	mov.w	r1, #0
  4070e4:	e73e      	b.n	406f64 <__adddf3+0x138>
  4070e6:	bf00      	nop

004070e8 <__aeabi_f2d>:
  4070e8:	0042      	lsls	r2, r0, #1
  4070ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4070ee:	ea4f 0131 	mov.w	r1, r1, rrx
  4070f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4070f6:	bf1f      	itttt	ne
  4070f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4070fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407100:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407104:	4770      	bxne	lr
  407106:	f092 0f00 	teq	r2, #0
  40710a:	bf14      	ite	ne
  40710c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407110:	4770      	bxeq	lr
  407112:	b530      	push	{r4, r5, lr}
  407114:	f44f 7460 	mov.w	r4, #896	; 0x380
  407118:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40711c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407120:	e720      	b.n	406f64 <__adddf3+0x138>
  407122:	bf00      	nop

00407124 <__aeabi_ul2d>:
  407124:	ea50 0201 	orrs.w	r2, r0, r1
  407128:	bf08      	it	eq
  40712a:	4770      	bxeq	lr
  40712c:	b530      	push	{r4, r5, lr}
  40712e:	f04f 0500 	mov.w	r5, #0
  407132:	e00a      	b.n	40714a <__aeabi_l2d+0x16>

00407134 <__aeabi_l2d>:
  407134:	ea50 0201 	orrs.w	r2, r0, r1
  407138:	bf08      	it	eq
  40713a:	4770      	bxeq	lr
  40713c:	b530      	push	{r4, r5, lr}
  40713e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407142:	d502      	bpl.n	40714a <__aeabi_l2d+0x16>
  407144:	4240      	negs	r0, r0
  407146:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40714a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40714e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407152:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407156:	f43f aedc 	beq.w	406f12 <__adddf3+0xe6>
  40715a:	f04f 0203 	mov.w	r2, #3
  40715e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407162:	bf18      	it	ne
  407164:	3203      	addne	r2, #3
  407166:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40716a:	bf18      	it	ne
  40716c:	3203      	addne	r2, #3
  40716e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407172:	f1c2 0320 	rsb	r3, r2, #32
  407176:	fa00 fc03 	lsl.w	ip, r0, r3
  40717a:	fa20 f002 	lsr.w	r0, r0, r2
  40717e:	fa01 fe03 	lsl.w	lr, r1, r3
  407182:	ea40 000e 	orr.w	r0, r0, lr
  407186:	fa21 f102 	lsr.w	r1, r1, r2
  40718a:	4414      	add	r4, r2
  40718c:	e6c1      	b.n	406f12 <__adddf3+0xe6>
  40718e:	bf00      	nop

00407190 <__aeabi_dmul>:
  407190:	b570      	push	{r4, r5, r6, lr}
  407192:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407196:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40719a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40719e:	bf1d      	ittte	ne
  4071a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4071a4:	ea94 0f0c 	teqne	r4, ip
  4071a8:	ea95 0f0c 	teqne	r5, ip
  4071ac:	f000 f8de 	bleq	40736c <__aeabi_dmul+0x1dc>
  4071b0:	442c      	add	r4, r5
  4071b2:	ea81 0603 	eor.w	r6, r1, r3
  4071b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4071ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4071be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4071c2:	bf18      	it	ne
  4071c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4071c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4071cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4071d0:	d038      	beq.n	407244 <__aeabi_dmul+0xb4>
  4071d2:	fba0 ce02 	umull	ip, lr, r0, r2
  4071d6:	f04f 0500 	mov.w	r5, #0
  4071da:	fbe1 e502 	umlal	lr, r5, r1, r2
  4071de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4071e2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4071e6:	f04f 0600 	mov.w	r6, #0
  4071ea:	fbe1 5603 	umlal	r5, r6, r1, r3
  4071ee:	f09c 0f00 	teq	ip, #0
  4071f2:	bf18      	it	ne
  4071f4:	f04e 0e01 	orrne.w	lr, lr, #1
  4071f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4071fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407200:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407204:	d204      	bcs.n	407210 <__aeabi_dmul+0x80>
  407206:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40720a:	416d      	adcs	r5, r5
  40720c:	eb46 0606 	adc.w	r6, r6, r6
  407210:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407214:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407218:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40721c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407220:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407224:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407228:	bf88      	it	hi
  40722a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40722e:	d81e      	bhi.n	40726e <__aeabi_dmul+0xde>
  407230:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407234:	bf08      	it	eq
  407236:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40723a:	f150 0000 	adcs.w	r0, r0, #0
  40723e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407242:	bd70      	pop	{r4, r5, r6, pc}
  407244:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407248:	ea46 0101 	orr.w	r1, r6, r1
  40724c:	ea40 0002 	orr.w	r0, r0, r2
  407250:	ea81 0103 	eor.w	r1, r1, r3
  407254:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407258:	bfc2      	ittt	gt
  40725a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40725e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407262:	bd70      	popgt	{r4, r5, r6, pc}
  407264:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407268:	f04f 0e00 	mov.w	lr, #0
  40726c:	3c01      	subs	r4, #1
  40726e:	f300 80ab 	bgt.w	4073c8 <__aeabi_dmul+0x238>
  407272:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407276:	bfde      	ittt	le
  407278:	2000      	movle	r0, #0
  40727a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40727e:	bd70      	pople	{r4, r5, r6, pc}
  407280:	f1c4 0400 	rsb	r4, r4, #0
  407284:	3c20      	subs	r4, #32
  407286:	da35      	bge.n	4072f4 <__aeabi_dmul+0x164>
  407288:	340c      	adds	r4, #12
  40728a:	dc1b      	bgt.n	4072c4 <__aeabi_dmul+0x134>
  40728c:	f104 0414 	add.w	r4, r4, #20
  407290:	f1c4 0520 	rsb	r5, r4, #32
  407294:	fa00 f305 	lsl.w	r3, r0, r5
  407298:	fa20 f004 	lsr.w	r0, r0, r4
  40729c:	fa01 f205 	lsl.w	r2, r1, r5
  4072a0:	ea40 0002 	orr.w	r0, r0, r2
  4072a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4072a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4072ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4072b0:	fa21 f604 	lsr.w	r6, r1, r4
  4072b4:	eb42 0106 	adc.w	r1, r2, r6
  4072b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4072bc:	bf08      	it	eq
  4072be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4072c2:	bd70      	pop	{r4, r5, r6, pc}
  4072c4:	f1c4 040c 	rsb	r4, r4, #12
  4072c8:	f1c4 0520 	rsb	r5, r4, #32
  4072cc:	fa00 f304 	lsl.w	r3, r0, r4
  4072d0:	fa20 f005 	lsr.w	r0, r0, r5
  4072d4:	fa01 f204 	lsl.w	r2, r1, r4
  4072d8:	ea40 0002 	orr.w	r0, r0, r2
  4072dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4072e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4072e4:	f141 0100 	adc.w	r1, r1, #0
  4072e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4072ec:	bf08      	it	eq
  4072ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4072f2:	bd70      	pop	{r4, r5, r6, pc}
  4072f4:	f1c4 0520 	rsb	r5, r4, #32
  4072f8:	fa00 f205 	lsl.w	r2, r0, r5
  4072fc:	ea4e 0e02 	orr.w	lr, lr, r2
  407300:	fa20 f304 	lsr.w	r3, r0, r4
  407304:	fa01 f205 	lsl.w	r2, r1, r5
  407308:	ea43 0302 	orr.w	r3, r3, r2
  40730c:	fa21 f004 	lsr.w	r0, r1, r4
  407310:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407314:	fa21 f204 	lsr.w	r2, r1, r4
  407318:	ea20 0002 	bic.w	r0, r0, r2
  40731c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407324:	bf08      	it	eq
  407326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40732a:	bd70      	pop	{r4, r5, r6, pc}
  40732c:	f094 0f00 	teq	r4, #0
  407330:	d10f      	bne.n	407352 <__aeabi_dmul+0x1c2>
  407332:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407336:	0040      	lsls	r0, r0, #1
  407338:	eb41 0101 	adc.w	r1, r1, r1
  40733c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407340:	bf08      	it	eq
  407342:	3c01      	subeq	r4, #1
  407344:	d0f7      	beq.n	407336 <__aeabi_dmul+0x1a6>
  407346:	ea41 0106 	orr.w	r1, r1, r6
  40734a:	f095 0f00 	teq	r5, #0
  40734e:	bf18      	it	ne
  407350:	4770      	bxne	lr
  407352:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407356:	0052      	lsls	r2, r2, #1
  407358:	eb43 0303 	adc.w	r3, r3, r3
  40735c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407360:	bf08      	it	eq
  407362:	3d01      	subeq	r5, #1
  407364:	d0f7      	beq.n	407356 <__aeabi_dmul+0x1c6>
  407366:	ea43 0306 	orr.w	r3, r3, r6
  40736a:	4770      	bx	lr
  40736c:	ea94 0f0c 	teq	r4, ip
  407370:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407374:	bf18      	it	ne
  407376:	ea95 0f0c 	teqne	r5, ip
  40737a:	d00c      	beq.n	407396 <__aeabi_dmul+0x206>
  40737c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407380:	bf18      	it	ne
  407382:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407386:	d1d1      	bne.n	40732c <__aeabi_dmul+0x19c>
  407388:	ea81 0103 	eor.w	r1, r1, r3
  40738c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407390:	f04f 0000 	mov.w	r0, #0
  407394:	bd70      	pop	{r4, r5, r6, pc}
  407396:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40739a:	bf06      	itte	eq
  40739c:	4610      	moveq	r0, r2
  40739e:	4619      	moveq	r1, r3
  4073a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4073a4:	d019      	beq.n	4073da <__aeabi_dmul+0x24a>
  4073a6:	ea94 0f0c 	teq	r4, ip
  4073aa:	d102      	bne.n	4073b2 <__aeabi_dmul+0x222>
  4073ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4073b0:	d113      	bne.n	4073da <__aeabi_dmul+0x24a>
  4073b2:	ea95 0f0c 	teq	r5, ip
  4073b6:	d105      	bne.n	4073c4 <__aeabi_dmul+0x234>
  4073b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4073bc:	bf1c      	itt	ne
  4073be:	4610      	movne	r0, r2
  4073c0:	4619      	movne	r1, r3
  4073c2:	d10a      	bne.n	4073da <__aeabi_dmul+0x24a>
  4073c4:	ea81 0103 	eor.w	r1, r1, r3
  4073c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4073cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4073d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4073d4:	f04f 0000 	mov.w	r0, #0
  4073d8:	bd70      	pop	{r4, r5, r6, pc}
  4073da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4073de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4073e2:	bd70      	pop	{r4, r5, r6, pc}

004073e4 <__aeabi_ddiv>:
  4073e4:	b570      	push	{r4, r5, r6, lr}
  4073e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4073ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4073ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4073f2:	bf1d      	ittte	ne
  4073f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4073f8:	ea94 0f0c 	teqne	r4, ip
  4073fc:	ea95 0f0c 	teqne	r5, ip
  407400:	f000 f8a7 	bleq	407552 <__aeabi_ddiv+0x16e>
  407404:	eba4 0405 	sub.w	r4, r4, r5
  407408:	ea81 0e03 	eor.w	lr, r1, r3
  40740c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407410:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407414:	f000 8088 	beq.w	407528 <__aeabi_ddiv+0x144>
  407418:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40741c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407420:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407424:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407428:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40742c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407430:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407434:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407438:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40743c:	429d      	cmp	r5, r3
  40743e:	bf08      	it	eq
  407440:	4296      	cmpeq	r6, r2
  407442:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407446:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40744a:	d202      	bcs.n	407452 <__aeabi_ddiv+0x6e>
  40744c:	085b      	lsrs	r3, r3, #1
  40744e:	ea4f 0232 	mov.w	r2, r2, rrx
  407452:	1ab6      	subs	r6, r6, r2
  407454:	eb65 0503 	sbc.w	r5, r5, r3
  407458:	085b      	lsrs	r3, r3, #1
  40745a:	ea4f 0232 	mov.w	r2, r2, rrx
  40745e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407462:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407466:	ebb6 0e02 	subs.w	lr, r6, r2
  40746a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40746e:	bf22      	ittt	cs
  407470:	1ab6      	subcs	r6, r6, r2
  407472:	4675      	movcs	r5, lr
  407474:	ea40 000c 	orrcs.w	r0, r0, ip
  407478:	085b      	lsrs	r3, r3, #1
  40747a:	ea4f 0232 	mov.w	r2, r2, rrx
  40747e:	ebb6 0e02 	subs.w	lr, r6, r2
  407482:	eb75 0e03 	sbcs.w	lr, r5, r3
  407486:	bf22      	ittt	cs
  407488:	1ab6      	subcs	r6, r6, r2
  40748a:	4675      	movcs	r5, lr
  40748c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407490:	085b      	lsrs	r3, r3, #1
  407492:	ea4f 0232 	mov.w	r2, r2, rrx
  407496:	ebb6 0e02 	subs.w	lr, r6, r2
  40749a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40749e:	bf22      	ittt	cs
  4074a0:	1ab6      	subcs	r6, r6, r2
  4074a2:	4675      	movcs	r5, lr
  4074a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4074a8:	085b      	lsrs	r3, r3, #1
  4074aa:	ea4f 0232 	mov.w	r2, r2, rrx
  4074ae:	ebb6 0e02 	subs.w	lr, r6, r2
  4074b2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4074b6:	bf22      	ittt	cs
  4074b8:	1ab6      	subcs	r6, r6, r2
  4074ba:	4675      	movcs	r5, lr
  4074bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4074c0:	ea55 0e06 	orrs.w	lr, r5, r6
  4074c4:	d018      	beq.n	4074f8 <__aeabi_ddiv+0x114>
  4074c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4074ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4074ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4074d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4074d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4074da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4074de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4074e2:	d1c0      	bne.n	407466 <__aeabi_ddiv+0x82>
  4074e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4074e8:	d10b      	bne.n	407502 <__aeabi_ddiv+0x11e>
  4074ea:	ea41 0100 	orr.w	r1, r1, r0
  4074ee:	f04f 0000 	mov.w	r0, #0
  4074f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4074f6:	e7b6      	b.n	407466 <__aeabi_ddiv+0x82>
  4074f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4074fc:	bf04      	itt	eq
  4074fe:	4301      	orreq	r1, r0
  407500:	2000      	moveq	r0, #0
  407502:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407506:	bf88      	it	hi
  407508:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40750c:	f63f aeaf 	bhi.w	40726e <__aeabi_dmul+0xde>
  407510:	ebb5 0c03 	subs.w	ip, r5, r3
  407514:	bf04      	itt	eq
  407516:	ebb6 0c02 	subseq.w	ip, r6, r2
  40751a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40751e:	f150 0000 	adcs.w	r0, r0, #0
  407522:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407526:	bd70      	pop	{r4, r5, r6, pc}
  407528:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40752c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407530:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407534:	bfc2      	ittt	gt
  407536:	ebd4 050c 	rsbsgt	r5, r4, ip
  40753a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40753e:	bd70      	popgt	{r4, r5, r6, pc}
  407540:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407544:	f04f 0e00 	mov.w	lr, #0
  407548:	3c01      	subs	r4, #1
  40754a:	e690      	b.n	40726e <__aeabi_dmul+0xde>
  40754c:	ea45 0e06 	orr.w	lr, r5, r6
  407550:	e68d      	b.n	40726e <__aeabi_dmul+0xde>
  407552:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407556:	ea94 0f0c 	teq	r4, ip
  40755a:	bf08      	it	eq
  40755c:	ea95 0f0c 	teqeq	r5, ip
  407560:	f43f af3b 	beq.w	4073da <__aeabi_dmul+0x24a>
  407564:	ea94 0f0c 	teq	r4, ip
  407568:	d10a      	bne.n	407580 <__aeabi_ddiv+0x19c>
  40756a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40756e:	f47f af34 	bne.w	4073da <__aeabi_dmul+0x24a>
  407572:	ea95 0f0c 	teq	r5, ip
  407576:	f47f af25 	bne.w	4073c4 <__aeabi_dmul+0x234>
  40757a:	4610      	mov	r0, r2
  40757c:	4619      	mov	r1, r3
  40757e:	e72c      	b.n	4073da <__aeabi_dmul+0x24a>
  407580:	ea95 0f0c 	teq	r5, ip
  407584:	d106      	bne.n	407594 <__aeabi_ddiv+0x1b0>
  407586:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40758a:	f43f aefd 	beq.w	407388 <__aeabi_dmul+0x1f8>
  40758e:	4610      	mov	r0, r2
  407590:	4619      	mov	r1, r3
  407592:	e722      	b.n	4073da <__aeabi_dmul+0x24a>
  407594:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407598:	bf18      	it	ne
  40759a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40759e:	f47f aec5 	bne.w	40732c <__aeabi_dmul+0x19c>
  4075a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4075a6:	f47f af0d 	bne.w	4073c4 <__aeabi_dmul+0x234>
  4075aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4075ae:	f47f aeeb 	bne.w	407388 <__aeabi_dmul+0x1f8>
  4075b2:	e712      	b.n	4073da <__aeabi_dmul+0x24a>

004075b4 <__aeabi_d2f>:
  4075b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4075b8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4075bc:	bf24      	itt	cs
  4075be:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4075c2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4075c6:	d90d      	bls.n	4075e4 <__aeabi_d2f+0x30>
  4075c8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4075cc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4075d0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4075d4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4075d8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4075dc:	bf08      	it	eq
  4075de:	f020 0001 	biceq.w	r0, r0, #1
  4075e2:	4770      	bx	lr
  4075e4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4075e8:	d121      	bne.n	40762e <__aeabi_d2f+0x7a>
  4075ea:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4075ee:	bfbc      	itt	lt
  4075f0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4075f4:	4770      	bxlt	lr
  4075f6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4075fa:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4075fe:	f1c2 0218 	rsb	r2, r2, #24
  407602:	f1c2 0c20 	rsb	ip, r2, #32
  407606:	fa10 f30c 	lsls.w	r3, r0, ip
  40760a:	fa20 f002 	lsr.w	r0, r0, r2
  40760e:	bf18      	it	ne
  407610:	f040 0001 	orrne.w	r0, r0, #1
  407614:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407618:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40761c:	fa03 fc0c 	lsl.w	ip, r3, ip
  407620:	ea40 000c 	orr.w	r0, r0, ip
  407624:	fa23 f302 	lsr.w	r3, r3, r2
  407628:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40762c:	e7cc      	b.n	4075c8 <__aeabi_d2f+0x14>
  40762e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  407632:	d107      	bne.n	407644 <__aeabi_d2f+0x90>
  407634:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  407638:	bf1e      	ittt	ne
  40763a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40763e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  407642:	4770      	bxne	lr
  407644:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  407648:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40764c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407650:	4770      	bx	lr
  407652:	bf00      	nop

00407654 <__aeabi_frsub>:
  407654:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  407658:	e002      	b.n	407660 <__addsf3>
  40765a:	bf00      	nop

0040765c <__aeabi_fsub>:
  40765c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00407660 <__addsf3>:
  407660:	0042      	lsls	r2, r0, #1
  407662:	bf1f      	itttt	ne
  407664:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  407668:	ea92 0f03 	teqne	r2, r3
  40766c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  407670:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407674:	d06a      	beq.n	40774c <__addsf3+0xec>
  407676:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40767a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40767e:	bfc1      	itttt	gt
  407680:	18d2      	addgt	r2, r2, r3
  407682:	4041      	eorgt	r1, r0
  407684:	4048      	eorgt	r0, r1
  407686:	4041      	eorgt	r1, r0
  407688:	bfb8      	it	lt
  40768a:	425b      	neglt	r3, r3
  40768c:	2b19      	cmp	r3, #25
  40768e:	bf88      	it	hi
  407690:	4770      	bxhi	lr
  407692:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  407696:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40769a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40769e:	bf18      	it	ne
  4076a0:	4240      	negne	r0, r0
  4076a2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4076a6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4076aa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4076ae:	bf18      	it	ne
  4076b0:	4249      	negne	r1, r1
  4076b2:	ea92 0f03 	teq	r2, r3
  4076b6:	d03f      	beq.n	407738 <__addsf3+0xd8>
  4076b8:	f1a2 0201 	sub.w	r2, r2, #1
  4076bc:	fa41 fc03 	asr.w	ip, r1, r3
  4076c0:	eb10 000c 	adds.w	r0, r0, ip
  4076c4:	f1c3 0320 	rsb	r3, r3, #32
  4076c8:	fa01 f103 	lsl.w	r1, r1, r3
  4076cc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4076d0:	d502      	bpl.n	4076d8 <__addsf3+0x78>
  4076d2:	4249      	negs	r1, r1
  4076d4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4076d8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4076dc:	d313      	bcc.n	407706 <__addsf3+0xa6>
  4076de:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4076e2:	d306      	bcc.n	4076f2 <__addsf3+0x92>
  4076e4:	0840      	lsrs	r0, r0, #1
  4076e6:	ea4f 0131 	mov.w	r1, r1, rrx
  4076ea:	f102 0201 	add.w	r2, r2, #1
  4076ee:	2afe      	cmp	r2, #254	; 0xfe
  4076f0:	d251      	bcs.n	407796 <__addsf3+0x136>
  4076f2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4076f6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4076fa:	bf08      	it	eq
  4076fc:	f020 0001 	biceq.w	r0, r0, #1
  407700:	ea40 0003 	orr.w	r0, r0, r3
  407704:	4770      	bx	lr
  407706:	0049      	lsls	r1, r1, #1
  407708:	eb40 0000 	adc.w	r0, r0, r0
  40770c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  407710:	f1a2 0201 	sub.w	r2, r2, #1
  407714:	d1ed      	bne.n	4076f2 <__addsf3+0x92>
  407716:	fab0 fc80 	clz	ip, r0
  40771a:	f1ac 0c08 	sub.w	ip, ip, #8
  40771e:	ebb2 020c 	subs.w	r2, r2, ip
  407722:	fa00 f00c 	lsl.w	r0, r0, ip
  407726:	bfaa      	itet	ge
  407728:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40772c:	4252      	neglt	r2, r2
  40772e:	4318      	orrge	r0, r3
  407730:	bfbc      	itt	lt
  407732:	40d0      	lsrlt	r0, r2
  407734:	4318      	orrlt	r0, r3
  407736:	4770      	bx	lr
  407738:	f092 0f00 	teq	r2, #0
  40773c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  407740:	bf06      	itte	eq
  407742:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  407746:	3201      	addeq	r2, #1
  407748:	3b01      	subne	r3, #1
  40774a:	e7b5      	b.n	4076b8 <__addsf3+0x58>
  40774c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  407750:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  407754:	bf18      	it	ne
  407756:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40775a:	d021      	beq.n	4077a0 <__addsf3+0x140>
  40775c:	ea92 0f03 	teq	r2, r3
  407760:	d004      	beq.n	40776c <__addsf3+0x10c>
  407762:	f092 0f00 	teq	r2, #0
  407766:	bf08      	it	eq
  407768:	4608      	moveq	r0, r1
  40776a:	4770      	bx	lr
  40776c:	ea90 0f01 	teq	r0, r1
  407770:	bf1c      	itt	ne
  407772:	2000      	movne	r0, #0
  407774:	4770      	bxne	lr
  407776:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40777a:	d104      	bne.n	407786 <__addsf3+0x126>
  40777c:	0040      	lsls	r0, r0, #1
  40777e:	bf28      	it	cs
  407780:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  407784:	4770      	bx	lr
  407786:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40778a:	bf3c      	itt	cc
  40778c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  407790:	4770      	bxcc	lr
  407792:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  407796:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40779a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40779e:	4770      	bx	lr
  4077a0:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4077a4:	bf16      	itet	ne
  4077a6:	4608      	movne	r0, r1
  4077a8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4077ac:	4601      	movne	r1, r0
  4077ae:	0242      	lsls	r2, r0, #9
  4077b0:	bf06      	itte	eq
  4077b2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4077b6:	ea90 0f01 	teqeq	r0, r1
  4077ba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4077be:	4770      	bx	lr

004077c0 <__aeabi_ui2f>:
  4077c0:	f04f 0300 	mov.w	r3, #0
  4077c4:	e004      	b.n	4077d0 <__aeabi_i2f+0x8>
  4077c6:	bf00      	nop

004077c8 <__aeabi_i2f>:
  4077c8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4077cc:	bf48      	it	mi
  4077ce:	4240      	negmi	r0, r0
  4077d0:	ea5f 0c00 	movs.w	ip, r0
  4077d4:	bf08      	it	eq
  4077d6:	4770      	bxeq	lr
  4077d8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4077dc:	4601      	mov	r1, r0
  4077de:	f04f 0000 	mov.w	r0, #0
  4077e2:	e01c      	b.n	40781e <__aeabi_l2f+0x2a>

004077e4 <__aeabi_ul2f>:
  4077e4:	ea50 0201 	orrs.w	r2, r0, r1
  4077e8:	bf08      	it	eq
  4077ea:	4770      	bxeq	lr
  4077ec:	f04f 0300 	mov.w	r3, #0
  4077f0:	e00a      	b.n	407808 <__aeabi_l2f+0x14>
  4077f2:	bf00      	nop

004077f4 <__aeabi_l2f>:
  4077f4:	ea50 0201 	orrs.w	r2, r0, r1
  4077f8:	bf08      	it	eq
  4077fa:	4770      	bxeq	lr
  4077fc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  407800:	d502      	bpl.n	407808 <__aeabi_l2f+0x14>
  407802:	4240      	negs	r0, r0
  407804:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407808:	ea5f 0c01 	movs.w	ip, r1
  40780c:	bf02      	ittt	eq
  40780e:	4684      	moveq	ip, r0
  407810:	4601      	moveq	r1, r0
  407812:	2000      	moveq	r0, #0
  407814:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  407818:	bf08      	it	eq
  40781a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40781e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  407822:	fabc f28c 	clz	r2, ip
  407826:	3a08      	subs	r2, #8
  407828:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40782c:	db10      	blt.n	407850 <__aeabi_l2f+0x5c>
  40782e:	fa01 fc02 	lsl.w	ip, r1, r2
  407832:	4463      	add	r3, ip
  407834:	fa00 fc02 	lsl.w	ip, r0, r2
  407838:	f1c2 0220 	rsb	r2, r2, #32
  40783c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407840:	fa20 f202 	lsr.w	r2, r0, r2
  407844:	eb43 0002 	adc.w	r0, r3, r2
  407848:	bf08      	it	eq
  40784a:	f020 0001 	biceq.w	r0, r0, #1
  40784e:	4770      	bx	lr
  407850:	f102 0220 	add.w	r2, r2, #32
  407854:	fa01 fc02 	lsl.w	ip, r1, r2
  407858:	f1c2 0220 	rsb	r2, r2, #32
  40785c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  407860:	fa21 f202 	lsr.w	r2, r1, r2
  407864:	eb43 0002 	adc.w	r0, r3, r2
  407868:	bf08      	it	eq
  40786a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40786e:	4770      	bx	lr

00407870 <__libc_init_array>:
  407870:	b570      	push	{r4, r5, r6, lr}
  407872:	4e0f      	ldr	r6, [pc, #60]	; (4078b0 <__libc_init_array+0x40>)
  407874:	4d0f      	ldr	r5, [pc, #60]	; (4078b4 <__libc_init_array+0x44>)
  407876:	1b76      	subs	r6, r6, r5
  407878:	10b6      	asrs	r6, r6, #2
  40787a:	d007      	beq.n	40788c <__libc_init_array+0x1c>
  40787c:	3d04      	subs	r5, #4
  40787e:	2400      	movs	r4, #0
  407880:	3401      	adds	r4, #1
  407882:	f855 3f04 	ldr.w	r3, [r5, #4]!
  407886:	4798      	blx	r3
  407888:	42a6      	cmp	r6, r4
  40788a:	d1f9      	bne.n	407880 <__libc_init_array+0x10>
  40788c:	4e0a      	ldr	r6, [pc, #40]	; (4078b8 <__libc_init_array+0x48>)
  40788e:	4d0b      	ldr	r5, [pc, #44]	; (4078bc <__libc_init_array+0x4c>)
  407890:	f008 f804 	bl	40f89c <_init>
  407894:	1b76      	subs	r6, r6, r5
  407896:	10b6      	asrs	r6, r6, #2
  407898:	d008      	beq.n	4078ac <__libc_init_array+0x3c>
  40789a:	3d04      	subs	r5, #4
  40789c:	2400      	movs	r4, #0
  40789e:	3401      	adds	r4, #1
  4078a0:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4078a4:	4798      	blx	r3
  4078a6:	42a6      	cmp	r6, r4
  4078a8:	d1f9      	bne.n	40789e <__libc_init_array+0x2e>
  4078aa:	bd70      	pop	{r4, r5, r6, pc}
  4078ac:	bd70      	pop	{r4, r5, r6, pc}
  4078ae:	bf00      	nop
  4078b0:	0040f8a8 	.word	0x0040f8a8
  4078b4:	0040f8a8 	.word	0x0040f8a8
  4078b8:	0040f8b0 	.word	0x0040f8b0
  4078bc:	0040f8a8 	.word	0x0040f8a8

004078c0 <iprintf>:
  4078c0:	b40f      	push	{r0, r1, r2, r3}
  4078c2:	b510      	push	{r4, lr}
  4078c4:	4b07      	ldr	r3, [pc, #28]	; (4078e4 <iprintf+0x24>)
  4078c6:	b082      	sub	sp, #8
  4078c8:	ac04      	add	r4, sp, #16
  4078ca:	f854 2b04 	ldr.w	r2, [r4], #4
  4078ce:	6818      	ldr	r0, [r3, #0]
  4078d0:	4623      	mov	r3, r4
  4078d2:	6881      	ldr	r1, [r0, #8]
  4078d4:	9401      	str	r4, [sp, #4]
  4078d6:	f001 fd47 	bl	409368 <_vfiprintf_r>
  4078da:	b002      	add	sp, #8
  4078dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4078e0:	b004      	add	sp, #16
  4078e2:	4770      	bx	lr
  4078e4:	20000560 	.word	0x20000560

004078e8 <memcmp>:
  4078e8:	2a03      	cmp	r2, #3
  4078ea:	b470      	push	{r4, r5, r6}
  4078ec:	d928      	bls.n	407940 <memcmp+0x58>
  4078ee:	ea40 0301 	orr.w	r3, r0, r1
  4078f2:	079b      	lsls	r3, r3, #30
  4078f4:	d013      	beq.n	40791e <memcmp+0x36>
  4078f6:	7805      	ldrb	r5, [r0, #0]
  4078f8:	780c      	ldrb	r4, [r1, #0]
  4078fa:	42a5      	cmp	r5, r4
  4078fc:	d124      	bne.n	407948 <memcmp+0x60>
  4078fe:	3a01      	subs	r2, #1
  407900:	2300      	movs	r3, #0
  407902:	e005      	b.n	407910 <memcmp+0x28>
  407904:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  407908:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40790c:	42a5      	cmp	r5, r4
  40790e:	d11b      	bne.n	407948 <memcmp+0x60>
  407910:	4293      	cmp	r3, r2
  407912:	f103 0301 	add.w	r3, r3, #1
  407916:	d1f5      	bne.n	407904 <memcmp+0x1c>
  407918:	2000      	movs	r0, #0
  40791a:	bc70      	pop	{r4, r5, r6}
  40791c:	4770      	bx	lr
  40791e:	460c      	mov	r4, r1
  407920:	4603      	mov	r3, r0
  407922:	6825      	ldr	r5, [r4, #0]
  407924:	681e      	ldr	r6, [r3, #0]
  407926:	4621      	mov	r1, r4
  407928:	42ae      	cmp	r6, r5
  40792a:	4618      	mov	r0, r3
  40792c:	f104 0404 	add.w	r4, r4, #4
  407930:	f103 0304 	add.w	r3, r3, #4
  407934:	d104      	bne.n	407940 <memcmp+0x58>
  407936:	3a04      	subs	r2, #4
  407938:	2a03      	cmp	r2, #3
  40793a:	4618      	mov	r0, r3
  40793c:	4621      	mov	r1, r4
  40793e:	d8f0      	bhi.n	407922 <memcmp+0x3a>
  407940:	2a00      	cmp	r2, #0
  407942:	d1d8      	bne.n	4078f6 <memcmp+0xe>
  407944:	4610      	mov	r0, r2
  407946:	e7e8      	b.n	40791a <memcmp+0x32>
  407948:	1b28      	subs	r0, r5, r4
  40794a:	bc70      	pop	{r4, r5, r6}
  40794c:	4770      	bx	lr
  40794e:	bf00      	nop

00407950 <memcpy>:
  407950:	4684      	mov	ip, r0
  407952:	ea41 0300 	orr.w	r3, r1, r0
  407956:	f013 0303 	ands.w	r3, r3, #3
  40795a:	d149      	bne.n	4079f0 <memcpy+0xa0>
  40795c:	3a40      	subs	r2, #64	; 0x40
  40795e:	d323      	bcc.n	4079a8 <memcpy+0x58>
  407960:	680b      	ldr	r3, [r1, #0]
  407962:	6003      	str	r3, [r0, #0]
  407964:	684b      	ldr	r3, [r1, #4]
  407966:	6043      	str	r3, [r0, #4]
  407968:	688b      	ldr	r3, [r1, #8]
  40796a:	6083      	str	r3, [r0, #8]
  40796c:	68cb      	ldr	r3, [r1, #12]
  40796e:	60c3      	str	r3, [r0, #12]
  407970:	690b      	ldr	r3, [r1, #16]
  407972:	6103      	str	r3, [r0, #16]
  407974:	694b      	ldr	r3, [r1, #20]
  407976:	6143      	str	r3, [r0, #20]
  407978:	698b      	ldr	r3, [r1, #24]
  40797a:	6183      	str	r3, [r0, #24]
  40797c:	69cb      	ldr	r3, [r1, #28]
  40797e:	61c3      	str	r3, [r0, #28]
  407980:	6a0b      	ldr	r3, [r1, #32]
  407982:	6203      	str	r3, [r0, #32]
  407984:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  407986:	6243      	str	r3, [r0, #36]	; 0x24
  407988:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40798a:	6283      	str	r3, [r0, #40]	; 0x28
  40798c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40798e:	62c3      	str	r3, [r0, #44]	; 0x2c
  407990:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  407992:	6303      	str	r3, [r0, #48]	; 0x30
  407994:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  407996:	6343      	str	r3, [r0, #52]	; 0x34
  407998:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40799a:	6383      	str	r3, [r0, #56]	; 0x38
  40799c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40799e:	63c3      	str	r3, [r0, #60]	; 0x3c
  4079a0:	3040      	adds	r0, #64	; 0x40
  4079a2:	3140      	adds	r1, #64	; 0x40
  4079a4:	3a40      	subs	r2, #64	; 0x40
  4079a6:	d2db      	bcs.n	407960 <memcpy+0x10>
  4079a8:	3230      	adds	r2, #48	; 0x30
  4079aa:	d30b      	bcc.n	4079c4 <memcpy+0x74>
  4079ac:	680b      	ldr	r3, [r1, #0]
  4079ae:	6003      	str	r3, [r0, #0]
  4079b0:	684b      	ldr	r3, [r1, #4]
  4079b2:	6043      	str	r3, [r0, #4]
  4079b4:	688b      	ldr	r3, [r1, #8]
  4079b6:	6083      	str	r3, [r0, #8]
  4079b8:	68cb      	ldr	r3, [r1, #12]
  4079ba:	60c3      	str	r3, [r0, #12]
  4079bc:	3010      	adds	r0, #16
  4079be:	3110      	adds	r1, #16
  4079c0:	3a10      	subs	r2, #16
  4079c2:	d2f3      	bcs.n	4079ac <memcpy+0x5c>
  4079c4:	320c      	adds	r2, #12
  4079c6:	d305      	bcc.n	4079d4 <memcpy+0x84>
  4079c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4079cc:	f840 3b04 	str.w	r3, [r0], #4
  4079d0:	3a04      	subs	r2, #4
  4079d2:	d2f9      	bcs.n	4079c8 <memcpy+0x78>
  4079d4:	3204      	adds	r2, #4
  4079d6:	d008      	beq.n	4079ea <memcpy+0x9a>
  4079d8:	07d2      	lsls	r2, r2, #31
  4079da:	bf1c      	itt	ne
  4079dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4079e0:	f800 3b01 	strbne.w	r3, [r0], #1
  4079e4:	d301      	bcc.n	4079ea <memcpy+0x9a>
  4079e6:	880b      	ldrh	r3, [r1, #0]
  4079e8:	8003      	strh	r3, [r0, #0]
  4079ea:	4660      	mov	r0, ip
  4079ec:	4770      	bx	lr
  4079ee:	bf00      	nop
  4079f0:	2a08      	cmp	r2, #8
  4079f2:	d313      	bcc.n	407a1c <memcpy+0xcc>
  4079f4:	078b      	lsls	r3, r1, #30
  4079f6:	d0b1      	beq.n	40795c <memcpy+0xc>
  4079f8:	f010 0303 	ands.w	r3, r0, #3
  4079fc:	d0ae      	beq.n	40795c <memcpy+0xc>
  4079fe:	f1c3 0304 	rsb	r3, r3, #4
  407a02:	1ad2      	subs	r2, r2, r3
  407a04:	07db      	lsls	r3, r3, #31
  407a06:	bf1c      	itt	ne
  407a08:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a0c:	f800 3b01 	strbne.w	r3, [r0], #1
  407a10:	d3a4      	bcc.n	40795c <memcpy+0xc>
  407a12:	f831 3b02 	ldrh.w	r3, [r1], #2
  407a16:	f820 3b02 	strh.w	r3, [r0], #2
  407a1a:	e79f      	b.n	40795c <memcpy+0xc>
  407a1c:	3a04      	subs	r2, #4
  407a1e:	d3d9      	bcc.n	4079d4 <memcpy+0x84>
  407a20:	3a01      	subs	r2, #1
  407a22:	f811 3b01 	ldrb.w	r3, [r1], #1
  407a26:	f800 3b01 	strb.w	r3, [r0], #1
  407a2a:	d2f9      	bcs.n	407a20 <memcpy+0xd0>
  407a2c:	780b      	ldrb	r3, [r1, #0]
  407a2e:	7003      	strb	r3, [r0, #0]
  407a30:	784b      	ldrb	r3, [r1, #1]
  407a32:	7043      	strb	r3, [r0, #1]
  407a34:	788b      	ldrb	r3, [r1, #2]
  407a36:	7083      	strb	r3, [r0, #2]
  407a38:	4660      	mov	r0, ip
  407a3a:	4770      	bx	lr

00407a3c <memset>:
  407a3c:	b4f0      	push	{r4, r5, r6, r7}
  407a3e:	0784      	lsls	r4, r0, #30
  407a40:	d043      	beq.n	407aca <memset+0x8e>
  407a42:	1e54      	subs	r4, r2, #1
  407a44:	2a00      	cmp	r2, #0
  407a46:	d03e      	beq.n	407ac6 <memset+0x8a>
  407a48:	b2cd      	uxtb	r5, r1
  407a4a:	4603      	mov	r3, r0
  407a4c:	e003      	b.n	407a56 <memset+0x1a>
  407a4e:	1e62      	subs	r2, r4, #1
  407a50:	2c00      	cmp	r4, #0
  407a52:	d038      	beq.n	407ac6 <memset+0x8a>
  407a54:	4614      	mov	r4, r2
  407a56:	f803 5b01 	strb.w	r5, [r3], #1
  407a5a:	079a      	lsls	r2, r3, #30
  407a5c:	d1f7      	bne.n	407a4e <memset+0x12>
  407a5e:	2c03      	cmp	r4, #3
  407a60:	d92a      	bls.n	407ab8 <memset+0x7c>
  407a62:	b2cd      	uxtb	r5, r1
  407a64:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  407a68:	2c0f      	cmp	r4, #15
  407a6a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  407a6e:	d915      	bls.n	407a9c <memset+0x60>
  407a70:	f1a4 0710 	sub.w	r7, r4, #16
  407a74:	093f      	lsrs	r7, r7, #4
  407a76:	f103 0610 	add.w	r6, r3, #16
  407a7a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  407a7e:	461a      	mov	r2, r3
  407a80:	6015      	str	r5, [r2, #0]
  407a82:	6055      	str	r5, [r2, #4]
  407a84:	6095      	str	r5, [r2, #8]
  407a86:	60d5      	str	r5, [r2, #12]
  407a88:	3210      	adds	r2, #16
  407a8a:	42b2      	cmp	r2, r6
  407a8c:	d1f8      	bne.n	407a80 <memset+0x44>
  407a8e:	f004 040f 	and.w	r4, r4, #15
  407a92:	3701      	adds	r7, #1
  407a94:	2c03      	cmp	r4, #3
  407a96:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  407a9a:	d90d      	bls.n	407ab8 <memset+0x7c>
  407a9c:	461e      	mov	r6, r3
  407a9e:	4622      	mov	r2, r4
  407aa0:	3a04      	subs	r2, #4
  407aa2:	2a03      	cmp	r2, #3
  407aa4:	f846 5b04 	str.w	r5, [r6], #4
  407aa8:	d8fa      	bhi.n	407aa0 <memset+0x64>
  407aaa:	1f22      	subs	r2, r4, #4
  407aac:	f022 0203 	bic.w	r2, r2, #3
  407ab0:	3204      	adds	r2, #4
  407ab2:	4413      	add	r3, r2
  407ab4:	f004 0403 	and.w	r4, r4, #3
  407ab8:	b12c      	cbz	r4, 407ac6 <memset+0x8a>
  407aba:	b2c9      	uxtb	r1, r1
  407abc:	441c      	add	r4, r3
  407abe:	f803 1b01 	strb.w	r1, [r3], #1
  407ac2:	42a3      	cmp	r3, r4
  407ac4:	d1fb      	bne.n	407abe <memset+0x82>
  407ac6:	bcf0      	pop	{r4, r5, r6, r7}
  407ac8:	4770      	bx	lr
  407aca:	4614      	mov	r4, r2
  407acc:	4603      	mov	r3, r0
  407ace:	e7c6      	b.n	407a5e <memset+0x22>

00407ad0 <setbuf>:
  407ad0:	2900      	cmp	r1, #0
  407ad2:	bf0c      	ite	eq
  407ad4:	2202      	moveq	r2, #2
  407ad6:	2200      	movne	r2, #0
  407ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407adc:	f000 b800 	b.w	407ae0 <setvbuf>

00407ae0 <setvbuf>:
  407ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ae4:	4d3c      	ldr	r5, [pc, #240]	; (407bd8 <setvbuf+0xf8>)
  407ae6:	4604      	mov	r4, r0
  407ae8:	682d      	ldr	r5, [r5, #0]
  407aea:	4688      	mov	r8, r1
  407aec:	4616      	mov	r6, r2
  407aee:	461f      	mov	r7, r3
  407af0:	b115      	cbz	r5, 407af8 <setvbuf+0x18>
  407af2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407af4:	2b00      	cmp	r3, #0
  407af6:	d04f      	beq.n	407b98 <setvbuf+0xb8>
  407af8:	2e02      	cmp	r6, #2
  407afa:	d830      	bhi.n	407b5e <setvbuf+0x7e>
  407afc:	2f00      	cmp	r7, #0
  407afe:	db2e      	blt.n	407b5e <setvbuf+0x7e>
  407b00:	4628      	mov	r0, r5
  407b02:	4621      	mov	r1, r4
  407b04:	f003 fb70 	bl	40b1e8 <_fflush_r>
  407b08:	89a3      	ldrh	r3, [r4, #12]
  407b0a:	2200      	movs	r2, #0
  407b0c:	6062      	str	r2, [r4, #4]
  407b0e:	61a2      	str	r2, [r4, #24]
  407b10:	061a      	lsls	r2, r3, #24
  407b12:	d428      	bmi.n	407b66 <setvbuf+0x86>
  407b14:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  407b18:	b29b      	uxth	r3, r3
  407b1a:	2e02      	cmp	r6, #2
  407b1c:	81a3      	strh	r3, [r4, #12]
  407b1e:	d02d      	beq.n	407b7c <setvbuf+0x9c>
  407b20:	f1b8 0f00 	cmp.w	r8, #0
  407b24:	d03c      	beq.n	407ba0 <setvbuf+0xc0>
  407b26:	2e01      	cmp	r6, #1
  407b28:	d013      	beq.n	407b52 <setvbuf+0x72>
  407b2a:	b29b      	uxth	r3, r3
  407b2c:	f003 0008 	and.w	r0, r3, #8
  407b30:	4a2a      	ldr	r2, [pc, #168]	; (407bdc <setvbuf+0xfc>)
  407b32:	b280      	uxth	r0, r0
  407b34:	63ea      	str	r2, [r5, #60]	; 0x3c
  407b36:	f8c4 8000 	str.w	r8, [r4]
  407b3a:	f8c4 8010 	str.w	r8, [r4, #16]
  407b3e:	6167      	str	r7, [r4, #20]
  407b40:	b178      	cbz	r0, 407b62 <setvbuf+0x82>
  407b42:	f013 0f03 	tst.w	r3, #3
  407b46:	bf18      	it	ne
  407b48:	2700      	movne	r7, #0
  407b4a:	60a7      	str	r7, [r4, #8]
  407b4c:	2000      	movs	r0, #0
  407b4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b52:	f043 0301 	orr.w	r3, r3, #1
  407b56:	427a      	negs	r2, r7
  407b58:	81a3      	strh	r3, [r4, #12]
  407b5a:	61a2      	str	r2, [r4, #24]
  407b5c:	e7e5      	b.n	407b2a <setvbuf+0x4a>
  407b5e:	f04f 30ff 	mov.w	r0, #4294967295
  407b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b66:	4628      	mov	r0, r5
  407b68:	6921      	ldr	r1, [r4, #16]
  407b6a:	f003 fc9d 	bl	40b4a8 <_free_r>
  407b6e:	89a3      	ldrh	r3, [r4, #12]
  407b70:	2e02      	cmp	r6, #2
  407b72:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  407b76:	b29b      	uxth	r3, r3
  407b78:	81a3      	strh	r3, [r4, #12]
  407b7a:	d1d1      	bne.n	407b20 <setvbuf+0x40>
  407b7c:	2000      	movs	r0, #0
  407b7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407b82:	f043 0302 	orr.w	r3, r3, #2
  407b86:	2500      	movs	r5, #0
  407b88:	2101      	movs	r1, #1
  407b8a:	81a3      	strh	r3, [r4, #12]
  407b8c:	60a5      	str	r5, [r4, #8]
  407b8e:	6022      	str	r2, [r4, #0]
  407b90:	6122      	str	r2, [r4, #16]
  407b92:	6161      	str	r1, [r4, #20]
  407b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b98:	4628      	mov	r0, r5
  407b9a:	f003 fb41 	bl	40b220 <__sinit>
  407b9e:	e7ab      	b.n	407af8 <setvbuf+0x18>
  407ba0:	2f00      	cmp	r7, #0
  407ba2:	bf08      	it	eq
  407ba4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  407ba8:	4638      	mov	r0, r7
  407baa:	f003 ff77 	bl	40ba9c <malloc>
  407bae:	4680      	mov	r8, r0
  407bb0:	b128      	cbz	r0, 407bbe <setvbuf+0xde>
  407bb2:	89a3      	ldrh	r3, [r4, #12]
  407bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407bb8:	b29b      	uxth	r3, r3
  407bba:	81a3      	strh	r3, [r4, #12]
  407bbc:	e7b3      	b.n	407b26 <setvbuf+0x46>
  407bbe:	f44f 6080 	mov.w	r0, #1024	; 0x400
  407bc2:	f003 ff6b 	bl	40ba9c <malloc>
  407bc6:	4680      	mov	r8, r0
  407bc8:	b918      	cbnz	r0, 407bd2 <setvbuf+0xf2>
  407bca:	89a3      	ldrh	r3, [r4, #12]
  407bcc:	f04f 30ff 	mov.w	r0, #4294967295
  407bd0:	e7d5      	b.n	407b7e <setvbuf+0x9e>
  407bd2:	f44f 6780 	mov.w	r7, #1024	; 0x400
  407bd6:	e7ec      	b.n	407bb2 <setvbuf+0xd2>
  407bd8:	20000560 	.word	0x20000560
  407bdc:	0040b215 	.word	0x0040b215

00407be0 <sprintf>:
  407be0:	b40e      	push	{r1, r2, r3}
  407be2:	b5f0      	push	{r4, r5, r6, r7, lr}
  407be4:	b09c      	sub	sp, #112	; 0x70
  407be6:	ac21      	add	r4, sp, #132	; 0x84
  407be8:	f854 2b04 	ldr.w	r2, [r4], #4
  407bec:	490e      	ldr	r1, [pc, #56]	; (407c28 <sprintf+0x48>)
  407bee:	4606      	mov	r6, r0
  407bf0:	4623      	mov	r3, r4
  407bf2:	f44f 7e02 	mov.w	lr, #520	; 0x208
  407bf6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  407bfa:	6808      	ldr	r0, [r1, #0]
  407bfc:	f64f 77ff 	movw	r7, #65535	; 0xffff
  407c00:	a902      	add	r1, sp, #8
  407c02:	9602      	str	r6, [sp, #8]
  407c04:	9606      	str	r6, [sp, #24]
  407c06:	9401      	str	r4, [sp, #4]
  407c08:	f8ad e014 	strh.w	lr, [sp, #20]
  407c0c:	9504      	str	r5, [sp, #16]
  407c0e:	9507      	str	r5, [sp, #28]
  407c10:	f8ad 7016 	strh.w	r7, [sp, #22]
  407c14:	f000 f8f0 	bl	407df8 <_svfprintf_r>
  407c18:	9b02      	ldr	r3, [sp, #8]
  407c1a:	2200      	movs	r2, #0
  407c1c:	701a      	strb	r2, [r3, #0]
  407c1e:	b01c      	add	sp, #112	; 0x70
  407c20:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  407c24:	b003      	add	sp, #12
  407c26:	4770      	bx	lr
  407c28:	20000560 	.word	0x20000560

00407c2c <strcat>:
  407c2c:	0783      	lsls	r3, r0, #30
  407c2e:	b570      	push	{r4, r5, r6, lr}
  407c30:	4606      	mov	r6, r0
  407c32:	d11f      	bne.n	407c74 <strcat+0x48>
  407c34:	6803      	ldr	r3, [r0, #0]
  407c36:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  407c3a:	ea22 0303 	bic.w	r3, r2, r3
  407c3e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  407c42:	bf08      	it	eq
  407c44:	1d03      	addeq	r3, r0, #4
  407c46:	d115      	bne.n	407c74 <strcat+0x48>
  407c48:	4618      	mov	r0, r3
  407c4a:	f853 4b04 	ldr.w	r4, [r3], #4
  407c4e:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  407c52:	ea25 0404 	bic.w	r4, r5, r4
  407c56:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  407c5a:	d0f5      	beq.n	407c48 <strcat+0x1c>
  407c5c:	7803      	ldrb	r3, [r0, #0]
  407c5e:	b12b      	cbz	r3, 407c6c <strcat+0x40>
  407c60:	1c43      	adds	r3, r0, #1
  407c62:	781c      	ldrb	r4, [r3, #0]
  407c64:	4618      	mov	r0, r3
  407c66:	3301      	adds	r3, #1
  407c68:	2c00      	cmp	r4, #0
  407c6a:	d1fa      	bne.n	407c62 <strcat+0x36>
  407c6c:	f000 f804 	bl	407c78 <strcpy>
  407c70:	4630      	mov	r0, r6
  407c72:	bd70      	pop	{r4, r5, r6, pc}
  407c74:	4630      	mov	r0, r6
  407c76:	e7f1      	b.n	407c5c <strcat+0x30>

00407c78 <strcpy>:
  407c78:	ea80 0201 	eor.w	r2, r0, r1
  407c7c:	4684      	mov	ip, r0
  407c7e:	f012 0f03 	tst.w	r2, #3
  407c82:	d14f      	bne.n	407d24 <strcpy+0xac>
  407c84:	f011 0f03 	tst.w	r1, #3
  407c88:	d132      	bne.n	407cf0 <strcpy+0x78>
  407c8a:	f84d 4d04 	str.w	r4, [sp, #-4]!
  407c8e:	f011 0f04 	tst.w	r1, #4
  407c92:	f851 3b04 	ldr.w	r3, [r1], #4
  407c96:	d00b      	beq.n	407cb0 <strcpy+0x38>
  407c98:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  407c9c:	439a      	bics	r2, r3
  407c9e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407ca2:	bf04      	itt	eq
  407ca4:	f84c 3b04 	streq.w	r3, [ip], #4
  407ca8:	f851 3b04 	ldreq.w	r3, [r1], #4
  407cac:	d116      	bne.n	407cdc <strcpy+0x64>
  407cae:	bf00      	nop
  407cb0:	f851 4b04 	ldr.w	r4, [r1], #4
  407cb4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  407cb8:	439a      	bics	r2, r3
  407cba:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407cbe:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  407cc2:	d10b      	bne.n	407cdc <strcpy+0x64>
  407cc4:	f84c 3b04 	str.w	r3, [ip], #4
  407cc8:	43a2      	bics	r2, r4
  407cca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407cce:	bf04      	itt	eq
  407cd0:	f851 3b04 	ldreq.w	r3, [r1], #4
  407cd4:	f84c 4b04 	streq.w	r4, [ip], #4
  407cd8:	d0ea      	beq.n	407cb0 <strcpy+0x38>
  407cda:	4623      	mov	r3, r4
  407cdc:	f80c 3b01 	strb.w	r3, [ip], #1
  407ce0:	f013 0fff 	tst.w	r3, #255	; 0xff
  407ce4:	ea4f 2333 	mov.w	r3, r3, ror #8
  407ce8:	d1f8      	bne.n	407cdc <strcpy+0x64>
  407cea:	f85d 4b04 	ldr.w	r4, [sp], #4
  407cee:	4770      	bx	lr
  407cf0:	f011 0f01 	tst.w	r1, #1
  407cf4:	d006      	beq.n	407d04 <strcpy+0x8c>
  407cf6:	f811 2b01 	ldrb.w	r2, [r1], #1
  407cfa:	f80c 2b01 	strb.w	r2, [ip], #1
  407cfe:	2a00      	cmp	r2, #0
  407d00:	bf08      	it	eq
  407d02:	4770      	bxeq	lr
  407d04:	f011 0f02 	tst.w	r1, #2
  407d08:	d0bf      	beq.n	407c8a <strcpy+0x12>
  407d0a:	f831 2b02 	ldrh.w	r2, [r1], #2
  407d0e:	f012 0fff 	tst.w	r2, #255	; 0xff
  407d12:	bf16      	itet	ne
  407d14:	f82c 2b02 	strhne.w	r2, [ip], #2
  407d18:	f88c 2000 	strbeq.w	r2, [ip]
  407d1c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  407d20:	d1b3      	bne.n	407c8a <strcpy+0x12>
  407d22:	4770      	bx	lr
  407d24:	f811 2b01 	ldrb.w	r2, [r1], #1
  407d28:	f80c 2b01 	strb.w	r2, [ip], #1
  407d2c:	2a00      	cmp	r2, #0
  407d2e:	d1f9      	bne.n	407d24 <strcpy+0xac>
  407d30:	4770      	bx	lr
  407d32:	bf00      	nop

00407d34 <strlen>:
  407d34:	f020 0103 	bic.w	r1, r0, #3
  407d38:	f010 0003 	ands.w	r0, r0, #3
  407d3c:	f1c0 0000 	rsb	r0, r0, #0
  407d40:	f851 3b04 	ldr.w	r3, [r1], #4
  407d44:	f100 0c04 	add.w	ip, r0, #4
  407d48:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  407d4c:	f06f 0200 	mvn.w	r2, #0
  407d50:	bf1c      	itt	ne
  407d52:	fa22 f20c 	lsrne.w	r2, r2, ip
  407d56:	4313      	orrne	r3, r2
  407d58:	f04f 0c01 	mov.w	ip, #1
  407d5c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  407d60:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  407d64:	eba3 020c 	sub.w	r2, r3, ip
  407d68:	ea22 0203 	bic.w	r2, r2, r3
  407d6c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  407d70:	bf04      	itt	eq
  407d72:	f851 3b04 	ldreq.w	r3, [r1], #4
  407d76:	3004      	addeq	r0, #4
  407d78:	d0f4      	beq.n	407d64 <strlen+0x30>
  407d7a:	f013 0fff 	tst.w	r3, #255	; 0xff
  407d7e:	bf1f      	itttt	ne
  407d80:	3001      	addne	r0, #1
  407d82:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  407d86:	3001      	addne	r0, #1
  407d88:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  407d8c:	bf18      	it	ne
  407d8e:	3001      	addne	r0, #1
  407d90:	4770      	bx	lr
  407d92:	bf00      	nop

00407d94 <strncpy>:
  407d94:	ea40 0301 	orr.w	r3, r0, r1
  407d98:	079b      	lsls	r3, r3, #30
  407d9a:	b470      	push	{r4, r5, r6}
  407d9c:	d12a      	bne.n	407df4 <strncpy+0x60>
  407d9e:	2a03      	cmp	r2, #3
  407da0:	d928      	bls.n	407df4 <strncpy+0x60>
  407da2:	460c      	mov	r4, r1
  407da4:	4603      	mov	r3, r0
  407da6:	4621      	mov	r1, r4
  407da8:	f854 5b04 	ldr.w	r5, [r4], #4
  407dac:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  407db0:	ea26 0605 	bic.w	r6, r6, r5
  407db4:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  407db8:	d105      	bne.n	407dc6 <strncpy+0x32>
  407dba:	3a04      	subs	r2, #4
  407dbc:	2a03      	cmp	r2, #3
  407dbe:	f843 5b04 	str.w	r5, [r3], #4
  407dc2:	4621      	mov	r1, r4
  407dc4:	d8ef      	bhi.n	407da6 <strncpy+0x12>
  407dc6:	b19a      	cbz	r2, 407df0 <strncpy+0x5c>
  407dc8:	780c      	ldrb	r4, [r1, #0]
  407dca:	3a01      	subs	r2, #1
  407dcc:	701c      	strb	r4, [r3, #0]
  407dce:	3301      	adds	r3, #1
  407dd0:	b13c      	cbz	r4, 407de2 <strncpy+0x4e>
  407dd2:	b16a      	cbz	r2, 407df0 <strncpy+0x5c>
  407dd4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  407dd8:	3a01      	subs	r2, #1
  407dda:	f803 4b01 	strb.w	r4, [r3], #1
  407dde:	2c00      	cmp	r4, #0
  407de0:	d1f7      	bne.n	407dd2 <strncpy+0x3e>
  407de2:	b12a      	cbz	r2, 407df0 <strncpy+0x5c>
  407de4:	441a      	add	r2, r3
  407de6:	2100      	movs	r1, #0
  407de8:	f803 1b01 	strb.w	r1, [r3], #1
  407dec:	4293      	cmp	r3, r2
  407dee:	d1fb      	bne.n	407de8 <strncpy+0x54>
  407df0:	bc70      	pop	{r4, r5, r6}
  407df2:	4770      	bx	lr
  407df4:	4603      	mov	r3, r0
  407df6:	e7e6      	b.n	407dc6 <strncpy+0x32>

00407df8 <_svfprintf_r>:
  407df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407dfc:	b0c9      	sub	sp, #292	; 0x124
  407dfe:	9310      	str	r3, [sp, #64]	; 0x40
  407e00:	910c      	str	r1, [sp, #48]	; 0x30
  407e02:	4691      	mov	r9, r2
  407e04:	900d      	str	r0, [sp, #52]	; 0x34
  407e06:	f003 fdd5 	bl	40b9b4 <_localeconv_r>
  407e0a:	6800      	ldr	r0, [r0, #0]
  407e0c:	9015      	str	r0, [sp, #84]	; 0x54
  407e0e:	f7ff ff91 	bl	407d34 <strlen>
  407e12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  407e14:	9018      	str	r0, [sp, #96]	; 0x60
  407e16:	89a3      	ldrh	r3, [r4, #12]
  407e18:	061e      	lsls	r6, r3, #24
  407e1a:	d503      	bpl.n	407e24 <_svfprintf_r+0x2c>
  407e1c:	6923      	ldr	r3, [r4, #16]
  407e1e:	2b00      	cmp	r3, #0
  407e20:	f001 8081 	beq.w	408f26 <_svfprintf_r+0x112e>
  407e24:	ac38      	add	r4, sp, #224	; 0xe0
  407e26:	46a4      	mov	ip, r4
  407e28:	9408      	str	r4, [sp, #32]
  407e2a:	942b      	str	r4, [sp, #172]	; 0xac
  407e2c:	2500      	movs	r5, #0
  407e2e:	2400      	movs	r4, #0
  407e30:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  407e34:	2300      	movs	r3, #0
  407e36:	9311      	str	r3, [sp, #68]	; 0x44
  407e38:	932d      	str	r3, [sp, #180]	; 0xb4
  407e3a:	932c      	str	r3, [sp, #176]	; 0xb0
  407e3c:	931a      	str	r3, [sp, #104]	; 0x68
  407e3e:	9319      	str	r3, [sp, #100]	; 0x64
  407e40:	930e      	str	r3, [sp, #56]	; 0x38
  407e42:	4666      	mov	r6, ip
  407e44:	f899 3000 	ldrb.w	r3, [r9]
  407e48:	2b00      	cmp	r3, #0
  407e4a:	f000 80f8 	beq.w	40803e <_svfprintf_r+0x246>
  407e4e:	2b25      	cmp	r3, #37	; 0x25
  407e50:	f000 80f5 	beq.w	40803e <_svfprintf_r+0x246>
  407e54:	f109 0201 	add.w	r2, r9, #1
  407e58:	e001      	b.n	407e5e <_svfprintf_r+0x66>
  407e5a:	2b25      	cmp	r3, #37	; 0x25
  407e5c:	d004      	beq.n	407e68 <_svfprintf_r+0x70>
  407e5e:	7813      	ldrb	r3, [r2, #0]
  407e60:	4614      	mov	r4, r2
  407e62:	3201      	adds	r2, #1
  407e64:	2b00      	cmp	r3, #0
  407e66:	d1f8      	bne.n	407e5a <_svfprintf_r+0x62>
  407e68:	ebc9 0504 	rsb	r5, r9, r4
  407e6c:	b17d      	cbz	r5, 407e8e <_svfprintf_r+0x96>
  407e6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  407e70:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  407e72:	3301      	adds	r3, #1
  407e74:	442a      	add	r2, r5
  407e76:	2b07      	cmp	r3, #7
  407e78:	f8c6 9000 	str.w	r9, [r6]
  407e7c:	6075      	str	r5, [r6, #4]
  407e7e:	922d      	str	r2, [sp, #180]	; 0xb4
  407e80:	932c      	str	r3, [sp, #176]	; 0xb0
  407e82:	f300 80c2 	bgt.w	40800a <_svfprintf_r+0x212>
  407e86:	3608      	adds	r6, #8
  407e88:	980e      	ldr	r0, [sp, #56]	; 0x38
  407e8a:	4428      	add	r0, r5
  407e8c:	900e      	str	r0, [sp, #56]	; 0x38
  407e8e:	7823      	ldrb	r3, [r4, #0]
  407e90:	2b00      	cmp	r3, #0
  407e92:	f000 80c2 	beq.w	40801a <_svfprintf_r+0x222>
  407e96:	2300      	movs	r3, #0
  407e98:	f894 8001 	ldrb.w	r8, [r4, #1]
  407e9c:	461a      	mov	r2, r3
  407e9e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  407ea2:	930f      	str	r3, [sp, #60]	; 0x3c
  407ea4:	9309      	str	r3, [sp, #36]	; 0x24
  407ea6:	f104 0901 	add.w	r9, r4, #1
  407eaa:	f04f 34ff 	mov.w	r4, #4294967295
  407eae:	940a      	str	r4, [sp, #40]	; 0x28
  407eb0:	f109 0901 	add.w	r9, r9, #1
  407eb4:	f1a8 0320 	sub.w	r3, r8, #32
  407eb8:	2b58      	cmp	r3, #88	; 0x58
  407eba:	f200 83c5 	bhi.w	408648 <_svfprintf_r+0x850>
  407ebe:	e8df f013 	tbh	[pc, r3, lsl #1]
  407ec2:	026a      	.short	0x026a
  407ec4:	03c303c3 	.word	0x03c303c3
  407ec8:	03c30271 	.word	0x03c30271
  407ecc:	03c303c3 	.word	0x03c303c3
  407ed0:	03c303c3 	.word	0x03c303c3
  407ed4:	031403c3 	.word	0x031403c3
  407ed8:	03c30366 	.word	0x03c30366
  407edc:	00c0009d 	.word	0x00c0009d
  407ee0:	027803c3 	.word	0x027803c3
  407ee4:	027f027f 	.word	0x027f027f
  407ee8:	027f027f 	.word	0x027f027f
  407eec:	027f027f 	.word	0x027f027f
  407ef0:	027f027f 	.word	0x027f027f
  407ef4:	03c3027f 	.word	0x03c3027f
  407ef8:	03c303c3 	.word	0x03c303c3
  407efc:	03c303c3 	.word	0x03c303c3
  407f00:	03c303c3 	.word	0x03c303c3
  407f04:	03c303c3 	.word	0x03c303c3
  407f08:	029003c3 	.word	0x029003c3
  407f0c:	03c30371 	.word	0x03c30371
  407f10:	03c30371 	.word	0x03c30371
  407f14:	03c303c3 	.word	0x03c303c3
  407f18:	036a03c3 	.word	0x036a03c3
  407f1c:	03c303c3 	.word	0x03c303c3
  407f20:	03c30078 	.word	0x03c30078
  407f24:	03c303c3 	.word	0x03c303c3
  407f28:	03c303c3 	.word	0x03c303c3
  407f2c:	03c30059 	.word	0x03c30059
  407f30:	02af03c3 	.word	0x02af03c3
  407f34:	03c303c3 	.word	0x03c303c3
  407f38:	03c303c3 	.word	0x03c303c3
  407f3c:	03c303c3 	.word	0x03c303c3
  407f40:	03c303c3 	.word	0x03c303c3
  407f44:	03c303c3 	.word	0x03c303c3
  407f48:	03480337 	.word	0x03480337
  407f4c:	03710371 	.word	0x03710371
  407f50:	02ff0371 	.word	0x02ff0371
  407f54:	03c30348 	.word	0x03c30348
  407f58:	030803c3 	.word	0x030803c3
  407f5c:	02c503c3 	.word	0x02c503c3
  407f60:	0320007c 	.word	0x0320007c
  407f64:	03c303a3 	.word	0x03c303a3
  407f68:	03c302d9 	.word	0x03c302d9
  407f6c:	03c3005f 	.word	0x03c3005f
  407f70:	00de03c3 	.word	0x00de03c3
  407f74:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407f78:	f04c 0c10 	orr.w	ip, ip, #16
  407f7c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  407f80:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407f82:	06a2      	lsls	r2, r4, #26
  407f84:	f100 8354 	bmi.w	408630 <_svfprintf_r+0x838>
  407f88:	9c09      	ldr	r4, [sp, #36]	; 0x24
  407f8a:	06e3      	lsls	r3, r4, #27
  407f8c:	f100 85bd 	bmi.w	408b0a <_svfprintf_r+0xd12>
  407f90:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407f94:	f01c 0f40 	tst.w	ip, #64	; 0x40
  407f98:	f000 85b7 	beq.w	408b0a <_svfprintf_r+0xd12>
  407f9c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407fa0:	2500      	movs	r5, #0
  407fa2:	f8bc 4000 	ldrh.w	r4, [ip]
  407fa6:	f10c 0c04 	add.w	ip, ip, #4
  407faa:	2301      	movs	r3, #1
  407fac:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407fb0:	e08c      	b.n	4080cc <_svfprintf_r+0x2d4>
  407fb2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407fb4:	f045 0510 	orr.w	r5, r5, #16
  407fb8:	9509      	str	r5, [sp, #36]	; 0x24
  407fba:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407fbe:	f01c 0320 	ands.w	r3, ip, #32
  407fc2:	f040 832a 	bne.w	40861a <_svfprintf_r+0x822>
  407fc6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407fca:	f01c 0210 	ands.w	r2, ip, #16
  407fce:	f040 85a4 	bne.w	408b1a <_svfprintf_r+0xd22>
  407fd2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  407fd6:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  407fda:	f000 859e 	beq.w	408b1a <_svfprintf_r+0xd22>
  407fde:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  407fe2:	4613      	mov	r3, r2
  407fe4:	f8bc 4000 	ldrh.w	r4, [ip]
  407fe8:	f10c 0c04 	add.w	ip, ip, #4
  407fec:	2500      	movs	r5, #0
  407fee:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  407ff2:	e06b      	b.n	4080cc <_svfprintf_r+0x2d4>
  407ff4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  407ff6:	9310      	str	r3, [sp, #64]	; 0x40
  407ff8:	4264      	negs	r4, r4
  407ffa:	940f      	str	r4, [sp, #60]	; 0x3c
  407ffc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407ffe:	f045 0504 	orr.w	r5, r5, #4
  408002:	9509      	str	r5, [sp, #36]	; 0x24
  408004:	f899 8000 	ldrb.w	r8, [r9]
  408008:	e752      	b.n	407eb0 <_svfprintf_r+0xb8>
  40800a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40800c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40800e:	aa2b      	add	r2, sp, #172	; 0xac
  408010:	f004 fe02 	bl	40cc18 <__ssprint_r>
  408014:	b940      	cbnz	r0, 408028 <_svfprintf_r+0x230>
  408016:	ae38      	add	r6, sp, #224	; 0xe0
  408018:	e736      	b.n	407e88 <_svfprintf_r+0x90>
  40801a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40801c:	b123      	cbz	r3, 408028 <_svfprintf_r+0x230>
  40801e:	980d      	ldr	r0, [sp, #52]	; 0x34
  408020:	990c      	ldr	r1, [sp, #48]	; 0x30
  408022:	aa2b      	add	r2, sp, #172	; 0xac
  408024:	f004 fdf8 	bl	40cc18 <__ssprint_r>
  408028:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40802a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40802c:	89a3      	ldrh	r3, [r4, #12]
  40802e:	f013 0f40 	tst.w	r3, #64	; 0x40
  408032:	bf18      	it	ne
  408034:	f04f 30ff 	movne.w	r0, #4294967295
  408038:	b049      	add	sp, #292	; 0x124
  40803a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40803e:	464c      	mov	r4, r9
  408040:	e725      	b.n	407e8e <_svfprintf_r+0x96>
  408042:	f899 8000 	ldrb.w	r8, [r9]
  408046:	f109 0001 	add.w	r0, r9, #1
  40804a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40804e:	f001 810c 	beq.w	40926a <_svfprintf_r+0x1472>
  408052:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408056:	2b09      	cmp	r3, #9
  408058:	bf98      	it	ls
  40805a:	2100      	movls	r1, #0
  40805c:	f201 806b 	bhi.w	409136 <_svfprintf_r+0x133e>
  408060:	f810 8b01 	ldrb.w	r8, [r0], #1
  408064:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  408068:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40806c:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408070:	2b09      	cmp	r3, #9
  408072:	d9f5      	bls.n	408060 <_svfprintf_r+0x268>
  408074:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  408078:	910a      	str	r1, [sp, #40]	; 0x28
  40807a:	4681      	mov	r9, r0
  40807c:	e71a      	b.n	407eb4 <_svfprintf_r+0xbc>
  40807e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408080:	4ca1      	ldr	r4, [pc, #644]	; (408308 <_svfprintf_r+0x510>)
  408082:	06af      	lsls	r7, r5, #26
  408084:	941a      	str	r4, [sp, #104]	; 0x68
  408086:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40808a:	f140 81d1 	bpl.w	408430 <_svfprintf_r+0x638>
  40808e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408092:	f10c 0307 	add.w	r3, ip, #7
  408096:	f023 0307 	bic.w	r3, r3, #7
  40809a:	f103 0408 	add.w	r4, r3, #8
  40809e:	9410      	str	r4, [sp, #64]	; 0x40
  4080a0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4080a4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4080a8:	f01c 0f01 	tst.w	ip, #1
  4080ac:	f000 8462 	beq.w	408974 <_svfprintf_r+0xb7c>
  4080b0:	ea54 0005 	orrs.w	r0, r4, r5
  4080b4:	f000 845e 	beq.w	408974 <_svfprintf_r+0xb7c>
  4080b8:	2330      	movs	r3, #48	; 0x30
  4080ba:	f04c 0c02 	orr.w	ip, ip, #2
  4080be:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  4080c2:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  4080c6:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4080ca:	2302      	movs	r3, #2
  4080cc:	f04f 0a00 	mov.w	sl, #0
  4080d0:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4080d4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4080d6:	2900      	cmp	r1, #0
  4080d8:	db05      	blt.n	4080e6 <_svfprintf_r+0x2ee>
  4080da:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4080de:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  4080e2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4080e6:	ea54 0005 	orrs.w	r0, r4, r5
  4080ea:	f040 82c5 	bne.w	408678 <_svfprintf_r+0x880>
  4080ee:	990a      	ldr	r1, [sp, #40]	; 0x28
  4080f0:	2900      	cmp	r1, #0
  4080f2:	f040 82c1 	bne.w	408678 <_svfprintf_r+0x880>
  4080f6:	2b00      	cmp	r3, #0
  4080f8:	f040 8438 	bne.w	40896c <_svfprintf_r+0xb74>
  4080fc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408100:	f01c 0f01 	tst.w	ip, #1
  408104:	f000 8432 	beq.w	40896c <_svfprintf_r+0xb74>
  408108:	af48      	add	r7, sp, #288	; 0x120
  40810a:	2330      	movs	r3, #48	; 0x30
  40810c:	9d08      	ldr	r5, [sp, #32]
  40810e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  408112:	1bec      	subs	r4, r5, r7
  408114:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  408118:	2500      	movs	r5, #0
  40811a:	4564      	cmp	r4, ip
  40811c:	bfa8      	it	ge
  40811e:	46a4      	movge	ip, r4
  408120:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408124:	9514      	str	r5, [sp, #80]	; 0x50
  408126:	f1ba 0f00 	cmp.w	sl, #0
  40812a:	d002      	beq.n	408132 <_svfprintf_r+0x33a>
  40812c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40812e:	3501      	adds	r5, #1
  408130:	950b      	str	r5, [sp, #44]	; 0x2c
  408132:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408134:	f013 0302 	ands.w	r3, r3, #2
  408138:	9312      	str	r3, [sp, #72]	; 0x48
  40813a:	d002      	beq.n	408142 <_svfprintf_r+0x34a>
  40813c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40813e:	3502      	adds	r5, #2
  408140:	950b      	str	r5, [sp, #44]	; 0x2c
  408142:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408146:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40814a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40814e:	f040 8290 	bne.w	408672 <_svfprintf_r+0x87a>
  408152:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408154:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  408158:	ebcc 0b05 	rsb	fp, ip, r5
  40815c:	f1bb 0f00 	cmp.w	fp, #0
  408160:	f340 8287 	ble.w	408672 <_svfprintf_r+0x87a>
  408164:	f1bb 0f10 	cmp.w	fp, #16
  408168:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40816a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40816c:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 408310 <_svfprintf_r+0x518>
  408170:	dd2c      	ble.n	4081cc <_svfprintf_r+0x3d4>
  408172:	971b      	str	r7, [sp, #108]	; 0x6c
  408174:	4630      	mov	r0, r6
  408176:	4657      	mov	r7, sl
  408178:	2510      	movs	r5, #16
  40817a:	46ca      	mov	sl, r9
  40817c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40817e:	46a1      	mov	r9, r4
  408180:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408182:	e006      	b.n	408192 <_svfprintf_r+0x39a>
  408184:	f1ab 0b10 	sub.w	fp, fp, #16
  408188:	f1bb 0f10 	cmp.w	fp, #16
  40818c:	f100 0008 	add.w	r0, r0, #8
  408190:	dd17      	ble.n	4081c2 <_svfprintf_r+0x3ca>
  408192:	3201      	adds	r2, #1
  408194:	3110      	adds	r1, #16
  408196:	2a07      	cmp	r2, #7
  408198:	912d      	str	r1, [sp, #180]	; 0xb4
  40819a:	922c      	str	r2, [sp, #176]	; 0xb0
  40819c:	6007      	str	r7, [r0, #0]
  40819e:	6045      	str	r5, [r0, #4]
  4081a0:	ddf0      	ble.n	408184 <_svfprintf_r+0x38c>
  4081a2:	4620      	mov	r0, r4
  4081a4:	4631      	mov	r1, r6
  4081a6:	aa2b      	add	r2, sp, #172	; 0xac
  4081a8:	f004 fd36 	bl	40cc18 <__ssprint_r>
  4081ac:	2800      	cmp	r0, #0
  4081ae:	f47f af3b 	bne.w	408028 <_svfprintf_r+0x230>
  4081b2:	f1ab 0b10 	sub.w	fp, fp, #16
  4081b6:	f1bb 0f10 	cmp.w	fp, #16
  4081ba:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4081bc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4081be:	a838      	add	r0, sp, #224	; 0xe0
  4081c0:	dce7      	bgt.n	408192 <_svfprintf_r+0x39a>
  4081c2:	464c      	mov	r4, r9
  4081c4:	46d1      	mov	r9, sl
  4081c6:	46ba      	mov	sl, r7
  4081c8:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  4081ca:	4606      	mov	r6, r0
  4081cc:	3201      	adds	r2, #1
  4081ce:	eb0b 0c01 	add.w	ip, fp, r1
  4081d2:	2a07      	cmp	r2, #7
  4081d4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4081d8:	922c      	str	r2, [sp, #176]	; 0xb0
  4081da:	e886 0c00 	stmia.w	r6, {sl, fp}
  4081de:	f300 841a 	bgt.w	408a16 <_svfprintf_r+0xc1e>
  4081e2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4081e6:	3608      	adds	r6, #8
  4081e8:	f1ba 0f00 	cmp.w	sl, #0
  4081ec:	d00f      	beq.n	40820e <_svfprintf_r+0x416>
  4081ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4081f0:	f10c 0c01 	add.w	ip, ip, #1
  4081f4:	3301      	adds	r3, #1
  4081f6:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  4081fa:	2201      	movs	r2, #1
  4081fc:	2b07      	cmp	r3, #7
  4081fe:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408202:	932c      	str	r3, [sp, #176]	; 0xb0
  408204:	e886 0006 	stmia.w	r6, {r1, r2}
  408208:	f300 83a4 	bgt.w	408954 <_svfprintf_r+0xb5c>
  40820c:	3608      	adds	r6, #8
  40820e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408210:	b173      	cbz	r3, 408230 <_svfprintf_r+0x438>
  408212:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408214:	f10c 0c02 	add.w	ip, ip, #2
  408218:	3301      	adds	r3, #1
  40821a:	a924      	add	r1, sp, #144	; 0x90
  40821c:	2202      	movs	r2, #2
  40821e:	2b07      	cmp	r3, #7
  408220:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408224:	932c      	str	r3, [sp, #176]	; 0xb0
  408226:	e886 0006 	stmia.w	r6, {r1, r2}
  40822a:	f300 8387 	bgt.w	40893c <_svfprintf_r+0xb44>
  40822e:	3608      	adds	r6, #8
  408230:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  408232:	2d80      	cmp	r5, #128	; 0x80
  408234:	f000 82ca 	beq.w	4087cc <_svfprintf_r+0x9d4>
  408238:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40823a:	ebc4 0a05 	rsb	sl, r4, r5
  40823e:	f1ba 0f00 	cmp.w	sl, #0
  408242:	dd3b      	ble.n	4082bc <_svfprintf_r+0x4c4>
  408244:	f1ba 0f10 	cmp.w	sl, #16
  408248:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40824a:	4d30      	ldr	r5, [pc, #192]	; (40830c <_svfprintf_r+0x514>)
  40824c:	dd2b      	ble.n	4082a6 <_svfprintf_r+0x4ae>
  40824e:	940a      	str	r4, [sp, #40]	; 0x28
  408250:	4632      	mov	r2, r6
  408252:	f04f 0b10 	mov.w	fp, #16
  408256:	462e      	mov	r6, r5
  408258:	4661      	mov	r1, ip
  40825a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40825c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40825e:	e006      	b.n	40826e <_svfprintf_r+0x476>
  408260:	f1aa 0a10 	sub.w	sl, sl, #16
  408264:	f1ba 0f10 	cmp.w	sl, #16
  408268:	f102 0208 	add.w	r2, r2, #8
  40826c:	dd17      	ble.n	40829e <_svfprintf_r+0x4a6>
  40826e:	3301      	adds	r3, #1
  408270:	3110      	adds	r1, #16
  408272:	2b07      	cmp	r3, #7
  408274:	912d      	str	r1, [sp, #180]	; 0xb4
  408276:	932c      	str	r3, [sp, #176]	; 0xb0
  408278:	e882 0840 	stmia.w	r2, {r6, fp}
  40827c:	ddf0      	ble.n	408260 <_svfprintf_r+0x468>
  40827e:	4620      	mov	r0, r4
  408280:	4629      	mov	r1, r5
  408282:	aa2b      	add	r2, sp, #172	; 0xac
  408284:	f004 fcc8 	bl	40cc18 <__ssprint_r>
  408288:	2800      	cmp	r0, #0
  40828a:	f47f aecd 	bne.w	408028 <_svfprintf_r+0x230>
  40828e:	f1aa 0a10 	sub.w	sl, sl, #16
  408292:	f1ba 0f10 	cmp.w	sl, #16
  408296:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408298:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40829a:	aa38      	add	r2, sp, #224	; 0xe0
  40829c:	dce7      	bgt.n	40826e <_svfprintf_r+0x476>
  40829e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4082a0:	4635      	mov	r5, r6
  4082a2:	468c      	mov	ip, r1
  4082a4:	4616      	mov	r6, r2
  4082a6:	3301      	adds	r3, #1
  4082a8:	44d4      	add	ip, sl
  4082aa:	2b07      	cmp	r3, #7
  4082ac:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4082b0:	932c      	str	r3, [sp, #176]	; 0xb0
  4082b2:	e886 0420 	stmia.w	r6, {r5, sl}
  4082b6:	f300 8335 	bgt.w	408924 <_svfprintf_r+0xb2c>
  4082ba:	3608      	adds	r6, #8
  4082bc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4082be:	05ed      	lsls	r5, r5, #23
  4082c0:	f100 8224 	bmi.w	40870c <_svfprintf_r+0x914>
  4082c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4082c6:	44a4      	add	ip, r4
  4082c8:	3301      	adds	r3, #1
  4082ca:	2b07      	cmp	r3, #7
  4082cc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4082d0:	6037      	str	r7, [r6, #0]
  4082d2:	6074      	str	r4, [r6, #4]
  4082d4:	932c      	str	r3, [sp, #176]	; 0xb0
  4082d6:	f300 830f 	bgt.w	4088f8 <_svfprintf_r+0xb00>
  4082da:	3608      	adds	r6, #8
  4082dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4082de:	0763      	lsls	r3, r4, #29
  4082e0:	d549      	bpl.n	408376 <_svfprintf_r+0x57e>
  4082e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4082e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4082e6:	1a2c      	subs	r4, r5, r0
  4082e8:	2c00      	cmp	r4, #0
  4082ea:	dd44      	ble.n	408376 <_svfprintf_r+0x57e>
  4082ec:	2c10      	cmp	r4, #16
  4082ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4082f0:	f8df a01c 	ldr.w	sl, [pc, #28]	; 408310 <_svfprintf_r+0x518>
  4082f4:	dd2b      	ble.n	40834e <_svfprintf_r+0x556>
  4082f6:	4657      	mov	r7, sl
  4082f8:	2510      	movs	r5, #16
  4082fa:	4662      	mov	r2, ip
  4082fc:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  408300:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  408304:	e00b      	b.n	40831e <_svfprintf_r+0x526>
  408306:	bf00      	nop
  408308:	0040f710 	.word	0x0040f710
  40830c:	0040f6dc 	.word	0x0040f6dc
  408310:	0040f730 	.word	0x0040f730
  408314:	3c10      	subs	r4, #16
  408316:	2c10      	cmp	r4, #16
  408318:	f106 0608 	add.w	r6, r6, #8
  40831c:	dd15      	ble.n	40834a <_svfprintf_r+0x552>
  40831e:	3301      	adds	r3, #1
  408320:	3210      	adds	r2, #16
  408322:	2b07      	cmp	r3, #7
  408324:	922d      	str	r2, [sp, #180]	; 0xb4
  408326:	932c      	str	r3, [sp, #176]	; 0xb0
  408328:	6037      	str	r7, [r6, #0]
  40832a:	6075      	str	r5, [r6, #4]
  40832c:	ddf2      	ble.n	408314 <_svfprintf_r+0x51c>
  40832e:	4650      	mov	r0, sl
  408330:	4641      	mov	r1, r8
  408332:	aa2b      	add	r2, sp, #172	; 0xac
  408334:	f004 fc70 	bl	40cc18 <__ssprint_r>
  408338:	2800      	cmp	r0, #0
  40833a:	f47f ae75 	bne.w	408028 <_svfprintf_r+0x230>
  40833e:	3c10      	subs	r4, #16
  408340:	2c10      	cmp	r4, #16
  408342:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408344:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408346:	ae38      	add	r6, sp, #224	; 0xe0
  408348:	dce9      	bgt.n	40831e <_svfprintf_r+0x526>
  40834a:	4694      	mov	ip, r2
  40834c:	46ba      	mov	sl, r7
  40834e:	3301      	adds	r3, #1
  408350:	44a4      	add	ip, r4
  408352:	2b07      	cmp	r3, #7
  408354:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408358:	932c      	str	r3, [sp, #176]	; 0xb0
  40835a:	f8c6 a000 	str.w	sl, [r6]
  40835e:	6074      	str	r4, [r6, #4]
  408360:	dd09      	ble.n	408376 <_svfprintf_r+0x57e>
  408362:	980d      	ldr	r0, [sp, #52]	; 0x34
  408364:	990c      	ldr	r1, [sp, #48]	; 0x30
  408366:	aa2b      	add	r2, sp, #172	; 0xac
  408368:	f004 fc56 	bl	40cc18 <__ssprint_r>
  40836c:	2800      	cmp	r0, #0
  40836e:	f47f ae5b 	bne.w	408028 <_svfprintf_r+0x230>
  408372:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408376:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408378:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40837a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40837c:	42a8      	cmp	r0, r5
  40837e:	bfac      	ite	ge
  408380:	1824      	addge	r4, r4, r0
  408382:	1964      	addlt	r4, r4, r5
  408384:	940e      	str	r4, [sp, #56]	; 0x38
  408386:	f1bc 0f00 	cmp.w	ip, #0
  40838a:	f040 82c1 	bne.w	408910 <_svfprintf_r+0xb18>
  40838e:	2300      	movs	r3, #0
  408390:	932c      	str	r3, [sp, #176]	; 0xb0
  408392:	ae38      	add	r6, sp, #224	; 0xe0
  408394:	e556      	b.n	407e44 <_svfprintf_r+0x4c>
  408396:	f899 8000 	ldrb.w	r8, [r9]
  40839a:	2a00      	cmp	r2, #0
  40839c:	f47f ad88 	bne.w	407eb0 <_svfprintf_r+0xb8>
  4083a0:	2220      	movs	r2, #32
  4083a2:	e585      	b.n	407eb0 <_svfprintf_r+0xb8>
  4083a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4083a6:	f045 0501 	orr.w	r5, r5, #1
  4083aa:	9509      	str	r5, [sp, #36]	; 0x24
  4083ac:	f899 8000 	ldrb.w	r8, [r9]
  4083b0:	e57e      	b.n	407eb0 <_svfprintf_r+0xb8>
  4083b2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4083b4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  4083b8:	9509      	str	r5, [sp, #36]	; 0x24
  4083ba:	f899 8000 	ldrb.w	r8, [r9]
  4083be:	e577      	b.n	407eb0 <_svfprintf_r+0xb8>
  4083c0:	2400      	movs	r4, #0
  4083c2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4083c6:	940f      	str	r4, [sp, #60]	; 0x3c
  4083c8:	4621      	mov	r1, r4
  4083ca:	f819 8b01 	ldrb.w	r8, [r9], #1
  4083ce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4083d2:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4083d6:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4083da:	2b09      	cmp	r3, #9
  4083dc:	d9f5      	bls.n	4083ca <_svfprintf_r+0x5d2>
  4083de:	910f      	str	r1, [sp, #60]	; 0x3c
  4083e0:	e568      	b.n	407eb4 <_svfprintf_r+0xbc>
  4083e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4083e6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4083ea:	f04c 0c10 	orr.w	ip, ip, #16
  4083ee:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4083f2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4083f4:	06a5      	lsls	r5, r4, #26
  4083f6:	f140 80b2 	bpl.w	40855e <_svfprintf_r+0x766>
  4083fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4083fc:	1de9      	adds	r1, r5, #7
  4083fe:	f021 0107 	bic.w	r1, r1, #7
  408402:	e9d1 2300 	ldrd	r2, r3, [r1]
  408406:	3108      	adds	r1, #8
  408408:	9110      	str	r1, [sp, #64]	; 0x40
  40840a:	4614      	mov	r4, r2
  40840c:	461d      	mov	r5, r3
  40840e:	2a00      	cmp	r2, #0
  408410:	f173 0c00 	sbcs.w	ip, r3, #0
  408414:	f2c0 8394 	blt.w	408b40 <_svfprintf_r+0xd48>
  408418:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40841c:	2301      	movs	r3, #1
  40841e:	e659      	b.n	4080d4 <_svfprintf_r+0x2dc>
  408420:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408422:	4cb6      	ldr	r4, [pc, #728]	; (4086fc <_svfprintf_r+0x904>)
  408424:	06af      	lsls	r7, r5, #26
  408426:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40842a:	941a      	str	r4, [sp, #104]	; 0x68
  40842c:	f53f ae2f 	bmi.w	40808e <_svfprintf_r+0x296>
  408430:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408432:	06ed      	lsls	r5, r5, #27
  408434:	f140 8443 	bpl.w	408cbe <_svfprintf_r+0xec6>
  408438:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40843c:	2500      	movs	r5, #0
  40843e:	f8dc 4000 	ldr.w	r4, [ip]
  408442:	f10c 0c04 	add.w	ip, ip, #4
  408446:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40844a:	e62b      	b.n	4080a4 <_svfprintf_r+0x2ac>
  40844c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408450:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408454:	f01c 0f20 	tst.w	ip, #32
  408458:	f000 8440 	beq.w	408cdc <_svfprintf_r+0xee4>
  40845c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40845e:	6821      	ldr	r1, [r4, #0]
  408460:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408462:	17e5      	asrs	r5, r4, #31
  408464:	462b      	mov	r3, r5
  408466:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408468:	4622      	mov	r2, r4
  40846a:	3504      	adds	r5, #4
  40846c:	9510      	str	r5, [sp, #64]	; 0x40
  40846e:	e9c1 2300 	strd	r2, r3, [r1]
  408472:	e4e7      	b.n	407e44 <_svfprintf_r+0x4c>
  408474:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408476:	f04f 0a00 	mov.w	sl, #0
  40847a:	6827      	ldr	r7, [r4, #0]
  40847c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408480:	1d25      	adds	r5, r4, #4
  408482:	2f00      	cmp	r7, #0
  408484:	f000 85e9 	beq.w	40905a <_svfprintf_r+0x1262>
  408488:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40848a:	4638      	mov	r0, r7
  40848c:	2c00      	cmp	r4, #0
  40848e:	f2c0 859b 	blt.w	408fc8 <_svfprintf_r+0x11d0>
  408492:	4651      	mov	r1, sl
  408494:	4622      	mov	r2, r4
  408496:	f003 fda5 	bl	40bfe4 <memchr>
  40849a:	2800      	cmp	r0, #0
  40849c:	f000 8613 	beq.w	4090c6 <_svfprintf_r+0x12ce>
  4084a0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4084a2:	1bc0      	subs	r0, r0, r7
  4084a4:	42a0      	cmp	r0, r4
  4084a6:	bfb8      	it	lt
  4084a8:	4604      	movlt	r4, r0
  4084aa:	9510      	str	r5, [sp, #64]	; 0x40
  4084ac:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  4084b0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  4084b4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  4084b8:	950b      	str	r5, [sp, #44]	; 0x2c
  4084ba:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4084be:	e632      	b.n	408126 <_svfprintf_r+0x32e>
  4084c0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4084c4:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  4084c8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4084cc:	f899 8000 	ldrb.w	r8, [r9]
  4084d0:	e4ee      	b.n	407eb0 <_svfprintf_r+0xb8>
  4084d2:	f899 8000 	ldrb.w	r8, [r9]
  4084d6:	464b      	mov	r3, r9
  4084d8:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  4084dc:	f000 847f 	beq.w	408dde <_svfprintf_r+0xfe6>
  4084e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4084e2:	f045 0510 	orr.w	r5, r5, #16
  4084e6:	9509      	str	r5, [sp, #36]	; 0x24
  4084e8:	e4e2      	b.n	407eb0 <_svfprintf_r+0xb8>
  4084ea:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4084ec:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4084ee:	6824      	ldr	r4, [r4, #0]
  4084f0:	1d2b      	adds	r3, r5, #4
  4084f2:	2c00      	cmp	r4, #0
  4084f4:	940f      	str	r4, [sp, #60]	; 0x3c
  4084f6:	f6ff ad7d 	blt.w	407ff4 <_svfprintf_r+0x1fc>
  4084fa:	9310      	str	r3, [sp, #64]	; 0x40
  4084fc:	f899 8000 	ldrb.w	r8, [r9]
  408500:	e4d6      	b.n	407eb0 <_svfprintf_r+0xb8>
  408502:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408504:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408508:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40850a:	487d      	ldr	r0, [pc, #500]	; (408700 <_svfprintf_r+0x908>)
  40850c:	3504      	adds	r5, #4
  40850e:	681c      	ldr	r4, [r3, #0]
  408510:	f04f 0878 	mov.w	r8, #120	; 0x78
  408514:	2330      	movs	r3, #48	; 0x30
  408516:	f04c 0c02 	orr.w	ip, ip, #2
  40851a:	9510      	str	r5, [sp, #64]	; 0x40
  40851c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  408520:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408524:	2500      	movs	r5, #0
  408526:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40852a:	901a      	str	r0, [sp, #104]	; 0x68
  40852c:	2302      	movs	r3, #2
  40852e:	e5cd      	b.n	4080cc <_svfprintf_r+0x2d4>
  408530:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408532:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408534:	681a      	ldr	r2, [r3, #0]
  408536:	2401      	movs	r4, #1
  408538:	2300      	movs	r3, #0
  40853a:	3504      	adds	r5, #4
  40853c:	469a      	mov	sl, r3
  40853e:	940b      	str	r4, [sp, #44]	; 0x2c
  408540:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  408544:	9510      	str	r5, [sp, #64]	; 0x40
  408546:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40854a:	930a      	str	r3, [sp, #40]	; 0x28
  40854c:	9314      	str	r3, [sp, #80]	; 0x50
  40854e:	af2e      	add	r7, sp, #184	; 0xb8
  408550:	e5ef      	b.n	408132 <_svfprintf_r+0x33a>
  408552:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408554:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408558:	06a5      	lsls	r5, r4, #26
  40855a:	f53f af4e 	bmi.w	4083fa <_svfprintf_r+0x602>
  40855e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408562:	f01c 0f10 	tst.w	ip, #16
  408566:	f040 82df 	bne.w	408b28 <_svfprintf_r+0xd30>
  40856a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40856e:	f01c 0f40 	tst.w	ip, #64	; 0x40
  408572:	f000 82d9 	beq.w	408b28 <_svfprintf_r+0xd30>
  408576:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40857a:	f9bc 4000 	ldrsh.w	r4, [ip]
  40857e:	f10c 0c04 	add.w	ip, ip, #4
  408582:	17e5      	asrs	r5, r4, #31
  408584:	4622      	mov	r2, r4
  408586:	462b      	mov	r3, r5
  408588:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40858c:	e73f      	b.n	40840e <_svfprintf_r+0x616>
  40858e:	f899 8000 	ldrb.w	r8, [r9]
  408592:	222b      	movs	r2, #43	; 0x2b
  408594:	e48c      	b.n	407eb0 <_svfprintf_r+0xb8>
  408596:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408598:	f045 0508 	orr.w	r5, r5, #8
  40859c:	9509      	str	r5, [sp, #36]	; 0x24
  40859e:	f899 8000 	ldrb.w	r8, [r9]
  4085a2:	e485      	b.n	407eb0 <_svfprintf_r+0xb8>
  4085a4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4085a6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4085aa:	1deb      	adds	r3, r5, #7
  4085ac:	f023 0307 	bic.w	r3, r3, #7
  4085b0:	f103 0c08 	add.w	ip, r3, #8
  4085b4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4085b8:	e9d3 4500 	ldrd	r4, r5, [r3]
  4085bc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4085c0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4085c4:	f004 faac 	bl	40cb20 <__fpclassifyd>
  4085c8:	2801      	cmp	r0, #1
  4085ca:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4085ce:	f040 835c 	bne.w	408c8a <_svfprintf_r+0xe92>
  4085d2:	2200      	movs	r2, #0
  4085d4:	2300      	movs	r3, #0
  4085d6:	f006 f899 	bl	40e70c <__aeabi_dcmplt>
  4085da:	2800      	cmp	r0, #0
  4085dc:	f040 8563 	bne.w	4090a6 <_svfprintf_r+0x12ae>
  4085e0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4085e4:	2503      	movs	r5, #3
  4085e6:	950b      	str	r5, [sp, #44]	; 0x2c
  4085e8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4085ea:	4f46      	ldr	r7, [pc, #280]	; (408704 <_svfprintf_r+0x90c>)
  4085ec:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  4085f0:	4b45      	ldr	r3, [pc, #276]	; (408708 <_svfprintf_r+0x910>)
  4085f2:	2400      	movs	r4, #0
  4085f4:	9509      	str	r5, [sp, #36]	; 0x24
  4085f6:	2500      	movs	r5, #0
  4085f8:	940a      	str	r4, [sp, #40]	; 0x28
  4085fa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4085fe:	bfd8      	it	le
  408600:	461f      	movle	r7, r3
  408602:	2403      	movs	r4, #3
  408604:	9514      	str	r5, [sp, #80]	; 0x50
  408606:	e58e      	b.n	408126 <_svfprintf_r+0x32e>
  408608:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40860c:	f04c 0c20 	orr.w	ip, ip, #32
  408610:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408614:	f899 8000 	ldrb.w	r8, [r9]
  408618:	e44a      	b.n	407eb0 <_svfprintf_r+0xb8>
  40861a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40861c:	1de3      	adds	r3, r4, #7
  40861e:	f023 0307 	bic.w	r3, r3, #7
  408622:	f103 0508 	add.w	r5, r3, #8
  408626:	9510      	str	r5, [sp, #64]	; 0x40
  408628:	e9d3 4500 	ldrd	r4, r5, [r3]
  40862c:	2300      	movs	r3, #0
  40862e:	e54d      	b.n	4080cc <_svfprintf_r+0x2d4>
  408630:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408632:	1deb      	adds	r3, r5, #7
  408634:	f023 0307 	bic.w	r3, r3, #7
  408638:	f103 0c08 	add.w	ip, r3, #8
  40863c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408640:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408644:	2301      	movs	r3, #1
  408646:	e541      	b.n	4080cc <_svfprintf_r+0x2d4>
  408648:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40864c:	f1b8 0f00 	cmp.w	r8, #0
  408650:	f43f ace3 	beq.w	40801a <_svfprintf_r+0x222>
  408654:	2300      	movs	r3, #0
  408656:	f04f 0c01 	mov.w	ip, #1
  40865a:	469a      	mov	sl, r3
  40865c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408660:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  408664:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  408668:	930a      	str	r3, [sp, #40]	; 0x28
  40866a:	9314      	str	r3, [sp, #80]	; 0x50
  40866c:	4664      	mov	r4, ip
  40866e:	af2e      	add	r7, sp, #184	; 0xb8
  408670:	e55f      	b.n	408132 <_svfprintf_r+0x33a>
  408672:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408676:	e5b7      	b.n	4081e8 <_svfprintf_r+0x3f0>
  408678:	2b01      	cmp	r3, #1
  40867a:	f000 80ec 	beq.w	408856 <_svfprintf_r+0xa5e>
  40867e:	2b02      	cmp	r3, #2
  408680:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  408684:	d118      	bne.n	4086b8 <_svfprintf_r+0x8c0>
  408686:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40868a:	4619      	mov	r1, r3
  40868c:	f004 000f 	and.w	r0, r4, #15
  408690:	0922      	lsrs	r2, r4, #4
  408692:	f81c 0000 	ldrb.w	r0, [ip, r0]
  408696:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40869a:	092b      	lsrs	r3, r5, #4
  40869c:	7008      	strb	r0, [r1, #0]
  40869e:	ea52 0003 	orrs.w	r0, r2, r3
  4086a2:	460f      	mov	r7, r1
  4086a4:	4614      	mov	r4, r2
  4086a6:	461d      	mov	r5, r3
  4086a8:	f101 31ff 	add.w	r1, r1, #4294967295
  4086ac:	d1ee      	bne.n	40868c <_svfprintf_r+0x894>
  4086ae:	9d08      	ldr	r5, [sp, #32]
  4086b0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  4086b4:	1bec      	subs	r4, r5, r7
  4086b6:	e52d      	b.n	408114 <_svfprintf_r+0x31c>
  4086b8:	08e0      	lsrs	r0, r4, #3
  4086ba:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  4086be:	f004 0207 	and.w	r2, r4, #7
  4086c2:	08e9      	lsrs	r1, r5, #3
  4086c4:	3230      	adds	r2, #48	; 0x30
  4086c6:	ea50 0c01 	orrs.w	ip, r0, r1
  4086ca:	461f      	mov	r7, r3
  4086cc:	701a      	strb	r2, [r3, #0]
  4086ce:	4604      	mov	r4, r0
  4086d0:	460d      	mov	r5, r1
  4086d2:	f103 33ff 	add.w	r3, r3, #4294967295
  4086d6:	d1ef      	bne.n	4086b8 <_svfprintf_r+0x8c0>
  4086d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4086da:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  4086de:	07e0      	lsls	r0, r4, #31
  4086e0:	4639      	mov	r1, r7
  4086e2:	f140 80c1 	bpl.w	408868 <_svfprintf_r+0xa70>
  4086e6:	2a30      	cmp	r2, #48	; 0x30
  4086e8:	f000 80be 	beq.w	408868 <_svfprintf_r+0xa70>
  4086ec:	9d08      	ldr	r5, [sp, #32]
  4086ee:	461f      	mov	r7, r3
  4086f0:	2330      	movs	r3, #48	; 0x30
  4086f2:	1bec      	subs	r4, r5, r7
  4086f4:	f801 3c01 	strb.w	r3, [r1, #-1]
  4086f8:	e50c      	b.n	408114 <_svfprintf_r+0x31c>
  4086fa:	bf00      	nop
  4086fc:	0040f6fc 	.word	0x0040f6fc
  408700:	0040f710 	.word	0x0040f710
  408704:	0040f6f0 	.word	0x0040f6f0
  408708:	0040f6ec 	.word	0x0040f6ec
  40870c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  408710:	f340 80ad 	ble.w	40886e <_svfprintf_r+0xa76>
  408714:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408718:	2200      	movs	r2, #0
  40871a:	2300      	movs	r3, #0
  40871c:	f8cd c01c 	str.w	ip, [sp, #28]
  408720:	f005 ffea 	bl	40e6f8 <__aeabi_dcmpeq>
  408724:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408728:	2800      	cmp	r0, #0
  40872a:	f000 8126 	beq.w	40897a <_svfprintf_r+0xb82>
  40872e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408730:	49aa      	ldr	r1, [pc, #680]	; (4089dc <_svfprintf_r+0xbe4>)
  408732:	3301      	adds	r3, #1
  408734:	f10c 0c01 	add.w	ip, ip, #1
  408738:	2201      	movs	r2, #1
  40873a:	2b07      	cmp	r3, #7
  40873c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408740:	932c      	str	r3, [sp, #176]	; 0xb0
  408742:	e886 0006 	stmia.w	r6, {r1, r2}
  408746:	f300 82ed 	bgt.w	408d24 <_svfprintf_r+0xf2c>
  40874a:	3608      	adds	r6, #8
  40874c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40874e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408750:	42a3      	cmp	r3, r4
  408752:	db03      	blt.n	40875c <_svfprintf_r+0x964>
  408754:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408756:	07ec      	lsls	r4, r5, #31
  408758:	f57f adc0 	bpl.w	4082dc <_svfprintf_r+0x4e4>
  40875c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40875e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  408760:	3301      	adds	r3, #1
  408762:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408764:	44a4      	add	ip, r4
  408766:	2b07      	cmp	r3, #7
  408768:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40876c:	6035      	str	r5, [r6, #0]
  40876e:	6074      	str	r4, [r6, #4]
  408770:	932c      	str	r3, [sp, #176]	; 0xb0
  408772:	f300 833e 	bgt.w	408df2 <_svfprintf_r+0xffa>
  408776:	3608      	adds	r6, #8
  408778:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40877a:	1e6c      	subs	r4, r5, #1
  40877c:	2c00      	cmp	r4, #0
  40877e:	f77f adad 	ble.w	4082dc <_svfprintf_r+0x4e4>
  408782:	2c10      	cmp	r4, #16
  408784:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408786:	4d96      	ldr	r5, [pc, #600]	; (4089e0 <_svfprintf_r+0xbe8>)
  408788:	f340 8197 	ble.w	408aba <_svfprintf_r+0xcc2>
  40878c:	2710      	movs	r7, #16
  40878e:	4662      	mov	r2, ip
  408790:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  408794:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  408798:	e004      	b.n	4087a4 <_svfprintf_r+0x9ac>
  40879a:	3608      	adds	r6, #8
  40879c:	3c10      	subs	r4, #16
  40879e:	2c10      	cmp	r4, #16
  4087a0:	f340 818a 	ble.w	408ab8 <_svfprintf_r+0xcc0>
  4087a4:	3301      	adds	r3, #1
  4087a6:	3210      	adds	r2, #16
  4087a8:	2b07      	cmp	r3, #7
  4087aa:	922d      	str	r2, [sp, #180]	; 0xb4
  4087ac:	932c      	str	r3, [sp, #176]	; 0xb0
  4087ae:	e886 00a0 	stmia.w	r6, {r5, r7}
  4087b2:	ddf2      	ble.n	40879a <_svfprintf_r+0x9a2>
  4087b4:	4640      	mov	r0, r8
  4087b6:	4651      	mov	r1, sl
  4087b8:	aa2b      	add	r2, sp, #172	; 0xac
  4087ba:	f004 fa2d 	bl	40cc18 <__ssprint_r>
  4087be:	2800      	cmp	r0, #0
  4087c0:	f47f ac32 	bne.w	408028 <_svfprintf_r+0x230>
  4087c4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4087c6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4087c8:	ae38      	add	r6, sp, #224	; 0xe0
  4087ca:	e7e7      	b.n	40879c <_svfprintf_r+0x9a4>
  4087cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4087ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4087d0:	ebc0 0a05 	rsb	sl, r0, r5
  4087d4:	f1ba 0f00 	cmp.w	sl, #0
  4087d8:	f77f ad2e 	ble.w	408238 <_svfprintf_r+0x440>
  4087dc:	f1ba 0f10 	cmp.w	sl, #16
  4087e0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4087e2:	4d7f      	ldr	r5, [pc, #508]	; (4089e0 <_svfprintf_r+0xbe8>)
  4087e4:	dd2b      	ble.n	40883e <_svfprintf_r+0xa46>
  4087e6:	9412      	str	r4, [sp, #72]	; 0x48
  4087e8:	4632      	mov	r2, r6
  4087ea:	f04f 0b10 	mov.w	fp, #16
  4087ee:	462e      	mov	r6, r5
  4087f0:	4661      	mov	r1, ip
  4087f2:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4087f4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4087f6:	e006      	b.n	408806 <_svfprintf_r+0xa0e>
  4087f8:	f1aa 0a10 	sub.w	sl, sl, #16
  4087fc:	f1ba 0f10 	cmp.w	sl, #16
  408800:	f102 0208 	add.w	r2, r2, #8
  408804:	dd17      	ble.n	408836 <_svfprintf_r+0xa3e>
  408806:	3301      	adds	r3, #1
  408808:	3110      	adds	r1, #16
  40880a:	2b07      	cmp	r3, #7
  40880c:	912d      	str	r1, [sp, #180]	; 0xb4
  40880e:	932c      	str	r3, [sp, #176]	; 0xb0
  408810:	e882 0840 	stmia.w	r2, {r6, fp}
  408814:	ddf0      	ble.n	4087f8 <_svfprintf_r+0xa00>
  408816:	4620      	mov	r0, r4
  408818:	4629      	mov	r1, r5
  40881a:	aa2b      	add	r2, sp, #172	; 0xac
  40881c:	f004 f9fc 	bl	40cc18 <__ssprint_r>
  408820:	2800      	cmp	r0, #0
  408822:	f47f ac01 	bne.w	408028 <_svfprintf_r+0x230>
  408826:	f1aa 0a10 	sub.w	sl, sl, #16
  40882a:	f1ba 0f10 	cmp.w	sl, #16
  40882e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408830:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408832:	aa38      	add	r2, sp, #224	; 0xe0
  408834:	dce7      	bgt.n	408806 <_svfprintf_r+0xa0e>
  408836:	9c12      	ldr	r4, [sp, #72]	; 0x48
  408838:	4635      	mov	r5, r6
  40883a:	468c      	mov	ip, r1
  40883c:	4616      	mov	r6, r2
  40883e:	3301      	adds	r3, #1
  408840:	44d4      	add	ip, sl
  408842:	2b07      	cmp	r3, #7
  408844:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408848:	932c      	str	r3, [sp, #176]	; 0xb0
  40884a:	e886 0420 	stmia.w	r6, {r5, sl}
  40884e:	f300 820f 	bgt.w	408c70 <_svfprintf_r+0xe78>
  408852:	3608      	adds	r6, #8
  408854:	e4f0      	b.n	408238 <_svfprintf_r+0x440>
  408856:	2d00      	cmp	r5, #0
  408858:	bf08      	it	eq
  40885a:	2c0a      	cmpeq	r4, #10
  40885c:	f080 8138 	bcs.w	408ad0 <_svfprintf_r+0xcd8>
  408860:	3430      	adds	r4, #48	; 0x30
  408862:	af48      	add	r7, sp, #288	; 0x120
  408864:	f807 4d41 	strb.w	r4, [r7, #-65]!
  408868:	9d08      	ldr	r5, [sp, #32]
  40886a:	1bec      	subs	r4, r5, r7
  40886c:	e452      	b.n	408114 <_svfprintf_r+0x31c>
  40886e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408870:	2c01      	cmp	r4, #1
  408872:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408874:	f340 81d2 	ble.w	408c1c <_svfprintf_r+0xe24>
  408878:	3401      	adds	r4, #1
  40887a:	f10c 0301 	add.w	r3, ip, #1
  40887e:	2201      	movs	r2, #1
  408880:	2c07      	cmp	r4, #7
  408882:	932d      	str	r3, [sp, #180]	; 0xb4
  408884:	6037      	str	r7, [r6, #0]
  408886:	942c      	str	r4, [sp, #176]	; 0xb0
  408888:	6072      	str	r2, [r6, #4]
  40888a:	f300 81d8 	bgt.w	408c3e <_svfprintf_r+0xe46>
  40888e:	3608      	adds	r6, #8
  408890:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408892:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  408896:	3401      	adds	r4, #1
  408898:	6035      	str	r5, [r6, #0]
  40889a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40889c:	4498      	add	r8, r3
  40889e:	2c07      	cmp	r4, #7
  4088a0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4088a4:	942c      	str	r4, [sp, #176]	; 0xb0
  4088a6:	6075      	str	r5, [r6, #4]
  4088a8:	f300 81d5 	bgt.w	408c56 <_svfprintf_r+0xe5e>
  4088ac:	3608      	adds	r6, #8
  4088ae:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4088b2:	2200      	movs	r2, #0
  4088b4:	2300      	movs	r3, #0
  4088b6:	f005 ff1f 	bl	40e6f8 <__aeabi_dcmpeq>
  4088ba:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4088bc:	2800      	cmp	r0, #0
  4088be:	f040 80b9 	bne.w	408a34 <_svfprintf_r+0xc3c>
  4088c2:	1e6b      	subs	r3, r5, #1
  4088c4:	3401      	adds	r4, #1
  4088c6:	3701      	adds	r7, #1
  4088c8:	4498      	add	r8, r3
  4088ca:	2c07      	cmp	r4, #7
  4088cc:	942c      	str	r4, [sp, #176]	; 0xb0
  4088ce:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4088d2:	6037      	str	r7, [r6, #0]
  4088d4:	6073      	str	r3, [r6, #4]
  4088d6:	f300 80e2 	bgt.w	408a9e <_svfprintf_r+0xca6>
  4088da:	3608      	adds	r6, #8
  4088dc:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  4088e0:	3401      	adds	r4, #1
  4088e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4088e4:	44c4      	add	ip, r8
  4088e6:	ab27      	add	r3, sp, #156	; 0x9c
  4088e8:	2c07      	cmp	r4, #7
  4088ea:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4088ee:	942c      	str	r4, [sp, #176]	; 0xb0
  4088f0:	e886 0028 	stmia.w	r6, {r3, r5}
  4088f4:	f77f acf1 	ble.w	4082da <_svfprintf_r+0x4e2>
  4088f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4088fa:	990c      	ldr	r1, [sp, #48]	; 0x30
  4088fc:	aa2b      	add	r2, sp, #172	; 0xac
  4088fe:	f004 f98b 	bl	40cc18 <__ssprint_r>
  408902:	2800      	cmp	r0, #0
  408904:	f47f ab90 	bne.w	408028 <_svfprintf_r+0x230>
  408908:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40890c:	ae38      	add	r6, sp, #224	; 0xe0
  40890e:	e4e5      	b.n	4082dc <_svfprintf_r+0x4e4>
  408910:	980d      	ldr	r0, [sp, #52]	; 0x34
  408912:	990c      	ldr	r1, [sp, #48]	; 0x30
  408914:	aa2b      	add	r2, sp, #172	; 0xac
  408916:	f004 f97f 	bl	40cc18 <__ssprint_r>
  40891a:	2800      	cmp	r0, #0
  40891c:	f43f ad37 	beq.w	40838e <_svfprintf_r+0x596>
  408920:	f7ff bb82 	b.w	408028 <_svfprintf_r+0x230>
  408924:	980d      	ldr	r0, [sp, #52]	; 0x34
  408926:	990c      	ldr	r1, [sp, #48]	; 0x30
  408928:	aa2b      	add	r2, sp, #172	; 0xac
  40892a:	f004 f975 	bl	40cc18 <__ssprint_r>
  40892e:	2800      	cmp	r0, #0
  408930:	f47f ab7a 	bne.w	408028 <_svfprintf_r+0x230>
  408934:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408938:	ae38      	add	r6, sp, #224	; 0xe0
  40893a:	e4bf      	b.n	4082bc <_svfprintf_r+0x4c4>
  40893c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40893e:	990c      	ldr	r1, [sp, #48]	; 0x30
  408940:	aa2b      	add	r2, sp, #172	; 0xac
  408942:	f004 f969 	bl	40cc18 <__ssprint_r>
  408946:	2800      	cmp	r0, #0
  408948:	f47f ab6e 	bne.w	408028 <_svfprintf_r+0x230>
  40894c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408950:	ae38      	add	r6, sp, #224	; 0xe0
  408952:	e46d      	b.n	408230 <_svfprintf_r+0x438>
  408954:	980d      	ldr	r0, [sp, #52]	; 0x34
  408956:	990c      	ldr	r1, [sp, #48]	; 0x30
  408958:	aa2b      	add	r2, sp, #172	; 0xac
  40895a:	f004 f95d 	bl	40cc18 <__ssprint_r>
  40895e:	2800      	cmp	r0, #0
  408960:	f47f ab62 	bne.w	408028 <_svfprintf_r+0x230>
  408964:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408968:	ae38      	add	r6, sp, #224	; 0xe0
  40896a:	e450      	b.n	40820e <_svfprintf_r+0x416>
  40896c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40896e:	af38      	add	r7, sp, #224	; 0xe0
  408970:	f7ff bbd0 	b.w	408114 <_svfprintf_r+0x31c>
  408974:	2302      	movs	r3, #2
  408976:	f7ff bba9 	b.w	4080cc <_svfprintf_r+0x2d4>
  40897a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40897c:	2b00      	cmp	r3, #0
  40897e:	f340 81dd 	ble.w	408d3c <_svfprintf_r+0xf44>
  408982:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408984:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408986:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40898a:	42ac      	cmp	r4, r5
  40898c:	bfa8      	it	ge
  40898e:	462c      	movge	r4, r5
  408990:	2c00      	cmp	r4, #0
  408992:	44ba      	add	sl, r7
  408994:	dd0b      	ble.n	4089ae <_svfprintf_r+0xbb6>
  408996:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408998:	44a4      	add	ip, r4
  40899a:	3301      	adds	r3, #1
  40899c:	2b07      	cmp	r3, #7
  40899e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4089a2:	6037      	str	r7, [r6, #0]
  4089a4:	6074      	str	r4, [r6, #4]
  4089a6:	932c      	str	r3, [sp, #176]	; 0xb0
  4089a8:	f300 831e 	bgt.w	408fe8 <_svfprintf_r+0x11f0>
  4089ac:	3608      	adds	r6, #8
  4089ae:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4089b0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  4089b4:	1b2c      	subs	r4, r5, r4
  4089b6:	2c00      	cmp	r4, #0
  4089b8:	f340 80d7 	ble.w	408b6a <_svfprintf_r+0xd72>
  4089bc:	2c10      	cmp	r4, #16
  4089be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4089c0:	4d07      	ldr	r5, [pc, #28]	; (4089e0 <_svfprintf_r+0xbe8>)
  4089c2:	f340 81a3 	ble.w	408d0c <_svfprintf_r+0xf14>
  4089c6:	970a      	str	r7, [sp, #40]	; 0x28
  4089c8:	f04f 0810 	mov.w	r8, #16
  4089cc:	462f      	mov	r7, r5
  4089ce:	4662      	mov	r2, ip
  4089d0:	4625      	mov	r5, r4
  4089d2:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  4089d6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4089d8:	e009      	b.n	4089ee <_svfprintf_r+0xbf6>
  4089da:	bf00      	nop
  4089dc:	0040f72c 	.word	0x0040f72c
  4089e0:	0040f6dc 	.word	0x0040f6dc
  4089e4:	3608      	adds	r6, #8
  4089e6:	3d10      	subs	r5, #16
  4089e8:	2d10      	cmp	r5, #16
  4089ea:	f340 818b 	ble.w	408d04 <_svfprintf_r+0xf0c>
  4089ee:	3301      	adds	r3, #1
  4089f0:	3210      	adds	r2, #16
  4089f2:	2b07      	cmp	r3, #7
  4089f4:	922d      	str	r2, [sp, #180]	; 0xb4
  4089f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4089f8:	e886 0180 	stmia.w	r6, {r7, r8}
  4089fc:	ddf2      	ble.n	4089e4 <_svfprintf_r+0xbec>
  4089fe:	4658      	mov	r0, fp
  408a00:	4621      	mov	r1, r4
  408a02:	aa2b      	add	r2, sp, #172	; 0xac
  408a04:	f004 f908 	bl	40cc18 <__ssprint_r>
  408a08:	2800      	cmp	r0, #0
  408a0a:	f47f ab0d 	bne.w	408028 <_svfprintf_r+0x230>
  408a0e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408a10:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408a12:	ae38      	add	r6, sp, #224	; 0xe0
  408a14:	e7e7      	b.n	4089e6 <_svfprintf_r+0xbee>
  408a16:	980d      	ldr	r0, [sp, #52]	; 0x34
  408a18:	990c      	ldr	r1, [sp, #48]	; 0x30
  408a1a:	aa2b      	add	r2, sp, #172	; 0xac
  408a1c:	f004 f8fc 	bl	40cc18 <__ssprint_r>
  408a20:	2800      	cmp	r0, #0
  408a22:	f47f ab01 	bne.w	408028 <_svfprintf_r+0x230>
  408a26:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408a2a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408a2e:	ae38      	add	r6, sp, #224	; 0xe0
  408a30:	f7ff bbda 	b.w	4081e8 <_svfprintf_r+0x3f0>
  408a34:	1e6f      	subs	r7, r5, #1
  408a36:	2f00      	cmp	r7, #0
  408a38:	f77f af50 	ble.w	4088dc <_svfprintf_r+0xae4>
  408a3c:	2f10      	cmp	r7, #16
  408a3e:	4dae      	ldr	r5, [pc, #696]	; (408cf8 <_svfprintf_r+0xf00>)
  408a40:	dd23      	ble.n	408a8a <_svfprintf_r+0xc92>
  408a42:	4643      	mov	r3, r8
  408a44:	f04f 0a10 	mov.w	sl, #16
  408a48:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  408a4c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  408a50:	e004      	b.n	408a5c <_svfprintf_r+0xc64>
  408a52:	3f10      	subs	r7, #16
  408a54:	2f10      	cmp	r7, #16
  408a56:	f106 0608 	add.w	r6, r6, #8
  408a5a:	dd15      	ble.n	408a88 <_svfprintf_r+0xc90>
  408a5c:	3401      	adds	r4, #1
  408a5e:	3310      	adds	r3, #16
  408a60:	2c07      	cmp	r4, #7
  408a62:	932d      	str	r3, [sp, #180]	; 0xb4
  408a64:	942c      	str	r4, [sp, #176]	; 0xb0
  408a66:	e886 0420 	stmia.w	r6, {r5, sl}
  408a6a:	ddf2      	ble.n	408a52 <_svfprintf_r+0xc5a>
  408a6c:	4640      	mov	r0, r8
  408a6e:	4659      	mov	r1, fp
  408a70:	aa2b      	add	r2, sp, #172	; 0xac
  408a72:	f004 f8d1 	bl	40cc18 <__ssprint_r>
  408a76:	2800      	cmp	r0, #0
  408a78:	f47f aad6 	bne.w	408028 <_svfprintf_r+0x230>
  408a7c:	3f10      	subs	r7, #16
  408a7e:	2f10      	cmp	r7, #16
  408a80:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  408a82:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408a84:	ae38      	add	r6, sp, #224	; 0xe0
  408a86:	dce9      	bgt.n	408a5c <_svfprintf_r+0xc64>
  408a88:	4698      	mov	r8, r3
  408a8a:	3401      	adds	r4, #1
  408a8c:	44b8      	add	r8, r7
  408a8e:	2c07      	cmp	r4, #7
  408a90:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  408a94:	942c      	str	r4, [sp, #176]	; 0xb0
  408a96:	e886 00a0 	stmia.w	r6, {r5, r7}
  408a9a:	f77f af1e 	ble.w	4088da <_svfprintf_r+0xae2>
  408a9e:	980d      	ldr	r0, [sp, #52]	; 0x34
  408aa0:	990c      	ldr	r1, [sp, #48]	; 0x30
  408aa2:	aa2b      	add	r2, sp, #172	; 0xac
  408aa4:	f004 f8b8 	bl	40cc18 <__ssprint_r>
  408aa8:	2800      	cmp	r0, #0
  408aaa:	f47f aabd 	bne.w	408028 <_svfprintf_r+0x230>
  408aae:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  408ab2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408ab4:	ae38      	add	r6, sp, #224	; 0xe0
  408ab6:	e711      	b.n	4088dc <_svfprintf_r+0xae4>
  408ab8:	4694      	mov	ip, r2
  408aba:	3301      	adds	r3, #1
  408abc:	44a4      	add	ip, r4
  408abe:	2b07      	cmp	r3, #7
  408ac0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408ac4:	932c      	str	r3, [sp, #176]	; 0xb0
  408ac6:	6035      	str	r5, [r6, #0]
  408ac8:	6074      	str	r4, [r6, #4]
  408aca:	f77f ac06 	ble.w	4082da <_svfprintf_r+0x4e2>
  408ace:	e713      	b.n	4088f8 <_svfprintf_r+0xb00>
  408ad0:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  408ad4:	4620      	mov	r0, r4
  408ad6:	4629      	mov	r1, r5
  408ad8:	220a      	movs	r2, #10
  408ada:	2300      	movs	r3, #0
  408adc:	f005 fe66 	bl	40e7ac <__aeabi_uldivmod>
  408ae0:	3230      	adds	r2, #48	; 0x30
  408ae2:	f88b 2000 	strb.w	r2, [fp]
  408ae6:	4620      	mov	r0, r4
  408ae8:	4629      	mov	r1, r5
  408aea:	220a      	movs	r2, #10
  408aec:	2300      	movs	r3, #0
  408aee:	f005 fe5d 	bl	40e7ac <__aeabi_uldivmod>
  408af2:	4604      	mov	r4, r0
  408af4:	460d      	mov	r5, r1
  408af6:	ea54 0c05 	orrs.w	ip, r4, r5
  408afa:	465f      	mov	r7, fp
  408afc:	f10b 3bff 	add.w	fp, fp, #4294967295
  408b00:	d1e8      	bne.n	408ad4 <_svfprintf_r+0xcdc>
  408b02:	9d08      	ldr	r5, [sp, #32]
  408b04:	1bec      	subs	r4, r5, r7
  408b06:	f7ff bb05 	b.w	408114 <_svfprintf_r+0x31c>
  408b0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408b0c:	2301      	movs	r3, #1
  408b0e:	682c      	ldr	r4, [r5, #0]
  408b10:	3504      	adds	r5, #4
  408b12:	9510      	str	r5, [sp, #64]	; 0x40
  408b14:	2500      	movs	r5, #0
  408b16:	f7ff bad9 	b.w	4080cc <_svfprintf_r+0x2d4>
  408b1a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408b1c:	682c      	ldr	r4, [r5, #0]
  408b1e:	3504      	adds	r5, #4
  408b20:	9510      	str	r5, [sp, #64]	; 0x40
  408b22:	2500      	movs	r5, #0
  408b24:	f7ff bad2 	b.w	4080cc <_svfprintf_r+0x2d4>
  408b28:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408b2a:	682c      	ldr	r4, [r5, #0]
  408b2c:	3504      	adds	r5, #4
  408b2e:	9510      	str	r5, [sp, #64]	; 0x40
  408b30:	17e5      	asrs	r5, r4, #31
  408b32:	4622      	mov	r2, r4
  408b34:	462b      	mov	r3, r5
  408b36:	2a00      	cmp	r2, #0
  408b38:	f173 0c00 	sbcs.w	ip, r3, #0
  408b3c:	f6bf ac6c 	bge.w	408418 <_svfprintf_r+0x620>
  408b40:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  408b44:	4264      	negs	r4, r4
  408b46:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  408b4a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408b4e:	2301      	movs	r3, #1
  408b50:	f7ff bac0 	b.w	4080d4 <_svfprintf_r+0x2dc>
  408b54:	980d      	ldr	r0, [sp, #52]	; 0x34
  408b56:	990c      	ldr	r1, [sp, #48]	; 0x30
  408b58:	aa2b      	add	r2, sp, #172	; 0xac
  408b5a:	f004 f85d 	bl	40cc18 <__ssprint_r>
  408b5e:	2800      	cmp	r0, #0
  408b60:	f47f aa62 	bne.w	408028 <_svfprintf_r+0x230>
  408b64:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408b68:	ae38      	add	r6, sp, #224	; 0xe0
  408b6a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408b6c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408b6e:	442f      	add	r7, r5
  408b70:	9d11      	ldr	r5, [sp, #68]	; 0x44
  408b72:	42ac      	cmp	r4, r5
  408b74:	db42      	blt.n	408bfc <_svfprintf_r+0xe04>
  408b76:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408b78:	07e9      	lsls	r1, r5, #31
  408b7a:	d43f      	bmi.n	408bfc <_svfprintf_r+0xe04>
  408b7c:	9811      	ldr	r0, [sp, #68]	; 0x44
  408b7e:	ebc7 050a 	rsb	r5, r7, sl
  408b82:	1b04      	subs	r4, r0, r4
  408b84:	42ac      	cmp	r4, r5
  408b86:	bfb8      	it	lt
  408b88:	4625      	movlt	r5, r4
  408b8a:	2d00      	cmp	r5, #0
  408b8c:	dd0b      	ble.n	408ba6 <_svfprintf_r+0xdae>
  408b8e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408b90:	44ac      	add	ip, r5
  408b92:	3301      	adds	r3, #1
  408b94:	2b07      	cmp	r3, #7
  408b96:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408b9a:	6037      	str	r7, [r6, #0]
  408b9c:	6075      	str	r5, [r6, #4]
  408b9e:	932c      	str	r3, [sp, #176]	; 0xb0
  408ba0:	f300 824c 	bgt.w	40903c <_svfprintf_r+0x1244>
  408ba4:	3608      	adds	r6, #8
  408ba6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  408baa:	1b64      	subs	r4, r4, r5
  408bac:	2c00      	cmp	r4, #0
  408bae:	f77f ab95 	ble.w	4082dc <_svfprintf_r+0x4e4>
  408bb2:	2c10      	cmp	r4, #16
  408bb4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408bb6:	4d50      	ldr	r5, [pc, #320]	; (408cf8 <_svfprintf_r+0xf00>)
  408bb8:	f77f af7f 	ble.w	408aba <_svfprintf_r+0xcc2>
  408bbc:	2710      	movs	r7, #16
  408bbe:	4662      	mov	r2, ip
  408bc0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  408bc4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  408bc8:	e004      	b.n	408bd4 <_svfprintf_r+0xddc>
  408bca:	3608      	adds	r6, #8
  408bcc:	3c10      	subs	r4, #16
  408bce:	2c10      	cmp	r4, #16
  408bd0:	f77f af72 	ble.w	408ab8 <_svfprintf_r+0xcc0>
  408bd4:	3301      	adds	r3, #1
  408bd6:	3210      	adds	r2, #16
  408bd8:	2b07      	cmp	r3, #7
  408bda:	922d      	str	r2, [sp, #180]	; 0xb4
  408bdc:	932c      	str	r3, [sp, #176]	; 0xb0
  408bde:	e886 00a0 	stmia.w	r6, {r5, r7}
  408be2:	ddf2      	ble.n	408bca <_svfprintf_r+0xdd2>
  408be4:	4640      	mov	r0, r8
  408be6:	4651      	mov	r1, sl
  408be8:	aa2b      	add	r2, sp, #172	; 0xac
  408bea:	f004 f815 	bl	40cc18 <__ssprint_r>
  408bee:	2800      	cmp	r0, #0
  408bf0:	f47f aa1a 	bne.w	408028 <_svfprintf_r+0x230>
  408bf4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408bf6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408bf8:	ae38      	add	r6, sp, #224	; 0xe0
  408bfa:	e7e7      	b.n	408bcc <_svfprintf_r+0xdd4>
  408bfc:	9d18      	ldr	r5, [sp, #96]	; 0x60
  408bfe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408c00:	44ac      	add	ip, r5
  408c02:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408c04:	3301      	adds	r3, #1
  408c06:	6035      	str	r5, [r6, #0]
  408c08:	9d18      	ldr	r5, [sp, #96]	; 0x60
  408c0a:	2b07      	cmp	r3, #7
  408c0c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408c10:	6075      	str	r5, [r6, #4]
  408c12:	932c      	str	r3, [sp, #176]	; 0xb0
  408c14:	f300 81f4 	bgt.w	409000 <_svfprintf_r+0x1208>
  408c18:	3608      	adds	r6, #8
  408c1a:	e7af      	b.n	408b7c <_svfprintf_r+0xd84>
  408c1c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408c1e:	07ea      	lsls	r2, r5, #31
  408c20:	f53f ae2a 	bmi.w	408878 <_svfprintf_r+0xa80>
  408c24:	3401      	adds	r4, #1
  408c26:	f10c 0801 	add.w	r8, ip, #1
  408c2a:	2301      	movs	r3, #1
  408c2c:	2c07      	cmp	r4, #7
  408c2e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  408c32:	942c      	str	r4, [sp, #176]	; 0xb0
  408c34:	6037      	str	r7, [r6, #0]
  408c36:	6073      	str	r3, [r6, #4]
  408c38:	f77f ae4f 	ble.w	4088da <_svfprintf_r+0xae2>
  408c3c:	e72f      	b.n	408a9e <_svfprintf_r+0xca6>
  408c3e:	980d      	ldr	r0, [sp, #52]	; 0x34
  408c40:	990c      	ldr	r1, [sp, #48]	; 0x30
  408c42:	aa2b      	add	r2, sp, #172	; 0xac
  408c44:	f003 ffe8 	bl	40cc18 <__ssprint_r>
  408c48:	2800      	cmp	r0, #0
  408c4a:	f47f a9ed 	bne.w	408028 <_svfprintf_r+0x230>
  408c4e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  408c50:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408c52:	ae38      	add	r6, sp, #224	; 0xe0
  408c54:	e61c      	b.n	408890 <_svfprintf_r+0xa98>
  408c56:	980d      	ldr	r0, [sp, #52]	; 0x34
  408c58:	990c      	ldr	r1, [sp, #48]	; 0x30
  408c5a:	aa2b      	add	r2, sp, #172	; 0xac
  408c5c:	f003 ffdc 	bl	40cc18 <__ssprint_r>
  408c60:	2800      	cmp	r0, #0
  408c62:	f47f a9e1 	bne.w	408028 <_svfprintf_r+0x230>
  408c66:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  408c6a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  408c6c:	ae38      	add	r6, sp, #224	; 0xe0
  408c6e:	e61e      	b.n	4088ae <_svfprintf_r+0xab6>
  408c70:	980d      	ldr	r0, [sp, #52]	; 0x34
  408c72:	990c      	ldr	r1, [sp, #48]	; 0x30
  408c74:	aa2b      	add	r2, sp, #172	; 0xac
  408c76:	f003 ffcf 	bl	40cc18 <__ssprint_r>
  408c7a:	2800      	cmp	r0, #0
  408c7c:	f47f a9d4 	bne.w	408028 <_svfprintf_r+0x230>
  408c80:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408c84:	ae38      	add	r6, sp, #224	; 0xe0
  408c86:	f7ff bad7 	b.w	408238 <_svfprintf_r+0x440>
  408c8a:	f003 ff49 	bl	40cb20 <__fpclassifyd>
  408c8e:	2800      	cmp	r0, #0
  408c90:	f040 80bb 	bne.w	408e0a <_svfprintf_r+0x1012>
  408c94:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408c96:	4f19      	ldr	r7, [pc, #100]	; (408cfc <_svfprintf_r+0xf04>)
  408c98:	4b19      	ldr	r3, [pc, #100]	; (408d00 <_svfprintf_r+0xf08>)
  408c9a:	f04f 0c03 	mov.w	ip, #3
  408c9e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  408ca2:	9409      	str	r4, [sp, #36]	; 0x24
  408ca4:	900a      	str	r0, [sp, #40]	; 0x28
  408ca6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408caa:	9014      	str	r0, [sp, #80]	; 0x50
  408cac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  408cb0:	bfd8      	it	le
  408cb2:	461f      	movle	r7, r3
  408cb4:	4664      	mov	r4, ip
  408cb6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408cba:	f7ff ba34 	b.w	408126 <_svfprintf_r+0x32e>
  408cbe:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408cc0:	0664      	lsls	r4, r4, #25
  408cc2:	f140 8150 	bpl.w	408f66 <_svfprintf_r+0x116e>
  408cc6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408cca:	2500      	movs	r5, #0
  408ccc:	f8bc 4000 	ldrh.w	r4, [ip]
  408cd0:	f10c 0c04 	add.w	ip, ip, #4
  408cd4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408cd8:	f7ff b9e4 	b.w	4080a4 <_svfprintf_r+0x2ac>
  408cdc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408ce0:	f01c 0f10 	tst.w	ip, #16
  408ce4:	f000 8146 	beq.w	408f74 <_svfprintf_r+0x117c>
  408ce8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408cea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408cec:	6823      	ldr	r3, [r4, #0]
  408cee:	3404      	adds	r4, #4
  408cf0:	9410      	str	r4, [sp, #64]	; 0x40
  408cf2:	601d      	str	r5, [r3, #0]
  408cf4:	f7ff b8a6 	b.w	407e44 <_svfprintf_r+0x4c>
  408cf8:	0040f6dc 	.word	0x0040f6dc
  408cfc:	0040f6f8 	.word	0x0040f6f8
  408d00:	0040f6f4 	.word	0x0040f6f4
  408d04:	462c      	mov	r4, r5
  408d06:	463d      	mov	r5, r7
  408d08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  408d0a:	4694      	mov	ip, r2
  408d0c:	3301      	adds	r3, #1
  408d0e:	44a4      	add	ip, r4
  408d10:	2b07      	cmp	r3, #7
  408d12:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408d16:	932c      	str	r3, [sp, #176]	; 0xb0
  408d18:	6035      	str	r5, [r6, #0]
  408d1a:	6074      	str	r4, [r6, #4]
  408d1c:	f73f af1a 	bgt.w	408b54 <_svfprintf_r+0xd5c>
  408d20:	3608      	adds	r6, #8
  408d22:	e722      	b.n	408b6a <_svfprintf_r+0xd72>
  408d24:	980d      	ldr	r0, [sp, #52]	; 0x34
  408d26:	990c      	ldr	r1, [sp, #48]	; 0x30
  408d28:	aa2b      	add	r2, sp, #172	; 0xac
  408d2a:	f003 ff75 	bl	40cc18 <__ssprint_r>
  408d2e:	2800      	cmp	r0, #0
  408d30:	f47f a97a 	bne.w	408028 <_svfprintf_r+0x230>
  408d34:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408d38:	ae38      	add	r6, sp, #224	; 0xe0
  408d3a:	e507      	b.n	40874c <_svfprintf_r+0x954>
  408d3c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  408d3e:	49b7      	ldr	r1, [pc, #732]	; (40901c <_svfprintf_r+0x1224>)
  408d40:	3201      	adds	r2, #1
  408d42:	f10c 0c01 	add.w	ip, ip, #1
  408d46:	2001      	movs	r0, #1
  408d48:	2a07      	cmp	r2, #7
  408d4a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408d4e:	922c      	str	r2, [sp, #176]	; 0xb0
  408d50:	6031      	str	r1, [r6, #0]
  408d52:	6070      	str	r0, [r6, #4]
  408d54:	f300 80f7 	bgt.w	408f46 <_svfprintf_r+0x114e>
  408d58:	3608      	adds	r6, #8
  408d5a:	461c      	mov	r4, r3
  408d5c:	b92c      	cbnz	r4, 408d6a <_svfprintf_r+0xf72>
  408d5e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  408d60:	b91d      	cbnz	r5, 408d6a <_svfprintf_r+0xf72>
  408d62:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408d64:	07e8      	lsls	r0, r5, #31
  408d66:	f57f aab9 	bpl.w	4082dc <_svfprintf_r+0x4e4>
  408d6a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408d6c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408d6e:	9918      	ldr	r1, [sp, #96]	; 0x60
  408d70:	3301      	adds	r3, #1
  408d72:	6035      	str	r5, [r6, #0]
  408d74:	9d18      	ldr	r5, [sp, #96]	; 0x60
  408d76:	4461      	add	r1, ip
  408d78:	2b07      	cmp	r3, #7
  408d7a:	912d      	str	r1, [sp, #180]	; 0xb4
  408d7c:	6075      	str	r5, [r6, #4]
  408d7e:	932c      	str	r3, [sp, #176]	; 0xb0
  408d80:	f300 81de 	bgt.w	409140 <_svfprintf_r+0x1348>
  408d84:	f106 0208 	add.w	r2, r6, #8
  408d88:	4264      	negs	r4, r4
  408d8a:	2c00      	cmp	r4, #0
  408d8c:	f340 810b 	ble.w	408fa6 <_svfprintf_r+0x11ae>
  408d90:	2c10      	cmp	r4, #16
  408d92:	4da3      	ldr	r5, [pc, #652]	; (409020 <_svfprintf_r+0x1228>)
  408d94:	f340 8148 	ble.w	409028 <_svfprintf_r+0x1230>
  408d98:	46a3      	mov	fp, r4
  408d9a:	2610      	movs	r6, #16
  408d9c:	460c      	mov	r4, r1
  408d9e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  408da2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  408da6:	e006      	b.n	408db6 <_svfprintf_r+0xfbe>
  408da8:	3208      	adds	r2, #8
  408daa:	f1ab 0b10 	sub.w	fp, fp, #16
  408dae:	f1bb 0f10 	cmp.w	fp, #16
  408db2:	f340 8137 	ble.w	409024 <_svfprintf_r+0x122c>
  408db6:	3301      	adds	r3, #1
  408db8:	3410      	adds	r4, #16
  408dba:	2b07      	cmp	r3, #7
  408dbc:	942d      	str	r4, [sp, #180]	; 0xb4
  408dbe:	932c      	str	r3, [sp, #176]	; 0xb0
  408dc0:	e882 0060 	stmia.w	r2, {r5, r6}
  408dc4:	ddf0      	ble.n	408da8 <_svfprintf_r+0xfb0>
  408dc6:	4640      	mov	r0, r8
  408dc8:	4651      	mov	r1, sl
  408dca:	aa2b      	add	r2, sp, #172	; 0xac
  408dcc:	f003 ff24 	bl	40cc18 <__ssprint_r>
  408dd0:	2800      	cmp	r0, #0
  408dd2:	f47f a929 	bne.w	408028 <_svfprintf_r+0x230>
  408dd6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  408dd8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408dda:	aa38      	add	r2, sp, #224	; 0xe0
  408ddc:	e7e5      	b.n	408daa <_svfprintf_r+0xfb2>
  408dde:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408de0:	f109 0901 	add.w	r9, r9, #1
  408de4:	f044 0420 	orr.w	r4, r4, #32
  408de8:	9409      	str	r4, [sp, #36]	; 0x24
  408dea:	f893 8001 	ldrb.w	r8, [r3, #1]
  408dee:	f7ff b85f 	b.w	407eb0 <_svfprintf_r+0xb8>
  408df2:	980d      	ldr	r0, [sp, #52]	; 0x34
  408df4:	990c      	ldr	r1, [sp, #48]	; 0x30
  408df6:	aa2b      	add	r2, sp, #172	; 0xac
  408df8:	f003 ff0e 	bl	40cc18 <__ssprint_r>
  408dfc:	2800      	cmp	r0, #0
  408dfe:	f47f a913 	bne.w	408028 <_svfprintf_r+0x230>
  408e02:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408e06:	ae38      	add	r6, sp, #224	; 0xe0
  408e08:	e4b6      	b.n	408778 <_svfprintf_r+0x980>
  408e0a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408e0c:	f028 0a20 	bic.w	sl, r8, #32
  408e10:	3501      	adds	r5, #1
  408e12:	f000 80a5 	beq.w	408f60 <_svfprintf_r+0x1168>
  408e16:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408e1a:	d104      	bne.n	408e26 <_svfprintf_r+0x102e>
  408e1c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408e1e:	2d00      	cmp	r5, #0
  408e20:	bf08      	it	eq
  408e22:	2501      	moveq	r5, #1
  408e24:	950a      	str	r5, [sp, #40]	; 0x28
  408e26:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408e2a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  408e2e:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  408e32:	2b00      	cmp	r3, #0
  408e34:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  408e38:	f2c0 819c 	blt.w	409174 <_svfprintf_r+0x137c>
  408e3c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  408e40:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  408e44:	f04f 0b00 	mov.w	fp, #0
  408e48:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  408e4c:	f000 819b 	beq.w	409186 <_svfprintf_r+0x138e>
  408e50:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  408e54:	f000 81a9 	beq.w	4091aa <_svfprintf_r+0x13b2>
  408e58:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  408e5c:	bf0a      	itet	eq
  408e5e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  408e60:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  408e62:	1c65      	addeq	r5, r4, #1
  408e64:	2002      	movs	r0, #2
  408e66:	a925      	add	r1, sp, #148	; 0x94
  408e68:	aa26      	add	r2, sp, #152	; 0x98
  408e6a:	ab29      	add	r3, sp, #164	; 0xa4
  408e6c:	e88d 0021 	stmia.w	sp, {r0, r5}
  408e70:	9203      	str	r2, [sp, #12]
  408e72:	9304      	str	r3, [sp, #16]
  408e74:	9102      	str	r1, [sp, #8]
  408e76:	980d      	ldr	r0, [sp, #52]	; 0x34
  408e78:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  408e7c:	f001 f9f4 	bl	40a268 <_dtoa_r>
  408e80:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  408e84:	4607      	mov	r7, r0
  408e86:	d002      	beq.n	408e8e <_svfprintf_r+0x1096>
  408e88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  408e8c:	d105      	bne.n	408e9a <_svfprintf_r+0x10a2>
  408e8e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408e92:	f01c 0f01 	tst.w	ip, #1
  408e96:	f000 819c 	beq.w	4091d2 <_svfprintf_r+0x13da>
  408e9a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  408e9e:	eb07 0405 	add.w	r4, r7, r5
  408ea2:	f000 811c 	beq.w	4090de <_svfprintf_r+0x12e6>
  408ea6:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  408eaa:	2200      	movs	r2, #0
  408eac:	2300      	movs	r3, #0
  408eae:	f005 fc23 	bl	40e6f8 <__aeabi_dcmpeq>
  408eb2:	2800      	cmp	r0, #0
  408eb4:	f040 8105 	bne.w	4090c2 <_svfprintf_r+0x12ca>
  408eb8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  408eba:	429c      	cmp	r4, r3
  408ebc:	d906      	bls.n	408ecc <_svfprintf_r+0x10d4>
  408ebe:	2130      	movs	r1, #48	; 0x30
  408ec0:	1c5a      	adds	r2, r3, #1
  408ec2:	9229      	str	r2, [sp, #164]	; 0xa4
  408ec4:	7019      	strb	r1, [r3, #0]
  408ec6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  408ec8:	429c      	cmp	r4, r3
  408eca:	d8f9      	bhi.n	408ec0 <_svfprintf_r+0x10c8>
  408ecc:	1bdb      	subs	r3, r3, r7
  408ece:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  408ed2:	9311      	str	r3, [sp, #68]	; 0x44
  408ed4:	f000 80ed 	beq.w	4090b2 <_svfprintf_r+0x12ba>
  408ed8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  408edc:	f340 81f2 	ble.w	4092c4 <_svfprintf_r+0x14cc>
  408ee0:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  408ee4:	f000 8168 	beq.w	4091b8 <_svfprintf_r+0x13c0>
  408ee8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408eea:	9414      	str	r4, [sp, #80]	; 0x50
  408eec:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408eee:	9d14      	ldr	r5, [sp, #80]	; 0x50
  408ef0:	42ac      	cmp	r4, r5
  408ef2:	f300 8132 	bgt.w	40915a <_svfprintf_r+0x1362>
  408ef6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408efa:	f01c 0f01 	tst.w	ip, #1
  408efe:	f040 81ad 	bne.w	40925c <_svfprintf_r+0x1464>
  408f02:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  408f06:	462c      	mov	r4, r5
  408f08:	f04f 0867 	mov.w	r8, #103	; 0x67
  408f0c:	f1bb 0f00 	cmp.w	fp, #0
  408f10:	f040 80b2 	bne.w	409078 <_svfprintf_r+0x1280>
  408f14:	9d12      	ldr	r5, [sp, #72]	; 0x48
  408f16:	930b      	str	r3, [sp, #44]	; 0x2c
  408f18:	9509      	str	r5, [sp, #36]	; 0x24
  408f1a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  408f1e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408f22:	f7ff b900 	b.w	408126 <_svfprintf_r+0x32e>
  408f26:	980d      	ldr	r0, [sp, #52]	; 0x34
  408f28:	2140      	movs	r1, #64	; 0x40
  408f2a:	f002 fdbf 	bl	40baac <_malloc_r>
  408f2e:	6020      	str	r0, [r4, #0]
  408f30:	6120      	str	r0, [r4, #16]
  408f32:	2800      	cmp	r0, #0
  408f34:	f000 81bf 	beq.w	4092b6 <_svfprintf_r+0x14be>
  408f38:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  408f3c:	2340      	movs	r3, #64	; 0x40
  408f3e:	f8cc 3014 	str.w	r3, [ip, #20]
  408f42:	f7fe bf6f 	b.w	407e24 <_svfprintf_r+0x2c>
  408f46:	980d      	ldr	r0, [sp, #52]	; 0x34
  408f48:	990c      	ldr	r1, [sp, #48]	; 0x30
  408f4a:	aa2b      	add	r2, sp, #172	; 0xac
  408f4c:	f003 fe64 	bl	40cc18 <__ssprint_r>
  408f50:	2800      	cmp	r0, #0
  408f52:	f47f a869 	bne.w	408028 <_svfprintf_r+0x230>
  408f56:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408f58:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408f5c:	ae38      	add	r6, sp, #224	; 0xe0
  408f5e:	e6fd      	b.n	408d5c <_svfprintf_r+0xf64>
  408f60:	2406      	movs	r4, #6
  408f62:	940a      	str	r4, [sp, #40]	; 0x28
  408f64:	e75f      	b.n	408e26 <_svfprintf_r+0x102e>
  408f66:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408f68:	682c      	ldr	r4, [r5, #0]
  408f6a:	3504      	adds	r5, #4
  408f6c:	9510      	str	r5, [sp, #64]	; 0x40
  408f6e:	2500      	movs	r5, #0
  408f70:	f7ff b898 	b.w	4080a4 <_svfprintf_r+0x2ac>
  408f74:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408f78:	f01c 0f40 	tst.w	ip, #64	; 0x40
  408f7c:	f000 8087 	beq.w	40908e <_svfprintf_r+0x1296>
  408f80:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408f82:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408f84:	6823      	ldr	r3, [r4, #0]
  408f86:	3404      	adds	r4, #4
  408f88:	9410      	str	r4, [sp, #64]	; 0x40
  408f8a:	801d      	strh	r5, [r3, #0]
  408f8c:	f7fe bf5a 	b.w	407e44 <_svfprintf_r+0x4c>
  408f90:	980d      	ldr	r0, [sp, #52]	; 0x34
  408f92:	990c      	ldr	r1, [sp, #48]	; 0x30
  408f94:	aa2b      	add	r2, sp, #172	; 0xac
  408f96:	f003 fe3f 	bl	40cc18 <__ssprint_r>
  408f9a:	2800      	cmp	r0, #0
  408f9c:	f47f a844 	bne.w	408028 <_svfprintf_r+0x230>
  408fa0:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408fa2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408fa4:	aa38      	add	r2, sp, #224	; 0xe0
  408fa6:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  408faa:	3301      	adds	r3, #1
  408fac:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408fae:	448c      	add	ip, r1
  408fb0:	2b07      	cmp	r3, #7
  408fb2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408fb6:	932c      	str	r3, [sp, #176]	; 0xb0
  408fb8:	6017      	str	r7, [r2, #0]
  408fba:	6054      	str	r4, [r2, #4]
  408fbc:	f73f ac9c 	bgt.w	4088f8 <_svfprintf_r+0xb00>
  408fc0:	f102 0608 	add.w	r6, r2, #8
  408fc4:	f7ff b98a 	b.w	4082dc <_svfprintf_r+0x4e4>
  408fc8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  408fcc:	f7fe feb2 	bl	407d34 <strlen>
  408fd0:	9510      	str	r5, [sp, #64]	; 0x40
  408fd2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408fd4:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  408fd8:	4604      	mov	r4, r0
  408fda:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408fde:	9514      	str	r5, [sp, #80]	; 0x50
  408fe0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408fe4:	f7ff b89f 	b.w	408126 <_svfprintf_r+0x32e>
  408fe8:	980d      	ldr	r0, [sp, #52]	; 0x34
  408fea:	990c      	ldr	r1, [sp, #48]	; 0x30
  408fec:	aa2b      	add	r2, sp, #172	; 0xac
  408fee:	f003 fe13 	bl	40cc18 <__ssprint_r>
  408ff2:	2800      	cmp	r0, #0
  408ff4:	f47f a818 	bne.w	408028 <_svfprintf_r+0x230>
  408ff8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408ffc:	ae38      	add	r6, sp, #224	; 0xe0
  408ffe:	e4d6      	b.n	4089ae <_svfprintf_r+0xbb6>
  409000:	980d      	ldr	r0, [sp, #52]	; 0x34
  409002:	990c      	ldr	r1, [sp, #48]	; 0x30
  409004:	aa2b      	add	r2, sp, #172	; 0xac
  409006:	f003 fe07 	bl	40cc18 <__ssprint_r>
  40900a:	2800      	cmp	r0, #0
  40900c:	f47f a80c 	bne.w	408028 <_svfprintf_r+0x230>
  409010:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409012:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409016:	ae38      	add	r6, sp, #224	; 0xe0
  409018:	e5b0      	b.n	408b7c <_svfprintf_r+0xd84>
  40901a:	bf00      	nop
  40901c:	0040f72c 	.word	0x0040f72c
  409020:	0040f6dc 	.word	0x0040f6dc
  409024:	4621      	mov	r1, r4
  409026:	465c      	mov	r4, fp
  409028:	3301      	adds	r3, #1
  40902a:	4421      	add	r1, r4
  40902c:	2b07      	cmp	r3, #7
  40902e:	912d      	str	r1, [sp, #180]	; 0xb4
  409030:	932c      	str	r3, [sp, #176]	; 0xb0
  409032:	6015      	str	r5, [r2, #0]
  409034:	6054      	str	r4, [r2, #4]
  409036:	dcab      	bgt.n	408f90 <_svfprintf_r+0x1198>
  409038:	3208      	adds	r2, #8
  40903a:	e7b4      	b.n	408fa6 <_svfprintf_r+0x11ae>
  40903c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40903e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409040:	aa2b      	add	r2, sp, #172	; 0xac
  409042:	f003 fde9 	bl	40cc18 <__ssprint_r>
  409046:	2800      	cmp	r0, #0
  409048:	f47e afee 	bne.w	408028 <_svfprintf_r+0x230>
  40904c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40904e:	9911      	ldr	r1, [sp, #68]	; 0x44
  409050:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409054:	1b0c      	subs	r4, r1, r4
  409056:	ae38      	add	r6, sp, #224	; 0xe0
  409058:	e5a5      	b.n	408ba6 <_svfprintf_r+0xdae>
  40905a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40905c:	46ba      	mov	sl, r7
  40905e:	2c06      	cmp	r4, #6
  409060:	bf28      	it	cs
  409062:	2406      	movcs	r4, #6
  409064:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  409068:	970a      	str	r7, [sp, #40]	; 0x28
  40906a:	9714      	str	r7, [sp, #80]	; 0x50
  40906c:	9510      	str	r5, [sp, #64]	; 0x40
  40906e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  409072:	4f97      	ldr	r7, [pc, #604]	; (4092d0 <_svfprintf_r+0x14d8>)
  409074:	f7ff b857 	b.w	408126 <_svfprintf_r+0x32e>
  409078:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40907a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40907e:	9509      	str	r5, [sp, #36]	; 0x24
  409080:	2500      	movs	r5, #0
  409082:	930b      	str	r3, [sp, #44]	; 0x2c
  409084:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  409088:	950a      	str	r5, [sp, #40]	; 0x28
  40908a:	f7ff b84f 	b.w	40812c <_svfprintf_r+0x334>
  40908e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409092:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  409094:	f8dc 3000 	ldr.w	r3, [ip]
  409098:	f10c 0c04 	add.w	ip, ip, #4
  40909c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4090a0:	601c      	str	r4, [r3, #0]
  4090a2:	f7fe becf 	b.w	407e44 <_svfprintf_r+0x4c>
  4090a6:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4090aa:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4090ae:	f7ff ba99 	b.w	4085e4 <_svfprintf_r+0x7ec>
  4090b2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4090b4:	1cdc      	adds	r4, r3, #3
  4090b6:	db19      	blt.n	4090ec <_svfprintf_r+0x12f4>
  4090b8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4090ba:	429c      	cmp	r4, r3
  4090bc:	db16      	blt.n	4090ec <_svfprintf_r+0x12f4>
  4090be:	9314      	str	r3, [sp, #80]	; 0x50
  4090c0:	e714      	b.n	408eec <_svfprintf_r+0x10f4>
  4090c2:	4623      	mov	r3, r4
  4090c4:	e702      	b.n	408ecc <_svfprintf_r+0x10d4>
  4090c6:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4090ca:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4090ce:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4090d0:	9510      	str	r5, [sp, #64]	; 0x40
  4090d2:	900a      	str	r0, [sp, #40]	; 0x28
  4090d4:	9014      	str	r0, [sp, #80]	; 0x50
  4090d6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4090da:	f7ff b824 	b.w	408126 <_svfprintf_r+0x32e>
  4090de:	783b      	ldrb	r3, [r7, #0]
  4090e0:	2b30      	cmp	r3, #48	; 0x30
  4090e2:	f000 80ad 	beq.w	409240 <_svfprintf_r+0x1448>
  4090e6:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4090e8:	442c      	add	r4, r5
  4090ea:	e6dc      	b.n	408ea6 <_svfprintf_r+0x10ae>
  4090ec:	f1a8 0802 	sub.w	r8, r8, #2
  4090f0:	1e59      	subs	r1, r3, #1
  4090f2:	2900      	cmp	r1, #0
  4090f4:	9125      	str	r1, [sp, #148]	; 0x94
  4090f6:	bfba      	itte	lt
  4090f8:	4249      	neglt	r1, r1
  4090fa:	232d      	movlt	r3, #45	; 0x2d
  4090fc:	232b      	movge	r3, #43	; 0x2b
  4090fe:	2909      	cmp	r1, #9
  409100:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  409104:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  409108:	dc65      	bgt.n	4091d6 <_svfprintf_r+0x13de>
  40910a:	2330      	movs	r3, #48	; 0x30
  40910c:	3130      	adds	r1, #48	; 0x30
  40910e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  409112:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  409116:	ab28      	add	r3, sp, #160	; 0xa0
  409118:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40911a:	aa27      	add	r2, sp, #156	; 0x9c
  40911c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40911e:	1a9a      	subs	r2, r3, r2
  409120:	2d01      	cmp	r5, #1
  409122:	9219      	str	r2, [sp, #100]	; 0x64
  409124:	4414      	add	r4, r2
  409126:	f340 80b7 	ble.w	409298 <_svfprintf_r+0x14a0>
  40912a:	3401      	adds	r4, #1
  40912c:	2500      	movs	r5, #0
  40912e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409132:	9514      	str	r5, [sp, #80]	; 0x50
  409134:	e6ea      	b.n	408f0c <_svfprintf_r+0x1114>
  409136:	2400      	movs	r4, #0
  409138:	4681      	mov	r9, r0
  40913a:	940a      	str	r4, [sp, #40]	; 0x28
  40913c:	f7fe beba 	b.w	407eb4 <_svfprintf_r+0xbc>
  409140:	980d      	ldr	r0, [sp, #52]	; 0x34
  409142:	990c      	ldr	r1, [sp, #48]	; 0x30
  409144:	aa2b      	add	r2, sp, #172	; 0xac
  409146:	f003 fd67 	bl	40cc18 <__ssprint_r>
  40914a:	2800      	cmp	r0, #0
  40914c:	f47e af6c 	bne.w	408028 <_svfprintf_r+0x230>
  409150:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409152:	992d      	ldr	r1, [sp, #180]	; 0xb4
  409154:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409156:	aa38      	add	r2, sp, #224	; 0xe0
  409158:	e616      	b.n	408d88 <_svfprintf_r+0xf90>
  40915a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40915c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40915e:	2c00      	cmp	r4, #0
  409160:	bfd4      	ite	le
  409162:	f1c4 0402 	rsble	r4, r4, #2
  409166:	2401      	movgt	r4, #1
  409168:	442c      	add	r4, r5
  40916a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40916e:	f04f 0867 	mov.w	r8, #103	; 0x67
  409172:	e6cb      	b.n	408f0c <_svfprintf_r+0x1114>
  409174:	9917      	ldr	r1, [sp, #92]	; 0x5c
  409176:	9816      	ldr	r0, [sp, #88]	; 0x58
  409178:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40917c:	9020      	str	r0, [sp, #128]	; 0x80
  40917e:	9121      	str	r1, [sp, #132]	; 0x84
  409180:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  409184:	e660      	b.n	408e48 <_svfprintf_r+0x1050>
  409186:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409188:	2003      	movs	r0, #3
  40918a:	a925      	add	r1, sp, #148	; 0x94
  40918c:	aa26      	add	r2, sp, #152	; 0x98
  40918e:	ab29      	add	r3, sp, #164	; 0xa4
  409190:	9501      	str	r5, [sp, #4]
  409192:	9000      	str	r0, [sp, #0]
  409194:	9203      	str	r2, [sp, #12]
  409196:	9304      	str	r3, [sp, #16]
  409198:	9102      	str	r1, [sp, #8]
  40919a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40919c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4091a0:	f001 f862 	bl	40a268 <_dtoa_r>
  4091a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4091a6:	4607      	mov	r7, r0
  4091a8:	e677      	b.n	408e9a <_svfprintf_r+0x10a2>
  4091aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4091ac:	2003      	movs	r0, #3
  4091ae:	a925      	add	r1, sp, #148	; 0x94
  4091b0:	aa26      	add	r2, sp, #152	; 0x98
  4091b2:	ab29      	add	r3, sp, #164	; 0xa4
  4091b4:	9401      	str	r4, [sp, #4]
  4091b6:	e7ec      	b.n	409192 <_svfprintf_r+0x139a>
  4091b8:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4091ba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4091bc:	2d00      	cmp	r5, #0
  4091be:	9514      	str	r5, [sp, #80]	; 0x50
  4091c0:	dd63      	ble.n	40928a <_svfprintf_r+0x1492>
  4091c2:	bbb4      	cbnz	r4, 409232 <_svfprintf_r+0x143a>
  4091c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4091c6:	07e8      	lsls	r0, r5, #31
  4091c8:	d433      	bmi.n	409232 <_svfprintf_r+0x143a>
  4091ca:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4091cc:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4091d0:	e69c      	b.n	408f0c <_svfprintf_r+0x1114>
  4091d2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4091d4:	e67a      	b.n	408ecc <_svfprintf_r+0x10d4>
  4091d6:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  4091da:	4d3e      	ldr	r5, [pc, #248]	; (4092d4 <_svfprintf_r+0x14dc>)
  4091dc:	17cb      	asrs	r3, r1, #31
  4091de:	fb85 5001 	smull	r5, r0, r5, r1
  4091e2:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  4091e6:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  4091ea:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  4091ee:	2809      	cmp	r0, #9
  4091f0:	4613      	mov	r3, r2
  4091f2:	f101 0230 	add.w	r2, r1, #48	; 0x30
  4091f6:	701a      	strb	r2, [r3, #0]
  4091f8:	4601      	mov	r1, r0
  4091fa:	f103 32ff 	add.w	r2, r3, #4294967295
  4091fe:	dcec      	bgt.n	4091da <_svfprintf_r+0x13e2>
  409200:	f100 0130 	add.w	r1, r0, #48	; 0x30
  409204:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  409208:	b2c9      	uxtb	r1, r1
  40920a:	4294      	cmp	r4, r2
  40920c:	f803 1c01 	strb.w	r1, [r3, #-1]
  409210:	d95a      	bls.n	4092c8 <_svfprintf_r+0x14d0>
  409212:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  409216:	461a      	mov	r2, r3
  409218:	e001      	b.n	40921e <_svfprintf_r+0x1426>
  40921a:	f812 1b01 	ldrb.w	r1, [r2], #1
  40921e:	42a2      	cmp	r2, r4
  409220:	f800 1f01 	strb.w	r1, [r0, #1]!
  409224:	d1f9      	bne.n	40921a <_svfprintf_r+0x1422>
  409226:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40922a:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40922e:	3bf6      	subs	r3, #246	; 0xf6
  409230:	e772      	b.n	409118 <_svfprintf_r+0x1320>
  409232:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409234:	1c6c      	adds	r4, r5, #1
  409236:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409238:	442c      	add	r4, r5
  40923a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40923e:	e665      	b.n	408f0c <_svfprintf_r+0x1114>
  409240:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  409244:	2200      	movs	r2, #0
  409246:	2300      	movs	r3, #0
  409248:	f005 fa56 	bl	40e6f8 <__aeabi_dcmpeq>
  40924c:	2800      	cmp	r0, #0
  40924e:	f47f af4a 	bne.w	4090e6 <_svfprintf_r+0x12ee>
  409252:	f1c5 0501 	rsb	r5, r5, #1
  409256:	9525      	str	r5, [sp, #148]	; 0x94
  409258:	442c      	add	r4, r5
  40925a:	e624      	b.n	408ea6 <_svfprintf_r+0x10ae>
  40925c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40925e:	f04f 0867 	mov.w	r8, #103	; 0x67
  409262:	1c6c      	adds	r4, r5, #1
  409264:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409268:	e650      	b.n	408f0c <_svfprintf_r+0x1114>
  40926a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40926c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409270:	682d      	ldr	r5, [r5, #0]
  409272:	f10c 0304 	add.w	r3, ip, #4
  409276:	2d00      	cmp	r5, #0
  409278:	f899 8001 	ldrb.w	r8, [r9, #1]
  40927c:	950a      	str	r5, [sp, #40]	; 0x28
  40927e:	9310      	str	r3, [sp, #64]	; 0x40
  409280:	4681      	mov	r9, r0
  409282:	f6be ae15 	bge.w	407eb0 <_svfprintf_r+0xb8>
  409286:	f7fe be10 	b.w	407eaa <_svfprintf_r+0xb2>
  40928a:	b97c      	cbnz	r4, 4092ac <_svfprintf_r+0x14b4>
  40928c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40928e:	07e9      	lsls	r1, r5, #31
  409290:	d40c      	bmi.n	4092ac <_svfprintf_r+0x14b4>
  409292:	2301      	movs	r3, #1
  409294:	461c      	mov	r4, r3
  409296:	e639      	b.n	408f0c <_svfprintf_r+0x1114>
  409298:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40929c:	f01c 0301 	ands.w	r3, ip, #1
  4092a0:	f47f af43 	bne.w	40912a <_svfprintf_r+0x1332>
  4092a4:	9314      	str	r3, [sp, #80]	; 0x50
  4092a6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4092aa:	e62f      	b.n	408f0c <_svfprintf_r+0x1114>
  4092ac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4092ae:	1cac      	adds	r4, r5, #2
  4092b0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4092b4:	e62a      	b.n	408f0c <_svfprintf_r+0x1114>
  4092b6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  4092b8:	230c      	movs	r3, #12
  4092ba:	602b      	str	r3, [r5, #0]
  4092bc:	f04f 30ff 	mov.w	r0, #4294967295
  4092c0:	f7fe beba 	b.w	408038 <_svfprintf_r+0x240>
  4092c4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4092c6:	e713      	b.n	4090f0 <_svfprintf_r+0x12f8>
  4092c8:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  4092cc:	e724      	b.n	409118 <_svfprintf_r+0x1320>
  4092ce:	bf00      	nop
  4092d0:	0040f724 	.word	0x0040f724
  4092d4:	66666667 	.word	0x66666667

004092d8 <__sprint_r.part.0>:
  4092d8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4092da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4092de:	049c      	lsls	r4, r3, #18
  4092e0:	460e      	mov	r6, r1
  4092e2:	4680      	mov	r8, r0
  4092e4:	4691      	mov	r9, r2
  4092e6:	d52a      	bpl.n	40933e <__sprint_r.part.0+0x66>
  4092e8:	6893      	ldr	r3, [r2, #8]
  4092ea:	6812      	ldr	r2, [r2, #0]
  4092ec:	f102 0a08 	add.w	sl, r2, #8
  4092f0:	b31b      	cbz	r3, 40933a <__sprint_r.part.0+0x62>
  4092f2:	e91a 00a0 	ldmdb	sl, {r5, r7}
  4092f6:	08bf      	lsrs	r7, r7, #2
  4092f8:	d017      	beq.n	40932a <__sprint_r.part.0+0x52>
  4092fa:	3d04      	subs	r5, #4
  4092fc:	2400      	movs	r4, #0
  4092fe:	e001      	b.n	409304 <__sprint_r.part.0+0x2c>
  409300:	42a7      	cmp	r7, r4
  409302:	d010      	beq.n	409326 <__sprint_r.part.0+0x4e>
  409304:	4640      	mov	r0, r8
  409306:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40930a:	4632      	mov	r2, r6
  40930c:	f002 f81e 	bl	40b34c <_fputwc_r>
  409310:	1c43      	adds	r3, r0, #1
  409312:	f104 0401 	add.w	r4, r4, #1
  409316:	d1f3      	bne.n	409300 <__sprint_r.part.0+0x28>
  409318:	2300      	movs	r3, #0
  40931a:	f8c9 3008 	str.w	r3, [r9, #8]
  40931e:	f8c9 3004 	str.w	r3, [r9, #4]
  409322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409326:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40932a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40932e:	f8c9 3008 	str.w	r3, [r9, #8]
  409332:	f10a 0a08 	add.w	sl, sl, #8
  409336:	2b00      	cmp	r3, #0
  409338:	d1db      	bne.n	4092f2 <__sprint_r.part.0+0x1a>
  40933a:	2000      	movs	r0, #0
  40933c:	e7ec      	b.n	409318 <__sprint_r.part.0+0x40>
  40933e:	f002 f97f 	bl	40b640 <__sfvwrite_r>
  409342:	2300      	movs	r3, #0
  409344:	f8c9 3008 	str.w	r3, [r9, #8]
  409348:	f8c9 3004 	str.w	r3, [r9, #4]
  40934c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00409350 <__sprint_r>:
  409350:	6893      	ldr	r3, [r2, #8]
  409352:	b410      	push	{r4}
  409354:	b11b      	cbz	r3, 40935e <__sprint_r+0xe>
  409356:	f85d 4b04 	ldr.w	r4, [sp], #4
  40935a:	f7ff bfbd 	b.w	4092d8 <__sprint_r.part.0>
  40935e:	4618      	mov	r0, r3
  409360:	6053      	str	r3, [r2, #4]
  409362:	f85d 4b04 	ldr.w	r4, [sp], #4
  409366:	4770      	bx	lr

00409368 <_vfiprintf_r>:
  409368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40936c:	b0b1      	sub	sp, #196	; 0xc4
  40936e:	461c      	mov	r4, r3
  409370:	9102      	str	r1, [sp, #8]
  409372:	4690      	mov	r8, r2
  409374:	9308      	str	r3, [sp, #32]
  409376:	9006      	str	r0, [sp, #24]
  409378:	b118      	cbz	r0, 409382 <_vfiprintf_r+0x1a>
  40937a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40937c:	2b00      	cmp	r3, #0
  40937e:	f000 80e8 	beq.w	409552 <_vfiprintf_r+0x1ea>
  409382:	9d02      	ldr	r5, [sp, #8]
  409384:	89ab      	ldrh	r3, [r5, #12]
  409386:	b29a      	uxth	r2, r3
  409388:	0490      	lsls	r0, r2, #18
  40938a:	d407      	bmi.n	40939c <_vfiprintf_r+0x34>
  40938c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40938e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  409392:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  409396:	81ab      	strh	r3, [r5, #12]
  409398:	b29a      	uxth	r2, r3
  40939a:	6669      	str	r1, [r5, #100]	; 0x64
  40939c:	0711      	lsls	r1, r2, #28
  40939e:	f140 80b7 	bpl.w	409510 <_vfiprintf_r+0x1a8>
  4093a2:	f8dd b008 	ldr.w	fp, [sp, #8]
  4093a6:	f8db 3010 	ldr.w	r3, [fp, #16]
  4093aa:	2b00      	cmp	r3, #0
  4093ac:	f000 80b0 	beq.w	409510 <_vfiprintf_r+0x1a8>
  4093b0:	f002 021a 	and.w	r2, r2, #26
  4093b4:	2a0a      	cmp	r2, #10
  4093b6:	f000 80b7 	beq.w	409528 <_vfiprintf_r+0x1c0>
  4093ba:	2300      	movs	r3, #0
  4093bc:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  4093c0:	930a      	str	r3, [sp, #40]	; 0x28
  4093c2:	9315      	str	r3, [sp, #84]	; 0x54
  4093c4:	9314      	str	r3, [sp, #80]	; 0x50
  4093c6:	9309      	str	r3, [sp, #36]	; 0x24
  4093c8:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  4093cc:	464e      	mov	r6, r9
  4093ce:	f898 3000 	ldrb.w	r3, [r8]
  4093d2:	2b00      	cmp	r3, #0
  4093d4:	f000 84c8 	beq.w	409d68 <_vfiprintf_r+0xa00>
  4093d8:	2b25      	cmp	r3, #37	; 0x25
  4093da:	f000 84c5 	beq.w	409d68 <_vfiprintf_r+0xa00>
  4093de:	f108 0201 	add.w	r2, r8, #1
  4093e2:	e001      	b.n	4093e8 <_vfiprintf_r+0x80>
  4093e4:	2b25      	cmp	r3, #37	; 0x25
  4093e6:	d004      	beq.n	4093f2 <_vfiprintf_r+0x8a>
  4093e8:	7813      	ldrb	r3, [r2, #0]
  4093ea:	4614      	mov	r4, r2
  4093ec:	3201      	adds	r2, #1
  4093ee:	2b00      	cmp	r3, #0
  4093f0:	d1f8      	bne.n	4093e4 <_vfiprintf_r+0x7c>
  4093f2:	ebc8 0504 	rsb	r5, r8, r4
  4093f6:	b195      	cbz	r5, 40941e <_vfiprintf_r+0xb6>
  4093f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4093fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4093fc:	3301      	adds	r3, #1
  4093fe:	442a      	add	r2, r5
  409400:	2b07      	cmp	r3, #7
  409402:	f8c6 8000 	str.w	r8, [r6]
  409406:	6075      	str	r5, [r6, #4]
  409408:	9215      	str	r2, [sp, #84]	; 0x54
  40940a:	9314      	str	r3, [sp, #80]	; 0x50
  40940c:	dd7b      	ble.n	409506 <_vfiprintf_r+0x19e>
  40940e:	2a00      	cmp	r2, #0
  409410:	f040 84d5 	bne.w	409dbe <_vfiprintf_r+0xa56>
  409414:	9809      	ldr	r0, [sp, #36]	; 0x24
  409416:	9214      	str	r2, [sp, #80]	; 0x50
  409418:	4428      	add	r0, r5
  40941a:	464e      	mov	r6, r9
  40941c:	9009      	str	r0, [sp, #36]	; 0x24
  40941e:	7823      	ldrb	r3, [r4, #0]
  409420:	2b00      	cmp	r3, #0
  409422:	f000 83ed 	beq.w	409c00 <_vfiprintf_r+0x898>
  409426:	2100      	movs	r1, #0
  409428:	f04f 0200 	mov.w	r2, #0
  40942c:	f04f 3cff 	mov.w	ip, #4294967295
  409430:	7863      	ldrb	r3, [r4, #1]
  409432:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  409436:	9104      	str	r1, [sp, #16]
  409438:	468a      	mov	sl, r1
  40943a:	f104 0801 	add.w	r8, r4, #1
  40943e:	4608      	mov	r0, r1
  409440:	4665      	mov	r5, ip
  409442:	f108 0801 	add.w	r8, r8, #1
  409446:	f1a3 0220 	sub.w	r2, r3, #32
  40944a:	2a58      	cmp	r2, #88	; 0x58
  40944c:	f200 82d9 	bhi.w	409a02 <_vfiprintf_r+0x69a>
  409450:	e8df f012 	tbh	[pc, r2, lsl #1]
  409454:	02d702cb 	.word	0x02d702cb
  409458:	02d202d7 	.word	0x02d202d7
  40945c:	02d702d7 	.word	0x02d702d7
  409460:	02d702d7 	.word	0x02d702d7
  409464:	02d702d7 	.word	0x02d702d7
  409468:	028f0282 	.word	0x028f0282
  40946c:	008402d7 	.word	0x008402d7
  409470:	02d70293 	.word	0x02d70293
  409474:	0196012b 	.word	0x0196012b
  409478:	01960196 	.word	0x01960196
  40947c:	01960196 	.word	0x01960196
  409480:	01960196 	.word	0x01960196
  409484:	01960196 	.word	0x01960196
  409488:	02d702d7 	.word	0x02d702d7
  40948c:	02d702d7 	.word	0x02d702d7
  409490:	02d702d7 	.word	0x02d702d7
  409494:	02d702d7 	.word	0x02d702d7
  409498:	02d702d7 	.word	0x02d702d7
  40949c:	02d70130 	.word	0x02d70130
  4094a0:	02d702d7 	.word	0x02d702d7
  4094a4:	02d702d7 	.word	0x02d702d7
  4094a8:	02d702d7 	.word	0x02d702d7
  4094ac:	02d702d7 	.word	0x02d702d7
  4094b0:	017b02d7 	.word	0x017b02d7
  4094b4:	02d702d7 	.word	0x02d702d7
  4094b8:	02d702d7 	.word	0x02d702d7
  4094bc:	01a402d7 	.word	0x01a402d7
  4094c0:	02d702d7 	.word	0x02d702d7
  4094c4:	02d701bf 	.word	0x02d701bf
  4094c8:	02d702d7 	.word	0x02d702d7
  4094cc:	02d702d7 	.word	0x02d702d7
  4094d0:	02d702d7 	.word	0x02d702d7
  4094d4:	02d702d7 	.word	0x02d702d7
  4094d8:	01e402d7 	.word	0x01e402d7
  4094dc:	02d701fa 	.word	0x02d701fa
  4094e0:	02d702d7 	.word	0x02d702d7
  4094e4:	01fa0216 	.word	0x01fa0216
  4094e8:	02d702d7 	.word	0x02d702d7
  4094ec:	02d7021b 	.word	0x02d7021b
  4094f0:	00890228 	.word	0x00890228
  4094f4:	027d0266 	.word	0x027d0266
  4094f8:	023a02d7 	.word	0x023a02d7
  4094fc:	011902d7 	.word	0x011902d7
  409500:	02d702d7 	.word	0x02d702d7
  409504:	02af      	.short	0x02af
  409506:	3608      	adds	r6, #8
  409508:	9809      	ldr	r0, [sp, #36]	; 0x24
  40950a:	4428      	add	r0, r5
  40950c:	9009      	str	r0, [sp, #36]	; 0x24
  40950e:	e786      	b.n	40941e <_vfiprintf_r+0xb6>
  409510:	9806      	ldr	r0, [sp, #24]
  409512:	9902      	ldr	r1, [sp, #8]
  409514:	f000 fd9a 	bl	40a04c <__swsetup_r>
  409518:	b9b0      	cbnz	r0, 409548 <_vfiprintf_r+0x1e0>
  40951a:	9d02      	ldr	r5, [sp, #8]
  40951c:	89aa      	ldrh	r2, [r5, #12]
  40951e:	f002 021a 	and.w	r2, r2, #26
  409522:	2a0a      	cmp	r2, #10
  409524:	f47f af49 	bne.w	4093ba <_vfiprintf_r+0x52>
  409528:	f8dd b008 	ldr.w	fp, [sp, #8]
  40952c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  409530:	2b00      	cmp	r3, #0
  409532:	f6ff af42 	blt.w	4093ba <_vfiprintf_r+0x52>
  409536:	9806      	ldr	r0, [sp, #24]
  409538:	4659      	mov	r1, fp
  40953a:	4642      	mov	r2, r8
  40953c:	4623      	mov	r3, r4
  40953e:	f000 fd3d 	bl	409fbc <__sbprintf>
  409542:	b031      	add	sp, #196	; 0xc4
  409544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409548:	f04f 30ff 	mov.w	r0, #4294967295
  40954c:	b031      	add	sp, #196	; 0xc4
  40954e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409552:	f001 fe65 	bl	40b220 <__sinit>
  409556:	e714      	b.n	409382 <_vfiprintf_r+0x1a>
  409558:	4240      	negs	r0, r0
  40955a:	9308      	str	r3, [sp, #32]
  40955c:	f04a 0a04 	orr.w	sl, sl, #4
  409560:	f898 3000 	ldrb.w	r3, [r8]
  409564:	e76d      	b.n	409442 <_vfiprintf_r+0xda>
  409566:	f01a 0320 	ands.w	r3, sl, #32
  40956a:	9004      	str	r0, [sp, #16]
  40956c:	46ac      	mov	ip, r5
  40956e:	f000 80f4 	beq.w	40975a <_vfiprintf_r+0x3f2>
  409572:	f8dd b020 	ldr.w	fp, [sp, #32]
  409576:	f10b 0307 	add.w	r3, fp, #7
  40957a:	f023 0307 	bic.w	r3, r3, #7
  40957e:	f103 0408 	add.w	r4, r3, #8
  409582:	9408      	str	r4, [sp, #32]
  409584:	e9d3 4500 	ldrd	r4, r5, [r3]
  409588:	2300      	movs	r3, #0
  40958a:	f04f 0000 	mov.w	r0, #0
  40958e:	2100      	movs	r1, #0
  409590:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  409594:	f8cd c014 	str.w	ip, [sp, #20]
  409598:	9107      	str	r1, [sp, #28]
  40959a:	f1bc 0f00 	cmp.w	ip, #0
  40959e:	bfa8      	it	ge
  4095a0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  4095a4:	ea54 0205 	orrs.w	r2, r4, r5
  4095a8:	f040 80ad 	bne.w	409706 <_vfiprintf_r+0x39e>
  4095ac:	f1bc 0f00 	cmp.w	ip, #0
  4095b0:	f040 80a9 	bne.w	409706 <_vfiprintf_r+0x39e>
  4095b4:	2b00      	cmp	r3, #0
  4095b6:	f040 83c0 	bne.w	409d3a <_vfiprintf_r+0x9d2>
  4095ba:	f01a 0f01 	tst.w	sl, #1
  4095be:	f000 83bc 	beq.w	409d3a <_vfiprintf_r+0x9d2>
  4095c2:	2330      	movs	r3, #48	; 0x30
  4095c4:	af30      	add	r7, sp, #192	; 0xc0
  4095c6:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4095ca:	ebc7 0409 	rsb	r4, r7, r9
  4095ce:	9405      	str	r4, [sp, #20]
  4095d0:	f8dd b014 	ldr.w	fp, [sp, #20]
  4095d4:	9c07      	ldr	r4, [sp, #28]
  4095d6:	45e3      	cmp	fp, ip
  4095d8:	bfb8      	it	lt
  4095da:	46e3      	movlt	fp, ip
  4095dc:	f8cd b00c 	str.w	fp, [sp, #12]
  4095e0:	b11c      	cbz	r4, 4095ea <_vfiprintf_r+0x282>
  4095e2:	f10b 0b01 	add.w	fp, fp, #1
  4095e6:	f8cd b00c 	str.w	fp, [sp, #12]
  4095ea:	f01a 0502 	ands.w	r5, sl, #2
  4095ee:	9507      	str	r5, [sp, #28]
  4095f0:	d005      	beq.n	4095fe <_vfiprintf_r+0x296>
  4095f2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4095f6:	f10b 0b02 	add.w	fp, fp, #2
  4095fa:	f8cd b00c 	str.w	fp, [sp, #12]
  4095fe:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  409602:	930b      	str	r3, [sp, #44]	; 0x2c
  409604:	f040 821b 	bne.w	409a3e <_vfiprintf_r+0x6d6>
  409608:	9d04      	ldr	r5, [sp, #16]
  40960a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40960e:	ebcb 0405 	rsb	r4, fp, r5
  409612:	2c00      	cmp	r4, #0
  409614:	f340 8213 	ble.w	409a3e <_vfiprintf_r+0x6d6>
  409618:	2c10      	cmp	r4, #16
  40961a:	f340 8489 	ble.w	409f30 <_vfiprintf_r+0xbc8>
  40961e:	4dbe      	ldr	r5, [pc, #760]	; (409918 <_vfiprintf_r+0x5b0>)
  409620:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409622:	462b      	mov	r3, r5
  409624:	9814      	ldr	r0, [sp, #80]	; 0x50
  409626:	4625      	mov	r5, r4
  409628:	f04f 0b10 	mov.w	fp, #16
  40962c:	4664      	mov	r4, ip
  40962e:	46b4      	mov	ip, r6
  409630:	461e      	mov	r6, r3
  409632:	e006      	b.n	409642 <_vfiprintf_r+0x2da>
  409634:	1c83      	adds	r3, r0, #2
  409636:	f10c 0c08 	add.w	ip, ip, #8
  40963a:	4608      	mov	r0, r1
  40963c:	3d10      	subs	r5, #16
  40963e:	2d10      	cmp	r5, #16
  409640:	dd11      	ble.n	409666 <_vfiprintf_r+0x2fe>
  409642:	1c41      	adds	r1, r0, #1
  409644:	3210      	adds	r2, #16
  409646:	2907      	cmp	r1, #7
  409648:	9215      	str	r2, [sp, #84]	; 0x54
  40964a:	e88c 0840 	stmia.w	ip, {r6, fp}
  40964e:	9114      	str	r1, [sp, #80]	; 0x50
  409650:	ddf0      	ble.n	409634 <_vfiprintf_r+0x2cc>
  409652:	2a00      	cmp	r2, #0
  409654:	f040 81e6 	bne.w	409a24 <_vfiprintf_r+0x6bc>
  409658:	3d10      	subs	r5, #16
  40965a:	2d10      	cmp	r5, #16
  40965c:	f04f 0301 	mov.w	r3, #1
  409660:	4610      	mov	r0, r2
  409662:	46cc      	mov	ip, r9
  409664:	dced      	bgt.n	409642 <_vfiprintf_r+0x2da>
  409666:	4631      	mov	r1, r6
  409668:	4666      	mov	r6, ip
  40966a:	46a4      	mov	ip, r4
  40966c:	462c      	mov	r4, r5
  40966e:	460d      	mov	r5, r1
  409670:	4422      	add	r2, r4
  409672:	2b07      	cmp	r3, #7
  409674:	9215      	str	r2, [sp, #84]	; 0x54
  409676:	6035      	str	r5, [r6, #0]
  409678:	6074      	str	r4, [r6, #4]
  40967a:	9314      	str	r3, [sp, #80]	; 0x50
  40967c:	f300 836d 	bgt.w	409d5a <_vfiprintf_r+0x9f2>
  409680:	3608      	adds	r6, #8
  409682:	1c59      	adds	r1, r3, #1
  409684:	e1de      	b.n	409a44 <_vfiprintf_r+0x6dc>
  409686:	f01a 0f20 	tst.w	sl, #32
  40968a:	9004      	str	r0, [sp, #16]
  40968c:	46ac      	mov	ip, r5
  40968e:	f000 808d 	beq.w	4097ac <_vfiprintf_r+0x444>
  409692:	9d08      	ldr	r5, [sp, #32]
  409694:	1deb      	adds	r3, r5, #7
  409696:	f023 0307 	bic.w	r3, r3, #7
  40969a:	f103 0b08 	add.w	fp, r3, #8
  40969e:	e9d3 4500 	ldrd	r4, r5, [r3]
  4096a2:	f8cd b020 	str.w	fp, [sp, #32]
  4096a6:	2301      	movs	r3, #1
  4096a8:	e76f      	b.n	40958a <_vfiprintf_r+0x222>
  4096aa:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  4096ae:	f898 3000 	ldrb.w	r3, [r8]
  4096b2:	e6c6      	b.n	409442 <_vfiprintf_r+0xda>
  4096b4:	f04a 0a10 	orr.w	sl, sl, #16
  4096b8:	f01a 0f20 	tst.w	sl, #32
  4096bc:	9004      	str	r0, [sp, #16]
  4096be:	46ac      	mov	ip, r5
  4096c0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4096c4:	f000 80c8 	beq.w	409858 <_vfiprintf_r+0x4f0>
  4096c8:	9c08      	ldr	r4, [sp, #32]
  4096ca:	1de1      	adds	r1, r4, #7
  4096cc:	f021 0107 	bic.w	r1, r1, #7
  4096d0:	e9d1 2300 	ldrd	r2, r3, [r1]
  4096d4:	3108      	adds	r1, #8
  4096d6:	9108      	str	r1, [sp, #32]
  4096d8:	4614      	mov	r4, r2
  4096da:	461d      	mov	r5, r3
  4096dc:	2a00      	cmp	r2, #0
  4096de:	f173 0b00 	sbcs.w	fp, r3, #0
  4096e2:	f2c0 83ce 	blt.w	409e82 <_vfiprintf_r+0xb1a>
  4096e6:	f1bc 0f00 	cmp.w	ip, #0
  4096ea:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  4096ee:	bfa8      	it	ge
  4096f0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  4096f4:	ea54 0205 	orrs.w	r2, r4, r5
  4096f8:	9007      	str	r0, [sp, #28]
  4096fa:	f8cd c014 	str.w	ip, [sp, #20]
  4096fe:	f04f 0301 	mov.w	r3, #1
  409702:	f43f af53 	beq.w	4095ac <_vfiprintf_r+0x244>
  409706:	2b01      	cmp	r3, #1
  409708:	f000 8319 	beq.w	409d3e <_vfiprintf_r+0x9d6>
  40970c:	2b02      	cmp	r3, #2
  40970e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  409712:	f040 824c 	bne.w	409bae <_vfiprintf_r+0x846>
  409716:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40971a:	4619      	mov	r1, r3
  40971c:	f004 000f 	and.w	r0, r4, #15
  409720:	0922      	lsrs	r2, r4, #4
  409722:	f81b 0000 	ldrb.w	r0, [fp, r0]
  409726:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40972a:	092b      	lsrs	r3, r5, #4
  40972c:	7008      	strb	r0, [r1, #0]
  40972e:	ea52 0003 	orrs.w	r0, r2, r3
  409732:	460f      	mov	r7, r1
  409734:	4614      	mov	r4, r2
  409736:	461d      	mov	r5, r3
  409738:	f101 31ff 	add.w	r1, r1, #4294967295
  40973c:	d1ee      	bne.n	40971c <_vfiprintf_r+0x3b4>
  40973e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  409742:	ebc7 0309 	rsb	r3, r7, r9
  409746:	9305      	str	r3, [sp, #20]
  409748:	e742      	b.n	4095d0 <_vfiprintf_r+0x268>
  40974a:	f04a 0a10 	orr.w	sl, sl, #16
  40974e:	f01a 0320 	ands.w	r3, sl, #32
  409752:	9004      	str	r0, [sp, #16]
  409754:	46ac      	mov	ip, r5
  409756:	f47f af0c 	bne.w	409572 <_vfiprintf_r+0x20a>
  40975a:	f01a 0210 	ands.w	r2, sl, #16
  40975e:	f040 8311 	bne.w	409d84 <_vfiprintf_r+0xa1c>
  409762:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  409766:	f000 830d 	beq.w	409d84 <_vfiprintf_r+0xa1c>
  40976a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40976e:	4613      	mov	r3, r2
  409770:	f8bb 4000 	ldrh.w	r4, [fp]
  409774:	f10b 0b04 	add.w	fp, fp, #4
  409778:	2500      	movs	r5, #0
  40977a:	f8cd b020 	str.w	fp, [sp, #32]
  40977e:	e704      	b.n	40958a <_vfiprintf_r+0x222>
  409780:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  409784:	2000      	movs	r0, #0
  409786:	f818 3b01 	ldrb.w	r3, [r8], #1
  40978a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40978e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  409792:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  409796:	2a09      	cmp	r2, #9
  409798:	d9f5      	bls.n	409786 <_vfiprintf_r+0x41e>
  40979a:	e654      	b.n	409446 <_vfiprintf_r+0xde>
  40979c:	f04a 0a10 	orr.w	sl, sl, #16
  4097a0:	f01a 0f20 	tst.w	sl, #32
  4097a4:	9004      	str	r0, [sp, #16]
  4097a6:	46ac      	mov	ip, r5
  4097a8:	f47f af73 	bne.w	409692 <_vfiprintf_r+0x32a>
  4097ac:	f01a 0f10 	tst.w	sl, #16
  4097b0:	f040 82ef 	bne.w	409d92 <_vfiprintf_r+0xa2a>
  4097b4:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4097b8:	f000 82eb 	beq.w	409d92 <_vfiprintf_r+0xa2a>
  4097bc:	f8dd b020 	ldr.w	fp, [sp, #32]
  4097c0:	2500      	movs	r5, #0
  4097c2:	f8bb 4000 	ldrh.w	r4, [fp]
  4097c6:	f10b 0b04 	add.w	fp, fp, #4
  4097ca:	2301      	movs	r3, #1
  4097cc:	f8cd b020 	str.w	fp, [sp, #32]
  4097d0:	e6db      	b.n	40958a <_vfiprintf_r+0x222>
  4097d2:	46ac      	mov	ip, r5
  4097d4:	4d51      	ldr	r5, [pc, #324]	; (40991c <_vfiprintf_r+0x5b4>)
  4097d6:	f01a 0f20 	tst.w	sl, #32
  4097da:	9004      	str	r0, [sp, #16]
  4097dc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4097e0:	950a      	str	r5, [sp, #40]	; 0x28
  4097e2:	f000 80f0 	beq.w	4099c6 <_vfiprintf_r+0x65e>
  4097e6:	9d08      	ldr	r5, [sp, #32]
  4097e8:	1dea      	adds	r2, r5, #7
  4097ea:	f022 0207 	bic.w	r2, r2, #7
  4097ee:	f102 0b08 	add.w	fp, r2, #8
  4097f2:	f8cd b020 	str.w	fp, [sp, #32]
  4097f6:	e9d2 4500 	ldrd	r4, r5, [r2]
  4097fa:	f01a 0f01 	tst.w	sl, #1
  4097fe:	f000 82aa 	beq.w	409d56 <_vfiprintf_r+0x9ee>
  409802:	ea54 0b05 	orrs.w	fp, r4, r5
  409806:	f000 82a6 	beq.w	409d56 <_vfiprintf_r+0x9ee>
  40980a:	2230      	movs	r2, #48	; 0x30
  40980c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  409810:	f04a 0a02 	orr.w	sl, sl, #2
  409814:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  409818:	2302      	movs	r3, #2
  40981a:	e6b6      	b.n	40958a <_vfiprintf_r+0x222>
  40981c:	9b08      	ldr	r3, [sp, #32]
  40981e:	f8dd b020 	ldr.w	fp, [sp, #32]
  409822:	681b      	ldr	r3, [r3, #0]
  409824:	2401      	movs	r4, #1
  409826:	f04f 0500 	mov.w	r5, #0
  40982a:	f10b 0b04 	add.w	fp, fp, #4
  40982e:	9004      	str	r0, [sp, #16]
  409830:	9403      	str	r4, [sp, #12]
  409832:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  409836:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40983a:	f8cd b020 	str.w	fp, [sp, #32]
  40983e:	9405      	str	r4, [sp, #20]
  409840:	af16      	add	r7, sp, #88	; 0x58
  409842:	f04f 0c00 	mov.w	ip, #0
  409846:	e6d0      	b.n	4095ea <_vfiprintf_r+0x282>
  409848:	f01a 0f20 	tst.w	sl, #32
  40984c:	9004      	str	r0, [sp, #16]
  40984e:	46ac      	mov	ip, r5
  409850:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409854:	f47f af38 	bne.w	4096c8 <_vfiprintf_r+0x360>
  409858:	f01a 0f10 	tst.w	sl, #16
  40985c:	f040 82a7 	bne.w	409dae <_vfiprintf_r+0xa46>
  409860:	f01a 0f40 	tst.w	sl, #64	; 0x40
  409864:	f000 82a3 	beq.w	409dae <_vfiprintf_r+0xa46>
  409868:	f8dd b020 	ldr.w	fp, [sp, #32]
  40986c:	f9bb 4000 	ldrsh.w	r4, [fp]
  409870:	f10b 0b04 	add.w	fp, fp, #4
  409874:	17e5      	asrs	r5, r4, #31
  409876:	4622      	mov	r2, r4
  409878:	462b      	mov	r3, r5
  40987a:	f8cd b020 	str.w	fp, [sp, #32]
  40987e:	e72d      	b.n	4096dc <_vfiprintf_r+0x374>
  409880:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  409884:	f898 3000 	ldrb.w	r3, [r8]
  409888:	e5db      	b.n	409442 <_vfiprintf_r+0xda>
  40988a:	f898 3000 	ldrb.w	r3, [r8]
  40988e:	4642      	mov	r2, r8
  409890:	2b6c      	cmp	r3, #108	; 0x6c
  409892:	bf03      	ittte	eq
  409894:	f108 0801 	addeq.w	r8, r8, #1
  409898:	f04a 0a20 	orreq.w	sl, sl, #32
  40989c:	7853      	ldrbeq	r3, [r2, #1]
  40989e:	f04a 0a10 	orrne.w	sl, sl, #16
  4098a2:	e5ce      	b.n	409442 <_vfiprintf_r+0xda>
  4098a4:	f01a 0f20 	tst.w	sl, #32
  4098a8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4098ac:	f000 82f7 	beq.w	409e9e <_vfiprintf_r+0xb36>
  4098b0:	9c08      	ldr	r4, [sp, #32]
  4098b2:	6821      	ldr	r1, [r4, #0]
  4098b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4098b6:	17e5      	asrs	r5, r4, #31
  4098b8:	462b      	mov	r3, r5
  4098ba:	9d08      	ldr	r5, [sp, #32]
  4098bc:	4622      	mov	r2, r4
  4098be:	3504      	adds	r5, #4
  4098c0:	9508      	str	r5, [sp, #32]
  4098c2:	e9c1 2300 	strd	r2, r3, [r1]
  4098c6:	e582      	b.n	4093ce <_vfiprintf_r+0x66>
  4098c8:	9c08      	ldr	r4, [sp, #32]
  4098ca:	46ac      	mov	ip, r5
  4098cc:	6827      	ldr	r7, [r4, #0]
  4098ce:	f04f 0500 	mov.w	r5, #0
  4098d2:	9004      	str	r0, [sp, #16]
  4098d4:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  4098d8:	3404      	adds	r4, #4
  4098da:	2f00      	cmp	r7, #0
  4098dc:	f000 8332 	beq.w	409f44 <_vfiprintf_r+0xbdc>
  4098e0:	f1bc 0f00 	cmp.w	ip, #0
  4098e4:	4638      	mov	r0, r7
  4098e6:	f2c0 8307 	blt.w	409ef8 <_vfiprintf_r+0xb90>
  4098ea:	4662      	mov	r2, ip
  4098ec:	2100      	movs	r1, #0
  4098ee:	f8cd c004 	str.w	ip, [sp, #4]
  4098f2:	f002 fb77 	bl	40bfe4 <memchr>
  4098f6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4098fa:	2800      	cmp	r0, #0
  4098fc:	f000 833a 	beq.w	409f74 <_vfiprintf_r+0xc0c>
  409900:	1bc0      	subs	r0, r0, r7
  409902:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  409906:	4560      	cmp	r0, ip
  409908:	bfa8      	it	ge
  40990a:	4660      	movge	r0, ip
  40990c:	9005      	str	r0, [sp, #20]
  40990e:	9408      	str	r4, [sp, #32]
  409910:	9507      	str	r5, [sp, #28]
  409912:	f04f 0c00 	mov.w	ip, #0
  409916:	e65b      	b.n	4095d0 <_vfiprintf_r+0x268>
  409918:	0040f750 	.word	0x0040f750
  40991c:	0040f6fc 	.word	0x0040f6fc
  409920:	9b08      	ldr	r3, [sp, #32]
  409922:	f8dd b020 	ldr.w	fp, [sp, #32]
  409926:	9004      	str	r0, [sp, #16]
  409928:	48b2      	ldr	r0, [pc, #712]	; (409bf4 <_vfiprintf_r+0x88c>)
  40992a:	681c      	ldr	r4, [r3, #0]
  40992c:	2230      	movs	r2, #48	; 0x30
  40992e:	2378      	movs	r3, #120	; 0x78
  409930:	f10b 0b04 	add.w	fp, fp, #4
  409934:	46ac      	mov	ip, r5
  409936:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40993a:	f04a 0a02 	orr.w	sl, sl, #2
  40993e:	f8cd b020 	str.w	fp, [sp, #32]
  409942:	2500      	movs	r5, #0
  409944:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  409948:	900a      	str	r0, [sp, #40]	; 0x28
  40994a:	2302      	movs	r3, #2
  40994c:	e61d      	b.n	40958a <_vfiprintf_r+0x222>
  40994e:	f04a 0a20 	orr.w	sl, sl, #32
  409952:	f898 3000 	ldrb.w	r3, [r8]
  409956:	e574      	b.n	409442 <_vfiprintf_r+0xda>
  409958:	f8dd b020 	ldr.w	fp, [sp, #32]
  40995c:	f8db 0000 	ldr.w	r0, [fp]
  409960:	f10b 0304 	add.w	r3, fp, #4
  409964:	2800      	cmp	r0, #0
  409966:	f6ff adf7 	blt.w	409558 <_vfiprintf_r+0x1f0>
  40996a:	9308      	str	r3, [sp, #32]
  40996c:	f898 3000 	ldrb.w	r3, [r8]
  409970:	e567      	b.n	409442 <_vfiprintf_r+0xda>
  409972:	f898 3000 	ldrb.w	r3, [r8]
  409976:	212b      	movs	r1, #43	; 0x2b
  409978:	e563      	b.n	409442 <_vfiprintf_r+0xda>
  40997a:	f898 3000 	ldrb.w	r3, [r8]
  40997e:	f108 0401 	add.w	r4, r8, #1
  409982:	2b2a      	cmp	r3, #42	; 0x2a
  409984:	f000 8305 	beq.w	409f92 <_vfiprintf_r+0xc2a>
  409988:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40998c:	2a09      	cmp	r2, #9
  40998e:	bf98      	it	ls
  409990:	2500      	movls	r5, #0
  409992:	f200 82fa 	bhi.w	409f8a <_vfiprintf_r+0xc22>
  409996:	f814 3b01 	ldrb.w	r3, [r4], #1
  40999a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40999e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4099a2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4099a6:	2a09      	cmp	r2, #9
  4099a8:	d9f5      	bls.n	409996 <_vfiprintf_r+0x62e>
  4099aa:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4099ae:	46a0      	mov	r8, r4
  4099b0:	e549      	b.n	409446 <_vfiprintf_r+0xde>
  4099b2:	4c90      	ldr	r4, [pc, #576]	; (409bf4 <_vfiprintf_r+0x88c>)
  4099b4:	f01a 0f20 	tst.w	sl, #32
  4099b8:	9004      	str	r0, [sp, #16]
  4099ba:	46ac      	mov	ip, r5
  4099bc:	940a      	str	r4, [sp, #40]	; 0x28
  4099be:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4099c2:	f47f af10 	bne.w	4097e6 <_vfiprintf_r+0x47e>
  4099c6:	f01a 0f10 	tst.w	sl, #16
  4099ca:	f040 81ea 	bne.w	409da2 <_vfiprintf_r+0xa3a>
  4099ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4099d2:	f000 81e6 	beq.w	409da2 <_vfiprintf_r+0xa3a>
  4099d6:	f8dd b020 	ldr.w	fp, [sp, #32]
  4099da:	2500      	movs	r5, #0
  4099dc:	f8bb 4000 	ldrh.w	r4, [fp]
  4099e0:	f10b 0b04 	add.w	fp, fp, #4
  4099e4:	f8cd b020 	str.w	fp, [sp, #32]
  4099e8:	e707      	b.n	4097fa <_vfiprintf_r+0x492>
  4099ea:	f898 3000 	ldrb.w	r3, [r8]
  4099ee:	2900      	cmp	r1, #0
  4099f0:	f47f ad27 	bne.w	409442 <_vfiprintf_r+0xda>
  4099f4:	2120      	movs	r1, #32
  4099f6:	e524      	b.n	409442 <_vfiprintf_r+0xda>
  4099f8:	f04a 0a01 	orr.w	sl, sl, #1
  4099fc:	f898 3000 	ldrb.w	r3, [r8]
  409a00:	e51f      	b.n	409442 <_vfiprintf_r+0xda>
  409a02:	9004      	str	r0, [sp, #16]
  409a04:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409a08:	2b00      	cmp	r3, #0
  409a0a:	f000 80f9 	beq.w	409c00 <_vfiprintf_r+0x898>
  409a0e:	2501      	movs	r5, #1
  409a10:	f04f 0b00 	mov.w	fp, #0
  409a14:	9503      	str	r5, [sp, #12]
  409a16:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  409a1a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  409a1e:	9505      	str	r5, [sp, #20]
  409a20:	af16      	add	r7, sp, #88	; 0x58
  409a22:	e70e      	b.n	409842 <_vfiprintf_r+0x4da>
  409a24:	9806      	ldr	r0, [sp, #24]
  409a26:	9902      	ldr	r1, [sp, #8]
  409a28:	aa13      	add	r2, sp, #76	; 0x4c
  409a2a:	f7ff fc55 	bl	4092d8 <__sprint_r.part.0>
  409a2e:	2800      	cmp	r0, #0
  409a30:	f040 80ed 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409a34:	9814      	ldr	r0, [sp, #80]	; 0x50
  409a36:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409a38:	1c43      	adds	r3, r0, #1
  409a3a:	46cc      	mov	ip, r9
  409a3c:	e5fe      	b.n	40963c <_vfiprintf_r+0x2d4>
  409a3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409a40:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409a42:	1c59      	adds	r1, r3, #1
  409a44:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  409a48:	b168      	cbz	r0, 409a66 <_vfiprintf_r+0x6fe>
  409a4a:	3201      	adds	r2, #1
  409a4c:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  409a50:	2301      	movs	r3, #1
  409a52:	2907      	cmp	r1, #7
  409a54:	9215      	str	r2, [sp, #84]	; 0x54
  409a56:	9114      	str	r1, [sp, #80]	; 0x50
  409a58:	e886 0009 	stmia.w	r6, {r0, r3}
  409a5c:	f300 8160 	bgt.w	409d20 <_vfiprintf_r+0x9b8>
  409a60:	460b      	mov	r3, r1
  409a62:	3608      	adds	r6, #8
  409a64:	3101      	adds	r1, #1
  409a66:	9c07      	ldr	r4, [sp, #28]
  409a68:	b164      	cbz	r4, 409a84 <_vfiprintf_r+0x71c>
  409a6a:	3202      	adds	r2, #2
  409a6c:	a812      	add	r0, sp, #72	; 0x48
  409a6e:	2302      	movs	r3, #2
  409a70:	2907      	cmp	r1, #7
  409a72:	9215      	str	r2, [sp, #84]	; 0x54
  409a74:	9114      	str	r1, [sp, #80]	; 0x50
  409a76:	e886 0009 	stmia.w	r6, {r0, r3}
  409a7a:	f300 8157 	bgt.w	409d2c <_vfiprintf_r+0x9c4>
  409a7e:	460b      	mov	r3, r1
  409a80:	3608      	adds	r6, #8
  409a82:	3101      	adds	r1, #1
  409a84:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  409a86:	2d80      	cmp	r5, #128	; 0x80
  409a88:	f000 8101 	beq.w	409c8e <_vfiprintf_r+0x926>
  409a8c:	9d05      	ldr	r5, [sp, #20]
  409a8e:	ebc5 040c 	rsb	r4, r5, ip
  409a92:	2c00      	cmp	r4, #0
  409a94:	dd2f      	ble.n	409af6 <_vfiprintf_r+0x78e>
  409a96:	2c10      	cmp	r4, #16
  409a98:	4d57      	ldr	r5, [pc, #348]	; (409bf8 <_vfiprintf_r+0x890>)
  409a9a:	dd22      	ble.n	409ae2 <_vfiprintf_r+0x77a>
  409a9c:	4630      	mov	r0, r6
  409a9e:	f04f 0b10 	mov.w	fp, #16
  409aa2:	462e      	mov	r6, r5
  409aa4:	4625      	mov	r5, r4
  409aa6:	9c06      	ldr	r4, [sp, #24]
  409aa8:	e006      	b.n	409ab8 <_vfiprintf_r+0x750>
  409aaa:	f103 0c02 	add.w	ip, r3, #2
  409aae:	3008      	adds	r0, #8
  409ab0:	460b      	mov	r3, r1
  409ab2:	3d10      	subs	r5, #16
  409ab4:	2d10      	cmp	r5, #16
  409ab6:	dd10      	ble.n	409ada <_vfiprintf_r+0x772>
  409ab8:	1c59      	adds	r1, r3, #1
  409aba:	3210      	adds	r2, #16
  409abc:	2907      	cmp	r1, #7
  409abe:	9215      	str	r2, [sp, #84]	; 0x54
  409ac0:	e880 0840 	stmia.w	r0, {r6, fp}
  409ac4:	9114      	str	r1, [sp, #80]	; 0x50
  409ac6:	ddf0      	ble.n	409aaa <_vfiprintf_r+0x742>
  409ac8:	2a00      	cmp	r2, #0
  409aca:	d163      	bne.n	409b94 <_vfiprintf_r+0x82c>
  409acc:	3d10      	subs	r5, #16
  409ace:	2d10      	cmp	r5, #16
  409ad0:	f04f 0c01 	mov.w	ip, #1
  409ad4:	4613      	mov	r3, r2
  409ad6:	4648      	mov	r0, r9
  409ad8:	dcee      	bgt.n	409ab8 <_vfiprintf_r+0x750>
  409ada:	462c      	mov	r4, r5
  409adc:	4661      	mov	r1, ip
  409ade:	4635      	mov	r5, r6
  409ae0:	4606      	mov	r6, r0
  409ae2:	4422      	add	r2, r4
  409ae4:	2907      	cmp	r1, #7
  409ae6:	9215      	str	r2, [sp, #84]	; 0x54
  409ae8:	6035      	str	r5, [r6, #0]
  409aea:	6074      	str	r4, [r6, #4]
  409aec:	9114      	str	r1, [sp, #80]	; 0x50
  409aee:	f300 80c1 	bgt.w	409c74 <_vfiprintf_r+0x90c>
  409af2:	3608      	adds	r6, #8
  409af4:	3101      	adds	r1, #1
  409af6:	9d05      	ldr	r5, [sp, #20]
  409af8:	2907      	cmp	r1, #7
  409afa:	442a      	add	r2, r5
  409afc:	9215      	str	r2, [sp, #84]	; 0x54
  409afe:	6037      	str	r7, [r6, #0]
  409b00:	6075      	str	r5, [r6, #4]
  409b02:	9114      	str	r1, [sp, #80]	; 0x50
  409b04:	f340 80c1 	ble.w	409c8a <_vfiprintf_r+0x922>
  409b08:	2a00      	cmp	r2, #0
  409b0a:	f040 8130 	bne.w	409d6e <_vfiprintf_r+0xa06>
  409b0e:	9214      	str	r2, [sp, #80]	; 0x50
  409b10:	464e      	mov	r6, r9
  409b12:	f01a 0f04 	tst.w	sl, #4
  409b16:	f000 808b 	beq.w	409c30 <_vfiprintf_r+0x8c8>
  409b1a:	9d04      	ldr	r5, [sp, #16]
  409b1c:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409b20:	ebcb 0405 	rsb	r4, fp, r5
  409b24:	2c00      	cmp	r4, #0
  409b26:	f340 8083 	ble.w	409c30 <_vfiprintf_r+0x8c8>
  409b2a:	2c10      	cmp	r4, #16
  409b2c:	f340 821e 	ble.w	409f6c <_vfiprintf_r+0xc04>
  409b30:	9914      	ldr	r1, [sp, #80]	; 0x50
  409b32:	4d32      	ldr	r5, [pc, #200]	; (409bfc <_vfiprintf_r+0x894>)
  409b34:	2710      	movs	r7, #16
  409b36:	f8dd a018 	ldr.w	sl, [sp, #24]
  409b3a:	f8dd b008 	ldr.w	fp, [sp, #8]
  409b3e:	e005      	b.n	409b4c <_vfiprintf_r+0x7e4>
  409b40:	1c88      	adds	r0, r1, #2
  409b42:	3608      	adds	r6, #8
  409b44:	4619      	mov	r1, r3
  409b46:	3c10      	subs	r4, #16
  409b48:	2c10      	cmp	r4, #16
  409b4a:	dd10      	ble.n	409b6e <_vfiprintf_r+0x806>
  409b4c:	1c4b      	adds	r3, r1, #1
  409b4e:	3210      	adds	r2, #16
  409b50:	2b07      	cmp	r3, #7
  409b52:	9215      	str	r2, [sp, #84]	; 0x54
  409b54:	e886 00a0 	stmia.w	r6, {r5, r7}
  409b58:	9314      	str	r3, [sp, #80]	; 0x50
  409b5a:	ddf1      	ble.n	409b40 <_vfiprintf_r+0x7d8>
  409b5c:	2a00      	cmp	r2, #0
  409b5e:	d17d      	bne.n	409c5c <_vfiprintf_r+0x8f4>
  409b60:	3c10      	subs	r4, #16
  409b62:	2c10      	cmp	r4, #16
  409b64:	f04f 0001 	mov.w	r0, #1
  409b68:	4611      	mov	r1, r2
  409b6a:	464e      	mov	r6, r9
  409b6c:	dcee      	bgt.n	409b4c <_vfiprintf_r+0x7e4>
  409b6e:	4422      	add	r2, r4
  409b70:	2807      	cmp	r0, #7
  409b72:	9215      	str	r2, [sp, #84]	; 0x54
  409b74:	6035      	str	r5, [r6, #0]
  409b76:	6074      	str	r4, [r6, #4]
  409b78:	9014      	str	r0, [sp, #80]	; 0x50
  409b7a:	dd59      	ble.n	409c30 <_vfiprintf_r+0x8c8>
  409b7c:	2a00      	cmp	r2, #0
  409b7e:	d14f      	bne.n	409c20 <_vfiprintf_r+0x8b8>
  409b80:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409b82:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409b86:	9d04      	ldr	r5, [sp, #16]
  409b88:	45ab      	cmp	fp, r5
  409b8a:	bfac      	ite	ge
  409b8c:	445c      	addge	r4, fp
  409b8e:	1964      	addlt	r4, r4, r5
  409b90:	9409      	str	r4, [sp, #36]	; 0x24
  409b92:	e05e      	b.n	409c52 <_vfiprintf_r+0x8ea>
  409b94:	4620      	mov	r0, r4
  409b96:	9902      	ldr	r1, [sp, #8]
  409b98:	aa13      	add	r2, sp, #76	; 0x4c
  409b9a:	f7ff fb9d 	bl	4092d8 <__sprint_r.part.0>
  409b9e:	2800      	cmp	r0, #0
  409ba0:	d135      	bne.n	409c0e <_vfiprintf_r+0x8a6>
  409ba2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409ba4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409ba6:	f103 0c01 	add.w	ip, r3, #1
  409baa:	4648      	mov	r0, r9
  409bac:	e781      	b.n	409ab2 <_vfiprintf_r+0x74a>
  409bae:	08e0      	lsrs	r0, r4, #3
  409bb0:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  409bb4:	f004 0207 	and.w	r2, r4, #7
  409bb8:	08e9      	lsrs	r1, r5, #3
  409bba:	3230      	adds	r2, #48	; 0x30
  409bbc:	ea50 0b01 	orrs.w	fp, r0, r1
  409bc0:	461f      	mov	r7, r3
  409bc2:	701a      	strb	r2, [r3, #0]
  409bc4:	4604      	mov	r4, r0
  409bc6:	460d      	mov	r5, r1
  409bc8:	f103 33ff 	add.w	r3, r3, #4294967295
  409bcc:	d1ef      	bne.n	409bae <_vfiprintf_r+0x846>
  409bce:	f01a 0f01 	tst.w	sl, #1
  409bd2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  409bd6:	4639      	mov	r1, r7
  409bd8:	f000 80b9 	beq.w	409d4e <_vfiprintf_r+0x9e6>
  409bdc:	2a30      	cmp	r2, #48	; 0x30
  409bde:	f43f acf4 	beq.w	4095ca <_vfiprintf_r+0x262>
  409be2:	461f      	mov	r7, r3
  409be4:	ebc7 0509 	rsb	r5, r7, r9
  409be8:	2330      	movs	r3, #48	; 0x30
  409bea:	9505      	str	r5, [sp, #20]
  409bec:	f801 3c01 	strb.w	r3, [r1, #-1]
  409bf0:	e4ee      	b.n	4095d0 <_vfiprintf_r+0x268>
  409bf2:	bf00      	nop
  409bf4:	0040f710 	.word	0x0040f710
  409bf8:	0040f740 	.word	0x0040f740
  409bfc:	0040f750 	.word	0x0040f750
  409c00:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409c02:	b123      	cbz	r3, 409c0e <_vfiprintf_r+0x8a6>
  409c04:	9806      	ldr	r0, [sp, #24]
  409c06:	9902      	ldr	r1, [sp, #8]
  409c08:	aa13      	add	r2, sp, #76	; 0x4c
  409c0a:	f7ff fb65 	bl	4092d8 <__sprint_r.part.0>
  409c0e:	9c02      	ldr	r4, [sp, #8]
  409c10:	89a3      	ldrh	r3, [r4, #12]
  409c12:	065b      	lsls	r3, r3, #25
  409c14:	f53f ac98 	bmi.w	409548 <_vfiprintf_r+0x1e0>
  409c18:	9809      	ldr	r0, [sp, #36]	; 0x24
  409c1a:	b031      	add	sp, #196	; 0xc4
  409c1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c20:	9806      	ldr	r0, [sp, #24]
  409c22:	9902      	ldr	r1, [sp, #8]
  409c24:	aa13      	add	r2, sp, #76	; 0x4c
  409c26:	f7ff fb57 	bl	4092d8 <__sprint_r.part.0>
  409c2a:	2800      	cmp	r0, #0
  409c2c:	d1ef      	bne.n	409c0e <_vfiprintf_r+0x8a6>
  409c2e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409c30:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409c32:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409c36:	9d04      	ldr	r5, [sp, #16]
  409c38:	45ab      	cmp	fp, r5
  409c3a:	bfac      	ite	ge
  409c3c:	445c      	addge	r4, fp
  409c3e:	1964      	addlt	r4, r4, r5
  409c40:	9409      	str	r4, [sp, #36]	; 0x24
  409c42:	b132      	cbz	r2, 409c52 <_vfiprintf_r+0x8ea>
  409c44:	9806      	ldr	r0, [sp, #24]
  409c46:	9902      	ldr	r1, [sp, #8]
  409c48:	aa13      	add	r2, sp, #76	; 0x4c
  409c4a:	f7ff fb45 	bl	4092d8 <__sprint_r.part.0>
  409c4e:	2800      	cmp	r0, #0
  409c50:	d1dd      	bne.n	409c0e <_vfiprintf_r+0x8a6>
  409c52:	2000      	movs	r0, #0
  409c54:	9014      	str	r0, [sp, #80]	; 0x50
  409c56:	464e      	mov	r6, r9
  409c58:	f7ff bbb9 	b.w	4093ce <_vfiprintf_r+0x66>
  409c5c:	4650      	mov	r0, sl
  409c5e:	4659      	mov	r1, fp
  409c60:	aa13      	add	r2, sp, #76	; 0x4c
  409c62:	f7ff fb39 	bl	4092d8 <__sprint_r.part.0>
  409c66:	2800      	cmp	r0, #0
  409c68:	d1d1      	bne.n	409c0e <_vfiprintf_r+0x8a6>
  409c6a:	9914      	ldr	r1, [sp, #80]	; 0x50
  409c6c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409c6e:	1c48      	adds	r0, r1, #1
  409c70:	464e      	mov	r6, r9
  409c72:	e768      	b.n	409b46 <_vfiprintf_r+0x7de>
  409c74:	2a00      	cmp	r2, #0
  409c76:	f040 80f7 	bne.w	409e68 <_vfiprintf_r+0xb00>
  409c7a:	9c05      	ldr	r4, [sp, #20]
  409c7c:	2301      	movs	r3, #1
  409c7e:	9720      	str	r7, [sp, #128]	; 0x80
  409c80:	9421      	str	r4, [sp, #132]	; 0x84
  409c82:	9415      	str	r4, [sp, #84]	; 0x54
  409c84:	4622      	mov	r2, r4
  409c86:	9314      	str	r3, [sp, #80]	; 0x50
  409c88:	464e      	mov	r6, r9
  409c8a:	3608      	adds	r6, #8
  409c8c:	e741      	b.n	409b12 <_vfiprintf_r+0x7aa>
  409c8e:	9d04      	ldr	r5, [sp, #16]
  409c90:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409c94:	ebcb 0405 	rsb	r4, fp, r5
  409c98:	2c00      	cmp	r4, #0
  409c9a:	f77f aef7 	ble.w	409a8c <_vfiprintf_r+0x724>
  409c9e:	2c10      	cmp	r4, #16
  409ca0:	4da6      	ldr	r5, [pc, #664]	; (409f3c <_vfiprintf_r+0xbd4>)
  409ca2:	f340 8170 	ble.w	409f86 <_vfiprintf_r+0xc1e>
  409ca6:	4629      	mov	r1, r5
  409ca8:	f04f 0b10 	mov.w	fp, #16
  409cac:	4625      	mov	r5, r4
  409cae:	4664      	mov	r4, ip
  409cb0:	46b4      	mov	ip, r6
  409cb2:	460e      	mov	r6, r1
  409cb4:	e006      	b.n	409cc4 <_vfiprintf_r+0x95c>
  409cb6:	1c98      	adds	r0, r3, #2
  409cb8:	f10c 0c08 	add.w	ip, ip, #8
  409cbc:	460b      	mov	r3, r1
  409cbe:	3d10      	subs	r5, #16
  409cc0:	2d10      	cmp	r5, #16
  409cc2:	dd0f      	ble.n	409ce4 <_vfiprintf_r+0x97c>
  409cc4:	1c59      	adds	r1, r3, #1
  409cc6:	3210      	adds	r2, #16
  409cc8:	2907      	cmp	r1, #7
  409cca:	9215      	str	r2, [sp, #84]	; 0x54
  409ccc:	e88c 0840 	stmia.w	ip, {r6, fp}
  409cd0:	9114      	str	r1, [sp, #80]	; 0x50
  409cd2:	ddf0      	ble.n	409cb6 <_vfiprintf_r+0x94e>
  409cd4:	b9ba      	cbnz	r2, 409d06 <_vfiprintf_r+0x99e>
  409cd6:	3d10      	subs	r5, #16
  409cd8:	2d10      	cmp	r5, #16
  409cda:	f04f 0001 	mov.w	r0, #1
  409cde:	4613      	mov	r3, r2
  409ce0:	46cc      	mov	ip, r9
  409ce2:	dcef      	bgt.n	409cc4 <_vfiprintf_r+0x95c>
  409ce4:	4633      	mov	r3, r6
  409ce6:	4666      	mov	r6, ip
  409ce8:	46a4      	mov	ip, r4
  409cea:	462c      	mov	r4, r5
  409cec:	461d      	mov	r5, r3
  409cee:	4422      	add	r2, r4
  409cf0:	2807      	cmp	r0, #7
  409cf2:	9215      	str	r2, [sp, #84]	; 0x54
  409cf4:	6035      	str	r5, [r6, #0]
  409cf6:	6074      	str	r4, [r6, #4]
  409cf8:	9014      	str	r0, [sp, #80]	; 0x50
  409cfa:	f300 80af 	bgt.w	409e5c <_vfiprintf_r+0xaf4>
  409cfe:	3608      	adds	r6, #8
  409d00:	1c41      	adds	r1, r0, #1
  409d02:	4603      	mov	r3, r0
  409d04:	e6c2      	b.n	409a8c <_vfiprintf_r+0x724>
  409d06:	9806      	ldr	r0, [sp, #24]
  409d08:	9902      	ldr	r1, [sp, #8]
  409d0a:	aa13      	add	r2, sp, #76	; 0x4c
  409d0c:	f7ff fae4 	bl	4092d8 <__sprint_r.part.0>
  409d10:	2800      	cmp	r0, #0
  409d12:	f47f af7c 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409d16:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409d18:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409d1a:	1c58      	adds	r0, r3, #1
  409d1c:	46cc      	mov	ip, r9
  409d1e:	e7ce      	b.n	409cbe <_vfiprintf_r+0x956>
  409d20:	2a00      	cmp	r2, #0
  409d22:	d179      	bne.n	409e18 <_vfiprintf_r+0xab0>
  409d24:	4619      	mov	r1, r3
  409d26:	464e      	mov	r6, r9
  409d28:	4613      	mov	r3, r2
  409d2a:	e69c      	b.n	409a66 <_vfiprintf_r+0x6fe>
  409d2c:	2a00      	cmp	r2, #0
  409d2e:	f040 8084 	bne.w	409e3a <_vfiprintf_r+0xad2>
  409d32:	2101      	movs	r1, #1
  409d34:	4613      	mov	r3, r2
  409d36:	464e      	mov	r6, r9
  409d38:	e6a4      	b.n	409a84 <_vfiprintf_r+0x71c>
  409d3a:	464f      	mov	r7, r9
  409d3c:	e448      	b.n	4095d0 <_vfiprintf_r+0x268>
  409d3e:	2d00      	cmp	r5, #0
  409d40:	bf08      	it	eq
  409d42:	2c0a      	cmpeq	r4, #10
  409d44:	d246      	bcs.n	409dd4 <_vfiprintf_r+0xa6c>
  409d46:	3430      	adds	r4, #48	; 0x30
  409d48:	af30      	add	r7, sp, #192	; 0xc0
  409d4a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  409d4e:	ebc7 0309 	rsb	r3, r7, r9
  409d52:	9305      	str	r3, [sp, #20]
  409d54:	e43c      	b.n	4095d0 <_vfiprintf_r+0x268>
  409d56:	2302      	movs	r3, #2
  409d58:	e417      	b.n	40958a <_vfiprintf_r+0x222>
  409d5a:	2a00      	cmp	r2, #0
  409d5c:	f040 80af 	bne.w	409ebe <_vfiprintf_r+0xb56>
  409d60:	4613      	mov	r3, r2
  409d62:	2101      	movs	r1, #1
  409d64:	464e      	mov	r6, r9
  409d66:	e66d      	b.n	409a44 <_vfiprintf_r+0x6dc>
  409d68:	4644      	mov	r4, r8
  409d6a:	f7ff bb58 	b.w	40941e <_vfiprintf_r+0xb6>
  409d6e:	9806      	ldr	r0, [sp, #24]
  409d70:	9902      	ldr	r1, [sp, #8]
  409d72:	aa13      	add	r2, sp, #76	; 0x4c
  409d74:	f7ff fab0 	bl	4092d8 <__sprint_r.part.0>
  409d78:	2800      	cmp	r0, #0
  409d7a:	f47f af48 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409d7e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409d80:	464e      	mov	r6, r9
  409d82:	e6c6      	b.n	409b12 <_vfiprintf_r+0x7aa>
  409d84:	9d08      	ldr	r5, [sp, #32]
  409d86:	682c      	ldr	r4, [r5, #0]
  409d88:	3504      	adds	r5, #4
  409d8a:	9508      	str	r5, [sp, #32]
  409d8c:	2500      	movs	r5, #0
  409d8e:	f7ff bbfc 	b.w	40958a <_vfiprintf_r+0x222>
  409d92:	9d08      	ldr	r5, [sp, #32]
  409d94:	2301      	movs	r3, #1
  409d96:	682c      	ldr	r4, [r5, #0]
  409d98:	3504      	adds	r5, #4
  409d9a:	9508      	str	r5, [sp, #32]
  409d9c:	2500      	movs	r5, #0
  409d9e:	f7ff bbf4 	b.w	40958a <_vfiprintf_r+0x222>
  409da2:	9d08      	ldr	r5, [sp, #32]
  409da4:	682c      	ldr	r4, [r5, #0]
  409da6:	3504      	adds	r5, #4
  409da8:	9508      	str	r5, [sp, #32]
  409daa:	2500      	movs	r5, #0
  409dac:	e525      	b.n	4097fa <_vfiprintf_r+0x492>
  409dae:	9d08      	ldr	r5, [sp, #32]
  409db0:	682c      	ldr	r4, [r5, #0]
  409db2:	3504      	adds	r5, #4
  409db4:	9508      	str	r5, [sp, #32]
  409db6:	17e5      	asrs	r5, r4, #31
  409db8:	4622      	mov	r2, r4
  409dba:	462b      	mov	r3, r5
  409dbc:	e48e      	b.n	4096dc <_vfiprintf_r+0x374>
  409dbe:	9806      	ldr	r0, [sp, #24]
  409dc0:	9902      	ldr	r1, [sp, #8]
  409dc2:	aa13      	add	r2, sp, #76	; 0x4c
  409dc4:	f7ff fa88 	bl	4092d8 <__sprint_r.part.0>
  409dc8:	2800      	cmp	r0, #0
  409dca:	f47f af20 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409dce:	464e      	mov	r6, r9
  409dd0:	f7ff bb9a 	b.w	409508 <_vfiprintf_r+0x1a0>
  409dd4:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  409dd8:	9603      	str	r6, [sp, #12]
  409dda:	465e      	mov	r6, fp
  409ddc:	46e3      	mov	fp, ip
  409dde:	4620      	mov	r0, r4
  409de0:	4629      	mov	r1, r5
  409de2:	220a      	movs	r2, #10
  409de4:	2300      	movs	r3, #0
  409de6:	f004 fce1 	bl	40e7ac <__aeabi_uldivmod>
  409dea:	3230      	adds	r2, #48	; 0x30
  409dec:	7032      	strb	r2, [r6, #0]
  409dee:	4620      	mov	r0, r4
  409df0:	4629      	mov	r1, r5
  409df2:	220a      	movs	r2, #10
  409df4:	2300      	movs	r3, #0
  409df6:	f004 fcd9 	bl	40e7ac <__aeabi_uldivmod>
  409dfa:	4604      	mov	r4, r0
  409dfc:	460d      	mov	r5, r1
  409dfe:	ea54 0005 	orrs.w	r0, r4, r5
  409e02:	4637      	mov	r7, r6
  409e04:	f106 36ff 	add.w	r6, r6, #4294967295
  409e08:	d1e9      	bne.n	409dde <_vfiprintf_r+0xa76>
  409e0a:	ebc7 0309 	rsb	r3, r7, r9
  409e0e:	46dc      	mov	ip, fp
  409e10:	9e03      	ldr	r6, [sp, #12]
  409e12:	9305      	str	r3, [sp, #20]
  409e14:	f7ff bbdc 	b.w	4095d0 <_vfiprintf_r+0x268>
  409e18:	9806      	ldr	r0, [sp, #24]
  409e1a:	9902      	ldr	r1, [sp, #8]
  409e1c:	aa13      	add	r2, sp, #76	; 0x4c
  409e1e:	f8cd c004 	str.w	ip, [sp, #4]
  409e22:	f7ff fa59 	bl	4092d8 <__sprint_r.part.0>
  409e26:	f8dd c004 	ldr.w	ip, [sp, #4]
  409e2a:	2800      	cmp	r0, #0
  409e2c:	f47f aeef 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409e30:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409e32:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409e34:	1c59      	adds	r1, r3, #1
  409e36:	464e      	mov	r6, r9
  409e38:	e615      	b.n	409a66 <_vfiprintf_r+0x6fe>
  409e3a:	9806      	ldr	r0, [sp, #24]
  409e3c:	9902      	ldr	r1, [sp, #8]
  409e3e:	aa13      	add	r2, sp, #76	; 0x4c
  409e40:	f8cd c004 	str.w	ip, [sp, #4]
  409e44:	f7ff fa48 	bl	4092d8 <__sprint_r.part.0>
  409e48:	f8dd c004 	ldr.w	ip, [sp, #4]
  409e4c:	2800      	cmp	r0, #0
  409e4e:	f47f aede 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409e52:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409e54:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409e56:	1c59      	adds	r1, r3, #1
  409e58:	464e      	mov	r6, r9
  409e5a:	e613      	b.n	409a84 <_vfiprintf_r+0x71c>
  409e5c:	2a00      	cmp	r2, #0
  409e5e:	d156      	bne.n	409f0e <_vfiprintf_r+0xba6>
  409e60:	2101      	movs	r1, #1
  409e62:	4613      	mov	r3, r2
  409e64:	464e      	mov	r6, r9
  409e66:	e611      	b.n	409a8c <_vfiprintf_r+0x724>
  409e68:	9806      	ldr	r0, [sp, #24]
  409e6a:	9902      	ldr	r1, [sp, #8]
  409e6c:	aa13      	add	r2, sp, #76	; 0x4c
  409e6e:	f7ff fa33 	bl	4092d8 <__sprint_r.part.0>
  409e72:	2800      	cmp	r0, #0
  409e74:	f47f aecb 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409e78:	9914      	ldr	r1, [sp, #80]	; 0x50
  409e7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409e7c:	3101      	adds	r1, #1
  409e7e:	464e      	mov	r6, r9
  409e80:	e639      	b.n	409af6 <_vfiprintf_r+0x78e>
  409e82:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  409e86:	4264      	negs	r4, r4
  409e88:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  409e8c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  409e90:	f8cd b01c 	str.w	fp, [sp, #28]
  409e94:	f8cd c014 	str.w	ip, [sp, #20]
  409e98:	2301      	movs	r3, #1
  409e9a:	f7ff bb7e 	b.w	40959a <_vfiprintf_r+0x232>
  409e9e:	f01a 0f10 	tst.w	sl, #16
  409ea2:	d11d      	bne.n	409ee0 <_vfiprintf_r+0xb78>
  409ea4:	f01a 0f40 	tst.w	sl, #64	; 0x40
  409ea8:	d058      	beq.n	409f5c <_vfiprintf_r+0xbf4>
  409eaa:	9d08      	ldr	r5, [sp, #32]
  409eac:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  409eb0:	682b      	ldr	r3, [r5, #0]
  409eb2:	3504      	adds	r5, #4
  409eb4:	9508      	str	r5, [sp, #32]
  409eb6:	f8a3 b000 	strh.w	fp, [r3]
  409eba:	f7ff ba88 	b.w	4093ce <_vfiprintf_r+0x66>
  409ebe:	9806      	ldr	r0, [sp, #24]
  409ec0:	9902      	ldr	r1, [sp, #8]
  409ec2:	aa13      	add	r2, sp, #76	; 0x4c
  409ec4:	f8cd c004 	str.w	ip, [sp, #4]
  409ec8:	f7ff fa06 	bl	4092d8 <__sprint_r.part.0>
  409ecc:	f8dd c004 	ldr.w	ip, [sp, #4]
  409ed0:	2800      	cmp	r0, #0
  409ed2:	f47f ae9c 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409ed6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409ed8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409eda:	1c59      	adds	r1, r3, #1
  409edc:	464e      	mov	r6, r9
  409ede:	e5b1      	b.n	409a44 <_vfiprintf_r+0x6dc>
  409ee0:	f8dd b020 	ldr.w	fp, [sp, #32]
  409ee4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409ee6:	f8db 3000 	ldr.w	r3, [fp]
  409eea:	f10b 0b04 	add.w	fp, fp, #4
  409eee:	f8cd b020 	str.w	fp, [sp, #32]
  409ef2:	601c      	str	r4, [r3, #0]
  409ef4:	f7ff ba6b 	b.w	4093ce <_vfiprintf_r+0x66>
  409ef8:	9408      	str	r4, [sp, #32]
  409efa:	f7fd ff1b 	bl	407d34 <strlen>
  409efe:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  409f02:	9005      	str	r0, [sp, #20]
  409f04:	9407      	str	r4, [sp, #28]
  409f06:	f04f 0c00 	mov.w	ip, #0
  409f0a:	f7ff bb61 	b.w	4095d0 <_vfiprintf_r+0x268>
  409f0e:	9806      	ldr	r0, [sp, #24]
  409f10:	9902      	ldr	r1, [sp, #8]
  409f12:	aa13      	add	r2, sp, #76	; 0x4c
  409f14:	f8cd c004 	str.w	ip, [sp, #4]
  409f18:	f7ff f9de 	bl	4092d8 <__sprint_r.part.0>
  409f1c:	f8dd c004 	ldr.w	ip, [sp, #4]
  409f20:	2800      	cmp	r0, #0
  409f22:	f47f ae74 	bne.w	409c0e <_vfiprintf_r+0x8a6>
  409f26:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409f28:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409f2a:	1c59      	adds	r1, r3, #1
  409f2c:	464e      	mov	r6, r9
  409f2e:	e5ad      	b.n	409a8c <_vfiprintf_r+0x724>
  409f30:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409f32:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409f34:	3301      	adds	r3, #1
  409f36:	4d02      	ldr	r5, [pc, #8]	; (409f40 <_vfiprintf_r+0xbd8>)
  409f38:	f7ff bb9a 	b.w	409670 <_vfiprintf_r+0x308>
  409f3c:	0040f740 	.word	0x0040f740
  409f40:	0040f750 	.word	0x0040f750
  409f44:	f1bc 0f06 	cmp.w	ip, #6
  409f48:	bf34      	ite	cc
  409f4a:	4663      	movcc	r3, ip
  409f4c:	2306      	movcs	r3, #6
  409f4e:	9408      	str	r4, [sp, #32]
  409f50:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  409f54:	9305      	str	r3, [sp, #20]
  409f56:	9403      	str	r4, [sp, #12]
  409f58:	4f16      	ldr	r7, [pc, #88]	; (409fb4 <_vfiprintf_r+0xc4c>)
  409f5a:	e472      	b.n	409842 <_vfiprintf_r+0x4da>
  409f5c:	9c08      	ldr	r4, [sp, #32]
  409f5e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409f60:	6823      	ldr	r3, [r4, #0]
  409f62:	3404      	adds	r4, #4
  409f64:	9408      	str	r4, [sp, #32]
  409f66:	601d      	str	r5, [r3, #0]
  409f68:	f7ff ba31 	b.w	4093ce <_vfiprintf_r+0x66>
  409f6c:	9814      	ldr	r0, [sp, #80]	; 0x50
  409f6e:	4d12      	ldr	r5, [pc, #72]	; (409fb8 <_vfiprintf_r+0xc50>)
  409f70:	3001      	adds	r0, #1
  409f72:	e5fc      	b.n	409b6e <_vfiprintf_r+0x806>
  409f74:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  409f78:	f8cd c014 	str.w	ip, [sp, #20]
  409f7c:	9507      	str	r5, [sp, #28]
  409f7e:	9408      	str	r4, [sp, #32]
  409f80:	4684      	mov	ip, r0
  409f82:	f7ff bb25 	b.w	4095d0 <_vfiprintf_r+0x268>
  409f86:	4608      	mov	r0, r1
  409f88:	e6b1      	b.n	409cee <_vfiprintf_r+0x986>
  409f8a:	46a0      	mov	r8, r4
  409f8c:	2500      	movs	r5, #0
  409f8e:	f7ff ba5a 	b.w	409446 <_vfiprintf_r+0xde>
  409f92:	f8dd b020 	ldr.w	fp, [sp, #32]
  409f96:	f898 3001 	ldrb.w	r3, [r8, #1]
  409f9a:	f8db 5000 	ldr.w	r5, [fp]
  409f9e:	f10b 0204 	add.w	r2, fp, #4
  409fa2:	2d00      	cmp	r5, #0
  409fa4:	9208      	str	r2, [sp, #32]
  409fa6:	46a0      	mov	r8, r4
  409fa8:	f6bf aa4b 	bge.w	409442 <_vfiprintf_r+0xda>
  409fac:	f04f 35ff 	mov.w	r5, #4294967295
  409fb0:	f7ff ba47 	b.w	409442 <_vfiprintf_r+0xda>
  409fb4:	0040f724 	.word	0x0040f724
  409fb8:	0040f750 	.word	0x0040f750

00409fbc <__sbprintf>:
  409fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409fc0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  409fc2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  409fc6:	4688      	mov	r8, r1
  409fc8:	9719      	str	r7, [sp, #100]	; 0x64
  409fca:	f8d8 701c 	ldr.w	r7, [r8, #28]
  409fce:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  409fd2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  409fd6:	9707      	str	r7, [sp, #28]
  409fd8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  409fdc:	ac1a      	add	r4, sp, #104	; 0x68
  409fde:	f44f 6580 	mov.w	r5, #1024	; 0x400
  409fe2:	f02a 0a02 	bic.w	sl, sl, #2
  409fe6:	2600      	movs	r6, #0
  409fe8:	4669      	mov	r1, sp
  409fea:	9400      	str	r4, [sp, #0]
  409fec:	9404      	str	r4, [sp, #16]
  409fee:	9502      	str	r5, [sp, #8]
  409ff0:	9505      	str	r5, [sp, #20]
  409ff2:	f8ad a00c 	strh.w	sl, [sp, #12]
  409ff6:	f8ad 900e 	strh.w	r9, [sp, #14]
  409ffa:	9709      	str	r7, [sp, #36]	; 0x24
  409ffc:	9606      	str	r6, [sp, #24]
  409ffe:	4605      	mov	r5, r0
  40a000:	f7ff f9b2 	bl	409368 <_vfiprintf_r>
  40a004:	1e04      	subs	r4, r0, #0
  40a006:	db07      	blt.n	40a018 <__sbprintf+0x5c>
  40a008:	4628      	mov	r0, r5
  40a00a:	4669      	mov	r1, sp
  40a00c:	f001 f8ec 	bl	40b1e8 <_fflush_r>
  40a010:	42b0      	cmp	r0, r6
  40a012:	bf18      	it	ne
  40a014:	f04f 34ff 	movne.w	r4, #4294967295
  40a018:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40a01c:	065b      	lsls	r3, r3, #25
  40a01e:	d505      	bpl.n	40a02c <__sbprintf+0x70>
  40a020:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40a024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a028:	f8a8 300c 	strh.w	r3, [r8, #12]
  40a02c:	4620      	mov	r0, r4
  40a02e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40a032:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a036:	bf00      	nop

0040a038 <vprintf>:
  40a038:	4b03      	ldr	r3, [pc, #12]	; (40a048 <vprintf+0x10>)
  40a03a:	4602      	mov	r2, r0
  40a03c:	6818      	ldr	r0, [r3, #0]
  40a03e:	460b      	mov	r3, r1
  40a040:	6881      	ldr	r1, [r0, #8]
  40a042:	f002 be69 	b.w	40cd18 <_vfprintf_r>
  40a046:	bf00      	nop
  40a048:	20000560 	.word	0x20000560

0040a04c <__swsetup_r>:
  40a04c:	4b2f      	ldr	r3, [pc, #188]	; (40a10c <__swsetup_r+0xc0>)
  40a04e:	b570      	push	{r4, r5, r6, lr}
  40a050:	4606      	mov	r6, r0
  40a052:	6818      	ldr	r0, [r3, #0]
  40a054:	460c      	mov	r4, r1
  40a056:	b110      	cbz	r0, 40a05e <__swsetup_r+0x12>
  40a058:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40a05a:	2a00      	cmp	r2, #0
  40a05c:	d036      	beq.n	40a0cc <__swsetup_r+0x80>
  40a05e:	89a5      	ldrh	r5, [r4, #12]
  40a060:	b2ab      	uxth	r3, r5
  40a062:	0719      	lsls	r1, r3, #28
  40a064:	d50c      	bpl.n	40a080 <__swsetup_r+0x34>
  40a066:	6922      	ldr	r2, [r4, #16]
  40a068:	b1aa      	cbz	r2, 40a096 <__swsetup_r+0x4a>
  40a06a:	f013 0101 	ands.w	r1, r3, #1
  40a06e:	d01e      	beq.n	40a0ae <__swsetup_r+0x62>
  40a070:	6963      	ldr	r3, [r4, #20]
  40a072:	2100      	movs	r1, #0
  40a074:	425b      	negs	r3, r3
  40a076:	61a3      	str	r3, [r4, #24]
  40a078:	60a1      	str	r1, [r4, #8]
  40a07a:	b1f2      	cbz	r2, 40a0ba <__swsetup_r+0x6e>
  40a07c:	2000      	movs	r0, #0
  40a07e:	bd70      	pop	{r4, r5, r6, pc}
  40a080:	06da      	lsls	r2, r3, #27
  40a082:	d53a      	bpl.n	40a0fa <__swsetup_r+0xae>
  40a084:	075b      	lsls	r3, r3, #29
  40a086:	d424      	bmi.n	40a0d2 <__swsetup_r+0x86>
  40a088:	6922      	ldr	r2, [r4, #16]
  40a08a:	f045 0308 	orr.w	r3, r5, #8
  40a08e:	81a3      	strh	r3, [r4, #12]
  40a090:	b29b      	uxth	r3, r3
  40a092:	2a00      	cmp	r2, #0
  40a094:	d1e9      	bne.n	40a06a <__swsetup_r+0x1e>
  40a096:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40a09a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40a09e:	d0e4      	beq.n	40a06a <__swsetup_r+0x1e>
  40a0a0:	4630      	mov	r0, r6
  40a0a2:	4621      	mov	r1, r4
  40a0a4:	f001 fc8a 	bl	40b9bc <__smakebuf_r>
  40a0a8:	89a3      	ldrh	r3, [r4, #12]
  40a0aa:	6922      	ldr	r2, [r4, #16]
  40a0ac:	e7dd      	b.n	40a06a <__swsetup_r+0x1e>
  40a0ae:	0798      	lsls	r0, r3, #30
  40a0b0:	bf58      	it	pl
  40a0b2:	6961      	ldrpl	r1, [r4, #20]
  40a0b4:	60a1      	str	r1, [r4, #8]
  40a0b6:	2a00      	cmp	r2, #0
  40a0b8:	d1e0      	bne.n	40a07c <__swsetup_r+0x30>
  40a0ba:	89a3      	ldrh	r3, [r4, #12]
  40a0bc:	061a      	lsls	r2, r3, #24
  40a0be:	d5dd      	bpl.n	40a07c <__swsetup_r+0x30>
  40a0c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a0c4:	81a3      	strh	r3, [r4, #12]
  40a0c6:	f04f 30ff 	mov.w	r0, #4294967295
  40a0ca:	bd70      	pop	{r4, r5, r6, pc}
  40a0cc:	f001 f8a8 	bl	40b220 <__sinit>
  40a0d0:	e7c5      	b.n	40a05e <__swsetup_r+0x12>
  40a0d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a0d4:	b149      	cbz	r1, 40a0ea <__swsetup_r+0x9e>
  40a0d6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a0da:	4299      	cmp	r1, r3
  40a0dc:	d003      	beq.n	40a0e6 <__swsetup_r+0x9a>
  40a0de:	4630      	mov	r0, r6
  40a0e0:	f001 f9e2 	bl	40b4a8 <_free_r>
  40a0e4:	89a5      	ldrh	r5, [r4, #12]
  40a0e6:	2300      	movs	r3, #0
  40a0e8:	6323      	str	r3, [r4, #48]	; 0x30
  40a0ea:	6922      	ldr	r2, [r4, #16]
  40a0ec:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40a0f0:	2100      	movs	r1, #0
  40a0f2:	b2ad      	uxth	r5, r5
  40a0f4:	6022      	str	r2, [r4, #0]
  40a0f6:	6061      	str	r1, [r4, #4]
  40a0f8:	e7c7      	b.n	40a08a <__swsetup_r+0x3e>
  40a0fa:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40a0fe:	2309      	movs	r3, #9
  40a100:	6033      	str	r3, [r6, #0]
  40a102:	f04f 30ff 	mov.w	r0, #4294967295
  40a106:	81a5      	strh	r5, [r4, #12]
  40a108:	bd70      	pop	{r4, r5, r6, pc}
  40a10a:	bf00      	nop
  40a10c:	20000560 	.word	0x20000560

0040a110 <register_fini>:
  40a110:	4b02      	ldr	r3, [pc, #8]	; (40a11c <register_fini+0xc>)
  40a112:	b113      	cbz	r3, 40a11a <register_fini+0xa>
  40a114:	4802      	ldr	r0, [pc, #8]	; (40a120 <register_fini+0x10>)
  40a116:	f000 b805 	b.w	40a124 <atexit>
  40a11a:	4770      	bx	lr
  40a11c:	00000000 	.word	0x00000000
  40a120:	0040b31d 	.word	0x0040b31d

0040a124 <atexit>:
  40a124:	4601      	mov	r1, r0
  40a126:	2000      	movs	r0, #0
  40a128:	4602      	mov	r2, r0
  40a12a:	4603      	mov	r3, r0
  40a12c:	f004 b962 	b.w	40e3f4 <__register_exitproc>

0040a130 <quorem>:
  40a130:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a134:	6903      	ldr	r3, [r0, #16]
  40a136:	690d      	ldr	r5, [r1, #16]
  40a138:	b083      	sub	sp, #12
  40a13a:	429d      	cmp	r5, r3
  40a13c:	4683      	mov	fp, r0
  40a13e:	f300 808c 	bgt.w	40a25a <quorem+0x12a>
  40a142:	3d01      	subs	r5, #1
  40a144:	f101 0414 	add.w	r4, r1, #20
  40a148:	f100 0a14 	add.w	sl, r0, #20
  40a14c:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40a150:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40a154:	3201      	adds	r2, #1
  40a156:	fbb3 f8f2 	udiv	r8, r3, r2
  40a15a:	00aa      	lsls	r2, r5, #2
  40a15c:	4691      	mov	r9, r2
  40a15e:	9200      	str	r2, [sp, #0]
  40a160:	4452      	add	r2, sl
  40a162:	44a1      	add	r9, r4
  40a164:	9201      	str	r2, [sp, #4]
  40a166:	f1b8 0f00 	cmp.w	r8, #0
  40a16a:	d03e      	beq.n	40a1ea <quorem+0xba>
  40a16c:	2600      	movs	r6, #0
  40a16e:	4630      	mov	r0, r6
  40a170:	4622      	mov	r2, r4
  40a172:	4653      	mov	r3, sl
  40a174:	468c      	mov	ip, r1
  40a176:	f852 7b04 	ldr.w	r7, [r2], #4
  40a17a:	6819      	ldr	r1, [r3, #0]
  40a17c:	fa1f fe87 	uxth.w	lr, r7
  40a180:	0c3f      	lsrs	r7, r7, #16
  40a182:	fb0e 6e08 	mla	lr, lr, r8, r6
  40a186:	fb07 f608 	mul.w	r6, r7, r8
  40a18a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40a18e:	fa1f fe8e 	uxth.w	lr, lr
  40a192:	ebce 0e00 	rsb	lr, lr, r0
  40a196:	b28f      	uxth	r7, r1
  40a198:	b2b0      	uxth	r0, r6
  40a19a:	4477      	add	r7, lr
  40a19c:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40a1a0:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40a1a4:	b2bf      	uxth	r7, r7
  40a1a6:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40a1aa:	4591      	cmp	r9, r2
  40a1ac:	f843 7b04 	str.w	r7, [r3], #4
  40a1b0:	ea4f 4020 	mov.w	r0, r0, asr #16
  40a1b4:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40a1b8:	d2dd      	bcs.n	40a176 <quorem+0x46>
  40a1ba:	9a00      	ldr	r2, [sp, #0]
  40a1bc:	4661      	mov	r1, ip
  40a1be:	f85a 3002 	ldr.w	r3, [sl, r2]
  40a1c2:	b993      	cbnz	r3, 40a1ea <quorem+0xba>
  40a1c4:	9a01      	ldr	r2, [sp, #4]
  40a1c6:	1f13      	subs	r3, r2, #4
  40a1c8:	459a      	cmp	sl, r3
  40a1ca:	d20c      	bcs.n	40a1e6 <quorem+0xb6>
  40a1cc:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40a1d0:	b94b      	cbnz	r3, 40a1e6 <quorem+0xb6>
  40a1d2:	f1a2 0308 	sub.w	r3, r2, #8
  40a1d6:	e002      	b.n	40a1de <quorem+0xae>
  40a1d8:	681a      	ldr	r2, [r3, #0]
  40a1da:	3b04      	subs	r3, #4
  40a1dc:	b91a      	cbnz	r2, 40a1e6 <quorem+0xb6>
  40a1de:	459a      	cmp	sl, r3
  40a1e0:	f105 35ff 	add.w	r5, r5, #4294967295
  40a1e4:	d3f8      	bcc.n	40a1d8 <quorem+0xa8>
  40a1e6:	f8cb 5010 	str.w	r5, [fp, #16]
  40a1ea:	4658      	mov	r0, fp
  40a1ec:	f002 f9ca 	bl	40c584 <__mcmp>
  40a1f0:	2800      	cmp	r0, #0
  40a1f2:	db2e      	blt.n	40a252 <quorem+0x122>
  40a1f4:	f108 0801 	add.w	r8, r8, #1
  40a1f8:	4653      	mov	r3, sl
  40a1fa:	2200      	movs	r2, #0
  40a1fc:	f854 6b04 	ldr.w	r6, [r4], #4
  40a200:	6818      	ldr	r0, [r3, #0]
  40a202:	b2b1      	uxth	r1, r6
  40a204:	1a51      	subs	r1, r2, r1
  40a206:	b287      	uxth	r7, r0
  40a208:	0c36      	lsrs	r6, r6, #16
  40a20a:	4439      	add	r1, r7
  40a20c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40a210:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40a214:	b289      	uxth	r1, r1
  40a216:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40a21a:	45a1      	cmp	r9, r4
  40a21c:	f843 1b04 	str.w	r1, [r3], #4
  40a220:	ea4f 4222 	mov.w	r2, r2, asr #16
  40a224:	d2ea      	bcs.n	40a1fc <quorem+0xcc>
  40a226:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40a22a:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40a22e:	b982      	cbnz	r2, 40a252 <quorem+0x122>
  40a230:	1f1a      	subs	r2, r3, #4
  40a232:	4592      	cmp	sl, r2
  40a234:	d20b      	bcs.n	40a24e <quorem+0x11e>
  40a236:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40a23a:	b942      	cbnz	r2, 40a24e <quorem+0x11e>
  40a23c:	3b08      	subs	r3, #8
  40a23e:	e002      	b.n	40a246 <quorem+0x116>
  40a240:	681a      	ldr	r2, [r3, #0]
  40a242:	3b04      	subs	r3, #4
  40a244:	b91a      	cbnz	r2, 40a24e <quorem+0x11e>
  40a246:	459a      	cmp	sl, r3
  40a248:	f105 35ff 	add.w	r5, r5, #4294967295
  40a24c:	d3f8      	bcc.n	40a240 <quorem+0x110>
  40a24e:	f8cb 5010 	str.w	r5, [fp, #16]
  40a252:	4640      	mov	r0, r8
  40a254:	b003      	add	sp, #12
  40a256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a25a:	2000      	movs	r0, #0
  40a25c:	b003      	add	sp, #12
  40a25e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a262:	bf00      	nop
  40a264:	0000      	movs	r0, r0
	...

0040a268 <_dtoa_r>:
  40a268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a26c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40a26e:	b09b      	sub	sp, #108	; 0x6c
  40a270:	4604      	mov	r4, r0
  40a272:	4692      	mov	sl, r2
  40a274:	469b      	mov	fp, r3
  40a276:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40a278:	b141      	cbz	r1, 40a28c <_dtoa_r+0x24>
  40a27a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40a27c:	2201      	movs	r2, #1
  40a27e:	409a      	lsls	r2, r3
  40a280:	604b      	str	r3, [r1, #4]
  40a282:	608a      	str	r2, [r1, #8]
  40a284:	f001 ff88 	bl	40c198 <_Bfree>
  40a288:	2300      	movs	r3, #0
  40a28a:	6423      	str	r3, [r4, #64]	; 0x40
  40a28c:	f1bb 0f00 	cmp.w	fp, #0
  40a290:	46d9      	mov	r9, fp
  40a292:	db33      	blt.n	40a2fc <_dtoa_r+0x94>
  40a294:	2300      	movs	r3, #0
  40a296:	602b      	str	r3, [r5, #0]
  40a298:	4ba5      	ldr	r3, [pc, #660]	; (40a530 <_dtoa_r+0x2c8>)
  40a29a:	461a      	mov	r2, r3
  40a29c:	ea09 0303 	and.w	r3, r9, r3
  40a2a0:	4293      	cmp	r3, r2
  40a2a2:	d014      	beq.n	40a2ce <_dtoa_r+0x66>
  40a2a4:	4650      	mov	r0, sl
  40a2a6:	4659      	mov	r1, fp
  40a2a8:	2200      	movs	r2, #0
  40a2aa:	2300      	movs	r3, #0
  40a2ac:	f004 fa24 	bl	40e6f8 <__aeabi_dcmpeq>
  40a2b0:	4680      	mov	r8, r0
  40a2b2:	b348      	cbz	r0, 40a308 <_dtoa_r+0xa0>
  40a2b4:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40a2b6:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40a2b8:	2301      	movs	r3, #1
  40a2ba:	6033      	str	r3, [r6, #0]
  40a2bc:	2d00      	cmp	r5, #0
  40a2be:	f000 80ca 	beq.w	40a456 <_dtoa_r+0x1ee>
  40a2c2:	489c      	ldr	r0, [pc, #624]	; (40a534 <_dtoa_r+0x2cc>)
  40a2c4:	6028      	str	r0, [r5, #0]
  40a2c6:	3801      	subs	r0, #1
  40a2c8:	b01b      	add	sp, #108	; 0x6c
  40a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a2ce:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40a2d0:	f242 730f 	movw	r3, #9999	; 0x270f
  40a2d4:	602b      	str	r3, [r5, #0]
  40a2d6:	f1ba 0f00 	cmp.w	sl, #0
  40a2da:	f000 80a5 	beq.w	40a428 <_dtoa_r+0x1c0>
  40a2de:	4896      	ldr	r0, [pc, #600]	; (40a538 <_dtoa_r+0x2d0>)
  40a2e0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40a2e2:	2e00      	cmp	r6, #0
  40a2e4:	d0f0      	beq.n	40a2c8 <_dtoa_r+0x60>
  40a2e6:	78c3      	ldrb	r3, [r0, #3]
  40a2e8:	2b00      	cmp	r3, #0
  40a2ea:	f000 80b6 	beq.w	40a45a <_dtoa_r+0x1f2>
  40a2ee:	f100 0308 	add.w	r3, r0, #8
  40a2f2:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40a2f4:	602b      	str	r3, [r5, #0]
  40a2f6:	b01b      	add	sp, #108	; 0x6c
  40a2f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a2fc:	2301      	movs	r3, #1
  40a2fe:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40a302:	602b      	str	r3, [r5, #0]
  40a304:	46cb      	mov	fp, r9
  40a306:	e7c7      	b.n	40a298 <_dtoa_r+0x30>
  40a308:	aa19      	add	r2, sp, #100	; 0x64
  40a30a:	ab18      	add	r3, sp, #96	; 0x60
  40a30c:	e88d 000c 	stmia.w	sp, {r2, r3}
  40a310:	4620      	mov	r0, r4
  40a312:	4652      	mov	r2, sl
  40a314:	465b      	mov	r3, fp
  40a316:	f002 f9c5 	bl	40c6a4 <__d2b>
  40a31a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40a31e:	900a      	str	r0, [sp, #40]	; 0x28
  40a320:	f040 808b 	bne.w	40a43a <_dtoa_r+0x1d2>
  40a324:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40a326:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40a328:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40a32c:	443d      	add	r5, r7
  40a32e:	429d      	cmp	r5, r3
  40a330:	f2c0 8295 	blt.w	40a85e <_dtoa_r+0x5f6>
  40a334:	331f      	adds	r3, #31
  40a336:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40a33a:	1b5b      	subs	r3, r3, r5
  40a33c:	fa09 f303 	lsl.w	r3, r9, r3
  40a340:	fa2a f202 	lsr.w	r2, sl, r2
  40a344:	ea43 0002 	orr.w	r0, r3, r2
  40a348:	f7fc feac 	bl	4070a4 <__aeabi_ui2d>
  40a34c:	2601      	movs	r6, #1
  40a34e:	3d01      	subs	r5, #1
  40a350:	46b8      	mov	r8, r7
  40a352:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40a356:	9616      	str	r6, [sp, #88]	; 0x58
  40a358:	2200      	movs	r2, #0
  40a35a:	4b78      	ldr	r3, [pc, #480]	; (40a53c <_dtoa_r+0x2d4>)
  40a35c:	f7fc fd64 	bl	406e28 <__aeabi_dsub>
  40a360:	a36d      	add	r3, pc, #436	; (adr r3, 40a518 <_dtoa_r+0x2b0>)
  40a362:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a366:	f7fc ff13 	bl	407190 <__aeabi_dmul>
  40a36a:	a36d      	add	r3, pc, #436	; (adr r3, 40a520 <_dtoa_r+0x2b8>)
  40a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a370:	f7fc fd5c 	bl	406e2c <__adddf3>
  40a374:	4606      	mov	r6, r0
  40a376:	4628      	mov	r0, r5
  40a378:	460f      	mov	r7, r1
  40a37a:	f7fc fea3 	bl	4070c4 <__aeabi_i2d>
  40a37e:	a36a      	add	r3, pc, #424	; (adr r3, 40a528 <_dtoa_r+0x2c0>)
  40a380:	e9d3 2300 	ldrd	r2, r3, [r3]
  40a384:	f7fc ff04 	bl	407190 <__aeabi_dmul>
  40a388:	4602      	mov	r2, r0
  40a38a:	460b      	mov	r3, r1
  40a38c:	4630      	mov	r0, r6
  40a38e:	4639      	mov	r1, r7
  40a390:	f7fc fd4c 	bl	406e2c <__adddf3>
  40a394:	4606      	mov	r6, r0
  40a396:	460f      	mov	r7, r1
  40a398:	f004 f9e0 	bl	40e75c <__aeabi_d2iz>
  40a39c:	4639      	mov	r1, r7
  40a39e:	9007      	str	r0, [sp, #28]
  40a3a0:	2200      	movs	r2, #0
  40a3a2:	4630      	mov	r0, r6
  40a3a4:	2300      	movs	r3, #0
  40a3a6:	f004 f9b1 	bl	40e70c <__aeabi_dcmplt>
  40a3aa:	2800      	cmp	r0, #0
  40a3ac:	f040 8229 	bne.w	40a802 <_dtoa_r+0x59a>
  40a3b0:	9e07      	ldr	r6, [sp, #28]
  40a3b2:	2e16      	cmp	r6, #22
  40a3b4:	f200 8222 	bhi.w	40a7fc <_dtoa_r+0x594>
  40a3b8:	4961      	ldr	r1, [pc, #388]	; (40a540 <_dtoa_r+0x2d8>)
  40a3ba:	4652      	mov	r2, sl
  40a3bc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40a3c0:	465b      	mov	r3, fp
  40a3c2:	e9d1 0100 	ldrd	r0, r1, [r1]
  40a3c6:	f004 f9bf 	bl	40e748 <__aeabi_dcmpgt>
  40a3ca:	2800      	cmp	r0, #0
  40a3cc:	f000 824c 	beq.w	40a868 <_dtoa_r+0x600>
  40a3d0:	3e01      	subs	r6, #1
  40a3d2:	9607      	str	r6, [sp, #28]
  40a3d4:	2600      	movs	r6, #0
  40a3d6:	960e      	str	r6, [sp, #56]	; 0x38
  40a3d8:	ebc5 0508 	rsb	r5, r5, r8
  40a3dc:	3d01      	subs	r5, #1
  40a3de:	9506      	str	r5, [sp, #24]
  40a3e0:	f100 8226 	bmi.w	40a830 <_dtoa_r+0x5c8>
  40a3e4:	2500      	movs	r5, #0
  40a3e6:	9508      	str	r5, [sp, #32]
  40a3e8:	9e07      	ldr	r6, [sp, #28]
  40a3ea:	2e00      	cmp	r6, #0
  40a3ec:	f2c0 8217 	blt.w	40a81e <_dtoa_r+0x5b6>
  40a3f0:	9d06      	ldr	r5, [sp, #24]
  40a3f2:	960d      	str	r6, [sp, #52]	; 0x34
  40a3f4:	4435      	add	r5, r6
  40a3f6:	2600      	movs	r6, #0
  40a3f8:	9506      	str	r5, [sp, #24]
  40a3fa:	960c      	str	r6, [sp, #48]	; 0x30
  40a3fc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40a3fe:	2d09      	cmp	r5, #9
  40a400:	d82d      	bhi.n	40a45e <_dtoa_r+0x1f6>
  40a402:	2d05      	cmp	r5, #5
  40a404:	bfc4      	itt	gt
  40a406:	3d04      	subgt	r5, #4
  40a408:	9524      	strgt	r5, [sp, #144]	; 0x90
  40a40a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40a40c:	bfc8      	it	gt
  40a40e:	2500      	movgt	r5, #0
  40a410:	f1a6 0302 	sub.w	r3, r6, #2
  40a414:	bfd8      	it	le
  40a416:	2501      	movle	r5, #1
  40a418:	2b03      	cmp	r3, #3
  40a41a:	d822      	bhi.n	40a462 <_dtoa_r+0x1fa>
  40a41c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40a420:	029e03b7 	.word	0x029e03b7
  40a424:	049a03c0 	.word	0x049a03c0
  40a428:	4a46      	ldr	r2, [pc, #280]	; (40a544 <_dtoa_r+0x2dc>)
  40a42a:	4b43      	ldr	r3, [pc, #268]	; (40a538 <_dtoa_r+0x2d0>)
  40a42c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40a430:	2800      	cmp	r0, #0
  40a432:	bf0c      	ite	eq
  40a434:	4610      	moveq	r0, r2
  40a436:	4618      	movne	r0, r3
  40a438:	e752      	b.n	40a2e0 <_dtoa_r+0x78>
  40a43a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40a43e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40a442:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40a446:	4650      	mov	r0, sl
  40a448:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40a44c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40a450:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40a454:	e780      	b.n	40a358 <_dtoa_r+0xf0>
  40a456:	483c      	ldr	r0, [pc, #240]	; (40a548 <_dtoa_r+0x2e0>)
  40a458:	e736      	b.n	40a2c8 <_dtoa_r+0x60>
  40a45a:	1cc3      	adds	r3, r0, #3
  40a45c:	e749      	b.n	40a2f2 <_dtoa_r+0x8a>
  40a45e:	2500      	movs	r5, #0
  40a460:	9524      	str	r5, [sp, #144]	; 0x90
  40a462:	2500      	movs	r5, #0
  40a464:	6465      	str	r5, [r4, #68]	; 0x44
  40a466:	4629      	mov	r1, r5
  40a468:	4620      	mov	r0, r4
  40a46a:	f001 fe6f 	bl	40c14c <_Balloc>
  40a46e:	f04f 39ff 	mov.w	r9, #4294967295
  40a472:	2601      	movs	r6, #1
  40a474:	9009      	str	r0, [sp, #36]	; 0x24
  40a476:	9525      	str	r5, [sp, #148]	; 0x94
  40a478:	6420      	str	r0, [r4, #64]	; 0x40
  40a47a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40a47e:	960b      	str	r6, [sp, #44]	; 0x2c
  40a480:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40a482:	2b00      	cmp	r3, #0
  40a484:	f2c0 80d2 	blt.w	40a62c <_dtoa_r+0x3c4>
  40a488:	9e07      	ldr	r6, [sp, #28]
  40a48a:	2e0e      	cmp	r6, #14
  40a48c:	f300 80ce 	bgt.w	40a62c <_dtoa_r+0x3c4>
  40a490:	4b2b      	ldr	r3, [pc, #172]	; (40a540 <_dtoa_r+0x2d8>)
  40a492:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40a496:	e9d3 0100 	ldrd	r0, r1, [r3]
  40a49a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40a49e:	9925      	ldr	r1, [sp, #148]	; 0x94
  40a4a0:	2900      	cmp	r1, #0
  40a4a2:	f2c0 8380 	blt.w	40aba6 <_dtoa_r+0x93e>
  40a4a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40a4aa:	4659      	mov	r1, fp
  40a4ac:	4650      	mov	r0, sl
  40a4ae:	f7fc ff99 	bl	4073e4 <__aeabi_ddiv>
  40a4b2:	f004 f953 	bl	40e75c <__aeabi_d2iz>
  40a4b6:	4605      	mov	r5, r0
  40a4b8:	f7fc fe04 	bl	4070c4 <__aeabi_i2d>
  40a4bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40a4c0:	f7fc fe66 	bl	407190 <__aeabi_dmul>
  40a4c4:	4602      	mov	r2, r0
  40a4c6:	460b      	mov	r3, r1
  40a4c8:	4650      	mov	r0, sl
  40a4ca:	4659      	mov	r1, fp
  40a4cc:	f7fc fcac 	bl	406e28 <__aeabi_dsub>
  40a4d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a4d2:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40a4d6:	f1b9 0f01 	cmp.w	r9, #1
  40a4da:	4606      	mov	r6, r0
  40a4dc:	460f      	mov	r7, r1
  40a4de:	7013      	strb	r3, [r2, #0]
  40a4e0:	f102 0b01 	add.w	fp, r2, #1
  40a4e4:	d064      	beq.n	40a5b0 <_dtoa_r+0x348>
  40a4e6:	2200      	movs	r2, #0
  40a4e8:	4b18      	ldr	r3, [pc, #96]	; (40a54c <_dtoa_r+0x2e4>)
  40a4ea:	f7fc fe51 	bl	407190 <__aeabi_dmul>
  40a4ee:	2200      	movs	r2, #0
  40a4f0:	2300      	movs	r3, #0
  40a4f2:	4606      	mov	r6, r0
  40a4f4:	460f      	mov	r7, r1
  40a4f6:	f004 f8ff 	bl	40e6f8 <__aeabi_dcmpeq>
  40a4fa:	2800      	cmp	r0, #0
  40a4fc:	f040 8081 	bne.w	40a602 <_dtoa_r+0x39a>
  40a500:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40a504:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a506:	44c8      	add	r8, r9
  40a508:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40a50c:	f105 0902 	add.w	r9, r5, #2
  40a510:	9403      	str	r4, [sp, #12]
  40a512:	e028      	b.n	40a566 <_dtoa_r+0x2fe>
  40a514:	f3af 8000 	nop.w
  40a518:	636f4361 	.word	0x636f4361
  40a51c:	3fd287a7 	.word	0x3fd287a7
  40a520:	8b60c8b3 	.word	0x8b60c8b3
  40a524:	3fc68a28 	.word	0x3fc68a28
  40a528:	509f79fb 	.word	0x509f79fb
  40a52c:	3fd34413 	.word	0x3fd34413
  40a530:	7ff00000 	.word	0x7ff00000
  40a534:	0040f72d 	.word	0x0040f72d
  40a538:	0040f76c 	.word	0x0040f76c
  40a53c:	3ff80000 	.word	0x3ff80000
  40a540:	0040f780 	.word	0x0040f780
  40a544:	0040f760 	.word	0x0040f760
  40a548:	0040f72c 	.word	0x0040f72c
  40a54c:	40240000 	.word	0x40240000
  40a550:	f7fc fe1e 	bl	407190 <__aeabi_dmul>
  40a554:	2200      	movs	r2, #0
  40a556:	2300      	movs	r3, #0
  40a558:	4606      	mov	r6, r0
  40a55a:	460f      	mov	r7, r1
  40a55c:	f004 f8cc 	bl	40e6f8 <__aeabi_dcmpeq>
  40a560:	2800      	cmp	r0, #0
  40a562:	f040 83c1 	bne.w	40ace8 <_dtoa_r+0xa80>
  40a566:	4652      	mov	r2, sl
  40a568:	465b      	mov	r3, fp
  40a56a:	4630      	mov	r0, r6
  40a56c:	4639      	mov	r1, r7
  40a56e:	f7fc ff39 	bl	4073e4 <__aeabi_ddiv>
  40a572:	f004 f8f3 	bl	40e75c <__aeabi_d2iz>
  40a576:	4605      	mov	r5, r0
  40a578:	f7fc fda4 	bl	4070c4 <__aeabi_i2d>
  40a57c:	4652      	mov	r2, sl
  40a57e:	465b      	mov	r3, fp
  40a580:	f7fc fe06 	bl	407190 <__aeabi_dmul>
  40a584:	4602      	mov	r2, r0
  40a586:	460b      	mov	r3, r1
  40a588:	4630      	mov	r0, r6
  40a58a:	4639      	mov	r1, r7
  40a58c:	f7fc fc4c 	bl	406e28 <__aeabi_dsub>
  40a590:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40a594:	45c1      	cmp	r9, r8
  40a596:	f809 ec01 	strb.w	lr, [r9, #-1]
  40a59a:	464c      	mov	r4, r9
  40a59c:	4606      	mov	r6, r0
  40a59e:	460f      	mov	r7, r1
  40a5a0:	f04f 0200 	mov.w	r2, #0
  40a5a4:	4ba7      	ldr	r3, [pc, #668]	; (40a844 <_dtoa_r+0x5dc>)
  40a5a6:	f109 0901 	add.w	r9, r9, #1
  40a5aa:	d1d1      	bne.n	40a550 <_dtoa_r+0x2e8>
  40a5ac:	46a3      	mov	fp, r4
  40a5ae:	9c03      	ldr	r4, [sp, #12]
  40a5b0:	4632      	mov	r2, r6
  40a5b2:	463b      	mov	r3, r7
  40a5b4:	4630      	mov	r0, r6
  40a5b6:	4639      	mov	r1, r7
  40a5b8:	f7fc fc38 	bl	406e2c <__adddf3>
  40a5bc:	4606      	mov	r6, r0
  40a5be:	460f      	mov	r7, r1
  40a5c0:	4632      	mov	r2, r6
  40a5c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a5c6:	463b      	mov	r3, r7
  40a5c8:	f004 f8a0 	bl	40e70c <__aeabi_dcmplt>
  40a5cc:	b940      	cbnz	r0, 40a5e0 <_dtoa_r+0x378>
  40a5ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40a5d2:	4632      	mov	r2, r6
  40a5d4:	463b      	mov	r3, r7
  40a5d6:	f004 f88f 	bl	40e6f8 <__aeabi_dcmpeq>
  40a5da:	b190      	cbz	r0, 40a602 <_dtoa_r+0x39a>
  40a5dc:	07eb      	lsls	r3, r5, #31
  40a5de:	d510      	bpl.n	40a602 <_dtoa_r+0x39a>
  40a5e0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40a5e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a5e6:	e005      	b.n	40a5f4 <_dtoa_r+0x38c>
  40a5e8:	429a      	cmp	r2, r3
  40a5ea:	f000 8429 	beq.w	40ae40 <_dtoa_r+0xbd8>
  40a5ee:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40a5f2:	469b      	mov	fp, r3
  40a5f4:	2d39      	cmp	r5, #57	; 0x39
  40a5f6:	f10b 33ff 	add.w	r3, fp, #4294967295
  40a5fa:	d0f5      	beq.n	40a5e8 <_dtoa_r+0x380>
  40a5fc:	1c6a      	adds	r2, r5, #1
  40a5fe:	b2d2      	uxtb	r2, r2
  40a600:	701a      	strb	r2, [r3, #0]
  40a602:	4620      	mov	r0, r4
  40a604:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a606:	f001 fdc7 	bl	40c198 <_Bfree>
  40a60a:	9e07      	ldr	r6, [sp, #28]
  40a60c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40a60e:	1c73      	adds	r3, r6, #1
  40a610:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40a612:	2200      	movs	r2, #0
  40a614:	f88b 2000 	strb.w	r2, [fp]
  40a618:	602b      	str	r3, [r5, #0]
  40a61a:	2e00      	cmp	r6, #0
  40a61c:	f000 8325 	beq.w	40ac6a <_dtoa_r+0xa02>
  40a620:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a622:	f8c6 b000 	str.w	fp, [r6]
  40a626:	b01b      	add	sp, #108	; 0x6c
  40a628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a62c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a62e:	2d00      	cmp	r5, #0
  40a630:	f000 8103 	beq.w	40a83a <_dtoa_r+0x5d2>
  40a634:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40a636:	2e01      	cmp	r6, #1
  40a638:	f340 82dc 	ble.w	40abf4 <_dtoa_r+0x98c>
  40a63c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40a63e:	f109 37ff 	add.w	r7, r9, #4294967295
  40a642:	42be      	cmp	r6, r7
  40a644:	f2c0 8389 	blt.w	40ad5a <_dtoa_r+0xaf2>
  40a648:	1bf7      	subs	r7, r6, r7
  40a64a:	f1b9 0f00 	cmp.w	r9, #0
  40a64e:	f2c0 8487 	blt.w	40af60 <_dtoa_r+0xcf8>
  40a652:	9d08      	ldr	r5, [sp, #32]
  40a654:	464b      	mov	r3, r9
  40a656:	9e08      	ldr	r6, [sp, #32]
  40a658:	4620      	mov	r0, r4
  40a65a:	441e      	add	r6, r3
  40a65c:	9608      	str	r6, [sp, #32]
  40a65e:	9e06      	ldr	r6, [sp, #24]
  40a660:	2101      	movs	r1, #1
  40a662:	441e      	add	r6, r3
  40a664:	9606      	str	r6, [sp, #24]
  40a666:	f001 fe39 	bl	40c2dc <__i2b>
  40a66a:	4606      	mov	r6, r0
  40a66c:	b165      	cbz	r5, 40a688 <_dtoa_r+0x420>
  40a66e:	9806      	ldr	r0, [sp, #24]
  40a670:	2800      	cmp	r0, #0
  40a672:	dd09      	ble.n	40a688 <_dtoa_r+0x420>
  40a674:	4603      	mov	r3, r0
  40a676:	9908      	ldr	r1, [sp, #32]
  40a678:	42ab      	cmp	r3, r5
  40a67a:	bfa8      	it	ge
  40a67c:	462b      	movge	r3, r5
  40a67e:	1ac9      	subs	r1, r1, r3
  40a680:	1ac0      	subs	r0, r0, r3
  40a682:	9108      	str	r1, [sp, #32]
  40a684:	1aed      	subs	r5, r5, r3
  40a686:	9006      	str	r0, [sp, #24]
  40a688:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40a68a:	2a00      	cmp	r2, #0
  40a68c:	dd1d      	ble.n	40a6ca <_dtoa_r+0x462>
  40a68e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a690:	2b00      	cmp	r3, #0
  40a692:	f000 8358 	beq.w	40ad46 <_dtoa_r+0xade>
  40a696:	2f00      	cmp	r7, #0
  40a698:	dd11      	ble.n	40a6be <_dtoa_r+0x456>
  40a69a:	4631      	mov	r1, r6
  40a69c:	463a      	mov	r2, r7
  40a69e:	4620      	mov	r0, r4
  40a6a0:	f001 fec4 	bl	40c42c <__pow5mult>
  40a6a4:	4606      	mov	r6, r0
  40a6a6:	4631      	mov	r1, r6
  40a6a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40a6aa:	4620      	mov	r0, r4
  40a6ac:	f001 fe20 	bl	40c2f0 <__multiply>
  40a6b0:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a6b2:	4680      	mov	r8, r0
  40a6b4:	4620      	mov	r0, r4
  40a6b6:	f001 fd6f 	bl	40c198 <_Bfree>
  40a6ba:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40a6be:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40a6c2:	ebbe 0207 	subs.w	r2, lr, r7
  40a6c6:	f040 828f 	bne.w	40abe8 <_dtoa_r+0x980>
  40a6ca:	4620      	mov	r0, r4
  40a6cc:	2101      	movs	r1, #1
  40a6ce:	f001 fe05 	bl	40c2dc <__i2b>
  40a6d2:	4680      	mov	r8, r0
  40a6d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a6d6:	2800      	cmp	r0, #0
  40a6d8:	dd05      	ble.n	40a6e6 <_dtoa_r+0x47e>
  40a6da:	4641      	mov	r1, r8
  40a6dc:	4620      	mov	r0, r4
  40a6de:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a6e0:	f001 fea4 	bl	40c42c <__pow5mult>
  40a6e4:	4680      	mov	r8, r0
  40a6e6:	9924      	ldr	r1, [sp, #144]	; 0x90
  40a6e8:	2901      	cmp	r1, #1
  40a6ea:	f340 82c1 	ble.w	40ac70 <_dtoa_r+0xa08>
  40a6ee:	2700      	movs	r7, #0
  40a6f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a6f2:	2800      	cmp	r0, #0
  40a6f4:	f040 82af 	bne.w	40ac56 <_dtoa_r+0x9ee>
  40a6f8:	2001      	movs	r0, #1
  40a6fa:	9b06      	ldr	r3, [sp, #24]
  40a6fc:	4403      	add	r3, r0
  40a6fe:	f013 031f 	ands.w	r3, r3, #31
  40a702:	f000 80a1 	beq.w	40a848 <_dtoa_r+0x5e0>
  40a706:	f1c3 0220 	rsb	r2, r3, #32
  40a70a:	2a04      	cmp	r2, #4
  40a70c:	f340 84b7 	ble.w	40b07e <_dtoa_r+0xe16>
  40a710:	9908      	ldr	r1, [sp, #32]
  40a712:	9a06      	ldr	r2, [sp, #24]
  40a714:	f1c3 031c 	rsb	r3, r3, #28
  40a718:	4419      	add	r1, r3
  40a71a:	441a      	add	r2, r3
  40a71c:	9108      	str	r1, [sp, #32]
  40a71e:	441d      	add	r5, r3
  40a720:	9206      	str	r2, [sp, #24]
  40a722:	9908      	ldr	r1, [sp, #32]
  40a724:	2900      	cmp	r1, #0
  40a726:	dd05      	ble.n	40a734 <_dtoa_r+0x4cc>
  40a728:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a72a:	9a08      	ldr	r2, [sp, #32]
  40a72c:	4620      	mov	r0, r4
  40a72e:	f001 fecb 	bl	40c4c8 <__lshift>
  40a732:	900a      	str	r0, [sp, #40]	; 0x28
  40a734:	9a06      	ldr	r2, [sp, #24]
  40a736:	2a00      	cmp	r2, #0
  40a738:	dd04      	ble.n	40a744 <_dtoa_r+0x4dc>
  40a73a:	4641      	mov	r1, r8
  40a73c:	4620      	mov	r0, r4
  40a73e:	f001 fec3 	bl	40c4c8 <__lshift>
  40a742:	4680      	mov	r8, r0
  40a744:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a746:	2b00      	cmp	r3, #0
  40a748:	f040 826a 	bne.w	40ac20 <_dtoa_r+0x9b8>
  40a74c:	f1b9 0f00 	cmp.w	r9, #0
  40a750:	f340 82a6 	ble.w	40aca0 <_dtoa_r+0xa38>
  40a754:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40a756:	2800      	cmp	r0, #0
  40a758:	f040 8088 	bne.w	40a86c <_dtoa_r+0x604>
  40a75c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a75e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40a760:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40a764:	e006      	b.n	40a774 <_dtoa_r+0x50c>
  40a766:	4639      	mov	r1, r7
  40a768:	4620      	mov	r0, r4
  40a76a:	220a      	movs	r2, #10
  40a76c:	2300      	movs	r3, #0
  40a76e:	f001 fd1d 	bl	40c1ac <__multadd>
  40a772:	4607      	mov	r7, r0
  40a774:	4638      	mov	r0, r7
  40a776:	4641      	mov	r1, r8
  40a778:	f7ff fcda 	bl	40a130 <quorem>
  40a77c:	3030      	adds	r0, #48	; 0x30
  40a77e:	f80b 0005 	strb.w	r0, [fp, r5]
  40a782:	3501      	adds	r5, #1
  40a784:	45a9      	cmp	r9, r5
  40a786:	dcee      	bgt.n	40a766 <_dtoa_r+0x4fe>
  40a788:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40a78c:	4682      	mov	sl, r0
  40a78e:	970a      	str	r7, [sp, #40]	; 0x28
  40a790:	f1b9 0f01 	cmp.w	r9, #1
  40a794:	bfac      	ite	ge
  40a796:	44cb      	addge	fp, r9
  40a798:	f10b 0b01 	addlt.w	fp, fp, #1
  40a79c:	2500      	movs	r5, #0
  40a79e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a7a0:	2201      	movs	r2, #1
  40a7a2:	4620      	mov	r0, r4
  40a7a4:	f001 fe90 	bl	40c4c8 <__lshift>
  40a7a8:	4641      	mov	r1, r8
  40a7aa:	900a      	str	r0, [sp, #40]	; 0x28
  40a7ac:	f001 feea 	bl	40c584 <__mcmp>
  40a7b0:	2800      	cmp	r0, #0
  40a7b2:	f340 8309 	ble.w	40adc8 <_dtoa_r+0xb60>
  40a7b6:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40a7ba:	9909      	ldr	r1, [sp, #36]	; 0x24
  40a7bc:	e005      	b.n	40a7ca <_dtoa_r+0x562>
  40a7be:	4299      	cmp	r1, r3
  40a7c0:	f000 828b 	beq.w	40acda <_dtoa_r+0xa72>
  40a7c4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40a7c8:	469b      	mov	fp, r3
  40a7ca:	2a39      	cmp	r2, #57	; 0x39
  40a7cc:	f10b 33ff 	add.w	r3, fp, #4294967295
  40a7d0:	d0f5      	beq.n	40a7be <_dtoa_r+0x556>
  40a7d2:	3201      	adds	r2, #1
  40a7d4:	701a      	strb	r2, [r3, #0]
  40a7d6:	4641      	mov	r1, r8
  40a7d8:	4620      	mov	r0, r4
  40a7da:	f001 fcdd 	bl	40c198 <_Bfree>
  40a7de:	2e00      	cmp	r6, #0
  40a7e0:	f43f af0f 	beq.w	40a602 <_dtoa_r+0x39a>
  40a7e4:	b12d      	cbz	r5, 40a7f2 <_dtoa_r+0x58a>
  40a7e6:	42b5      	cmp	r5, r6
  40a7e8:	d003      	beq.n	40a7f2 <_dtoa_r+0x58a>
  40a7ea:	4629      	mov	r1, r5
  40a7ec:	4620      	mov	r0, r4
  40a7ee:	f001 fcd3 	bl	40c198 <_Bfree>
  40a7f2:	4631      	mov	r1, r6
  40a7f4:	4620      	mov	r0, r4
  40a7f6:	f001 fccf 	bl	40c198 <_Bfree>
  40a7fa:	e702      	b.n	40a602 <_dtoa_r+0x39a>
  40a7fc:	2601      	movs	r6, #1
  40a7fe:	960e      	str	r6, [sp, #56]	; 0x38
  40a800:	e5ea      	b.n	40a3d8 <_dtoa_r+0x170>
  40a802:	9807      	ldr	r0, [sp, #28]
  40a804:	f7fc fc5e 	bl	4070c4 <__aeabi_i2d>
  40a808:	4632      	mov	r2, r6
  40a80a:	463b      	mov	r3, r7
  40a80c:	f003 ff74 	bl	40e6f8 <__aeabi_dcmpeq>
  40a810:	2800      	cmp	r0, #0
  40a812:	f47f adcd 	bne.w	40a3b0 <_dtoa_r+0x148>
  40a816:	9e07      	ldr	r6, [sp, #28]
  40a818:	3e01      	subs	r6, #1
  40a81a:	9607      	str	r6, [sp, #28]
  40a81c:	e5c8      	b.n	40a3b0 <_dtoa_r+0x148>
  40a81e:	9e07      	ldr	r6, [sp, #28]
  40a820:	9d08      	ldr	r5, [sp, #32]
  40a822:	1bad      	subs	r5, r5, r6
  40a824:	9508      	str	r5, [sp, #32]
  40a826:	4275      	negs	r5, r6
  40a828:	2600      	movs	r6, #0
  40a82a:	950c      	str	r5, [sp, #48]	; 0x30
  40a82c:	960d      	str	r6, [sp, #52]	; 0x34
  40a82e:	e5e5      	b.n	40a3fc <_dtoa_r+0x194>
  40a830:	426d      	negs	r5, r5
  40a832:	2600      	movs	r6, #0
  40a834:	9508      	str	r5, [sp, #32]
  40a836:	9606      	str	r6, [sp, #24]
  40a838:	e5d6      	b.n	40a3e8 <_dtoa_r+0x180>
  40a83a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40a83c:	9d08      	ldr	r5, [sp, #32]
  40a83e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40a840:	e714      	b.n	40a66c <_dtoa_r+0x404>
  40a842:	bf00      	nop
  40a844:	40240000 	.word	0x40240000
  40a848:	231c      	movs	r3, #28
  40a84a:	f8dd e020 	ldr.w	lr, [sp, #32]
  40a84e:	9806      	ldr	r0, [sp, #24]
  40a850:	449e      	add	lr, r3
  40a852:	4418      	add	r0, r3
  40a854:	f8cd e020 	str.w	lr, [sp, #32]
  40a858:	441d      	add	r5, r3
  40a85a:	9006      	str	r0, [sp, #24]
  40a85c:	e761      	b.n	40a722 <_dtoa_r+0x4ba>
  40a85e:	48a7      	ldr	r0, [pc, #668]	; (40aafc <_dtoa_r+0x894>)
  40a860:	1b40      	subs	r0, r0, r5
  40a862:	fa0a f000 	lsl.w	r0, sl, r0
  40a866:	e56f      	b.n	40a348 <_dtoa_r+0xe0>
  40a868:	900e      	str	r0, [sp, #56]	; 0x38
  40a86a:	e5b5      	b.n	40a3d8 <_dtoa_r+0x170>
  40a86c:	2d00      	cmp	r5, #0
  40a86e:	dd05      	ble.n	40a87c <_dtoa_r+0x614>
  40a870:	4631      	mov	r1, r6
  40a872:	462a      	mov	r2, r5
  40a874:	4620      	mov	r0, r4
  40a876:	f001 fe27 	bl	40c4c8 <__lshift>
  40a87a:	4606      	mov	r6, r0
  40a87c:	2f00      	cmp	r7, #0
  40a87e:	f040 82e9 	bne.w	40ae54 <_dtoa_r+0xbec>
  40a882:	4637      	mov	r7, r6
  40a884:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a886:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a888:	444d      	add	r5, r9
  40a88a:	9508      	str	r5, [sp, #32]
  40a88c:	f00a 0501 	and.w	r5, sl, #1
  40a890:	950b      	str	r5, [sp, #44]	; 0x2c
  40a892:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40a896:	1c45      	adds	r5, r0, #1
  40a898:	e00a      	b.n	40a8b0 <_dtoa_r+0x648>
  40a89a:	f001 fc87 	bl	40c1ac <__multadd>
  40a89e:	4639      	mov	r1, r7
  40a8a0:	4606      	mov	r6, r0
  40a8a2:	220a      	movs	r2, #10
  40a8a4:	4620      	mov	r0, r4
  40a8a6:	2300      	movs	r3, #0
  40a8a8:	f001 fc80 	bl	40c1ac <__multadd>
  40a8ac:	4607      	mov	r7, r0
  40a8ae:	3501      	adds	r5, #1
  40a8b0:	4641      	mov	r1, r8
  40a8b2:	4648      	mov	r0, r9
  40a8b4:	f7ff fc3c 	bl	40a130 <quorem>
  40a8b8:	4631      	mov	r1, r6
  40a8ba:	4683      	mov	fp, r0
  40a8bc:	4648      	mov	r0, r9
  40a8be:	f001 fe61 	bl	40c584 <__mcmp>
  40a8c2:	4641      	mov	r1, r8
  40a8c4:	9003      	str	r0, [sp, #12]
  40a8c6:	463a      	mov	r2, r7
  40a8c8:	4620      	mov	r0, r4
  40a8ca:	f001 fe7f 	bl	40c5cc <__mdiff>
  40a8ce:	68c2      	ldr	r2, [r0, #12]
  40a8d0:	1e69      	subs	r1, r5, #1
  40a8d2:	4603      	mov	r3, r0
  40a8d4:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40a8d8:	9106      	str	r1, [sp, #24]
  40a8da:	2a00      	cmp	r2, #0
  40a8dc:	f040 8193 	bne.w	40ac06 <_dtoa_r+0x99e>
  40a8e0:	4619      	mov	r1, r3
  40a8e2:	4648      	mov	r0, r9
  40a8e4:	9302      	str	r3, [sp, #8]
  40a8e6:	f001 fe4d 	bl	40c584 <__mcmp>
  40a8ea:	9b02      	ldr	r3, [sp, #8]
  40a8ec:	4602      	mov	r2, r0
  40a8ee:	4619      	mov	r1, r3
  40a8f0:	4620      	mov	r0, r4
  40a8f2:	9202      	str	r2, [sp, #8]
  40a8f4:	f001 fc50 	bl	40c198 <_Bfree>
  40a8f8:	9a02      	ldr	r2, [sp, #8]
  40a8fa:	b92a      	cbnz	r2, 40a908 <_dtoa_r+0x6a0>
  40a8fc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a8fe:	b91b      	cbnz	r3, 40a908 <_dtoa_r+0x6a0>
  40a900:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40a902:	2800      	cmp	r0, #0
  40a904:	f000 8393 	beq.w	40b02e <_dtoa_r+0xdc6>
  40a908:	9b03      	ldr	r3, [sp, #12]
  40a90a:	2b00      	cmp	r3, #0
  40a90c:	f2c0 8234 	blt.w	40ad78 <_dtoa_r+0xb10>
  40a910:	d105      	bne.n	40a91e <_dtoa_r+0x6b6>
  40a912:	9824      	ldr	r0, [sp, #144]	; 0x90
  40a914:	b918      	cbnz	r0, 40a91e <_dtoa_r+0x6b6>
  40a916:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a918:	2900      	cmp	r1, #0
  40a91a:	f000 822d 	beq.w	40ad78 <_dtoa_r+0xb10>
  40a91e:	2a00      	cmp	r2, #0
  40a920:	f300 82ac 	bgt.w	40ae7c <_dtoa_r+0xc14>
  40a924:	f8dd e020 	ldr.w	lr, [sp, #32]
  40a928:	f805 ac01 	strb.w	sl, [r5, #-1]
  40a92c:	4575      	cmp	r5, lr
  40a92e:	46ab      	mov	fp, r5
  40a930:	f000 82b4 	beq.w	40ae9c <_dtoa_r+0xc34>
  40a934:	4649      	mov	r1, r9
  40a936:	220a      	movs	r2, #10
  40a938:	2300      	movs	r3, #0
  40a93a:	4620      	mov	r0, r4
  40a93c:	f001 fc36 	bl	40c1ac <__multadd>
  40a940:	42be      	cmp	r6, r7
  40a942:	4681      	mov	r9, r0
  40a944:	4631      	mov	r1, r6
  40a946:	4620      	mov	r0, r4
  40a948:	f04f 020a 	mov.w	r2, #10
  40a94c:	f04f 0300 	mov.w	r3, #0
  40a950:	d1a3      	bne.n	40a89a <_dtoa_r+0x632>
  40a952:	f001 fc2b 	bl	40c1ac <__multadd>
  40a956:	4606      	mov	r6, r0
  40a958:	4607      	mov	r7, r0
  40a95a:	e7a8      	b.n	40a8ae <_dtoa_r+0x646>
  40a95c:	2600      	movs	r6, #0
  40a95e:	960b      	str	r6, [sp, #44]	; 0x2c
  40a960:	9e07      	ldr	r6, [sp, #28]
  40a962:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40a966:	44b6      	add	lr, r6
  40a968:	f10e 0901 	add.w	r9, lr, #1
  40a96c:	f1b9 0f00 	cmp.w	r9, #0
  40a970:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40a974:	464e      	mov	r6, r9
  40a976:	f340 8150 	ble.w	40ac1a <_dtoa_r+0x9b2>
  40a97a:	2100      	movs	r1, #0
  40a97c:	2e17      	cmp	r6, #23
  40a97e:	6461      	str	r1, [r4, #68]	; 0x44
  40a980:	d90a      	bls.n	40a998 <_dtoa_r+0x730>
  40a982:	2201      	movs	r2, #1
  40a984:	2304      	movs	r3, #4
  40a986:	005b      	lsls	r3, r3, #1
  40a988:	f103 0014 	add.w	r0, r3, #20
  40a98c:	42b0      	cmp	r0, r6
  40a98e:	4611      	mov	r1, r2
  40a990:	f102 0201 	add.w	r2, r2, #1
  40a994:	d9f7      	bls.n	40a986 <_dtoa_r+0x71e>
  40a996:	6461      	str	r1, [r4, #68]	; 0x44
  40a998:	4620      	mov	r0, r4
  40a99a:	f001 fbd7 	bl	40c14c <_Balloc>
  40a99e:	2e0e      	cmp	r6, #14
  40a9a0:	9009      	str	r0, [sp, #36]	; 0x24
  40a9a2:	6420      	str	r0, [r4, #64]	; 0x40
  40a9a4:	f63f ad6c 	bhi.w	40a480 <_dtoa_r+0x218>
  40a9a8:	2d00      	cmp	r5, #0
  40a9aa:	f43f ad69 	beq.w	40a480 <_dtoa_r+0x218>
  40a9ae:	9d07      	ldr	r5, [sp, #28]
  40a9b0:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40a9b4:	2d00      	cmp	r5, #0
  40a9b6:	f340 821c 	ble.w	40adf2 <_dtoa_r+0xb8a>
  40a9ba:	4b51      	ldr	r3, [pc, #324]	; (40ab00 <_dtoa_r+0x898>)
  40a9bc:	f005 020f 	and.w	r2, r5, #15
  40a9c0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40a9c4:	112d      	asrs	r5, r5, #4
  40a9c6:	e9d3 6700 	ldrd	r6, r7, [r3]
  40a9ca:	06eb      	lsls	r3, r5, #27
  40a9cc:	f140 81cd 	bpl.w	40ad6a <_dtoa_r+0xb02>
  40a9d0:	4b4c      	ldr	r3, [pc, #304]	; (40ab04 <_dtoa_r+0x89c>)
  40a9d2:	4650      	mov	r0, sl
  40a9d4:	4659      	mov	r1, fp
  40a9d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40a9da:	f7fc fd03 	bl	4073e4 <__aeabi_ddiv>
  40a9de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40a9e2:	f005 050f 	and.w	r5, r5, #15
  40a9e6:	f04f 0803 	mov.w	r8, #3
  40a9ea:	b18d      	cbz	r5, 40aa10 <_dtoa_r+0x7a8>
  40a9ec:	f8df a114 	ldr.w	sl, [pc, #276]	; 40ab04 <_dtoa_r+0x89c>
  40a9f0:	4630      	mov	r0, r6
  40a9f2:	4639      	mov	r1, r7
  40a9f4:	07ee      	lsls	r6, r5, #31
  40a9f6:	d505      	bpl.n	40aa04 <_dtoa_r+0x79c>
  40a9f8:	e9da 2300 	ldrd	r2, r3, [sl]
  40a9fc:	f108 0801 	add.w	r8, r8, #1
  40aa00:	f7fc fbc6 	bl	407190 <__aeabi_dmul>
  40aa04:	106d      	asrs	r5, r5, #1
  40aa06:	f10a 0a08 	add.w	sl, sl, #8
  40aa0a:	d1f3      	bne.n	40a9f4 <_dtoa_r+0x78c>
  40aa0c:	4606      	mov	r6, r0
  40aa0e:	460f      	mov	r7, r1
  40aa10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40aa14:	4632      	mov	r2, r6
  40aa16:	463b      	mov	r3, r7
  40aa18:	f7fc fce4 	bl	4073e4 <__aeabi_ddiv>
  40aa1c:	4682      	mov	sl, r0
  40aa1e:	468b      	mov	fp, r1
  40aa20:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40aa22:	b145      	cbz	r5, 40aa36 <_dtoa_r+0x7ce>
  40aa24:	4650      	mov	r0, sl
  40aa26:	4659      	mov	r1, fp
  40aa28:	2200      	movs	r2, #0
  40aa2a:	4b37      	ldr	r3, [pc, #220]	; (40ab08 <_dtoa_r+0x8a0>)
  40aa2c:	f003 fe6e 	bl	40e70c <__aeabi_dcmplt>
  40aa30:	2800      	cmp	r0, #0
  40aa32:	f040 82aa 	bne.w	40af8a <_dtoa_r+0xd22>
  40aa36:	4640      	mov	r0, r8
  40aa38:	f7fc fb44 	bl	4070c4 <__aeabi_i2d>
  40aa3c:	4652      	mov	r2, sl
  40aa3e:	465b      	mov	r3, fp
  40aa40:	f7fc fba6 	bl	407190 <__aeabi_dmul>
  40aa44:	2200      	movs	r2, #0
  40aa46:	4b31      	ldr	r3, [pc, #196]	; (40ab0c <_dtoa_r+0x8a4>)
  40aa48:	f7fc f9f0 	bl	406e2c <__adddf3>
  40aa4c:	4606      	mov	r6, r0
  40aa4e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40aa52:	f1b9 0f00 	cmp.w	r9, #0
  40aa56:	f000 815a 	beq.w	40ad0e <_dtoa_r+0xaa6>
  40aa5a:	9d07      	ldr	r5, [sp, #28]
  40aa5c:	46c8      	mov	r8, r9
  40aa5e:	9517      	str	r5, [sp, #92]	; 0x5c
  40aa60:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40aa62:	2d00      	cmp	r5, #0
  40aa64:	f000 8223 	beq.w	40aeae <_dtoa_r+0xc46>
  40aa68:	4b25      	ldr	r3, [pc, #148]	; (40ab00 <_dtoa_r+0x898>)
  40aa6a:	2000      	movs	r0, #0
  40aa6c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40aa70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40aa74:	4926      	ldr	r1, [pc, #152]	; (40ab10 <_dtoa_r+0x8a8>)
  40aa76:	f7fc fcb5 	bl	4073e4 <__aeabi_ddiv>
  40aa7a:	4632      	mov	r2, r6
  40aa7c:	463b      	mov	r3, r7
  40aa7e:	f7fc f9d3 	bl	406e28 <__aeabi_dsub>
  40aa82:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40aa86:	4659      	mov	r1, fp
  40aa88:	4650      	mov	r0, sl
  40aa8a:	f003 fe67 	bl	40e75c <__aeabi_d2iz>
  40aa8e:	4605      	mov	r5, r0
  40aa90:	f7fc fb18 	bl	4070c4 <__aeabi_i2d>
  40aa94:	4602      	mov	r2, r0
  40aa96:	460b      	mov	r3, r1
  40aa98:	4650      	mov	r0, sl
  40aa9a:	4659      	mov	r1, fp
  40aa9c:	f7fc f9c4 	bl	406e28 <__aeabi_dsub>
  40aaa0:	3530      	adds	r5, #48	; 0x30
  40aaa2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40aaa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40aaa8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40aaac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40aab0:	b2ed      	uxtb	r5, r5
  40aab2:	7035      	strb	r5, [r6, #0]
  40aab4:	f106 0b01 	add.w	fp, r6, #1
  40aab8:	f003 fe46 	bl	40e748 <__aeabi_dcmpgt>
  40aabc:	2800      	cmp	r0, #0
  40aabe:	f040 82ab 	bne.w	40b018 <_dtoa_r+0xdb0>
  40aac2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40aac6:	2000      	movs	r0, #0
  40aac8:	490f      	ldr	r1, [pc, #60]	; (40ab08 <_dtoa_r+0x8a0>)
  40aaca:	f7fc f9ad 	bl	406e28 <__aeabi_dsub>
  40aace:	4602      	mov	r2, r0
  40aad0:	460b      	mov	r3, r1
  40aad2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40aad6:	f003 fe37 	bl	40e748 <__aeabi_dcmpgt>
  40aada:	2800      	cmp	r0, #0
  40aadc:	f040 82a2 	bne.w	40b024 <_dtoa_r+0xdbc>
  40aae0:	f1b8 0f01 	cmp.w	r8, #1
  40aae4:	f340 8181 	ble.w	40adea <_dtoa_r+0xb82>
  40aae8:	44b0      	add	r8, r6
  40aaea:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40aaee:	46a2      	mov	sl, r4
  40aaf0:	46c1      	mov	r9, r8
  40aaf2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40aaf6:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40aafa:	e019      	b.n	40ab30 <_dtoa_r+0x8c8>
  40aafc:	fffffbee 	.word	0xfffffbee
  40ab00:	0040f780 	.word	0x0040f780
  40ab04:	0040f848 	.word	0x0040f848
  40ab08:	3ff00000 	.word	0x3ff00000
  40ab0c:	401c0000 	.word	0x401c0000
  40ab10:	3fe00000 	.word	0x3fe00000
  40ab14:	2000      	movs	r0, #0
  40ab16:	49a8      	ldr	r1, [pc, #672]	; (40adb8 <_dtoa_r+0xb50>)
  40ab18:	f7fc f986 	bl	406e28 <__aeabi_dsub>
  40ab1c:	4622      	mov	r2, r4
  40ab1e:	462b      	mov	r3, r5
  40ab20:	f003 fdf4 	bl	40e70c <__aeabi_dcmplt>
  40ab24:	2800      	cmp	r0, #0
  40ab26:	f040 827b 	bne.w	40b020 <_dtoa_r+0xdb8>
  40ab2a:	45cb      	cmp	fp, r9
  40ab2c:	f000 815a 	beq.w	40ade4 <_dtoa_r+0xb7c>
  40ab30:	4620      	mov	r0, r4
  40ab32:	4629      	mov	r1, r5
  40ab34:	2200      	movs	r2, #0
  40ab36:	4ba1      	ldr	r3, [pc, #644]	; (40adbc <_dtoa_r+0xb54>)
  40ab38:	f7fc fb2a 	bl	407190 <__aeabi_dmul>
  40ab3c:	2200      	movs	r2, #0
  40ab3e:	4b9f      	ldr	r3, [pc, #636]	; (40adbc <_dtoa_r+0xb54>)
  40ab40:	4604      	mov	r4, r0
  40ab42:	460d      	mov	r5, r1
  40ab44:	4630      	mov	r0, r6
  40ab46:	4639      	mov	r1, r7
  40ab48:	f7fc fb22 	bl	407190 <__aeabi_dmul>
  40ab4c:	460f      	mov	r7, r1
  40ab4e:	4606      	mov	r6, r0
  40ab50:	f003 fe04 	bl	40e75c <__aeabi_d2iz>
  40ab54:	4680      	mov	r8, r0
  40ab56:	f7fc fab5 	bl	4070c4 <__aeabi_i2d>
  40ab5a:	4602      	mov	r2, r0
  40ab5c:	460b      	mov	r3, r1
  40ab5e:	4630      	mov	r0, r6
  40ab60:	4639      	mov	r1, r7
  40ab62:	f7fc f961 	bl	406e28 <__aeabi_dsub>
  40ab66:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40ab6a:	fa5f f888 	uxtb.w	r8, r8
  40ab6e:	4622      	mov	r2, r4
  40ab70:	462b      	mov	r3, r5
  40ab72:	f80b 8b01 	strb.w	r8, [fp], #1
  40ab76:	4606      	mov	r6, r0
  40ab78:	460f      	mov	r7, r1
  40ab7a:	f003 fdc7 	bl	40e70c <__aeabi_dcmplt>
  40ab7e:	4632      	mov	r2, r6
  40ab80:	463b      	mov	r3, r7
  40ab82:	2800      	cmp	r0, #0
  40ab84:	d0c6      	beq.n	40ab14 <_dtoa_r+0x8ac>
  40ab86:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40ab88:	4654      	mov	r4, sl
  40ab8a:	9607      	str	r6, [sp, #28]
  40ab8c:	e539      	b.n	40a602 <_dtoa_r+0x39a>
  40ab8e:	2600      	movs	r6, #0
  40ab90:	960b      	str	r6, [sp, #44]	; 0x2c
  40ab92:	9825      	ldr	r0, [sp, #148]	; 0x94
  40ab94:	2800      	cmp	r0, #0
  40ab96:	dd3c      	ble.n	40ac12 <_dtoa_r+0x9aa>
  40ab98:	4606      	mov	r6, r0
  40ab9a:	900f      	str	r0, [sp, #60]	; 0x3c
  40ab9c:	4681      	mov	r9, r0
  40ab9e:	e6ec      	b.n	40a97a <_dtoa_r+0x712>
  40aba0:	2601      	movs	r6, #1
  40aba2:	960b      	str	r6, [sp, #44]	; 0x2c
  40aba4:	e7f5      	b.n	40ab92 <_dtoa_r+0x92a>
  40aba6:	f1b9 0f00 	cmp.w	r9, #0
  40abaa:	f73f ac7c 	bgt.w	40a4a6 <_dtoa_r+0x23e>
  40abae:	f040 80c6 	bne.w	40ad3e <_dtoa_r+0xad6>
  40abb2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40abb6:	2200      	movs	r2, #0
  40abb8:	4b81      	ldr	r3, [pc, #516]	; (40adc0 <_dtoa_r+0xb58>)
  40abba:	f7fc fae9 	bl	407190 <__aeabi_dmul>
  40abbe:	4652      	mov	r2, sl
  40abc0:	465b      	mov	r3, fp
  40abc2:	f003 fdb7 	bl	40e734 <__aeabi_dcmpge>
  40abc6:	46c8      	mov	r8, r9
  40abc8:	464e      	mov	r6, r9
  40abca:	2800      	cmp	r0, #0
  40abcc:	d07c      	beq.n	40acc8 <_dtoa_r+0xa60>
  40abce:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40abd0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40abd4:	43ed      	mvns	r5, r5
  40abd6:	9507      	str	r5, [sp, #28]
  40abd8:	4641      	mov	r1, r8
  40abda:	4620      	mov	r0, r4
  40abdc:	f001 fadc 	bl	40c198 <_Bfree>
  40abe0:	2e00      	cmp	r6, #0
  40abe2:	f47f ae06 	bne.w	40a7f2 <_dtoa_r+0x58a>
  40abe6:	e50c      	b.n	40a602 <_dtoa_r+0x39a>
  40abe8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40abea:	4620      	mov	r0, r4
  40abec:	f001 fc1e 	bl	40c42c <__pow5mult>
  40abf0:	900a      	str	r0, [sp, #40]	; 0x28
  40abf2:	e56a      	b.n	40a6ca <_dtoa_r+0x462>
  40abf4:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40abf6:	2d00      	cmp	r5, #0
  40abf8:	f000 81b8 	beq.w	40af6c <_dtoa_r+0xd04>
  40abfc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40ac00:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ac02:	9d08      	ldr	r5, [sp, #32]
  40ac04:	e527      	b.n	40a656 <_dtoa_r+0x3ee>
  40ac06:	4601      	mov	r1, r0
  40ac08:	4620      	mov	r0, r4
  40ac0a:	f001 fac5 	bl	40c198 <_Bfree>
  40ac0e:	2201      	movs	r2, #1
  40ac10:	e67a      	b.n	40a908 <_dtoa_r+0x6a0>
  40ac12:	2601      	movs	r6, #1
  40ac14:	9625      	str	r6, [sp, #148]	; 0x94
  40ac16:	960f      	str	r6, [sp, #60]	; 0x3c
  40ac18:	46b1      	mov	r9, r6
  40ac1a:	2100      	movs	r1, #0
  40ac1c:	6461      	str	r1, [r4, #68]	; 0x44
  40ac1e:	e6bb      	b.n	40a998 <_dtoa_r+0x730>
  40ac20:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ac22:	4641      	mov	r1, r8
  40ac24:	f001 fcae 	bl	40c584 <__mcmp>
  40ac28:	2800      	cmp	r0, #0
  40ac2a:	f6bf ad8f 	bge.w	40a74c <_dtoa_r+0x4e4>
  40ac2e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40ac32:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ac34:	f10e 3eff 	add.w	lr, lr, #4294967295
  40ac38:	4620      	mov	r0, r4
  40ac3a:	220a      	movs	r2, #10
  40ac3c:	2300      	movs	r3, #0
  40ac3e:	f8cd e01c 	str.w	lr, [sp, #28]
  40ac42:	f001 fab3 	bl	40c1ac <__multadd>
  40ac46:	900a      	str	r0, [sp, #40]	; 0x28
  40ac48:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40ac4a:	2800      	cmp	r0, #0
  40ac4c:	f040 8209 	bne.w	40b062 <_dtoa_r+0xdfa>
  40ac50:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40ac54:	e57a      	b.n	40a74c <_dtoa_r+0x4e4>
  40ac56:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40ac5a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40ac5e:	6918      	ldr	r0, [r3, #16]
  40ac60:	f001 faee 	bl	40c240 <__hi0bits>
  40ac64:	f1c0 0020 	rsb	r0, r0, #32
  40ac68:	e547      	b.n	40a6fa <_dtoa_r+0x492>
  40ac6a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ac6c:	f7ff bb2c 	b.w	40a2c8 <_dtoa_r+0x60>
  40ac70:	f1ba 0f00 	cmp.w	sl, #0
  40ac74:	f47f ad3b 	bne.w	40a6ee <_dtoa_r+0x486>
  40ac78:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ac7c:	2b00      	cmp	r3, #0
  40ac7e:	f040 817c 	bne.w	40af7a <_dtoa_r+0xd12>
  40ac82:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40ac86:	0d3f      	lsrs	r7, r7, #20
  40ac88:	053f      	lsls	r7, r7, #20
  40ac8a:	2f00      	cmp	r7, #0
  40ac8c:	f43f ad30 	beq.w	40a6f0 <_dtoa_r+0x488>
  40ac90:	9a08      	ldr	r2, [sp, #32]
  40ac92:	9b06      	ldr	r3, [sp, #24]
  40ac94:	3201      	adds	r2, #1
  40ac96:	3301      	adds	r3, #1
  40ac98:	9208      	str	r2, [sp, #32]
  40ac9a:	9306      	str	r3, [sp, #24]
  40ac9c:	2701      	movs	r7, #1
  40ac9e:	e527      	b.n	40a6f0 <_dtoa_r+0x488>
  40aca0:	9924      	ldr	r1, [sp, #144]	; 0x90
  40aca2:	2902      	cmp	r1, #2
  40aca4:	f77f ad56 	ble.w	40a754 <_dtoa_r+0x4ec>
  40aca8:	f1b9 0f00 	cmp.w	r9, #0
  40acac:	d18f      	bne.n	40abce <_dtoa_r+0x966>
  40acae:	4641      	mov	r1, r8
  40acb0:	464b      	mov	r3, r9
  40acb2:	2205      	movs	r2, #5
  40acb4:	4620      	mov	r0, r4
  40acb6:	f001 fa79 	bl	40c1ac <__multadd>
  40acba:	4680      	mov	r8, r0
  40acbc:	4641      	mov	r1, r8
  40acbe:	980a      	ldr	r0, [sp, #40]	; 0x28
  40acc0:	f001 fc60 	bl	40c584 <__mcmp>
  40acc4:	2800      	cmp	r0, #0
  40acc6:	dd82      	ble.n	40abce <_dtoa_r+0x966>
  40acc8:	9d07      	ldr	r5, [sp, #28]
  40acca:	2331      	movs	r3, #49	; 0x31
  40accc:	3501      	adds	r5, #1
  40acce:	9507      	str	r5, [sp, #28]
  40acd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40acd2:	702b      	strb	r3, [r5, #0]
  40acd4:	f105 0b01 	add.w	fp, r5, #1
  40acd8:	e77e      	b.n	40abd8 <_dtoa_r+0x970>
  40acda:	9807      	ldr	r0, [sp, #28]
  40acdc:	9909      	ldr	r1, [sp, #36]	; 0x24
  40acde:	2331      	movs	r3, #49	; 0x31
  40ace0:	3001      	adds	r0, #1
  40ace2:	9007      	str	r0, [sp, #28]
  40ace4:	700b      	strb	r3, [r1, #0]
  40ace6:	e576      	b.n	40a7d6 <_dtoa_r+0x56e>
  40ace8:	46a3      	mov	fp, r4
  40acea:	9c03      	ldr	r4, [sp, #12]
  40acec:	e489      	b.n	40a602 <_dtoa_r+0x39a>
  40acee:	4640      	mov	r0, r8
  40acf0:	f7fc f9e8 	bl	4070c4 <__aeabi_i2d>
  40acf4:	4602      	mov	r2, r0
  40acf6:	460b      	mov	r3, r1
  40acf8:	4650      	mov	r0, sl
  40acfa:	4659      	mov	r1, fp
  40acfc:	f7fc fa48 	bl	407190 <__aeabi_dmul>
  40ad00:	2200      	movs	r2, #0
  40ad02:	4b30      	ldr	r3, [pc, #192]	; (40adc4 <_dtoa_r+0xb5c>)
  40ad04:	f7fc f892 	bl	406e2c <__adddf3>
  40ad08:	4606      	mov	r6, r0
  40ad0a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40ad0e:	4650      	mov	r0, sl
  40ad10:	4659      	mov	r1, fp
  40ad12:	2200      	movs	r2, #0
  40ad14:	4b2a      	ldr	r3, [pc, #168]	; (40adc0 <_dtoa_r+0xb58>)
  40ad16:	f7fc f887 	bl	406e28 <__aeabi_dsub>
  40ad1a:	4632      	mov	r2, r6
  40ad1c:	463b      	mov	r3, r7
  40ad1e:	4682      	mov	sl, r0
  40ad20:	468b      	mov	fp, r1
  40ad22:	f003 fd11 	bl	40e748 <__aeabi_dcmpgt>
  40ad26:	2800      	cmp	r0, #0
  40ad28:	f040 80bd 	bne.w	40aea6 <_dtoa_r+0xc3e>
  40ad2c:	4632      	mov	r2, r6
  40ad2e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40ad32:	4650      	mov	r0, sl
  40ad34:	4659      	mov	r1, fp
  40ad36:	f003 fce9 	bl	40e70c <__aeabi_dcmplt>
  40ad3a:	2800      	cmp	r0, #0
  40ad3c:	d055      	beq.n	40adea <_dtoa_r+0xb82>
  40ad3e:	f04f 0800 	mov.w	r8, #0
  40ad42:	4646      	mov	r6, r8
  40ad44:	e743      	b.n	40abce <_dtoa_r+0x966>
  40ad46:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ad48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40ad4a:	4620      	mov	r0, r4
  40ad4c:	f001 fb6e 	bl	40c42c <__pow5mult>
  40ad50:	900a      	str	r0, [sp, #40]	; 0x28
  40ad52:	e4ba      	b.n	40a6ca <_dtoa_r+0x462>
  40ad54:	2601      	movs	r6, #1
  40ad56:	960b      	str	r6, [sp, #44]	; 0x2c
  40ad58:	e602      	b.n	40a960 <_dtoa_r+0x6f8>
  40ad5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40ad5c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40ad5e:	1b7b      	subs	r3, r7, r5
  40ad60:	441e      	add	r6, r3
  40ad62:	970c      	str	r7, [sp, #48]	; 0x30
  40ad64:	960d      	str	r6, [sp, #52]	; 0x34
  40ad66:	2700      	movs	r7, #0
  40ad68:	e46f      	b.n	40a64a <_dtoa_r+0x3e2>
  40ad6a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40ad6e:	f04f 0802 	mov.w	r8, #2
  40ad72:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40ad76:	e638      	b.n	40a9ea <_dtoa_r+0x782>
  40ad78:	2a00      	cmp	r2, #0
  40ad7a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ad7e:	46d9      	mov	r9, fp
  40ad80:	dd11      	ble.n	40ada6 <_dtoa_r+0xb3e>
  40ad82:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ad84:	2201      	movs	r2, #1
  40ad86:	4620      	mov	r0, r4
  40ad88:	f001 fb9e 	bl	40c4c8 <__lshift>
  40ad8c:	4641      	mov	r1, r8
  40ad8e:	900a      	str	r0, [sp, #40]	; 0x28
  40ad90:	f001 fbf8 	bl	40c584 <__mcmp>
  40ad94:	2800      	cmp	r0, #0
  40ad96:	f340 815d 	ble.w	40b054 <_dtoa_r+0xdec>
  40ad9a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40ad9e:	f000 811b 	beq.w	40afd8 <_dtoa_r+0xd70>
  40ada2:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40ada6:	9b06      	ldr	r3, [sp, #24]
  40ada8:	4635      	mov	r5, r6
  40adaa:	f883 a000 	strb.w	sl, [r3]
  40adae:	f103 0b01 	add.w	fp, r3, #1
  40adb2:	463e      	mov	r6, r7
  40adb4:	e50f      	b.n	40a7d6 <_dtoa_r+0x56e>
  40adb6:	bf00      	nop
  40adb8:	3ff00000 	.word	0x3ff00000
  40adbc:	40240000 	.word	0x40240000
  40adc0:	40140000 	.word	0x40140000
  40adc4:	401c0000 	.word	0x401c0000
  40adc8:	d103      	bne.n	40add2 <_dtoa_r+0xb6a>
  40adca:	f01a 0f01 	tst.w	sl, #1
  40adce:	f47f acf2 	bne.w	40a7b6 <_dtoa_r+0x54e>
  40add2:	465b      	mov	r3, fp
  40add4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40add8:	469b      	mov	fp, r3
  40adda:	2a30      	cmp	r2, #48	; 0x30
  40addc:	f103 33ff 	add.w	r3, r3, #4294967295
  40ade0:	d0f8      	beq.n	40add4 <_dtoa_r+0xb6c>
  40ade2:	e4f8      	b.n	40a7d6 <_dtoa_r+0x56e>
  40ade4:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40ade8:	4654      	mov	r4, sl
  40adea:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40adee:	f7ff bb47 	b.w	40a480 <_dtoa_r+0x218>
  40adf2:	9e07      	ldr	r6, [sp, #28]
  40adf4:	4275      	negs	r5, r6
  40adf6:	2d00      	cmp	r5, #0
  40adf8:	f000 80c2 	beq.w	40af80 <_dtoa_r+0xd18>
  40adfc:	4ba3      	ldr	r3, [pc, #652]	; (40b08c <_dtoa_r+0xe24>)
  40adfe:	f005 020f 	and.w	r2, r5, #15
  40ae02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40ae06:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ae0a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40ae0e:	f7fc f9bf 	bl	407190 <__aeabi_dmul>
  40ae12:	112d      	asrs	r5, r5, #4
  40ae14:	4682      	mov	sl, r0
  40ae16:	468b      	mov	fp, r1
  40ae18:	f000 812e 	beq.w	40b078 <_dtoa_r+0xe10>
  40ae1c:	4e9c      	ldr	r6, [pc, #624]	; (40b090 <_dtoa_r+0xe28>)
  40ae1e:	f04f 0802 	mov.w	r8, #2
  40ae22:	07ea      	lsls	r2, r5, #31
  40ae24:	d505      	bpl.n	40ae32 <_dtoa_r+0xbca>
  40ae26:	e9d6 2300 	ldrd	r2, r3, [r6]
  40ae2a:	f108 0801 	add.w	r8, r8, #1
  40ae2e:	f7fc f9af 	bl	407190 <__aeabi_dmul>
  40ae32:	106d      	asrs	r5, r5, #1
  40ae34:	f106 0608 	add.w	r6, r6, #8
  40ae38:	d1f3      	bne.n	40ae22 <_dtoa_r+0xbba>
  40ae3a:	4682      	mov	sl, r0
  40ae3c:	468b      	mov	fp, r1
  40ae3e:	e5ef      	b.n	40aa20 <_dtoa_r+0x7b8>
  40ae40:	9e07      	ldr	r6, [sp, #28]
  40ae42:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ae44:	2230      	movs	r2, #48	; 0x30
  40ae46:	702a      	strb	r2, [r5, #0]
  40ae48:	3601      	adds	r6, #1
  40ae4a:	2231      	movs	r2, #49	; 0x31
  40ae4c:	9607      	str	r6, [sp, #28]
  40ae4e:	701a      	strb	r2, [r3, #0]
  40ae50:	f7ff bbd7 	b.w	40a602 <_dtoa_r+0x39a>
  40ae54:	6871      	ldr	r1, [r6, #4]
  40ae56:	4620      	mov	r0, r4
  40ae58:	f001 f978 	bl	40c14c <_Balloc>
  40ae5c:	6933      	ldr	r3, [r6, #16]
  40ae5e:	4605      	mov	r5, r0
  40ae60:	1c9a      	adds	r2, r3, #2
  40ae62:	0092      	lsls	r2, r2, #2
  40ae64:	f106 010c 	add.w	r1, r6, #12
  40ae68:	300c      	adds	r0, #12
  40ae6a:	f7fc fd71 	bl	407950 <memcpy>
  40ae6e:	4620      	mov	r0, r4
  40ae70:	4629      	mov	r1, r5
  40ae72:	2201      	movs	r2, #1
  40ae74:	f001 fb28 	bl	40c4c8 <__lshift>
  40ae78:	4607      	mov	r7, r0
  40ae7a:	e503      	b.n	40a884 <_dtoa_r+0x61c>
  40ae7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40ae80:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ae84:	f000 80a8 	beq.w	40afd8 <_dtoa_r+0xd70>
  40ae88:	9d06      	ldr	r5, [sp, #24]
  40ae8a:	f10a 0301 	add.w	r3, sl, #1
  40ae8e:	702b      	strb	r3, [r5, #0]
  40ae90:	4635      	mov	r5, r6
  40ae92:	9e06      	ldr	r6, [sp, #24]
  40ae94:	f106 0b01 	add.w	fp, r6, #1
  40ae98:	463e      	mov	r6, r7
  40ae9a:	e49c      	b.n	40a7d6 <_dtoa_r+0x56e>
  40ae9c:	4635      	mov	r5, r6
  40ae9e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40aea2:	463e      	mov	r6, r7
  40aea4:	e47b      	b.n	40a79e <_dtoa_r+0x536>
  40aea6:	f04f 0800 	mov.w	r8, #0
  40aeaa:	4646      	mov	r6, r8
  40aeac:	e70c      	b.n	40acc8 <_dtoa_r+0xa60>
  40aeae:	4977      	ldr	r1, [pc, #476]	; (40b08c <_dtoa_r+0xe24>)
  40aeb0:	f108 35ff 	add.w	r5, r8, #4294967295
  40aeb4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40aeb8:	4632      	mov	r2, r6
  40aeba:	463b      	mov	r3, r7
  40aebc:	e9d1 0100 	ldrd	r0, r1, [r1]
  40aec0:	9510      	str	r5, [sp, #64]	; 0x40
  40aec2:	f7fc f965 	bl	407190 <__aeabi_dmul>
  40aec6:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40aeca:	4659      	mov	r1, fp
  40aecc:	4650      	mov	r0, sl
  40aece:	f003 fc45 	bl	40e75c <__aeabi_d2iz>
  40aed2:	4605      	mov	r5, r0
  40aed4:	f7fc f8f6 	bl	4070c4 <__aeabi_i2d>
  40aed8:	4602      	mov	r2, r0
  40aeda:	460b      	mov	r3, r1
  40aedc:	4650      	mov	r0, sl
  40aede:	4659      	mov	r1, fp
  40aee0:	f7fb ffa2 	bl	406e28 <__aeabi_dsub>
  40aee4:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40aee8:	3530      	adds	r5, #48	; 0x30
  40aeea:	f1b8 0f01 	cmp.w	r8, #1
  40aeee:	4606      	mov	r6, r0
  40aef0:	460f      	mov	r7, r1
  40aef2:	f88e 5000 	strb.w	r5, [lr]
  40aef6:	f10e 0b01 	add.w	fp, lr, #1
  40aefa:	d01e      	beq.n	40af3a <_dtoa_r+0xcd2>
  40aefc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40aefe:	1e6b      	subs	r3, r5, #1
  40af00:	eb03 0a08 	add.w	sl, r3, r8
  40af04:	2200      	movs	r2, #0
  40af06:	4b63      	ldr	r3, [pc, #396]	; (40b094 <_dtoa_r+0xe2c>)
  40af08:	f7fc f942 	bl	407190 <__aeabi_dmul>
  40af0c:	460f      	mov	r7, r1
  40af0e:	4606      	mov	r6, r0
  40af10:	f003 fc24 	bl	40e75c <__aeabi_d2iz>
  40af14:	4680      	mov	r8, r0
  40af16:	f7fc f8d5 	bl	4070c4 <__aeabi_i2d>
  40af1a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40af1e:	4602      	mov	r2, r0
  40af20:	460b      	mov	r3, r1
  40af22:	4630      	mov	r0, r6
  40af24:	4639      	mov	r1, r7
  40af26:	f7fb ff7f 	bl	406e28 <__aeabi_dsub>
  40af2a:	f805 8f01 	strb.w	r8, [r5, #1]!
  40af2e:	4555      	cmp	r5, sl
  40af30:	d1e8      	bne.n	40af04 <_dtoa_r+0xc9c>
  40af32:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40af34:	4606      	mov	r6, r0
  40af36:	460f      	mov	r7, r1
  40af38:	44ab      	add	fp, r5
  40af3a:	2200      	movs	r2, #0
  40af3c:	4b56      	ldr	r3, [pc, #344]	; (40b098 <_dtoa_r+0xe30>)
  40af3e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40af42:	f7fb ff73 	bl	406e2c <__adddf3>
  40af46:	4632      	mov	r2, r6
  40af48:	463b      	mov	r3, r7
  40af4a:	f003 fbdf 	bl	40e70c <__aeabi_dcmplt>
  40af4e:	2800      	cmp	r0, #0
  40af50:	d04d      	beq.n	40afee <_dtoa_r+0xd86>
  40af52:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40af54:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40af56:	9607      	str	r6, [sp, #28]
  40af58:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40af5c:	f7ff bb4a 	b.w	40a5f4 <_dtoa_r+0x38c>
  40af60:	9e08      	ldr	r6, [sp, #32]
  40af62:	2300      	movs	r3, #0
  40af64:	ebc9 0506 	rsb	r5, r9, r6
  40af68:	f7ff bb75 	b.w	40a656 <_dtoa_r+0x3ee>
  40af6c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40af6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40af70:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40af74:	9d08      	ldr	r5, [sp, #32]
  40af76:	f7ff bb6e 	b.w	40a656 <_dtoa_r+0x3ee>
  40af7a:	4657      	mov	r7, sl
  40af7c:	f7ff bbb8 	b.w	40a6f0 <_dtoa_r+0x488>
  40af80:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40af84:	f04f 0802 	mov.w	r8, #2
  40af88:	e54a      	b.n	40aa20 <_dtoa_r+0x7b8>
  40af8a:	f1b9 0f00 	cmp.w	r9, #0
  40af8e:	f43f aeae 	beq.w	40acee <_dtoa_r+0xa86>
  40af92:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40af94:	2e00      	cmp	r6, #0
  40af96:	f77f af28 	ble.w	40adea <_dtoa_r+0xb82>
  40af9a:	2200      	movs	r2, #0
  40af9c:	4b3d      	ldr	r3, [pc, #244]	; (40b094 <_dtoa_r+0xe2c>)
  40af9e:	4650      	mov	r0, sl
  40afa0:	4659      	mov	r1, fp
  40afa2:	f7fc f8f5 	bl	407190 <__aeabi_dmul>
  40afa6:	4682      	mov	sl, r0
  40afa8:	f108 0001 	add.w	r0, r8, #1
  40afac:	468b      	mov	fp, r1
  40afae:	f7fc f889 	bl	4070c4 <__aeabi_i2d>
  40afb2:	4602      	mov	r2, r0
  40afb4:	460b      	mov	r3, r1
  40afb6:	4650      	mov	r0, sl
  40afb8:	4659      	mov	r1, fp
  40afba:	f7fc f8e9 	bl	407190 <__aeabi_dmul>
  40afbe:	2200      	movs	r2, #0
  40afc0:	4b36      	ldr	r3, [pc, #216]	; (40b09c <_dtoa_r+0xe34>)
  40afc2:	f7fb ff33 	bl	406e2c <__adddf3>
  40afc6:	9d07      	ldr	r5, [sp, #28]
  40afc8:	4606      	mov	r6, r0
  40afca:	3d01      	subs	r5, #1
  40afcc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40afd0:	9517      	str	r5, [sp, #92]	; 0x5c
  40afd2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40afd6:	e543      	b.n	40aa60 <_dtoa_r+0x7f8>
  40afd8:	4635      	mov	r5, r6
  40afda:	9b06      	ldr	r3, [sp, #24]
  40afdc:	9e06      	ldr	r6, [sp, #24]
  40afde:	2239      	movs	r2, #57	; 0x39
  40afe0:	7032      	strb	r2, [r6, #0]
  40afe2:	f103 0b01 	add.w	fp, r3, #1
  40afe6:	463e      	mov	r6, r7
  40afe8:	9909      	ldr	r1, [sp, #36]	; 0x24
  40afea:	f7ff bbee 	b.w	40a7ca <_dtoa_r+0x562>
  40afee:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40aff2:	2000      	movs	r0, #0
  40aff4:	4928      	ldr	r1, [pc, #160]	; (40b098 <_dtoa_r+0xe30>)
  40aff6:	f7fb ff17 	bl	406e28 <__aeabi_dsub>
  40affa:	4632      	mov	r2, r6
  40affc:	463b      	mov	r3, r7
  40affe:	f003 fba3 	bl	40e748 <__aeabi_dcmpgt>
  40b002:	2800      	cmp	r0, #0
  40b004:	f43f aef1 	beq.w	40adea <_dtoa_r+0xb82>
  40b008:	465b      	mov	r3, fp
  40b00a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b00e:	469b      	mov	fp, r3
  40b010:	2a30      	cmp	r2, #48	; 0x30
  40b012:	f103 33ff 	add.w	r3, r3, #4294967295
  40b016:	d0f8      	beq.n	40b00a <_dtoa_r+0xda2>
  40b018:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40b01a:	9507      	str	r5, [sp, #28]
  40b01c:	f7ff baf1 	b.w	40a602 <_dtoa_r+0x39a>
  40b020:	4645      	mov	r5, r8
  40b022:	4654      	mov	r4, sl
  40b024:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b026:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b028:	9607      	str	r6, [sp, #28]
  40b02a:	f7ff bae3 	b.w	40a5f4 <_dtoa_r+0x38c>
  40b02e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b032:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b036:	d0cf      	beq.n	40afd8 <_dtoa_r+0xd70>
  40b038:	9b03      	ldr	r3, [sp, #12]
  40b03a:	4635      	mov	r5, r6
  40b03c:	2b00      	cmp	r3, #0
  40b03e:	9e06      	ldr	r6, [sp, #24]
  40b040:	bfc8      	it	gt
  40b042:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40b046:	f886 a000 	strb.w	sl, [r6]
  40b04a:	f106 0b01 	add.w	fp, r6, #1
  40b04e:	463e      	mov	r6, r7
  40b050:	f7ff bbc1 	b.w	40a7d6 <_dtoa_r+0x56e>
  40b054:	f47f aea7 	bne.w	40ada6 <_dtoa_r+0xb3e>
  40b058:	f01a 0f01 	tst.w	sl, #1
  40b05c:	f43f aea3 	beq.w	40ada6 <_dtoa_r+0xb3e>
  40b060:	e69b      	b.n	40ad9a <_dtoa_r+0xb32>
  40b062:	4631      	mov	r1, r6
  40b064:	4620      	mov	r0, r4
  40b066:	220a      	movs	r2, #10
  40b068:	2300      	movs	r3, #0
  40b06a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b06e:	f001 f89d 	bl	40c1ac <__multadd>
  40b072:	4606      	mov	r6, r0
  40b074:	f7ff bb6a 	b.w	40a74c <_dtoa_r+0x4e4>
  40b078:	f04f 0802 	mov.w	r8, #2
  40b07c:	e4d0      	b.n	40aa20 <_dtoa_r+0x7b8>
  40b07e:	f43f ab50 	beq.w	40a722 <_dtoa_r+0x4ba>
  40b082:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40b086:	f7ff bbe0 	b.w	40a84a <_dtoa_r+0x5e2>
  40b08a:	bf00      	nop
  40b08c:	0040f780 	.word	0x0040f780
  40b090:	0040f848 	.word	0x0040f848
  40b094:	40240000 	.word	0x40240000
  40b098:	3fe00000 	.word	0x3fe00000
  40b09c:	401c0000 	.word	0x401c0000

0040b0a0 <__sflush_r>:
  40b0a0:	898b      	ldrh	r3, [r1, #12]
  40b0a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b0a6:	b29a      	uxth	r2, r3
  40b0a8:	460d      	mov	r5, r1
  40b0aa:	0711      	lsls	r1, r2, #28
  40b0ac:	4680      	mov	r8, r0
  40b0ae:	d43c      	bmi.n	40b12a <__sflush_r+0x8a>
  40b0b0:	686a      	ldr	r2, [r5, #4]
  40b0b2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b0b6:	2a00      	cmp	r2, #0
  40b0b8:	81ab      	strh	r3, [r5, #12]
  40b0ba:	dd59      	ble.n	40b170 <__sflush_r+0xd0>
  40b0bc:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b0be:	2c00      	cmp	r4, #0
  40b0c0:	d04b      	beq.n	40b15a <__sflush_r+0xba>
  40b0c2:	b29b      	uxth	r3, r3
  40b0c4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40b0c8:	2100      	movs	r1, #0
  40b0ca:	b292      	uxth	r2, r2
  40b0cc:	f8d8 6000 	ldr.w	r6, [r8]
  40b0d0:	f8c8 1000 	str.w	r1, [r8]
  40b0d4:	2a00      	cmp	r2, #0
  40b0d6:	d04f      	beq.n	40b178 <__sflush_r+0xd8>
  40b0d8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40b0da:	075f      	lsls	r7, r3, #29
  40b0dc:	d505      	bpl.n	40b0ea <__sflush_r+0x4a>
  40b0de:	6869      	ldr	r1, [r5, #4]
  40b0e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40b0e2:	1a52      	subs	r2, r2, r1
  40b0e4:	b10b      	cbz	r3, 40b0ea <__sflush_r+0x4a>
  40b0e6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40b0e8:	1ad2      	subs	r2, r2, r3
  40b0ea:	4640      	mov	r0, r8
  40b0ec:	69e9      	ldr	r1, [r5, #28]
  40b0ee:	2300      	movs	r3, #0
  40b0f0:	47a0      	blx	r4
  40b0f2:	1c44      	adds	r4, r0, #1
  40b0f4:	d04a      	beq.n	40b18c <__sflush_r+0xec>
  40b0f6:	89ab      	ldrh	r3, [r5, #12]
  40b0f8:	692a      	ldr	r2, [r5, #16]
  40b0fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40b0fe:	b29b      	uxth	r3, r3
  40b100:	2100      	movs	r1, #0
  40b102:	602a      	str	r2, [r5, #0]
  40b104:	04da      	lsls	r2, r3, #19
  40b106:	81ab      	strh	r3, [r5, #12]
  40b108:	6069      	str	r1, [r5, #4]
  40b10a:	d44c      	bmi.n	40b1a6 <__sflush_r+0x106>
  40b10c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40b10e:	f8c8 6000 	str.w	r6, [r8]
  40b112:	b311      	cbz	r1, 40b15a <__sflush_r+0xba>
  40b114:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40b118:	4299      	cmp	r1, r3
  40b11a:	d002      	beq.n	40b122 <__sflush_r+0x82>
  40b11c:	4640      	mov	r0, r8
  40b11e:	f000 f9c3 	bl	40b4a8 <_free_r>
  40b122:	2000      	movs	r0, #0
  40b124:	6328      	str	r0, [r5, #48]	; 0x30
  40b126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b12a:	692e      	ldr	r6, [r5, #16]
  40b12c:	b1ae      	cbz	r6, 40b15a <__sflush_r+0xba>
  40b12e:	0791      	lsls	r1, r2, #30
  40b130:	682c      	ldr	r4, [r5, #0]
  40b132:	bf0c      	ite	eq
  40b134:	696b      	ldreq	r3, [r5, #20]
  40b136:	2300      	movne	r3, #0
  40b138:	602e      	str	r6, [r5, #0]
  40b13a:	1ba4      	subs	r4, r4, r6
  40b13c:	60ab      	str	r3, [r5, #8]
  40b13e:	e00a      	b.n	40b156 <__sflush_r+0xb6>
  40b140:	4632      	mov	r2, r6
  40b142:	4623      	mov	r3, r4
  40b144:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40b146:	4640      	mov	r0, r8
  40b148:	69e9      	ldr	r1, [r5, #28]
  40b14a:	47b8      	blx	r7
  40b14c:	2800      	cmp	r0, #0
  40b14e:	ebc0 0404 	rsb	r4, r0, r4
  40b152:	4406      	add	r6, r0
  40b154:	dd04      	ble.n	40b160 <__sflush_r+0xc0>
  40b156:	2c00      	cmp	r4, #0
  40b158:	dcf2      	bgt.n	40b140 <__sflush_r+0xa0>
  40b15a:	2000      	movs	r0, #0
  40b15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b160:	89ab      	ldrh	r3, [r5, #12]
  40b162:	f04f 30ff 	mov.w	r0, #4294967295
  40b166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b16a:	81ab      	strh	r3, [r5, #12]
  40b16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b170:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40b172:	2a00      	cmp	r2, #0
  40b174:	dca2      	bgt.n	40b0bc <__sflush_r+0x1c>
  40b176:	e7f0      	b.n	40b15a <__sflush_r+0xba>
  40b178:	2301      	movs	r3, #1
  40b17a:	4640      	mov	r0, r8
  40b17c:	69e9      	ldr	r1, [r5, #28]
  40b17e:	47a0      	blx	r4
  40b180:	1c43      	adds	r3, r0, #1
  40b182:	4602      	mov	r2, r0
  40b184:	d01e      	beq.n	40b1c4 <__sflush_r+0x124>
  40b186:	89ab      	ldrh	r3, [r5, #12]
  40b188:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b18a:	e7a6      	b.n	40b0da <__sflush_r+0x3a>
  40b18c:	f8d8 3000 	ldr.w	r3, [r8]
  40b190:	b95b      	cbnz	r3, 40b1aa <__sflush_r+0x10a>
  40b192:	89aa      	ldrh	r2, [r5, #12]
  40b194:	6929      	ldr	r1, [r5, #16]
  40b196:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40b19a:	b292      	uxth	r2, r2
  40b19c:	606b      	str	r3, [r5, #4]
  40b19e:	04d3      	lsls	r3, r2, #19
  40b1a0:	81aa      	strh	r2, [r5, #12]
  40b1a2:	6029      	str	r1, [r5, #0]
  40b1a4:	d5b2      	bpl.n	40b10c <__sflush_r+0x6c>
  40b1a6:	6528      	str	r0, [r5, #80]	; 0x50
  40b1a8:	e7b0      	b.n	40b10c <__sflush_r+0x6c>
  40b1aa:	2b1d      	cmp	r3, #29
  40b1ac:	d001      	beq.n	40b1b2 <__sflush_r+0x112>
  40b1ae:	2b16      	cmp	r3, #22
  40b1b0:	d113      	bne.n	40b1da <__sflush_r+0x13a>
  40b1b2:	89a9      	ldrh	r1, [r5, #12]
  40b1b4:	692b      	ldr	r3, [r5, #16]
  40b1b6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40b1ba:	2200      	movs	r2, #0
  40b1bc:	81a9      	strh	r1, [r5, #12]
  40b1be:	602b      	str	r3, [r5, #0]
  40b1c0:	606a      	str	r2, [r5, #4]
  40b1c2:	e7a3      	b.n	40b10c <__sflush_r+0x6c>
  40b1c4:	f8d8 3000 	ldr.w	r3, [r8]
  40b1c8:	2b00      	cmp	r3, #0
  40b1ca:	d0dc      	beq.n	40b186 <__sflush_r+0xe6>
  40b1cc:	2b1d      	cmp	r3, #29
  40b1ce:	d001      	beq.n	40b1d4 <__sflush_r+0x134>
  40b1d0:	2b16      	cmp	r3, #22
  40b1d2:	d1c5      	bne.n	40b160 <__sflush_r+0xc0>
  40b1d4:	f8c8 6000 	str.w	r6, [r8]
  40b1d8:	e7bf      	b.n	40b15a <__sflush_r+0xba>
  40b1da:	89ab      	ldrh	r3, [r5, #12]
  40b1dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b1e0:	81ab      	strh	r3, [r5, #12]
  40b1e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b1e6:	bf00      	nop

0040b1e8 <_fflush_r>:
  40b1e8:	b510      	push	{r4, lr}
  40b1ea:	4604      	mov	r4, r0
  40b1ec:	b082      	sub	sp, #8
  40b1ee:	b108      	cbz	r0, 40b1f4 <_fflush_r+0xc>
  40b1f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b1f2:	b153      	cbz	r3, 40b20a <_fflush_r+0x22>
  40b1f4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40b1f8:	b908      	cbnz	r0, 40b1fe <_fflush_r+0x16>
  40b1fa:	b002      	add	sp, #8
  40b1fc:	bd10      	pop	{r4, pc}
  40b1fe:	4620      	mov	r0, r4
  40b200:	b002      	add	sp, #8
  40b202:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40b206:	f7ff bf4b 	b.w	40b0a0 <__sflush_r>
  40b20a:	9101      	str	r1, [sp, #4]
  40b20c:	f000 f808 	bl	40b220 <__sinit>
  40b210:	9901      	ldr	r1, [sp, #4]
  40b212:	e7ef      	b.n	40b1f4 <_fflush_r+0xc>

0040b214 <_cleanup_r>:
  40b214:	4901      	ldr	r1, [pc, #4]	; (40b21c <_cleanup_r+0x8>)
  40b216:	f000 bb9f 	b.w	40b958 <_fwalk>
  40b21a:	bf00      	nop
  40b21c:	0040e5a1 	.word	0x0040e5a1

0040b220 <__sinit>:
  40b220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b224:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40b226:	b083      	sub	sp, #12
  40b228:	4607      	mov	r7, r0
  40b22a:	2c00      	cmp	r4, #0
  40b22c:	d165      	bne.n	40b2fa <__sinit+0xda>
  40b22e:	687d      	ldr	r5, [r7, #4]
  40b230:	4833      	ldr	r0, [pc, #204]	; (40b300 <__sinit+0xe0>)
  40b232:	2304      	movs	r3, #4
  40b234:	2103      	movs	r1, #3
  40b236:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40b23a:	63f8      	str	r0, [r7, #60]	; 0x3c
  40b23c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40b240:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40b244:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40b248:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40b24c:	81ab      	strh	r3, [r5, #12]
  40b24e:	602c      	str	r4, [r5, #0]
  40b250:	606c      	str	r4, [r5, #4]
  40b252:	60ac      	str	r4, [r5, #8]
  40b254:	666c      	str	r4, [r5, #100]	; 0x64
  40b256:	81ec      	strh	r4, [r5, #14]
  40b258:	612c      	str	r4, [r5, #16]
  40b25a:	616c      	str	r4, [r5, #20]
  40b25c:	61ac      	str	r4, [r5, #24]
  40b25e:	4621      	mov	r1, r4
  40b260:	2208      	movs	r2, #8
  40b262:	f7fc fbeb 	bl	407a3c <memset>
  40b266:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40b304 <__sinit+0xe4>
  40b26a:	68be      	ldr	r6, [r7, #8]
  40b26c:	f8df a098 	ldr.w	sl, [pc, #152]	; 40b308 <__sinit+0xe8>
  40b270:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40b30c <__sinit+0xec>
  40b274:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40b310 <__sinit+0xf0>
  40b278:	2301      	movs	r3, #1
  40b27a:	2209      	movs	r2, #9
  40b27c:	61ed      	str	r5, [r5, #28]
  40b27e:	f8c5 b020 	str.w	fp, [r5, #32]
  40b282:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40b286:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40b28a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40b28e:	4621      	mov	r1, r4
  40b290:	81f3      	strh	r3, [r6, #14]
  40b292:	81b2      	strh	r2, [r6, #12]
  40b294:	6034      	str	r4, [r6, #0]
  40b296:	6074      	str	r4, [r6, #4]
  40b298:	60b4      	str	r4, [r6, #8]
  40b29a:	6674      	str	r4, [r6, #100]	; 0x64
  40b29c:	6134      	str	r4, [r6, #16]
  40b29e:	6174      	str	r4, [r6, #20]
  40b2a0:	61b4      	str	r4, [r6, #24]
  40b2a2:	2208      	movs	r2, #8
  40b2a4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40b2a8:	9301      	str	r3, [sp, #4]
  40b2aa:	f7fc fbc7 	bl	407a3c <memset>
  40b2ae:	68fd      	ldr	r5, [r7, #12]
  40b2b0:	2012      	movs	r0, #18
  40b2b2:	2202      	movs	r2, #2
  40b2b4:	61f6      	str	r6, [r6, #28]
  40b2b6:	f8c6 b020 	str.w	fp, [r6, #32]
  40b2ba:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40b2be:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40b2c2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40b2c6:	4621      	mov	r1, r4
  40b2c8:	81a8      	strh	r0, [r5, #12]
  40b2ca:	81ea      	strh	r2, [r5, #14]
  40b2cc:	602c      	str	r4, [r5, #0]
  40b2ce:	606c      	str	r4, [r5, #4]
  40b2d0:	60ac      	str	r4, [r5, #8]
  40b2d2:	666c      	str	r4, [r5, #100]	; 0x64
  40b2d4:	612c      	str	r4, [r5, #16]
  40b2d6:	616c      	str	r4, [r5, #20]
  40b2d8:	61ac      	str	r4, [r5, #24]
  40b2da:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40b2de:	2208      	movs	r2, #8
  40b2e0:	f7fc fbac 	bl	407a3c <memset>
  40b2e4:	9b01      	ldr	r3, [sp, #4]
  40b2e6:	61ed      	str	r5, [r5, #28]
  40b2e8:	f8c5 b020 	str.w	fp, [r5, #32]
  40b2ec:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40b2f0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40b2f4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40b2f8:	63bb      	str	r3, [r7, #56]	; 0x38
  40b2fa:	b003      	add	sp, #12
  40b2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b300:	0040b215 	.word	0x0040b215
  40b304:	0040cb95 	.word	0x0040cb95
  40b308:	0040cbb9 	.word	0x0040cbb9
  40b30c:	0040cbf1 	.word	0x0040cbf1
  40b310:	0040cc11 	.word	0x0040cc11

0040b314 <__sfp_lock_acquire>:
  40b314:	4770      	bx	lr
  40b316:	bf00      	nop

0040b318 <__sfp_lock_release>:
  40b318:	4770      	bx	lr
  40b31a:	bf00      	nop

0040b31c <__libc_fini_array>:
  40b31c:	b538      	push	{r3, r4, r5, lr}
  40b31e:	4d09      	ldr	r5, [pc, #36]	; (40b344 <__libc_fini_array+0x28>)
  40b320:	4c09      	ldr	r4, [pc, #36]	; (40b348 <__libc_fini_array+0x2c>)
  40b322:	1b64      	subs	r4, r4, r5
  40b324:	10a4      	asrs	r4, r4, #2
  40b326:	bf18      	it	ne
  40b328:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40b32c:	d005      	beq.n	40b33a <__libc_fini_array+0x1e>
  40b32e:	3c01      	subs	r4, #1
  40b330:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40b334:	4798      	blx	r3
  40b336:	2c00      	cmp	r4, #0
  40b338:	d1f9      	bne.n	40b32e <__libc_fini_array+0x12>
  40b33a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40b33e:	f004 bab7 	b.w	40f8b0 <_fini>
  40b342:	bf00      	nop
  40b344:	0040f8bc 	.word	0x0040f8bc
  40b348:	0040f8c0 	.word	0x0040f8c0

0040b34c <_fputwc_r>:
  40b34c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b350:	8993      	ldrh	r3, [r2, #12]
  40b352:	460f      	mov	r7, r1
  40b354:	0499      	lsls	r1, r3, #18
  40b356:	b082      	sub	sp, #8
  40b358:	4614      	mov	r4, r2
  40b35a:	4680      	mov	r8, r0
  40b35c:	d406      	bmi.n	40b36c <_fputwc_r+0x20>
  40b35e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40b360:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40b364:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b368:	81a3      	strh	r3, [r4, #12]
  40b36a:	6662      	str	r2, [r4, #100]	; 0x64
  40b36c:	f000 fb1c 	bl	40b9a8 <__locale_mb_cur_max>
  40b370:	2801      	cmp	r0, #1
  40b372:	d03e      	beq.n	40b3f2 <_fputwc_r+0xa6>
  40b374:	463a      	mov	r2, r7
  40b376:	4640      	mov	r0, r8
  40b378:	a901      	add	r1, sp, #4
  40b37a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40b37e:	f002 ffef 	bl	40e360 <_wcrtomb_r>
  40b382:	1c42      	adds	r2, r0, #1
  40b384:	4606      	mov	r6, r0
  40b386:	d02d      	beq.n	40b3e4 <_fputwc_r+0x98>
  40b388:	2800      	cmp	r0, #0
  40b38a:	d03a      	beq.n	40b402 <_fputwc_r+0xb6>
  40b38c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40b390:	2500      	movs	r5, #0
  40b392:	e009      	b.n	40b3a8 <_fputwc_r+0x5c>
  40b394:	6823      	ldr	r3, [r4, #0]
  40b396:	7019      	strb	r1, [r3, #0]
  40b398:	6823      	ldr	r3, [r4, #0]
  40b39a:	3301      	adds	r3, #1
  40b39c:	6023      	str	r3, [r4, #0]
  40b39e:	3501      	adds	r5, #1
  40b3a0:	42b5      	cmp	r5, r6
  40b3a2:	d22e      	bcs.n	40b402 <_fputwc_r+0xb6>
  40b3a4:	ab01      	add	r3, sp, #4
  40b3a6:	5ce9      	ldrb	r1, [r5, r3]
  40b3a8:	68a3      	ldr	r3, [r4, #8]
  40b3aa:	3b01      	subs	r3, #1
  40b3ac:	2b00      	cmp	r3, #0
  40b3ae:	60a3      	str	r3, [r4, #8]
  40b3b0:	daf0      	bge.n	40b394 <_fputwc_r+0x48>
  40b3b2:	69a2      	ldr	r2, [r4, #24]
  40b3b4:	4293      	cmp	r3, r2
  40b3b6:	db06      	blt.n	40b3c6 <_fputwc_r+0x7a>
  40b3b8:	6823      	ldr	r3, [r4, #0]
  40b3ba:	7019      	strb	r1, [r3, #0]
  40b3bc:	6823      	ldr	r3, [r4, #0]
  40b3be:	7819      	ldrb	r1, [r3, #0]
  40b3c0:	3301      	adds	r3, #1
  40b3c2:	290a      	cmp	r1, #10
  40b3c4:	d1ea      	bne.n	40b39c <_fputwc_r+0x50>
  40b3c6:	4640      	mov	r0, r8
  40b3c8:	4622      	mov	r2, r4
  40b3ca:	f002 ff75 	bl	40e2b8 <__swbuf_r>
  40b3ce:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40b3d2:	4258      	negs	r0, r3
  40b3d4:	4158      	adcs	r0, r3
  40b3d6:	2800      	cmp	r0, #0
  40b3d8:	d0e1      	beq.n	40b39e <_fputwc_r+0x52>
  40b3da:	f04f 30ff 	mov.w	r0, #4294967295
  40b3de:	b002      	add	sp, #8
  40b3e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b3e4:	89a3      	ldrh	r3, [r4, #12]
  40b3e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b3ea:	81a3      	strh	r3, [r4, #12]
  40b3ec:	b002      	add	sp, #8
  40b3ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b3f2:	1e7b      	subs	r3, r7, #1
  40b3f4:	2bfe      	cmp	r3, #254	; 0xfe
  40b3f6:	d8bd      	bhi.n	40b374 <_fputwc_r+0x28>
  40b3f8:	b2f9      	uxtb	r1, r7
  40b3fa:	4606      	mov	r6, r0
  40b3fc:	f88d 1004 	strb.w	r1, [sp, #4]
  40b400:	e7c6      	b.n	40b390 <_fputwc_r+0x44>
  40b402:	4638      	mov	r0, r7
  40b404:	b002      	add	sp, #8
  40b406:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b40a:	bf00      	nop

0040b40c <_malloc_trim_r>:
  40b40c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b40e:	4d23      	ldr	r5, [pc, #140]	; (40b49c <_malloc_trim_r+0x90>)
  40b410:	460f      	mov	r7, r1
  40b412:	4604      	mov	r4, r0
  40b414:	f000 fe96 	bl	40c144 <__malloc_lock>
  40b418:	68ab      	ldr	r3, [r5, #8]
  40b41a:	685e      	ldr	r6, [r3, #4]
  40b41c:	f026 0603 	bic.w	r6, r6, #3
  40b420:	1bf1      	subs	r1, r6, r7
  40b422:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40b426:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40b42a:	f021 010f 	bic.w	r1, r1, #15
  40b42e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40b432:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40b436:	db07      	blt.n	40b448 <_malloc_trim_r+0x3c>
  40b438:	4620      	mov	r0, r4
  40b43a:	2100      	movs	r1, #0
  40b43c:	f001 fb98 	bl	40cb70 <_sbrk_r>
  40b440:	68ab      	ldr	r3, [r5, #8]
  40b442:	4433      	add	r3, r6
  40b444:	4298      	cmp	r0, r3
  40b446:	d004      	beq.n	40b452 <_malloc_trim_r+0x46>
  40b448:	4620      	mov	r0, r4
  40b44a:	f000 fe7d 	bl	40c148 <__malloc_unlock>
  40b44e:	2000      	movs	r0, #0
  40b450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b452:	4620      	mov	r0, r4
  40b454:	4279      	negs	r1, r7
  40b456:	f001 fb8b 	bl	40cb70 <_sbrk_r>
  40b45a:	3001      	adds	r0, #1
  40b45c:	d00d      	beq.n	40b47a <_malloc_trim_r+0x6e>
  40b45e:	4b10      	ldr	r3, [pc, #64]	; (40b4a0 <_malloc_trim_r+0x94>)
  40b460:	68aa      	ldr	r2, [r5, #8]
  40b462:	6819      	ldr	r1, [r3, #0]
  40b464:	1bf6      	subs	r6, r6, r7
  40b466:	f046 0601 	orr.w	r6, r6, #1
  40b46a:	4620      	mov	r0, r4
  40b46c:	1bc9      	subs	r1, r1, r7
  40b46e:	6056      	str	r6, [r2, #4]
  40b470:	6019      	str	r1, [r3, #0]
  40b472:	f000 fe69 	bl	40c148 <__malloc_unlock>
  40b476:	2001      	movs	r0, #1
  40b478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b47a:	4620      	mov	r0, r4
  40b47c:	2100      	movs	r1, #0
  40b47e:	f001 fb77 	bl	40cb70 <_sbrk_r>
  40b482:	68ab      	ldr	r3, [r5, #8]
  40b484:	1ac2      	subs	r2, r0, r3
  40b486:	2a0f      	cmp	r2, #15
  40b488:	ddde      	ble.n	40b448 <_malloc_trim_r+0x3c>
  40b48a:	4d06      	ldr	r5, [pc, #24]	; (40b4a4 <_malloc_trim_r+0x98>)
  40b48c:	4904      	ldr	r1, [pc, #16]	; (40b4a0 <_malloc_trim_r+0x94>)
  40b48e:	682d      	ldr	r5, [r5, #0]
  40b490:	f042 0201 	orr.w	r2, r2, #1
  40b494:	1b40      	subs	r0, r0, r5
  40b496:	605a      	str	r2, [r3, #4]
  40b498:	6008      	str	r0, [r1, #0]
  40b49a:	e7d5      	b.n	40b448 <_malloc_trim_r+0x3c>
  40b49c:	200005c0 	.word	0x200005c0
  40b4a0:	20003834 	.word	0x20003834
  40b4a4:	200009cc 	.word	0x200009cc

0040b4a8 <_free_r>:
  40b4a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b4ac:	460d      	mov	r5, r1
  40b4ae:	4606      	mov	r6, r0
  40b4b0:	2900      	cmp	r1, #0
  40b4b2:	d055      	beq.n	40b560 <_free_r+0xb8>
  40b4b4:	f000 fe46 	bl	40c144 <__malloc_lock>
  40b4b8:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40b4bc:	f8df c170 	ldr.w	ip, [pc, #368]	; 40b630 <_free_r+0x188>
  40b4c0:	f1a5 0408 	sub.w	r4, r5, #8
  40b4c4:	f021 0301 	bic.w	r3, r1, #1
  40b4c8:	18e2      	adds	r2, r4, r3
  40b4ca:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40b4ce:	6857      	ldr	r7, [r2, #4]
  40b4d0:	4290      	cmp	r0, r2
  40b4d2:	f027 0703 	bic.w	r7, r7, #3
  40b4d6:	d068      	beq.n	40b5aa <_free_r+0x102>
  40b4d8:	f011 0101 	ands.w	r1, r1, #1
  40b4dc:	6057      	str	r7, [r2, #4]
  40b4de:	d032      	beq.n	40b546 <_free_r+0x9e>
  40b4e0:	2100      	movs	r1, #0
  40b4e2:	19d0      	adds	r0, r2, r7
  40b4e4:	6840      	ldr	r0, [r0, #4]
  40b4e6:	07c0      	lsls	r0, r0, #31
  40b4e8:	d406      	bmi.n	40b4f8 <_free_r+0x50>
  40b4ea:	443b      	add	r3, r7
  40b4ec:	6890      	ldr	r0, [r2, #8]
  40b4ee:	2900      	cmp	r1, #0
  40b4f0:	d04d      	beq.n	40b58e <_free_r+0xe6>
  40b4f2:	68d2      	ldr	r2, [r2, #12]
  40b4f4:	60c2      	str	r2, [r0, #12]
  40b4f6:	6090      	str	r0, [r2, #8]
  40b4f8:	f043 0201 	orr.w	r2, r3, #1
  40b4fc:	6062      	str	r2, [r4, #4]
  40b4fe:	50e3      	str	r3, [r4, r3]
  40b500:	b9e1      	cbnz	r1, 40b53c <_free_r+0x94>
  40b502:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40b506:	d32d      	bcc.n	40b564 <_free_r+0xbc>
  40b508:	0a5a      	lsrs	r2, r3, #9
  40b50a:	2a04      	cmp	r2, #4
  40b50c:	d869      	bhi.n	40b5e2 <_free_r+0x13a>
  40b50e:	0998      	lsrs	r0, r3, #6
  40b510:	3038      	adds	r0, #56	; 0x38
  40b512:	0041      	lsls	r1, r0, #1
  40b514:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40b518:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40b51c:	4944      	ldr	r1, [pc, #272]	; (40b630 <_free_r+0x188>)
  40b51e:	4562      	cmp	r2, ip
  40b520:	d065      	beq.n	40b5ee <_free_r+0x146>
  40b522:	6851      	ldr	r1, [r2, #4]
  40b524:	f021 0103 	bic.w	r1, r1, #3
  40b528:	428b      	cmp	r3, r1
  40b52a:	d202      	bcs.n	40b532 <_free_r+0x8a>
  40b52c:	6892      	ldr	r2, [r2, #8]
  40b52e:	4594      	cmp	ip, r2
  40b530:	d1f7      	bne.n	40b522 <_free_r+0x7a>
  40b532:	68d3      	ldr	r3, [r2, #12]
  40b534:	60e3      	str	r3, [r4, #12]
  40b536:	60a2      	str	r2, [r4, #8]
  40b538:	609c      	str	r4, [r3, #8]
  40b53a:	60d4      	str	r4, [r2, #12]
  40b53c:	4630      	mov	r0, r6
  40b53e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b542:	f000 be01 	b.w	40c148 <__malloc_unlock>
  40b546:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40b54a:	f10c 0808 	add.w	r8, ip, #8
  40b54e:	1b64      	subs	r4, r4, r5
  40b550:	68a0      	ldr	r0, [r4, #8]
  40b552:	442b      	add	r3, r5
  40b554:	4540      	cmp	r0, r8
  40b556:	d042      	beq.n	40b5de <_free_r+0x136>
  40b558:	68e5      	ldr	r5, [r4, #12]
  40b55a:	60c5      	str	r5, [r0, #12]
  40b55c:	60a8      	str	r0, [r5, #8]
  40b55e:	e7c0      	b.n	40b4e2 <_free_r+0x3a>
  40b560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b564:	08db      	lsrs	r3, r3, #3
  40b566:	109a      	asrs	r2, r3, #2
  40b568:	2001      	movs	r0, #1
  40b56a:	4090      	lsls	r0, r2
  40b56c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40b570:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40b574:	689a      	ldr	r2, [r3, #8]
  40b576:	4301      	orrs	r1, r0
  40b578:	60a2      	str	r2, [r4, #8]
  40b57a:	60e3      	str	r3, [r4, #12]
  40b57c:	f8cc 1004 	str.w	r1, [ip, #4]
  40b580:	4630      	mov	r0, r6
  40b582:	609c      	str	r4, [r3, #8]
  40b584:	60d4      	str	r4, [r2, #12]
  40b586:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b58a:	f000 bddd 	b.w	40c148 <__malloc_unlock>
  40b58e:	4d29      	ldr	r5, [pc, #164]	; (40b634 <_free_r+0x18c>)
  40b590:	42a8      	cmp	r0, r5
  40b592:	d1ae      	bne.n	40b4f2 <_free_r+0x4a>
  40b594:	f043 0201 	orr.w	r2, r3, #1
  40b598:	f8cc 4014 	str.w	r4, [ip, #20]
  40b59c:	f8cc 4010 	str.w	r4, [ip, #16]
  40b5a0:	60e0      	str	r0, [r4, #12]
  40b5a2:	60a0      	str	r0, [r4, #8]
  40b5a4:	6062      	str	r2, [r4, #4]
  40b5a6:	50e3      	str	r3, [r4, r3]
  40b5a8:	e7c8      	b.n	40b53c <_free_r+0x94>
  40b5aa:	441f      	add	r7, r3
  40b5ac:	07cb      	lsls	r3, r1, #31
  40b5ae:	d407      	bmi.n	40b5c0 <_free_r+0x118>
  40b5b0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b5b4:	1a64      	subs	r4, r4, r1
  40b5b6:	68e3      	ldr	r3, [r4, #12]
  40b5b8:	68a2      	ldr	r2, [r4, #8]
  40b5ba:	440f      	add	r7, r1
  40b5bc:	60d3      	str	r3, [r2, #12]
  40b5be:	609a      	str	r2, [r3, #8]
  40b5c0:	4b1d      	ldr	r3, [pc, #116]	; (40b638 <_free_r+0x190>)
  40b5c2:	f047 0201 	orr.w	r2, r7, #1
  40b5c6:	681b      	ldr	r3, [r3, #0]
  40b5c8:	6062      	str	r2, [r4, #4]
  40b5ca:	429f      	cmp	r7, r3
  40b5cc:	f8cc 4008 	str.w	r4, [ip, #8]
  40b5d0:	d3b4      	bcc.n	40b53c <_free_r+0x94>
  40b5d2:	4b1a      	ldr	r3, [pc, #104]	; (40b63c <_free_r+0x194>)
  40b5d4:	4630      	mov	r0, r6
  40b5d6:	6819      	ldr	r1, [r3, #0]
  40b5d8:	f7ff ff18 	bl	40b40c <_malloc_trim_r>
  40b5dc:	e7ae      	b.n	40b53c <_free_r+0x94>
  40b5de:	2101      	movs	r1, #1
  40b5e0:	e77f      	b.n	40b4e2 <_free_r+0x3a>
  40b5e2:	2a14      	cmp	r2, #20
  40b5e4:	d80b      	bhi.n	40b5fe <_free_r+0x156>
  40b5e6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40b5ea:	0041      	lsls	r1, r0, #1
  40b5ec:	e792      	b.n	40b514 <_free_r+0x6c>
  40b5ee:	1080      	asrs	r0, r0, #2
  40b5f0:	2501      	movs	r5, #1
  40b5f2:	4085      	lsls	r5, r0
  40b5f4:	6848      	ldr	r0, [r1, #4]
  40b5f6:	4613      	mov	r3, r2
  40b5f8:	4328      	orrs	r0, r5
  40b5fa:	6048      	str	r0, [r1, #4]
  40b5fc:	e79a      	b.n	40b534 <_free_r+0x8c>
  40b5fe:	2a54      	cmp	r2, #84	; 0x54
  40b600:	d803      	bhi.n	40b60a <_free_r+0x162>
  40b602:	0b18      	lsrs	r0, r3, #12
  40b604:	306e      	adds	r0, #110	; 0x6e
  40b606:	0041      	lsls	r1, r0, #1
  40b608:	e784      	b.n	40b514 <_free_r+0x6c>
  40b60a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40b60e:	d803      	bhi.n	40b618 <_free_r+0x170>
  40b610:	0bd8      	lsrs	r0, r3, #15
  40b612:	3077      	adds	r0, #119	; 0x77
  40b614:	0041      	lsls	r1, r0, #1
  40b616:	e77d      	b.n	40b514 <_free_r+0x6c>
  40b618:	f240 5154 	movw	r1, #1364	; 0x554
  40b61c:	428a      	cmp	r2, r1
  40b61e:	d803      	bhi.n	40b628 <_free_r+0x180>
  40b620:	0c98      	lsrs	r0, r3, #18
  40b622:	307c      	adds	r0, #124	; 0x7c
  40b624:	0041      	lsls	r1, r0, #1
  40b626:	e775      	b.n	40b514 <_free_r+0x6c>
  40b628:	21fc      	movs	r1, #252	; 0xfc
  40b62a:	207e      	movs	r0, #126	; 0x7e
  40b62c:	e772      	b.n	40b514 <_free_r+0x6c>
  40b62e:	bf00      	nop
  40b630:	200005c0 	.word	0x200005c0
  40b634:	200005c8 	.word	0x200005c8
  40b638:	200009c8 	.word	0x200009c8
  40b63c:	20003830 	.word	0x20003830

0040b640 <__sfvwrite_r>:
  40b640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b644:	6893      	ldr	r3, [r2, #8]
  40b646:	b083      	sub	sp, #12
  40b648:	4616      	mov	r6, r2
  40b64a:	4681      	mov	r9, r0
  40b64c:	460c      	mov	r4, r1
  40b64e:	b32b      	cbz	r3, 40b69c <__sfvwrite_r+0x5c>
  40b650:	898b      	ldrh	r3, [r1, #12]
  40b652:	0719      	lsls	r1, r3, #28
  40b654:	d526      	bpl.n	40b6a4 <__sfvwrite_r+0x64>
  40b656:	6922      	ldr	r2, [r4, #16]
  40b658:	b322      	cbz	r2, 40b6a4 <__sfvwrite_r+0x64>
  40b65a:	f003 0202 	and.w	r2, r3, #2
  40b65e:	b292      	uxth	r2, r2
  40b660:	6835      	ldr	r5, [r6, #0]
  40b662:	2a00      	cmp	r2, #0
  40b664:	d02c      	beq.n	40b6c0 <__sfvwrite_r+0x80>
  40b666:	f04f 0a00 	mov.w	sl, #0
  40b66a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40b954 <__sfvwrite_r+0x314>
  40b66e:	46d0      	mov	r8, sl
  40b670:	45d8      	cmp	r8, fp
  40b672:	bf34      	ite	cc
  40b674:	4643      	movcc	r3, r8
  40b676:	465b      	movcs	r3, fp
  40b678:	4652      	mov	r2, sl
  40b67a:	4648      	mov	r0, r9
  40b67c:	f1b8 0f00 	cmp.w	r8, #0
  40b680:	d04f      	beq.n	40b722 <__sfvwrite_r+0xe2>
  40b682:	69e1      	ldr	r1, [r4, #28]
  40b684:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40b686:	47b8      	blx	r7
  40b688:	2800      	cmp	r0, #0
  40b68a:	dd56      	ble.n	40b73a <__sfvwrite_r+0xfa>
  40b68c:	68b3      	ldr	r3, [r6, #8]
  40b68e:	4482      	add	sl, r0
  40b690:	1a1b      	subs	r3, r3, r0
  40b692:	ebc0 0808 	rsb	r8, r0, r8
  40b696:	60b3      	str	r3, [r6, #8]
  40b698:	2b00      	cmp	r3, #0
  40b69a:	d1e9      	bne.n	40b670 <__sfvwrite_r+0x30>
  40b69c:	2000      	movs	r0, #0
  40b69e:	b003      	add	sp, #12
  40b6a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b6a4:	4648      	mov	r0, r9
  40b6a6:	4621      	mov	r1, r4
  40b6a8:	f7fe fcd0 	bl	40a04c <__swsetup_r>
  40b6ac:	2800      	cmp	r0, #0
  40b6ae:	f040 8148 	bne.w	40b942 <__sfvwrite_r+0x302>
  40b6b2:	89a3      	ldrh	r3, [r4, #12]
  40b6b4:	6835      	ldr	r5, [r6, #0]
  40b6b6:	f003 0202 	and.w	r2, r3, #2
  40b6ba:	b292      	uxth	r2, r2
  40b6bc:	2a00      	cmp	r2, #0
  40b6be:	d1d2      	bne.n	40b666 <__sfvwrite_r+0x26>
  40b6c0:	f013 0a01 	ands.w	sl, r3, #1
  40b6c4:	d142      	bne.n	40b74c <__sfvwrite_r+0x10c>
  40b6c6:	46d0      	mov	r8, sl
  40b6c8:	f1b8 0f00 	cmp.w	r8, #0
  40b6cc:	d023      	beq.n	40b716 <__sfvwrite_r+0xd6>
  40b6ce:	059a      	lsls	r2, r3, #22
  40b6d0:	68a7      	ldr	r7, [r4, #8]
  40b6d2:	d576      	bpl.n	40b7c2 <__sfvwrite_r+0x182>
  40b6d4:	45b8      	cmp	r8, r7
  40b6d6:	f0c0 80a4 	bcc.w	40b822 <__sfvwrite_r+0x1e2>
  40b6da:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40b6de:	f040 80b2 	bne.w	40b846 <__sfvwrite_r+0x206>
  40b6e2:	6820      	ldr	r0, [r4, #0]
  40b6e4:	46bb      	mov	fp, r7
  40b6e6:	4651      	mov	r1, sl
  40b6e8:	465a      	mov	r2, fp
  40b6ea:	f000 fcc5 	bl	40c078 <memmove>
  40b6ee:	68a2      	ldr	r2, [r4, #8]
  40b6f0:	6821      	ldr	r1, [r4, #0]
  40b6f2:	1bd2      	subs	r2, r2, r7
  40b6f4:	eb01 030b 	add.w	r3, r1, fp
  40b6f8:	60a2      	str	r2, [r4, #8]
  40b6fa:	6023      	str	r3, [r4, #0]
  40b6fc:	4642      	mov	r2, r8
  40b6fe:	68b3      	ldr	r3, [r6, #8]
  40b700:	4492      	add	sl, r2
  40b702:	1a9b      	subs	r3, r3, r2
  40b704:	ebc2 0808 	rsb	r8, r2, r8
  40b708:	60b3      	str	r3, [r6, #8]
  40b70a:	2b00      	cmp	r3, #0
  40b70c:	d0c6      	beq.n	40b69c <__sfvwrite_r+0x5c>
  40b70e:	89a3      	ldrh	r3, [r4, #12]
  40b710:	f1b8 0f00 	cmp.w	r8, #0
  40b714:	d1db      	bne.n	40b6ce <__sfvwrite_r+0x8e>
  40b716:	f8d5 a000 	ldr.w	sl, [r5]
  40b71a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40b71e:	3508      	adds	r5, #8
  40b720:	e7d2      	b.n	40b6c8 <__sfvwrite_r+0x88>
  40b722:	f8d5 a000 	ldr.w	sl, [r5]
  40b726:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40b72a:	3508      	adds	r5, #8
  40b72c:	e7a0      	b.n	40b670 <__sfvwrite_r+0x30>
  40b72e:	4648      	mov	r0, r9
  40b730:	4621      	mov	r1, r4
  40b732:	f7ff fd59 	bl	40b1e8 <_fflush_r>
  40b736:	2800      	cmp	r0, #0
  40b738:	d059      	beq.n	40b7ee <__sfvwrite_r+0x1ae>
  40b73a:	89a3      	ldrh	r3, [r4, #12]
  40b73c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b740:	f04f 30ff 	mov.w	r0, #4294967295
  40b744:	81a3      	strh	r3, [r4, #12]
  40b746:	b003      	add	sp, #12
  40b748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b74c:	4692      	mov	sl, r2
  40b74e:	9201      	str	r2, [sp, #4]
  40b750:	4693      	mov	fp, r2
  40b752:	4690      	mov	r8, r2
  40b754:	f1b8 0f00 	cmp.w	r8, #0
  40b758:	d02b      	beq.n	40b7b2 <__sfvwrite_r+0x172>
  40b75a:	9f01      	ldr	r7, [sp, #4]
  40b75c:	2f00      	cmp	r7, #0
  40b75e:	d064      	beq.n	40b82a <__sfvwrite_r+0x1ea>
  40b760:	6820      	ldr	r0, [r4, #0]
  40b762:	6921      	ldr	r1, [r4, #16]
  40b764:	45c2      	cmp	sl, r8
  40b766:	bf34      	ite	cc
  40b768:	4653      	movcc	r3, sl
  40b76a:	4643      	movcs	r3, r8
  40b76c:	4288      	cmp	r0, r1
  40b76e:	461f      	mov	r7, r3
  40b770:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40b774:	6962      	ldr	r2, [r4, #20]
  40b776:	d903      	bls.n	40b780 <__sfvwrite_r+0x140>
  40b778:	4494      	add	ip, r2
  40b77a:	4563      	cmp	r3, ip
  40b77c:	f300 80ae 	bgt.w	40b8dc <__sfvwrite_r+0x29c>
  40b780:	4293      	cmp	r3, r2
  40b782:	db36      	blt.n	40b7f2 <__sfvwrite_r+0x1b2>
  40b784:	4613      	mov	r3, r2
  40b786:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40b788:	4648      	mov	r0, r9
  40b78a:	69e1      	ldr	r1, [r4, #28]
  40b78c:	465a      	mov	r2, fp
  40b78e:	47b8      	blx	r7
  40b790:	1e07      	subs	r7, r0, #0
  40b792:	ddd2      	ble.n	40b73a <__sfvwrite_r+0xfa>
  40b794:	ebba 0a07 	subs.w	sl, sl, r7
  40b798:	d03a      	beq.n	40b810 <__sfvwrite_r+0x1d0>
  40b79a:	68b3      	ldr	r3, [r6, #8]
  40b79c:	44bb      	add	fp, r7
  40b79e:	1bdb      	subs	r3, r3, r7
  40b7a0:	ebc7 0808 	rsb	r8, r7, r8
  40b7a4:	60b3      	str	r3, [r6, #8]
  40b7a6:	2b00      	cmp	r3, #0
  40b7a8:	f43f af78 	beq.w	40b69c <__sfvwrite_r+0x5c>
  40b7ac:	f1b8 0f00 	cmp.w	r8, #0
  40b7b0:	d1d3      	bne.n	40b75a <__sfvwrite_r+0x11a>
  40b7b2:	2700      	movs	r7, #0
  40b7b4:	f8d5 b000 	ldr.w	fp, [r5]
  40b7b8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40b7bc:	9701      	str	r7, [sp, #4]
  40b7be:	3508      	adds	r5, #8
  40b7c0:	e7c8      	b.n	40b754 <__sfvwrite_r+0x114>
  40b7c2:	6820      	ldr	r0, [r4, #0]
  40b7c4:	6923      	ldr	r3, [r4, #16]
  40b7c6:	4298      	cmp	r0, r3
  40b7c8:	d802      	bhi.n	40b7d0 <__sfvwrite_r+0x190>
  40b7ca:	6963      	ldr	r3, [r4, #20]
  40b7cc:	4598      	cmp	r8, r3
  40b7ce:	d272      	bcs.n	40b8b6 <__sfvwrite_r+0x276>
  40b7d0:	45b8      	cmp	r8, r7
  40b7d2:	bf38      	it	cc
  40b7d4:	4647      	movcc	r7, r8
  40b7d6:	463a      	mov	r2, r7
  40b7d8:	4651      	mov	r1, sl
  40b7da:	f000 fc4d 	bl	40c078 <memmove>
  40b7de:	68a3      	ldr	r3, [r4, #8]
  40b7e0:	6822      	ldr	r2, [r4, #0]
  40b7e2:	1bdb      	subs	r3, r3, r7
  40b7e4:	443a      	add	r2, r7
  40b7e6:	60a3      	str	r3, [r4, #8]
  40b7e8:	6022      	str	r2, [r4, #0]
  40b7ea:	2b00      	cmp	r3, #0
  40b7ec:	d09f      	beq.n	40b72e <__sfvwrite_r+0xee>
  40b7ee:	463a      	mov	r2, r7
  40b7f0:	e785      	b.n	40b6fe <__sfvwrite_r+0xbe>
  40b7f2:	461a      	mov	r2, r3
  40b7f4:	4659      	mov	r1, fp
  40b7f6:	9300      	str	r3, [sp, #0]
  40b7f8:	f000 fc3e 	bl	40c078 <memmove>
  40b7fc:	9b00      	ldr	r3, [sp, #0]
  40b7fe:	68a1      	ldr	r1, [r4, #8]
  40b800:	6822      	ldr	r2, [r4, #0]
  40b802:	1ac9      	subs	r1, r1, r3
  40b804:	ebba 0a07 	subs.w	sl, sl, r7
  40b808:	4413      	add	r3, r2
  40b80a:	60a1      	str	r1, [r4, #8]
  40b80c:	6023      	str	r3, [r4, #0]
  40b80e:	d1c4      	bne.n	40b79a <__sfvwrite_r+0x15a>
  40b810:	4648      	mov	r0, r9
  40b812:	4621      	mov	r1, r4
  40b814:	f7ff fce8 	bl	40b1e8 <_fflush_r>
  40b818:	2800      	cmp	r0, #0
  40b81a:	d18e      	bne.n	40b73a <__sfvwrite_r+0xfa>
  40b81c:	f8cd a004 	str.w	sl, [sp, #4]
  40b820:	e7bb      	b.n	40b79a <__sfvwrite_r+0x15a>
  40b822:	6820      	ldr	r0, [r4, #0]
  40b824:	4647      	mov	r7, r8
  40b826:	46c3      	mov	fp, r8
  40b828:	e75d      	b.n	40b6e6 <__sfvwrite_r+0xa6>
  40b82a:	4658      	mov	r0, fp
  40b82c:	210a      	movs	r1, #10
  40b82e:	4642      	mov	r2, r8
  40b830:	f000 fbd8 	bl	40bfe4 <memchr>
  40b834:	2800      	cmp	r0, #0
  40b836:	d07f      	beq.n	40b938 <__sfvwrite_r+0x2f8>
  40b838:	f100 0a01 	add.w	sl, r0, #1
  40b83c:	2701      	movs	r7, #1
  40b83e:	ebcb 0a0a 	rsb	sl, fp, sl
  40b842:	9701      	str	r7, [sp, #4]
  40b844:	e78c      	b.n	40b760 <__sfvwrite_r+0x120>
  40b846:	6822      	ldr	r2, [r4, #0]
  40b848:	6921      	ldr	r1, [r4, #16]
  40b84a:	6967      	ldr	r7, [r4, #20]
  40b84c:	ebc1 0c02 	rsb	ip, r1, r2
  40b850:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40b854:	f10c 0201 	add.w	r2, ip, #1
  40b858:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40b85c:	4442      	add	r2, r8
  40b85e:	107f      	asrs	r7, r7, #1
  40b860:	4297      	cmp	r7, r2
  40b862:	bf34      	ite	cc
  40b864:	4617      	movcc	r7, r2
  40b866:	463a      	movcs	r2, r7
  40b868:	055b      	lsls	r3, r3, #21
  40b86a:	d54f      	bpl.n	40b90c <__sfvwrite_r+0x2cc>
  40b86c:	4611      	mov	r1, r2
  40b86e:	4648      	mov	r0, r9
  40b870:	f8cd c000 	str.w	ip, [sp]
  40b874:	f000 f91a 	bl	40baac <_malloc_r>
  40b878:	f8dd c000 	ldr.w	ip, [sp]
  40b87c:	4683      	mov	fp, r0
  40b87e:	2800      	cmp	r0, #0
  40b880:	d062      	beq.n	40b948 <__sfvwrite_r+0x308>
  40b882:	4662      	mov	r2, ip
  40b884:	6921      	ldr	r1, [r4, #16]
  40b886:	f8cd c000 	str.w	ip, [sp]
  40b88a:	f7fc f861 	bl	407950 <memcpy>
  40b88e:	89a2      	ldrh	r2, [r4, #12]
  40b890:	f8dd c000 	ldr.w	ip, [sp]
  40b894:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40b898:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40b89c:	81a2      	strh	r2, [r4, #12]
  40b89e:	eb0b 000c 	add.w	r0, fp, ip
  40b8a2:	ebcc 0207 	rsb	r2, ip, r7
  40b8a6:	f8c4 b010 	str.w	fp, [r4, #16]
  40b8aa:	6167      	str	r7, [r4, #20]
  40b8ac:	6020      	str	r0, [r4, #0]
  40b8ae:	60a2      	str	r2, [r4, #8]
  40b8b0:	4647      	mov	r7, r8
  40b8b2:	46c3      	mov	fp, r8
  40b8b4:	e717      	b.n	40b6e6 <__sfvwrite_r+0xa6>
  40b8b6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40b8ba:	4590      	cmp	r8, r2
  40b8bc:	bf38      	it	cc
  40b8be:	4642      	movcc	r2, r8
  40b8c0:	fb92 f2f3 	sdiv	r2, r2, r3
  40b8c4:	fb02 f303 	mul.w	r3, r2, r3
  40b8c8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40b8ca:	4648      	mov	r0, r9
  40b8cc:	69e1      	ldr	r1, [r4, #28]
  40b8ce:	4652      	mov	r2, sl
  40b8d0:	47b8      	blx	r7
  40b8d2:	2800      	cmp	r0, #0
  40b8d4:	f77f af31 	ble.w	40b73a <__sfvwrite_r+0xfa>
  40b8d8:	4602      	mov	r2, r0
  40b8da:	e710      	b.n	40b6fe <__sfvwrite_r+0xbe>
  40b8dc:	4662      	mov	r2, ip
  40b8de:	4659      	mov	r1, fp
  40b8e0:	f8cd c000 	str.w	ip, [sp]
  40b8e4:	f000 fbc8 	bl	40c078 <memmove>
  40b8e8:	f8dd c000 	ldr.w	ip, [sp]
  40b8ec:	6823      	ldr	r3, [r4, #0]
  40b8ee:	4648      	mov	r0, r9
  40b8f0:	4463      	add	r3, ip
  40b8f2:	6023      	str	r3, [r4, #0]
  40b8f4:	4621      	mov	r1, r4
  40b8f6:	f8cd c000 	str.w	ip, [sp]
  40b8fa:	f7ff fc75 	bl	40b1e8 <_fflush_r>
  40b8fe:	f8dd c000 	ldr.w	ip, [sp]
  40b902:	2800      	cmp	r0, #0
  40b904:	f47f af19 	bne.w	40b73a <__sfvwrite_r+0xfa>
  40b908:	4667      	mov	r7, ip
  40b90a:	e743      	b.n	40b794 <__sfvwrite_r+0x154>
  40b90c:	4648      	mov	r0, r9
  40b90e:	f8cd c000 	str.w	ip, [sp]
  40b912:	f000 ff25 	bl	40c760 <_realloc_r>
  40b916:	f8dd c000 	ldr.w	ip, [sp]
  40b91a:	4683      	mov	fp, r0
  40b91c:	2800      	cmp	r0, #0
  40b91e:	d1be      	bne.n	40b89e <__sfvwrite_r+0x25e>
  40b920:	4648      	mov	r0, r9
  40b922:	6921      	ldr	r1, [r4, #16]
  40b924:	f7ff fdc0 	bl	40b4a8 <_free_r>
  40b928:	89a3      	ldrh	r3, [r4, #12]
  40b92a:	220c      	movs	r2, #12
  40b92c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40b930:	b29b      	uxth	r3, r3
  40b932:	f8c9 2000 	str.w	r2, [r9]
  40b936:	e701      	b.n	40b73c <__sfvwrite_r+0xfc>
  40b938:	2701      	movs	r7, #1
  40b93a:	f108 0a01 	add.w	sl, r8, #1
  40b93e:	9701      	str	r7, [sp, #4]
  40b940:	e70e      	b.n	40b760 <__sfvwrite_r+0x120>
  40b942:	f04f 30ff 	mov.w	r0, #4294967295
  40b946:	e6aa      	b.n	40b69e <__sfvwrite_r+0x5e>
  40b948:	230c      	movs	r3, #12
  40b94a:	f8c9 3000 	str.w	r3, [r9]
  40b94e:	89a3      	ldrh	r3, [r4, #12]
  40b950:	e6f4      	b.n	40b73c <__sfvwrite_r+0xfc>
  40b952:	bf00      	nop
  40b954:	7ffffc00 	.word	0x7ffffc00

0040b958 <_fwalk>:
  40b958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b95c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40b960:	4688      	mov	r8, r1
  40b962:	d019      	beq.n	40b998 <_fwalk+0x40>
  40b964:	2600      	movs	r6, #0
  40b966:	687d      	ldr	r5, [r7, #4]
  40b968:	68bc      	ldr	r4, [r7, #8]
  40b96a:	3d01      	subs	r5, #1
  40b96c:	d40e      	bmi.n	40b98c <_fwalk+0x34>
  40b96e:	89a3      	ldrh	r3, [r4, #12]
  40b970:	3d01      	subs	r5, #1
  40b972:	2b01      	cmp	r3, #1
  40b974:	d906      	bls.n	40b984 <_fwalk+0x2c>
  40b976:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40b97a:	4620      	mov	r0, r4
  40b97c:	3301      	adds	r3, #1
  40b97e:	d001      	beq.n	40b984 <_fwalk+0x2c>
  40b980:	47c0      	blx	r8
  40b982:	4306      	orrs	r6, r0
  40b984:	1c6b      	adds	r3, r5, #1
  40b986:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40b98a:	d1f0      	bne.n	40b96e <_fwalk+0x16>
  40b98c:	683f      	ldr	r7, [r7, #0]
  40b98e:	2f00      	cmp	r7, #0
  40b990:	d1e9      	bne.n	40b966 <_fwalk+0xe>
  40b992:	4630      	mov	r0, r6
  40b994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b998:	463e      	mov	r6, r7
  40b99a:	4630      	mov	r0, r6
  40b99c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040b9a0 <__locale_charset>:
  40b9a0:	4800      	ldr	r0, [pc, #0]	; (40b9a4 <__locale_charset+0x4>)
  40b9a2:	4770      	bx	lr
  40b9a4:	2000059c 	.word	0x2000059c

0040b9a8 <__locale_mb_cur_max>:
  40b9a8:	4b01      	ldr	r3, [pc, #4]	; (40b9b0 <__locale_mb_cur_max+0x8>)
  40b9aa:	6818      	ldr	r0, [r3, #0]
  40b9ac:	4770      	bx	lr
  40b9ae:	bf00      	nop
  40b9b0:	200005bc 	.word	0x200005bc

0040b9b4 <_localeconv_r>:
  40b9b4:	4800      	ldr	r0, [pc, #0]	; (40b9b8 <_localeconv_r+0x4>)
  40b9b6:	4770      	bx	lr
  40b9b8:	20000564 	.word	0x20000564

0040b9bc <__smakebuf_r>:
  40b9bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b9be:	898b      	ldrh	r3, [r1, #12]
  40b9c0:	b091      	sub	sp, #68	; 0x44
  40b9c2:	b29a      	uxth	r2, r3
  40b9c4:	0796      	lsls	r6, r2, #30
  40b9c6:	460c      	mov	r4, r1
  40b9c8:	4605      	mov	r5, r0
  40b9ca:	d437      	bmi.n	40ba3c <__smakebuf_r+0x80>
  40b9cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b9d0:	2900      	cmp	r1, #0
  40b9d2:	db17      	blt.n	40ba04 <__smakebuf_r+0x48>
  40b9d4:	aa01      	add	r2, sp, #4
  40b9d6:	f002 fdeb 	bl	40e5b0 <_fstat_r>
  40b9da:	2800      	cmp	r0, #0
  40b9dc:	db10      	blt.n	40ba00 <__smakebuf_r+0x44>
  40b9de:	9b02      	ldr	r3, [sp, #8]
  40b9e0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40b9e4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  40b9e8:	424f      	negs	r7, r1
  40b9ea:	414f      	adcs	r7, r1
  40b9ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40b9f0:	d02c      	beq.n	40ba4c <__smakebuf_r+0x90>
  40b9f2:	89a3      	ldrh	r3, [r4, #12]
  40b9f4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40b9f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b9fc:	81a3      	strh	r3, [r4, #12]
  40b9fe:	e00b      	b.n	40ba18 <__smakebuf_r+0x5c>
  40ba00:	89a3      	ldrh	r3, [r4, #12]
  40ba02:	b29a      	uxth	r2, r3
  40ba04:	f012 0f80 	tst.w	r2, #128	; 0x80
  40ba08:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40ba0c:	81a3      	strh	r3, [r4, #12]
  40ba0e:	bf14      	ite	ne
  40ba10:	2640      	movne	r6, #64	; 0x40
  40ba12:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40ba16:	2700      	movs	r7, #0
  40ba18:	4628      	mov	r0, r5
  40ba1a:	4631      	mov	r1, r6
  40ba1c:	f000 f846 	bl	40baac <_malloc_r>
  40ba20:	89a3      	ldrh	r3, [r4, #12]
  40ba22:	2800      	cmp	r0, #0
  40ba24:	d029      	beq.n	40ba7a <__smakebuf_r+0xbe>
  40ba26:	4a1b      	ldr	r2, [pc, #108]	; (40ba94 <__smakebuf_r+0xd8>)
  40ba28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40ba2c:	63ea      	str	r2, [r5, #60]	; 0x3c
  40ba2e:	81a3      	strh	r3, [r4, #12]
  40ba30:	6020      	str	r0, [r4, #0]
  40ba32:	6120      	str	r0, [r4, #16]
  40ba34:	6166      	str	r6, [r4, #20]
  40ba36:	b9a7      	cbnz	r7, 40ba62 <__smakebuf_r+0xa6>
  40ba38:	b011      	add	sp, #68	; 0x44
  40ba3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ba3c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40ba40:	2201      	movs	r2, #1
  40ba42:	600b      	str	r3, [r1, #0]
  40ba44:	610b      	str	r3, [r1, #16]
  40ba46:	614a      	str	r2, [r1, #20]
  40ba48:	b011      	add	sp, #68	; 0x44
  40ba4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ba4c:	4a12      	ldr	r2, [pc, #72]	; (40ba98 <__smakebuf_r+0xdc>)
  40ba4e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40ba50:	4293      	cmp	r3, r2
  40ba52:	d1ce      	bne.n	40b9f2 <__smakebuf_r+0x36>
  40ba54:	89a3      	ldrh	r3, [r4, #12]
  40ba56:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40ba5a:	4333      	orrs	r3, r6
  40ba5c:	81a3      	strh	r3, [r4, #12]
  40ba5e:	64e6      	str	r6, [r4, #76]	; 0x4c
  40ba60:	e7da      	b.n	40ba18 <__smakebuf_r+0x5c>
  40ba62:	4628      	mov	r0, r5
  40ba64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40ba68:	f002 fdb6 	bl	40e5d8 <_isatty_r>
  40ba6c:	2800      	cmp	r0, #0
  40ba6e:	d0e3      	beq.n	40ba38 <__smakebuf_r+0x7c>
  40ba70:	89a3      	ldrh	r3, [r4, #12]
  40ba72:	f043 0301 	orr.w	r3, r3, #1
  40ba76:	81a3      	strh	r3, [r4, #12]
  40ba78:	e7de      	b.n	40ba38 <__smakebuf_r+0x7c>
  40ba7a:	059a      	lsls	r2, r3, #22
  40ba7c:	d4dc      	bmi.n	40ba38 <__smakebuf_r+0x7c>
  40ba7e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40ba82:	f043 0302 	orr.w	r3, r3, #2
  40ba86:	2101      	movs	r1, #1
  40ba88:	81a3      	strh	r3, [r4, #12]
  40ba8a:	6022      	str	r2, [r4, #0]
  40ba8c:	6122      	str	r2, [r4, #16]
  40ba8e:	6161      	str	r1, [r4, #20]
  40ba90:	e7d2      	b.n	40ba38 <__smakebuf_r+0x7c>
  40ba92:	bf00      	nop
  40ba94:	0040b215 	.word	0x0040b215
  40ba98:	0040cbf1 	.word	0x0040cbf1

0040ba9c <malloc>:
  40ba9c:	4b02      	ldr	r3, [pc, #8]	; (40baa8 <malloc+0xc>)
  40ba9e:	4601      	mov	r1, r0
  40baa0:	6818      	ldr	r0, [r3, #0]
  40baa2:	f000 b803 	b.w	40baac <_malloc_r>
  40baa6:	bf00      	nop
  40baa8:	20000560 	.word	0x20000560

0040baac <_malloc_r>:
  40baac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bab0:	f101 050b 	add.w	r5, r1, #11
  40bab4:	2d16      	cmp	r5, #22
  40bab6:	b083      	sub	sp, #12
  40bab8:	4606      	mov	r6, r0
  40baba:	d927      	bls.n	40bb0c <_malloc_r+0x60>
  40babc:	f035 0507 	bics.w	r5, r5, #7
  40bac0:	d427      	bmi.n	40bb12 <_malloc_r+0x66>
  40bac2:	42a9      	cmp	r1, r5
  40bac4:	d825      	bhi.n	40bb12 <_malloc_r+0x66>
  40bac6:	4630      	mov	r0, r6
  40bac8:	f000 fb3c 	bl	40c144 <__malloc_lock>
  40bacc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40bad0:	d226      	bcs.n	40bb20 <_malloc_r+0x74>
  40bad2:	4fc1      	ldr	r7, [pc, #772]	; (40bdd8 <_malloc_r+0x32c>)
  40bad4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  40bad8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40badc:	68dc      	ldr	r4, [r3, #12]
  40bade:	429c      	cmp	r4, r3
  40bae0:	f000 81d2 	beq.w	40be88 <_malloc_r+0x3dc>
  40bae4:	6863      	ldr	r3, [r4, #4]
  40bae6:	68e2      	ldr	r2, [r4, #12]
  40bae8:	f023 0303 	bic.w	r3, r3, #3
  40baec:	4423      	add	r3, r4
  40baee:	6858      	ldr	r0, [r3, #4]
  40baf0:	68a1      	ldr	r1, [r4, #8]
  40baf2:	f040 0501 	orr.w	r5, r0, #1
  40baf6:	60ca      	str	r2, [r1, #12]
  40baf8:	4630      	mov	r0, r6
  40bafa:	6091      	str	r1, [r2, #8]
  40bafc:	605d      	str	r5, [r3, #4]
  40bafe:	f000 fb23 	bl	40c148 <__malloc_unlock>
  40bb02:	3408      	adds	r4, #8
  40bb04:	4620      	mov	r0, r4
  40bb06:	b003      	add	sp, #12
  40bb08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bb0c:	2510      	movs	r5, #16
  40bb0e:	42a9      	cmp	r1, r5
  40bb10:	d9d9      	bls.n	40bac6 <_malloc_r+0x1a>
  40bb12:	2400      	movs	r4, #0
  40bb14:	230c      	movs	r3, #12
  40bb16:	4620      	mov	r0, r4
  40bb18:	6033      	str	r3, [r6, #0]
  40bb1a:	b003      	add	sp, #12
  40bb1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bb20:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  40bb24:	f000 8089 	beq.w	40bc3a <_malloc_r+0x18e>
  40bb28:	f1bc 0f04 	cmp.w	ip, #4
  40bb2c:	f200 8160 	bhi.w	40bdf0 <_malloc_r+0x344>
  40bb30:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  40bb34:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40bb38:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40bb3c:	4fa6      	ldr	r7, [pc, #664]	; (40bdd8 <_malloc_r+0x32c>)
  40bb3e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40bb42:	68cc      	ldr	r4, [r1, #12]
  40bb44:	42a1      	cmp	r1, r4
  40bb46:	d105      	bne.n	40bb54 <_malloc_r+0xa8>
  40bb48:	e00c      	b.n	40bb64 <_malloc_r+0xb8>
  40bb4a:	2b00      	cmp	r3, #0
  40bb4c:	da79      	bge.n	40bc42 <_malloc_r+0x196>
  40bb4e:	68e4      	ldr	r4, [r4, #12]
  40bb50:	42a1      	cmp	r1, r4
  40bb52:	d007      	beq.n	40bb64 <_malloc_r+0xb8>
  40bb54:	6862      	ldr	r2, [r4, #4]
  40bb56:	f022 0203 	bic.w	r2, r2, #3
  40bb5a:	1b53      	subs	r3, r2, r5
  40bb5c:	2b0f      	cmp	r3, #15
  40bb5e:	ddf4      	ble.n	40bb4a <_malloc_r+0x9e>
  40bb60:	f10c 3cff 	add.w	ip, ip, #4294967295
  40bb64:	f10c 0c01 	add.w	ip, ip, #1
  40bb68:	4b9b      	ldr	r3, [pc, #620]	; (40bdd8 <_malloc_r+0x32c>)
  40bb6a:	693c      	ldr	r4, [r7, #16]
  40bb6c:	f103 0e08 	add.w	lr, r3, #8
  40bb70:	4574      	cmp	r4, lr
  40bb72:	f000 817e 	beq.w	40be72 <_malloc_r+0x3c6>
  40bb76:	6861      	ldr	r1, [r4, #4]
  40bb78:	f021 0103 	bic.w	r1, r1, #3
  40bb7c:	1b4a      	subs	r2, r1, r5
  40bb7e:	2a0f      	cmp	r2, #15
  40bb80:	f300 8164 	bgt.w	40be4c <_malloc_r+0x3a0>
  40bb84:	2a00      	cmp	r2, #0
  40bb86:	f8c3 e014 	str.w	lr, [r3, #20]
  40bb8a:	f8c3 e010 	str.w	lr, [r3, #16]
  40bb8e:	da69      	bge.n	40bc64 <_malloc_r+0x1b8>
  40bb90:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40bb94:	f080 813a 	bcs.w	40be0c <_malloc_r+0x360>
  40bb98:	08c9      	lsrs	r1, r1, #3
  40bb9a:	108a      	asrs	r2, r1, #2
  40bb9c:	f04f 0801 	mov.w	r8, #1
  40bba0:	fa08 f802 	lsl.w	r8, r8, r2
  40bba4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40bba8:	685a      	ldr	r2, [r3, #4]
  40bbaa:	6888      	ldr	r0, [r1, #8]
  40bbac:	ea48 0202 	orr.w	r2, r8, r2
  40bbb0:	60a0      	str	r0, [r4, #8]
  40bbb2:	60e1      	str	r1, [r4, #12]
  40bbb4:	605a      	str	r2, [r3, #4]
  40bbb6:	608c      	str	r4, [r1, #8]
  40bbb8:	60c4      	str	r4, [r0, #12]
  40bbba:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40bbbe:	2001      	movs	r0, #1
  40bbc0:	4098      	lsls	r0, r3
  40bbc2:	4290      	cmp	r0, r2
  40bbc4:	d85b      	bhi.n	40bc7e <_malloc_r+0x1d2>
  40bbc6:	4202      	tst	r2, r0
  40bbc8:	d106      	bne.n	40bbd8 <_malloc_r+0x12c>
  40bbca:	f02c 0c03 	bic.w	ip, ip, #3
  40bbce:	0040      	lsls	r0, r0, #1
  40bbd0:	4202      	tst	r2, r0
  40bbd2:	f10c 0c04 	add.w	ip, ip, #4
  40bbd6:	d0fa      	beq.n	40bbce <_malloc_r+0x122>
  40bbd8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40bbdc:	4644      	mov	r4, r8
  40bbde:	46e1      	mov	r9, ip
  40bbe0:	68e3      	ldr	r3, [r4, #12]
  40bbe2:	429c      	cmp	r4, r3
  40bbe4:	d107      	bne.n	40bbf6 <_malloc_r+0x14a>
  40bbe6:	e146      	b.n	40be76 <_malloc_r+0x3ca>
  40bbe8:	2a00      	cmp	r2, #0
  40bbea:	f280 8157 	bge.w	40be9c <_malloc_r+0x3f0>
  40bbee:	68db      	ldr	r3, [r3, #12]
  40bbf0:	429c      	cmp	r4, r3
  40bbf2:	f000 8140 	beq.w	40be76 <_malloc_r+0x3ca>
  40bbf6:	6859      	ldr	r1, [r3, #4]
  40bbf8:	f021 0103 	bic.w	r1, r1, #3
  40bbfc:	1b4a      	subs	r2, r1, r5
  40bbfe:	2a0f      	cmp	r2, #15
  40bc00:	ddf2      	ble.n	40bbe8 <_malloc_r+0x13c>
  40bc02:	461c      	mov	r4, r3
  40bc04:	f854 cf08 	ldr.w	ip, [r4, #8]!
  40bc08:	68d9      	ldr	r1, [r3, #12]
  40bc0a:	f045 0901 	orr.w	r9, r5, #1
  40bc0e:	f042 0801 	orr.w	r8, r2, #1
  40bc12:	441d      	add	r5, r3
  40bc14:	f8c3 9004 	str.w	r9, [r3, #4]
  40bc18:	4630      	mov	r0, r6
  40bc1a:	f8cc 100c 	str.w	r1, [ip, #12]
  40bc1e:	f8c1 c008 	str.w	ip, [r1, #8]
  40bc22:	617d      	str	r5, [r7, #20]
  40bc24:	613d      	str	r5, [r7, #16]
  40bc26:	f8c5 e00c 	str.w	lr, [r5, #12]
  40bc2a:	f8c5 e008 	str.w	lr, [r5, #8]
  40bc2e:	f8c5 8004 	str.w	r8, [r5, #4]
  40bc32:	50aa      	str	r2, [r5, r2]
  40bc34:	f000 fa88 	bl	40c148 <__malloc_unlock>
  40bc38:	e764      	b.n	40bb04 <_malloc_r+0x58>
  40bc3a:	217e      	movs	r1, #126	; 0x7e
  40bc3c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40bc40:	e77c      	b.n	40bb3c <_malloc_r+0x90>
  40bc42:	4422      	add	r2, r4
  40bc44:	6850      	ldr	r0, [r2, #4]
  40bc46:	68e3      	ldr	r3, [r4, #12]
  40bc48:	68a1      	ldr	r1, [r4, #8]
  40bc4a:	f040 0501 	orr.w	r5, r0, #1
  40bc4e:	60cb      	str	r3, [r1, #12]
  40bc50:	4630      	mov	r0, r6
  40bc52:	6099      	str	r1, [r3, #8]
  40bc54:	6055      	str	r5, [r2, #4]
  40bc56:	f000 fa77 	bl	40c148 <__malloc_unlock>
  40bc5a:	3408      	adds	r4, #8
  40bc5c:	4620      	mov	r0, r4
  40bc5e:	b003      	add	sp, #12
  40bc60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc64:	4421      	add	r1, r4
  40bc66:	684b      	ldr	r3, [r1, #4]
  40bc68:	4630      	mov	r0, r6
  40bc6a:	f043 0301 	orr.w	r3, r3, #1
  40bc6e:	604b      	str	r3, [r1, #4]
  40bc70:	f000 fa6a 	bl	40c148 <__malloc_unlock>
  40bc74:	3408      	adds	r4, #8
  40bc76:	4620      	mov	r0, r4
  40bc78:	b003      	add	sp, #12
  40bc7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc7e:	68bc      	ldr	r4, [r7, #8]
  40bc80:	6863      	ldr	r3, [r4, #4]
  40bc82:	f023 0903 	bic.w	r9, r3, #3
  40bc86:	45a9      	cmp	r9, r5
  40bc88:	d304      	bcc.n	40bc94 <_malloc_r+0x1e8>
  40bc8a:	ebc5 0309 	rsb	r3, r5, r9
  40bc8e:	2b0f      	cmp	r3, #15
  40bc90:	f300 8091 	bgt.w	40bdb6 <_malloc_r+0x30a>
  40bc94:	4b51      	ldr	r3, [pc, #324]	; (40bddc <_malloc_r+0x330>)
  40bc96:	4a52      	ldr	r2, [pc, #328]	; (40bde0 <_malloc_r+0x334>)
  40bc98:	6819      	ldr	r1, [r3, #0]
  40bc9a:	6813      	ldr	r3, [r2, #0]
  40bc9c:	eb05 0a01 	add.w	sl, r5, r1
  40bca0:	3301      	adds	r3, #1
  40bca2:	eb04 0b09 	add.w	fp, r4, r9
  40bca6:	f000 8161 	beq.w	40bf6c <_malloc_r+0x4c0>
  40bcaa:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40bcae:	f10a 0a0f 	add.w	sl, sl, #15
  40bcb2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40bcb6:	f02a 0a0f 	bic.w	sl, sl, #15
  40bcba:	4630      	mov	r0, r6
  40bcbc:	4651      	mov	r1, sl
  40bcbe:	9201      	str	r2, [sp, #4]
  40bcc0:	f000 ff56 	bl	40cb70 <_sbrk_r>
  40bcc4:	f1b0 3fff 	cmp.w	r0, #4294967295
  40bcc8:	4680      	mov	r8, r0
  40bcca:	9a01      	ldr	r2, [sp, #4]
  40bccc:	f000 8101 	beq.w	40bed2 <_malloc_r+0x426>
  40bcd0:	4583      	cmp	fp, r0
  40bcd2:	f200 80fb 	bhi.w	40becc <_malloc_r+0x420>
  40bcd6:	f8df c114 	ldr.w	ip, [pc, #276]	; 40bdec <_malloc_r+0x340>
  40bcda:	45c3      	cmp	fp, r8
  40bcdc:	f8dc 3000 	ldr.w	r3, [ip]
  40bce0:	4453      	add	r3, sl
  40bce2:	f8cc 3000 	str.w	r3, [ip]
  40bce6:	f000 814a 	beq.w	40bf7e <_malloc_r+0x4d2>
  40bcea:	6812      	ldr	r2, [r2, #0]
  40bcec:	493c      	ldr	r1, [pc, #240]	; (40bde0 <_malloc_r+0x334>)
  40bcee:	3201      	adds	r2, #1
  40bcf0:	bf1b      	ittet	ne
  40bcf2:	ebcb 0b08 	rsbne	fp, fp, r8
  40bcf6:	445b      	addne	r3, fp
  40bcf8:	f8c1 8000 	streq.w	r8, [r1]
  40bcfc:	f8cc 3000 	strne.w	r3, [ip]
  40bd00:	f018 0307 	ands.w	r3, r8, #7
  40bd04:	f000 8114 	beq.w	40bf30 <_malloc_r+0x484>
  40bd08:	f1c3 0208 	rsb	r2, r3, #8
  40bd0c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  40bd10:	4490      	add	r8, r2
  40bd12:	3308      	adds	r3, #8
  40bd14:	44c2      	add	sl, r8
  40bd16:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  40bd1a:	ebca 0a03 	rsb	sl, sl, r3
  40bd1e:	4651      	mov	r1, sl
  40bd20:	4630      	mov	r0, r6
  40bd22:	f8cd c004 	str.w	ip, [sp, #4]
  40bd26:	f000 ff23 	bl	40cb70 <_sbrk_r>
  40bd2a:	1c43      	adds	r3, r0, #1
  40bd2c:	f8dd c004 	ldr.w	ip, [sp, #4]
  40bd30:	f000 8135 	beq.w	40bf9e <_malloc_r+0x4f2>
  40bd34:	ebc8 0200 	rsb	r2, r8, r0
  40bd38:	4452      	add	r2, sl
  40bd3a:	f042 0201 	orr.w	r2, r2, #1
  40bd3e:	f8dc 3000 	ldr.w	r3, [ip]
  40bd42:	42bc      	cmp	r4, r7
  40bd44:	4453      	add	r3, sl
  40bd46:	f8c7 8008 	str.w	r8, [r7, #8]
  40bd4a:	f8cc 3000 	str.w	r3, [ip]
  40bd4e:	f8c8 2004 	str.w	r2, [r8, #4]
  40bd52:	f8df a098 	ldr.w	sl, [pc, #152]	; 40bdec <_malloc_r+0x340>
  40bd56:	d015      	beq.n	40bd84 <_malloc_r+0x2d8>
  40bd58:	f1b9 0f0f 	cmp.w	r9, #15
  40bd5c:	f240 80eb 	bls.w	40bf36 <_malloc_r+0x48a>
  40bd60:	6861      	ldr	r1, [r4, #4]
  40bd62:	f1a9 020c 	sub.w	r2, r9, #12
  40bd66:	f022 0207 	bic.w	r2, r2, #7
  40bd6a:	f001 0101 	and.w	r1, r1, #1
  40bd6e:	ea42 0e01 	orr.w	lr, r2, r1
  40bd72:	2005      	movs	r0, #5
  40bd74:	18a1      	adds	r1, r4, r2
  40bd76:	2a0f      	cmp	r2, #15
  40bd78:	f8c4 e004 	str.w	lr, [r4, #4]
  40bd7c:	6048      	str	r0, [r1, #4]
  40bd7e:	6088      	str	r0, [r1, #8]
  40bd80:	f200 8111 	bhi.w	40bfa6 <_malloc_r+0x4fa>
  40bd84:	4a17      	ldr	r2, [pc, #92]	; (40bde4 <_malloc_r+0x338>)
  40bd86:	68bc      	ldr	r4, [r7, #8]
  40bd88:	6811      	ldr	r1, [r2, #0]
  40bd8a:	428b      	cmp	r3, r1
  40bd8c:	bf88      	it	hi
  40bd8e:	6013      	strhi	r3, [r2, #0]
  40bd90:	4a15      	ldr	r2, [pc, #84]	; (40bde8 <_malloc_r+0x33c>)
  40bd92:	6811      	ldr	r1, [r2, #0]
  40bd94:	428b      	cmp	r3, r1
  40bd96:	bf88      	it	hi
  40bd98:	6013      	strhi	r3, [r2, #0]
  40bd9a:	6862      	ldr	r2, [r4, #4]
  40bd9c:	f022 0203 	bic.w	r2, r2, #3
  40bda0:	4295      	cmp	r5, r2
  40bda2:	ebc5 0302 	rsb	r3, r5, r2
  40bda6:	d801      	bhi.n	40bdac <_malloc_r+0x300>
  40bda8:	2b0f      	cmp	r3, #15
  40bdaa:	dc04      	bgt.n	40bdb6 <_malloc_r+0x30a>
  40bdac:	4630      	mov	r0, r6
  40bdae:	f000 f9cb 	bl	40c148 <__malloc_unlock>
  40bdb2:	2400      	movs	r4, #0
  40bdb4:	e6a6      	b.n	40bb04 <_malloc_r+0x58>
  40bdb6:	f045 0201 	orr.w	r2, r5, #1
  40bdba:	f043 0301 	orr.w	r3, r3, #1
  40bdbe:	4425      	add	r5, r4
  40bdc0:	6062      	str	r2, [r4, #4]
  40bdc2:	4630      	mov	r0, r6
  40bdc4:	60bd      	str	r5, [r7, #8]
  40bdc6:	606b      	str	r3, [r5, #4]
  40bdc8:	f000 f9be 	bl	40c148 <__malloc_unlock>
  40bdcc:	3408      	adds	r4, #8
  40bdce:	4620      	mov	r0, r4
  40bdd0:	b003      	add	sp, #12
  40bdd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bdd6:	bf00      	nop
  40bdd8:	200005c0 	.word	0x200005c0
  40bddc:	20003830 	.word	0x20003830
  40bde0:	200009cc 	.word	0x200009cc
  40bde4:	2000382c 	.word	0x2000382c
  40bde8:	20003828 	.word	0x20003828
  40bdec:	20003834 	.word	0x20003834
  40bdf0:	f1bc 0f14 	cmp.w	ip, #20
  40bdf4:	d961      	bls.n	40beba <_malloc_r+0x40e>
  40bdf6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40bdfa:	f200 808f 	bhi.w	40bf1c <_malloc_r+0x470>
  40bdfe:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  40be02:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40be06:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40be0a:	e697      	b.n	40bb3c <_malloc_r+0x90>
  40be0c:	0a4b      	lsrs	r3, r1, #9
  40be0e:	2b04      	cmp	r3, #4
  40be10:	d958      	bls.n	40bec4 <_malloc_r+0x418>
  40be12:	2b14      	cmp	r3, #20
  40be14:	f200 80ad 	bhi.w	40bf72 <_malloc_r+0x4c6>
  40be18:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40be1c:	0050      	lsls	r0, r2, #1
  40be1e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  40be22:	6883      	ldr	r3, [r0, #8]
  40be24:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 40bfe0 <_malloc_r+0x534>
  40be28:	4283      	cmp	r3, r0
  40be2a:	f000 808a 	beq.w	40bf42 <_malloc_r+0x496>
  40be2e:	685a      	ldr	r2, [r3, #4]
  40be30:	f022 0203 	bic.w	r2, r2, #3
  40be34:	4291      	cmp	r1, r2
  40be36:	d202      	bcs.n	40be3e <_malloc_r+0x392>
  40be38:	689b      	ldr	r3, [r3, #8]
  40be3a:	4298      	cmp	r0, r3
  40be3c:	d1f7      	bne.n	40be2e <_malloc_r+0x382>
  40be3e:	68d9      	ldr	r1, [r3, #12]
  40be40:	687a      	ldr	r2, [r7, #4]
  40be42:	60e1      	str	r1, [r4, #12]
  40be44:	60a3      	str	r3, [r4, #8]
  40be46:	608c      	str	r4, [r1, #8]
  40be48:	60dc      	str	r4, [r3, #12]
  40be4a:	e6b6      	b.n	40bbba <_malloc_r+0x10e>
  40be4c:	f045 0701 	orr.w	r7, r5, #1
  40be50:	f042 0101 	orr.w	r1, r2, #1
  40be54:	4425      	add	r5, r4
  40be56:	6067      	str	r7, [r4, #4]
  40be58:	4630      	mov	r0, r6
  40be5a:	615d      	str	r5, [r3, #20]
  40be5c:	611d      	str	r5, [r3, #16]
  40be5e:	f8c5 e00c 	str.w	lr, [r5, #12]
  40be62:	f8c5 e008 	str.w	lr, [r5, #8]
  40be66:	6069      	str	r1, [r5, #4]
  40be68:	50aa      	str	r2, [r5, r2]
  40be6a:	3408      	adds	r4, #8
  40be6c:	f000 f96c 	bl	40c148 <__malloc_unlock>
  40be70:	e648      	b.n	40bb04 <_malloc_r+0x58>
  40be72:	685a      	ldr	r2, [r3, #4]
  40be74:	e6a1      	b.n	40bbba <_malloc_r+0x10e>
  40be76:	f109 0901 	add.w	r9, r9, #1
  40be7a:	f019 0f03 	tst.w	r9, #3
  40be7e:	f104 0408 	add.w	r4, r4, #8
  40be82:	f47f aead 	bne.w	40bbe0 <_malloc_r+0x134>
  40be86:	e02d      	b.n	40bee4 <_malloc_r+0x438>
  40be88:	f104 0308 	add.w	r3, r4, #8
  40be8c:	6964      	ldr	r4, [r4, #20]
  40be8e:	42a3      	cmp	r3, r4
  40be90:	bf08      	it	eq
  40be92:	f10c 0c02 	addeq.w	ip, ip, #2
  40be96:	f43f ae67 	beq.w	40bb68 <_malloc_r+0xbc>
  40be9a:	e623      	b.n	40bae4 <_malloc_r+0x38>
  40be9c:	4419      	add	r1, r3
  40be9e:	6848      	ldr	r0, [r1, #4]
  40bea0:	461c      	mov	r4, r3
  40bea2:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40bea6:	68db      	ldr	r3, [r3, #12]
  40bea8:	f040 0501 	orr.w	r5, r0, #1
  40beac:	604d      	str	r5, [r1, #4]
  40beae:	4630      	mov	r0, r6
  40beb0:	60d3      	str	r3, [r2, #12]
  40beb2:	609a      	str	r2, [r3, #8]
  40beb4:	f000 f948 	bl	40c148 <__malloc_unlock>
  40beb8:	e624      	b.n	40bb04 <_malloc_r+0x58>
  40beba:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40bebe:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40bec2:	e63b      	b.n	40bb3c <_malloc_r+0x90>
  40bec4:	098a      	lsrs	r2, r1, #6
  40bec6:	3238      	adds	r2, #56	; 0x38
  40bec8:	0050      	lsls	r0, r2, #1
  40beca:	e7a8      	b.n	40be1e <_malloc_r+0x372>
  40becc:	42bc      	cmp	r4, r7
  40bece:	f43f af02 	beq.w	40bcd6 <_malloc_r+0x22a>
  40bed2:	68bc      	ldr	r4, [r7, #8]
  40bed4:	6862      	ldr	r2, [r4, #4]
  40bed6:	f022 0203 	bic.w	r2, r2, #3
  40beda:	e761      	b.n	40bda0 <_malloc_r+0x2f4>
  40bedc:	f8d8 8000 	ldr.w	r8, [r8]
  40bee0:	4598      	cmp	r8, r3
  40bee2:	d17a      	bne.n	40bfda <_malloc_r+0x52e>
  40bee4:	f01c 0f03 	tst.w	ip, #3
  40bee8:	f1a8 0308 	sub.w	r3, r8, #8
  40beec:	f10c 3cff 	add.w	ip, ip, #4294967295
  40bef0:	d1f4      	bne.n	40bedc <_malloc_r+0x430>
  40bef2:	687b      	ldr	r3, [r7, #4]
  40bef4:	ea23 0300 	bic.w	r3, r3, r0
  40bef8:	607b      	str	r3, [r7, #4]
  40befa:	0040      	lsls	r0, r0, #1
  40befc:	4298      	cmp	r0, r3
  40befe:	f63f aebe 	bhi.w	40bc7e <_malloc_r+0x1d2>
  40bf02:	2800      	cmp	r0, #0
  40bf04:	f43f aebb 	beq.w	40bc7e <_malloc_r+0x1d2>
  40bf08:	4203      	tst	r3, r0
  40bf0a:	46cc      	mov	ip, r9
  40bf0c:	f47f ae64 	bne.w	40bbd8 <_malloc_r+0x12c>
  40bf10:	0040      	lsls	r0, r0, #1
  40bf12:	4203      	tst	r3, r0
  40bf14:	f10c 0c04 	add.w	ip, ip, #4
  40bf18:	d0fa      	beq.n	40bf10 <_malloc_r+0x464>
  40bf1a:	e65d      	b.n	40bbd8 <_malloc_r+0x12c>
  40bf1c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40bf20:	d819      	bhi.n	40bf56 <_malloc_r+0x4aa>
  40bf22:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40bf26:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40bf2a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40bf2e:	e605      	b.n	40bb3c <_malloc_r+0x90>
  40bf30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40bf34:	e6ee      	b.n	40bd14 <_malloc_r+0x268>
  40bf36:	2301      	movs	r3, #1
  40bf38:	f8c8 3004 	str.w	r3, [r8, #4]
  40bf3c:	4644      	mov	r4, r8
  40bf3e:	2200      	movs	r2, #0
  40bf40:	e72e      	b.n	40bda0 <_malloc_r+0x2f4>
  40bf42:	1092      	asrs	r2, r2, #2
  40bf44:	2001      	movs	r0, #1
  40bf46:	4090      	lsls	r0, r2
  40bf48:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40bf4c:	4619      	mov	r1, r3
  40bf4e:	4302      	orrs	r2, r0
  40bf50:	f8c8 2004 	str.w	r2, [r8, #4]
  40bf54:	e775      	b.n	40be42 <_malloc_r+0x396>
  40bf56:	f240 5354 	movw	r3, #1364	; 0x554
  40bf5a:	459c      	cmp	ip, r3
  40bf5c:	d81b      	bhi.n	40bf96 <_malloc_r+0x4ea>
  40bf5e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40bf62:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40bf66:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40bf6a:	e5e7      	b.n	40bb3c <_malloc_r+0x90>
  40bf6c:	f10a 0a10 	add.w	sl, sl, #16
  40bf70:	e6a3      	b.n	40bcba <_malloc_r+0x20e>
  40bf72:	2b54      	cmp	r3, #84	; 0x54
  40bf74:	d81f      	bhi.n	40bfb6 <_malloc_r+0x50a>
  40bf76:	0b0a      	lsrs	r2, r1, #12
  40bf78:	326e      	adds	r2, #110	; 0x6e
  40bf7a:	0050      	lsls	r0, r2, #1
  40bf7c:	e74f      	b.n	40be1e <_malloc_r+0x372>
  40bf7e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40bf82:	2900      	cmp	r1, #0
  40bf84:	f47f aeb1 	bne.w	40bcea <_malloc_r+0x23e>
  40bf88:	eb0a 0109 	add.w	r1, sl, r9
  40bf8c:	68ba      	ldr	r2, [r7, #8]
  40bf8e:	f041 0101 	orr.w	r1, r1, #1
  40bf92:	6051      	str	r1, [r2, #4]
  40bf94:	e6f6      	b.n	40bd84 <_malloc_r+0x2d8>
  40bf96:	21fc      	movs	r1, #252	; 0xfc
  40bf98:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40bf9c:	e5ce      	b.n	40bb3c <_malloc_r+0x90>
  40bf9e:	2201      	movs	r2, #1
  40bfa0:	f04f 0a00 	mov.w	sl, #0
  40bfa4:	e6cb      	b.n	40bd3e <_malloc_r+0x292>
  40bfa6:	f104 0108 	add.w	r1, r4, #8
  40bfaa:	4630      	mov	r0, r6
  40bfac:	f7ff fa7c 	bl	40b4a8 <_free_r>
  40bfb0:	f8da 3000 	ldr.w	r3, [sl]
  40bfb4:	e6e6      	b.n	40bd84 <_malloc_r+0x2d8>
  40bfb6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40bfba:	d803      	bhi.n	40bfc4 <_malloc_r+0x518>
  40bfbc:	0bca      	lsrs	r2, r1, #15
  40bfbe:	3277      	adds	r2, #119	; 0x77
  40bfc0:	0050      	lsls	r0, r2, #1
  40bfc2:	e72c      	b.n	40be1e <_malloc_r+0x372>
  40bfc4:	f240 5254 	movw	r2, #1364	; 0x554
  40bfc8:	4293      	cmp	r3, r2
  40bfca:	d803      	bhi.n	40bfd4 <_malloc_r+0x528>
  40bfcc:	0c8a      	lsrs	r2, r1, #18
  40bfce:	327c      	adds	r2, #124	; 0x7c
  40bfd0:	0050      	lsls	r0, r2, #1
  40bfd2:	e724      	b.n	40be1e <_malloc_r+0x372>
  40bfd4:	20fc      	movs	r0, #252	; 0xfc
  40bfd6:	227e      	movs	r2, #126	; 0x7e
  40bfd8:	e721      	b.n	40be1e <_malloc_r+0x372>
  40bfda:	687b      	ldr	r3, [r7, #4]
  40bfdc:	e78d      	b.n	40befa <_malloc_r+0x44e>
  40bfde:	bf00      	nop
  40bfe0:	200005c0 	.word	0x200005c0

0040bfe4 <memchr>:
  40bfe4:	0783      	lsls	r3, r0, #30
  40bfe6:	b470      	push	{r4, r5, r6}
  40bfe8:	b2c9      	uxtb	r1, r1
  40bfea:	d040      	beq.n	40c06e <memchr+0x8a>
  40bfec:	1e54      	subs	r4, r2, #1
  40bfee:	b32a      	cbz	r2, 40c03c <memchr+0x58>
  40bff0:	7803      	ldrb	r3, [r0, #0]
  40bff2:	428b      	cmp	r3, r1
  40bff4:	d023      	beq.n	40c03e <memchr+0x5a>
  40bff6:	1c43      	adds	r3, r0, #1
  40bff8:	e004      	b.n	40c004 <memchr+0x20>
  40bffa:	b1fc      	cbz	r4, 40c03c <memchr+0x58>
  40bffc:	7805      	ldrb	r5, [r0, #0]
  40bffe:	4614      	mov	r4, r2
  40c000:	428d      	cmp	r5, r1
  40c002:	d01c      	beq.n	40c03e <memchr+0x5a>
  40c004:	f013 0f03 	tst.w	r3, #3
  40c008:	4618      	mov	r0, r3
  40c00a:	f104 32ff 	add.w	r2, r4, #4294967295
  40c00e:	f103 0301 	add.w	r3, r3, #1
  40c012:	d1f2      	bne.n	40bffa <memchr+0x16>
  40c014:	2c03      	cmp	r4, #3
  40c016:	d814      	bhi.n	40c042 <memchr+0x5e>
  40c018:	1e65      	subs	r5, r4, #1
  40c01a:	b354      	cbz	r4, 40c072 <memchr+0x8e>
  40c01c:	7803      	ldrb	r3, [r0, #0]
  40c01e:	428b      	cmp	r3, r1
  40c020:	d00d      	beq.n	40c03e <memchr+0x5a>
  40c022:	1c42      	adds	r2, r0, #1
  40c024:	2300      	movs	r3, #0
  40c026:	e002      	b.n	40c02e <memchr+0x4a>
  40c028:	7804      	ldrb	r4, [r0, #0]
  40c02a:	428c      	cmp	r4, r1
  40c02c:	d007      	beq.n	40c03e <memchr+0x5a>
  40c02e:	42ab      	cmp	r3, r5
  40c030:	4610      	mov	r0, r2
  40c032:	f103 0301 	add.w	r3, r3, #1
  40c036:	f102 0201 	add.w	r2, r2, #1
  40c03a:	d1f5      	bne.n	40c028 <memchr+0x44>
  40c03c:	2000      	movs	r0, #0
  40c03e:	bc70      	pop	{r4, r5, r6}
  40c040:	4770      	bx	lr
  40c042:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40c046:	4603      	mov	r3, r0
  40c048:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40c04c:	681a      	ldr	r2, [r3, #0]
  40c04e:	4618      	mov	r0, r3
  40c050:	4072      	eors	r2, r6
  40c052:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40c056:	ea25 0202 	bic.w	r2, r5, r2
  40c05a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40c05e:	f103 0304 	add.w	r3, r3, #4
  40c062:	d1d9      	bne.n	40c018 <memchr+0x34>
  40c064:	3c04      	subs	r4, #4
  40c066:	2c03      	cmp	r4, #3
  40c068:	4618      	mov	r0, r3
  40c06a:	d8ef      	bhi.n	40c04c <memchr+0x68>
  40c06c:	e7d4      	b.n	40c018 <memchr+0x34>
  40c06e:	4614      	mov	r4, r2
  40c070:	e7d0      	b.n	40c014 <memchr+0x30>
  40c072:	4620      	mov	r0, r4
  40c074:	e7e3      	b.n	40c03e <memchr+0x5a>
  40c076:	bf00      	nop

0040c078 <memmove>:
  40c078:	4288      	cmp	r0, r1
  40c07a:	b4f0      	push	{r4, r5, r6, r7}
  40c07c:	d910      	bls.n	40c0a0 <memmove+0x28>
  40c07e:	188c      	adds	r4, r1, r2
  40c080:	42a0      	cmp	r0, r4
  40c082:	d20d      	bcs.n	40c0a0 <memmove+0x28>
  40c084:	1885      	adds	r5, r0, r2
  40c086:	1e53      	subs	r3, r2, #1
  40c088:	b142      	cbz	r2, 40c09c <memmove+0x24>
  40c08a:	4621      	mov	r1, r4
  40c08c:	462a      	mov	r2, r5
  40c08e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40c092:	3b01      	subs	r3, #1
  40c094:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40c098:	1c5c      	adds	r4, r3, #1
  40c09a:	d1f8      	bne.n	40c08e <memmove+0x16>
  40c09c:	bcf0      	pop	{r4, r5, r6, r7}
  40c09e:	4770      	bx	lr
  40c0a0:	2a0f      	cmp	r2, #15
  40c0a2:	d944      	bls.n	40c12e <memmove+0xb6>
  40c0a4:	ea40 0301 	orr.w	r3, r0, r1
  40c0a8:	079b      	lsls	r3, r3, #30
  40c0aa:	d144      	bne.n	40c136 <memmove+0xbe>
  40c0ac:	f1a2 0710 	sub.w	r7, r2, #16
  40c0b0:	093f      	lsrs	r7, r7, #4
  40c0b2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40c0b6:	3610      	adds	r6, #16
  40c0b8:	460c      	mov	r4, r1
  40c0ba:	4603      	mov	r3, r0
  40c0bc:	6825      	ldr	r5, [r4, #0]
  40c0be:	3310      	adds	r3, #16
  40c0c0:	f843 5c10 	str.w	r5, [r3, #-16]
  40c0c4:	6865      	ldr	r5, [r4, #4]
  40c0c6:	3410      	adds	r4, #16
  40c0c8:	f843 5c0c 	str.w	r5, [r3, #-12]
  40c0cc:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40c0d0:	f843 5c08 	str.w	r5, [r3, #-8]
  40c0d4:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40c0d8:	f843 5c04 	str.w	r5, [r3, #-4]
  40c0dc:	42b3      	cmp	r3, r6
  40c0de:	d1ed      	bne.n	40c0bc <memmove+0x44>
  40c0e0:	1c7b      	adds	r3, r7, #1
  40c0e2:	f002 0c0f 	and.w	ip, r2, #15
  40c0e6:	011b      	lsls	r3, r3, #4
  40c0e8:	f1bc 0f03 	cmp.w	ip, #3
  40c0ec:	4419      	add	r1, r3
  40c0ee:	4403      	add	r3, r0
  40c0f0:	d923      	bls.n	40c13a <memmove+0xc2>
  40c0f2:	460e      	mov	r6, r1
  40c0f4:	461d      	mov	r5, r3
  40c0f6:	4664      	mov	r4, ip
  40c0f8:	f856 7b04 	ldr.w	r7, [r6], #4
  40c0fc:	3c04      	subs	r4, #4
  40c0fe:	2c03      	cmp	r4, #3
  40c100:	f845 7b04 	str.w	r7, [r5], #4
  40c104:	d8f8      	bhi.n	40c0f8 <memmove+0x80>
  40c106:	f1ac 0404 	sub.w	r4, ip, #4
  40c10a:	f024 0403 	bic.w	r4, r4, #3
  40c10e:	3404      	adds	r4, #4
  40c110:	f002 0203 	and.w	r2, r2, #3
  40c114:	4423      	add	r3, r4
  40c116:	4421      	add	r1, r4
  40c118:	2a00      	cmp	r2, #0
  40c11a:	d0bf      	beq.n	40c09c <memmove+0x24>
  40c11c:	441a      	add	r2, r3
  40c11e:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c122:	f803 4b01 	strb.w	r4, [r3], #1
  40c126:	4293      	cmp	r3, r2
  40c128:	d1f9      	bne.n	40c11e <memmove+0xa6>
  40c12a:	bcf0      	pop	{r4, r5, r6, r7}
  40c12c:	4770      	bx	lr
  40c12e:	4603      	mov	r3, r0
  40c130:	2a00      	cmp	r2, #0
  40c132:	d1f3      	bne.n	40c11c <memmove+0xa4>
  40c134:	e7b2      	b.n	40c09c <memmove+0x24>
  40c136:	4603      	mov	r3, r0
  40c138:	e7f0      	b.n	40c11c <memmove+0xa4>
  40c13a:	4662      	mov	r2, ip
  40c13c:	2a00      	cmp	r2, #0
  40c13e:	d1ed      	bne.n	40c11c <memmove+0xa4>
  40c140:	e7ac      	b.n	40c09c <memmove+0x24>
  40c142:	bf00      	nop

0040c144 <__malloc_lock>:
  40c144:	4770      	bx	lr
  40c146:	bf00      	nop

0040c148 <__malloc_unlock>:
  40c148:	4770      	bx	lr
  40c14a:	bf00      	nop

0040c14c <_Balloc>:
  40c14c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40c14e:	b570      	push	{r4, r5, r6, lr}
  40c150:	4605      	mov	r5, r0
  40c152:	460c      	mov	r4, r1
  40c154:	b14a      	cbz	r2, 40c16a <_Balloc+0x1e>
  40c156:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40c15a:	b180      	cbz	r0, 40c17e <_Balloc+0x32>
  40c15c:	6801      	ldr	r1, [r0, #0]
  40c15e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40c162:	2200      	movs	r2, #0
  40c164:	6102      	str	r2, [r0, #16]
  40c166:	60c2      	str	r2, [r0, #12]
  40c168:	bd70      	pop	{r4, r5, r6, pc}
  40c16a:	2221      	movs	r2, #33	; 0x21
  40c16c:	2104      	movs	r1, #4
  40c16e:	f002 f995 	bl	40e49c <_calloc_r>
  40c172:	64e8      	str	r0, [r5, #76]	; 0x4c
  40c174:	4602      	mov	r2, r0
  40c176:	2800      	cmp	r0, #0
  40c178:	d1ed      	bne.n	40c156 <_Balloc+0xa>
  40c17a:	2000      	movs	r0, #0
  40c17c:	bd70      	pop	{r4, r5, r6, pc}
  40c17e:	2101      	movs	r1, #1
  40c180:	fa01 f604 	lsl.w	r6, r1, r4
  40c184:	1d72      	adds	r2, r6, #5
  40c186:	4628      	mov	r0, r5
  40c188:	0092      	lsls	r2, r2, #2
  40c18a:	f002 f987 	bl	40e49c <_calloc_r>
  40c18e:	2800      	cmp	r0, #0
  40c190:	d0f3      	beq.n	40c17a <_Balloc+0x2e>
  40c192:	6044      	str	r4, [r0, #4]
  40c194:	6086      	str	r6, [r0, #8]
  40c196:	e7e4      	b.n	40c162 <_Balloc+0x16>

0040c198 <_Bfree>:
  40c198:	b131      	cbz	r1, 40c1a8 <_Bfree+0x10>
  40c19a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40c19c:	684a      	ldr	r2, [r1, #4]
  40c19e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40c1a2:	6008      	str	r0, [r1, #0]
  40c1a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40c1a8:	4770      	bx	lr
  40c1aa:	bf00      	nop

0040c1ac <__multadd>:
  40c1ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c1b0:	690f      	ldr	r7, [r1, #16]
  40c1b2:	b083      	sub	sp, #12
  40c1b4:	4688      	mov	r8, r1
  40c1b6:	4681      	mov	r9, r0
  40c1b8:	f101 0514 	add.w	r5, r1, #20
  40c1bc:	2400      	movs	r4, #0
  40c1be:	682e      	ldr	r6, [r5, #0]
  40c1c0:	3401      	adds	r4, #1
  40c1c2:	b2b1      	uxth	r1, r6
  40c1c4:	0c36      	lsrs	r6, r6, #16
  40c1c6:	fb02 3301 	mla	r3, r2, r1, r3
  40c1ca:	fb02 f606 	mul.w	r6, r2, r6
  40c1ce:	b299      	uxth	r1, r3
  40c1d0:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  40c1d4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40c1d8:	42a7      	cmp	r7, r4
  40c1da:	f845 1b04 	str.w	r1, [r5], #4
  40c1de:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40c1e2:	dcec      	bgt.n	40c1be <__multadd+0x12>
  40c1e4:	b14b      	cbz	r3, 40c1fa <__multadd+0x4e>
  40c1e6:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40c1ea:	4297      	cmp	r7, r2
  40c1ec:	da09      	bge.n	40c202 <__multadd+0x56>
  40c1ee:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  40c1f2:	3701      	adds	r7, #1
  40c1f4:	6153      	str	r3, [r2, #20]
  40c1f6:	f8c8 7010 	str.w	r7, [r8, #16]
  40c1fa:	4640      	mov	r0, r8
  40c1fc:	b003      	add	sp, #12
  40c1fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c202:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40c206:	4648      	mov	r0, r9
  40c208:	3101      	adds	r1, #1
  40c20a:	9301      	str	r3, [sp, #4]
  40c20c:	f7ff ff9e 	bl	40c14c <_Balloc>
  40c210:	f8d8 2010 	ldr.w	r2, [r8, #16]
  40c214:	f108 010c 	add.w	r1, r8, #12
  40c218:	3202      	adds	r2, #2
  40c21a:	4604      	mov	r4, r0
  40c21c:	0092      	lsls	r2, r2, #2
  40c21e:	300c      	adds	r0, #12
  40c220:	f7fb fb96 	bl	407950 <memcpy>
  40c224:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  40c228:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40c22c:	9b01      	ldr	r3, [sp, #4]
  40c22e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40c232:	f8c8 0000 	str.w	r0, [r8]
  40c236:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  40c23a:	46a0      	mov	r8, r4
  40c23c:	e7d7      	b.n	40c1ee <__multadd+0x42>
  40c23e:	bf00      	nop

0040c240 <__hi0bits>:
  40c240:	0c03      	lsrs	r3, r0, #16
  40c242:	041b      	lsls	r3, r3, #16
  40c244:	b9b3      	cbnz	r3, 40c274 <__hi0bits+0x34>
  40c246:	0400      	lsls	r0, r0, #16
  40c248:	2310      	movs	r3, #16
  40c24a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40c24e:	bf04      	itt	eq
  40c250:	0200      	lsleq	r0, r0, #8
  40c252:	3308      	addeq	r3, #8
  40c254:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40c258:	bf04      	itt	eq
  40c25a:	0100      	lsleq	r0, r0, #4
  40c25c:	3304      	addeq	r3, #4
  40c25e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40c262:	bf04      	itt	eq
  40c264:	0080      	lsleq	r0, r0, #2
  40c266:	3302      	addeq	r3, #2
  40c268:	2800      	cmp	r0, #0
  40c26a:	db07      	blt.n	40c27c <__hi0bits+0x3c>
  40c26c:	0042      	lsls	r2, r0, #1
  40c26e:	d403      	bmi.n	40c278 <__hi0bits+0x38>
  40c270:	2020      	movs	r0, #32
  40c272:	4770      	bx	lr
  40c274:	2300      	movs	r3, #0
  40c276:	e7e8      	b.n	40c24a <__hi0bits+0xa>
  40c278:	1c58      	adds	r0, r3, #1
  40c27a:	4770      	bx	lr
  40c27c:	4618      	mov	r0, r3
  40c27e:	4770      	bx	lr

0040c280 <__lo0bits>:
  40c280:	6803      	ldr	r3, [r0, #0]
  40c282:	f013 0207 	ands.w	r2, r3, #7
  40c286:	d007      	beq.n	40c298 <__lo0bits+0x18>
  40c288:	07d9      	lsls	r1, r3, #31
  40c28a:	d420      	bmi.n	40c2ce <__lo0bits+0x4e>
  40c28c:	079a      	lsls	r2, r3, #30
  40c28e:	d420      	bmi.n	40c2d2 <__lo0bits+0x52>
  40c290:	089b      	lsrs	r3, r3, #2
  40c292:	6003      	str	r3, [r0, #0]
  40c294:	2002      	movs	r0, #2
  40c296:	4770      	bx	lr
  40c298:	b299      	uxth	r1, r3
  40c29a:	b909      	cbnz	r1, 40c2a0 <__lo0bits+0x20>
  40c29c:	0c1b      	lsrs	r3, r3, #16
  40c29e:	2210      	movs	r2, #16
  40c2a0:	f013 0fff 	tst.w	r3, #255	; 0xff
  40c2a4:	bf04      	itt	eq
  40c2a6:	0a1b      	lsreq	r3, r3, #8
  40c2a8:	3208      	addeq	r2, #8
  40c2aa:	0719      	lsls	r1, r3, #28
  40c2ac:	bf04      	itt	eq
  40c2ae:	091b      	lsreq	r3, r3, #4
  40c2b0:	3204      	addeq	r2, #4
  40c2b2:	0799      	lsls	r1, r3, #30
  40c2b4:	bf04      	itt	eq
  40c2b6:	089b      	lsreq	r3, r3, #2
  40c2b8:	3202      	addeq	r2, #2
  40c2ba:	07d9      	lsls	r1, r3, #31
  40c2bc:	d404      	bmi.n	40c2c8 <__lo0bits+0x48>
  40c2be:	085b      	lsrs	r3, r3, #1
  40c2c0:	d101      	bne.n	40c2c6 <__lo0bits+0x46>
  40c2c2:	2020      	movs	r0, #32
  40c2c4:	4770      	bx	lr
  40c2c6:	3201      	adds	r2, #1
  40c2c8:	6003      	str	r3, [r0, #0]
  40c2ca:	4610      	mov	r0, r2
  40c2cc:	4770      	bx	lr
  40c2ce:	2000      	movs	r0, #0
  40c2d0:	4770      	bx	lr
  40c2d2:	085b      	lsrs	r3, r3, #1
  40c2d4:	6003      	str	r3, [r0, #0]
  40c2d6:	2001      	movs	r0, #1
  40c2d8:	4770      	bx	lr
  40c2da:	bf00      	nop

0040c2dc <__i2b>:
  40c2dc:	b510      	push	{r4, lr}
  40c2de:	460c      	mov	r4, r1
  40c2e0:	2101      	movs	r1, #1
  40c2e2:	f7ff ff33 	bl	40c14c <_Balloc>
  40c2e6:	2201      	movs	r2, #1
  40c2e8:	6144      	str	r4, [r0, #20]
  40c2ea:	6102      	str	r2, [r0, #16]
  40c2ec:	bd10      	pop	{r4, pc}
  40c2ee:	bf00      	nop

0040c2f0 <__multiply>:
  40c2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c2f4:	690d      	ldr	r5, [r1, #16]
  40c2f6:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40c2fa:	b085      	sub	sp, #20
  40c2fc:	454d      	cmp	r5, r9
  40c2fe:	460c      	mov	r4, r1
  40c300:	4692      	mov	sl, r2
  40c302:	da04      	bge.n	40c30e <__multiply+0x1e>
  40c304:	462a      	mov	r2, r5
  40c306:	4654      	mov	r4, sl
  40c308:	464d      	mov	r5, r9
  40c30a:	468a      	mov	sl, r1
  40c30c:	4691      	mov	r9, r2
  40c30e:	68a3      	ldr	r3, [r4, #8]
  40c310:	eb05 0709 	add.w	r7, r5, r9
  40c314:	6861      	ldr	r1, [r4, #4]
  40c316:	429f      	cmp	r7, r3
  40c318:	bfc8      	it	gt
  40c31a:	3101      	addgt	r1, #1
  40c31c:	f7ff ff16 	bl	40c14c <_Balloc>
  40c320:	f100 0614 	add.w	r6, r0, #20
  40c324:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40c328:	4546      	cmp	r6, r8
  40c32a:	9001      	str	r0, [sp, #4]
  40c32c:	d205      	bcs.n	40c33a <__multiply+0x4a>
  40c32e:	4633      	mov	r3, r6
  40c330:	2000      	movs	r0, #0
  40c332:	f843 0b04 	str.w	r0, [r3], #4
  40c336:	4598      	cmp	r8, r3
  40c338:	d8fb      	bhi.n	40c332 <__multiply+0x42>
  40c33a:	f10a 0c14 	add.w	ip, sl, #20
  40c33e:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40c342:	3414      	adds	r4, #20
  40c344:	45cc      	cmp	ip, r9
  40c346:	9400      	str	r4, [sp, #0]
  40c348:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  40c34c:	d25b      	bcs.n	40c406 <__multiply+0x116>
  40c34e:	f8cd 8008 	str.w	r8, [sp, #8]
  40c352:	9703      	str	r7, [sp, #12]
  40c354:	46c8      	mov	r8, r9
  40c356:	f85c 3b04 	ldr.w	r3, [ip], #4
  40c35a:	b29c      	uxth	r4, r3
  40c35c:	b324      	cbz	r4, 40c3a8 <__multiply+0xb8>
  40c35e:	9a00      	ldr	r2, [sp, #0]
  40c360:	4633      	mov	r3, r6
  40c362:	f04f 0900 	mov.w	r9, #0
  40c366:	e000      	b.n	40c36a <__multiply+0x7a>
  40c368:	460b      	mov	r3, r1
  40c36a:	f852 7b04 	ldr.w	r7, [r2], #4
  40c36e:	6819      	ldr	r1, [r3, #0]
  40c370:	fa1f fb87 	uxth.w	fp, r7
  40c374:	fa1f fa81 	uxth.w	sl, r1
  40c378:	0c38      	lsrs	r0, r7, #16
  40c37a:	0c09      	lsrs	r1, r1, #16
  40c37c:	fb04 aa0b 	mla	sl, r4, fp, sl
  40c380:	fb04 1000 	mla	r0, r4, r0, r1
  40c384:	44d1      	add	r9, sl
  40c386:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  40c38a:	fa1f f989 	uxth.w	r9, r9
  40c38e:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40c392:	4619      	mov	r1, r3
  40c394:	4295      	cmp	r5, r2
  40c396:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40c39a:	f841 7b04 	str.w	r7, [r1], #4
  40c39e:	d8e3      	bhi.n	40c368 <__multiply+0x78>
  40c3a0:	f8c3 9004 	str.w	r9, [r3, #4]
  40c3a4:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40c3a8:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40c3ac:	d024      	beq.n	40c3f8 <__multiply+0x108>
  40c3ae:	f8d6 a000 	ldr.w	sl, [r6]
  40c3b2:	9b00      	ldr	r3, [sp, #0]
  40c3b4:	4650      	mov	r0, sl
  40c3b6:	4631      	mov	r1, r6
  40c3b8:	f04f 0b00 	mov.w	fp, #0
  40c3bc:	e000      	b.n	40c3c0 <__multiply+0xd0>
  40c3be:	4611      	mov	r1, r2
  40c3c0:	881a      	ldrh	r2, [r3, #0]
  40c3c2:	0c00      	lsrs	r0, r0, #16
  40c3c4:	fb09 0002 	mla	r0, r9, r2, r0
  40c3c8:	fa1f fa8a 	uxth.w	sl, sl
  40c3cc:	4483      	add	fp, r0
  40c3ce:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40c3d2:	460a      	mov	r2, r1
  40c3d4:	f842 0b04 	str.w	r0, [r2], #4
  40c3d8:	f853 7b04 	ldr.w	r7, [r3], #4
  40c3dc:	6848      	ldr	r0, [r1, #4]
  40c3de:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40c3e2:	b284      	uxth	r4, r0
  40c3e4:	fb09 4a0a 	mla	sl, r9, sl, r4
  40c3e8:	429d      	cmp	r5, r3
  40c3ea:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40c3ee:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40c3f2:	d8e4      	bhi.n	40c3be <__multiply+0xce>
  40c3f4:	f8c1 a004 	str.w	sl, [r1, #4]
  40c3f8:	45e0      	cmp	r8, ip
  40c3fa:	f106 0604 	add.w	r6, r6, #4
  40c3fe:	d8aa      	bhi.n	40c356 <__multiply+0x66>
  40c400:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40c404:	9f03      	ldr	r7, [sp, #12]
  40c406:	2f00      	cmp	r7, #0
  40c408:	dd0a      	ble.n	40c420 <__multiply+0x130>
  40c40a:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40c40e:	f1a8 0804 	sub.w	r8, r8, #4
  40c412:	b11b      	cbz	r3, 40c41c <__multiply+0x12c>
  40c414:	e004      	b.n	40c420 <__multiply+0x130>
  40c416:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40c41a:	b90b      	cbnz	r3, 40c420 <__multiply+0x130>
  40c41c:	3f01      	subs	r7, #1
  40c41e:	d1fa      	bne.n	40c416 <__multiply+0x126>
  40c420:	9b01      	ldr	r3, [sp, #4]
  40c422:	4618      	mov	r0, r3
  40c424:	611f      	str	r7, [r3, #16]
  40c426:	b005      	add	sp, #20
  40c428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c42c <__pow5mult>:
  40c42c:	f012 0303 	ands.w	r3, r2, #3
  40c430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c434:	4614      	mov	r4, r2
  40c436:	4607      	mov	r7, r0
  40c438:	460e      	mov	r6, r1
  40c43a:	d12c      	bne.n	40c496 <__pow5mult+0x6a>
  40c43c:	10a4      	asrs	r4, r4, #2
  40c43e:	d01c      	beq.n	40c47a <__pow5mult+0x4e>
  40c440:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40c442:	2d00      	cmp	r5, #0
  40c444:	d030      	beq.n	40c4a8 <__pow5mult+0x7c>
  40c446:	f04f 0800 	mov.w	r8, #0
  40c44a:	e004      	b.n	40c456 <__pow5mult+0x2a>
  40c44c:	1064      	asrs	r4, r4, #1
  40c44e:	d014      	beq.n	40c47a <__pow5mult+0x4e>
  40c450:	6828      	ldr	r0, [r5, #0]
  40c452:	b1a8      	cbz	r0, 40c480 <__pow5mult+0x54>
  40c454:	4605      	mov	r5, r0
  40c456:	07e3      	lsls	r3, r4, #31
  40c458:	d5f8      	bpl.n	40c44c <__pow5mult+0x20>
  40c45a:	4638      	mov	r0, r7
  40c45c:	4631      	mov	r1, r6
  40c45e:	462a      	mov	r2, r5
  40c460:	f7ff ff46 	bl	40c2f0 <__multiply>
  40c464:	b1ae      	cbz	r6, 40c492 <__pow5mult+0x66>
  40c466:	6872      	ldr	r2, [r6, #4]
  40c468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40c46a:	1064      	asrs	r4, r4, #1
  40c46c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c470:	6031      	str	r1, [r6, #0]
  40c472:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40c476:	4606      	mov	r6, r0
  40c478:	d1ea      	bne.n	40c450 <__pow5mult+0x24>
  40c47a:	4630      	mov	r0, r6
  40c47c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c480:	4638      	mov	r0, r7
  40c482:	4629      	mov	r1, r5
  40c484:	462a      	mov	r2, r5
  40c486:	f7ff ff33 	bl	40c2f0 <__multiply>
  40c48a:	6028      	str	r0, [r5, #0]
  40c48c:	f8c0 8000 	str.w	r8, [r0]
  40c490:	e7e0      	b.n	40c454 <__pow5mult+0x28>
  40c492:	4606      	mov	r6, r0
  40c494:	e7da      	b.n	40c44c <__pow5mult+0x20>
  40c496:	4a0b      	ldr	r2, [pc, #44]	; (40c4c4 <__pow5mult+0x98>)
  40c498:	3b01      	subs	r3, #1
  40c49a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40c49e:	2300      	movs	r3, #0
  40c4a0:	f7ff fe84 	bl	40c1ac <__multadd>
  40c4a4:	4606      	mov	r6, r0
  40c4a6:	e7c9      	b.n	40c43c <__pow5mult+0x10>
  40c4a8:	2101      	movs	r1, #1
  40c4aa:	4638      	mov	r0, r7
  40c4ac:	f7ff fe4e 	bl	40c14c <_Balloc>
  40c4b0:	f240 2171 	movw	r1, #625	; 0x271
  40c4b4:	2201      	movs	r2, #1
  40c4b6:	2300      	movs	r3, #0
  40c4b8:	6141      	str	r1, [r0, #20]
  40c4ba:	6102      	str	r2, [r0, #16]
  40c4bc:	4605      	mov	r5, r0
  40c4be:	64b8      	str	r0, [r7, #72]	; 0x48
  40c4c0:	6003      	str	r3, [r0, #0]
  40c4c2:	e7c0      	b.n	40c446 <__pow5mult+0x1a>
  40c4c4:	0040f870 	.word	0x0040f870

0040c4c8 <__lshift>:
  40c4c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c4cc:	690b      	ldr	r3, [r1, #16]
  40c4ce:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40c4d2:	eb0a 0903 	add.w	r9, sl, r3
  40c4d6:	688b      	ldr	r3, [r1, #8]
  40c4d8:	f109 0601 	add.w	r6, r9, #1
  40c4dc:	429e      	cmp	r6, r3
  40c4de:	460f      	mov	r7, r1
  40c4e0:	4693      	mov	fp, r2
  40c4e2:	4680      	mov	r8, r0
  40c4e4:	6849      	ldr	r1, [r1, #4]
  40c4e6:	dd04      	ble.n	40c4f2 <__lshift+0x2a>
  40c4e8:	005b      	lsls	r3, r3, #1
  40c4ea:	429e      	cmp	r6, r3
  40c4ec:	f101 0101 	add.w	r1, r1, #1
  40c4f0:	dcfa      	bgt.n	40c4e8 <__lshift+0x20>
  40c4f2:	4640      	mov	r0, r8
  40c4f4:	f7ff fe2a 	bl	40c14c <_Balloc>
  40c4f8:	f1ba 0f00 	cmp.w	sl, #0
  40c4fc:	f100 0414 	add.w	r4, r0, #20
  40c500:	dd09      	ble.n	40c516 <__lshift+0x4e>
  40c502:	2300      	movs	r3, #0
  40c504:	461a      	mov	r2, r3
  40c506:	4625      	mov	r5, r4
  40c508:	3301      	adds	r3, #1
  40c50a:	4553      	cmp	r3, sl
  40c50c:	f845 2b04 	str.w	r2, [r5], #4
  40c510:	d1fa      	bne.n	40c508 <__lshift+0x40>
  40c512:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40c516:	693a      	ldr	r2, [r7, #16]
  40c518:	f107 0314 	add.w	r3, r7, #20
  40c51c:	f01b 0b1f 	ands.w	fp, fp, #31
  40c520:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  40c524:	d021      	beq.n	40c56a <__lshift+0xa2>
  40c526:	f1cb 0a20 	rsb	sl, fp, #32
  40c52a:	2200      	movs	r2, #0
  40c52c:	e000      	b.n	40c530 <__lshift+0x68>
  40c52e:	462c      	mov	r4, r5
  40c530:	6819      	ldr	r1, [r3, #0]
  40c532:	4625      	mov	r5, r4
  40c534:	fa01 f10b 	lsl.w	r1, r1, fp
  40c538:	430a      	orrs	r2, r1
  40c53a:	f845 2b04 	str.w	r2, [r5], #4
  40c53e:	f853 2b04 	ldr.w	r2, [r3], #4
  40c542:	4563      	cmp	r3, ip
  40c544:	fa22 f20a 	lsr.w	r2, r2, sl
  40c548:	d3f1      	bcc.n	40c52e <__lshift+0x66>
  40c54a:	6062      	str	r2, [r4, #4]
  40c54c:	b10a      	cbz	r2, 40c552 <__lshift+0x8a>
  40c54e:	f109 0602 	add.w	r6, r9, #2
  40c552:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40c556:	687a      	ldr	r2, [r7, #4]
  40c558:	3e01      	subs	r6, #1
  40c55a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40c55e:	6106      	str	r6, [r0, #16]
  40c560:	6039      	str	r1, [r7, #0]
  40c562:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40c566:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c56a:	f853 2b04 	ldr.w	r2, [r3], #4
  40c56e:	459c      	cmp	ip, r3
  40c570:	f844 2b04 	str.w	r2, [r4], #4
  40c574:	d9ed      	bls.n	40c552 <__lshift+0x8a>
  40c576:	f853 2b04 	ldr.w	r2, [r3], #4
  40c57a:	459c      	cmp	ip, r3
  40c57c:	f844 2b04 	str.w	r2, [r4], #4
  40c580:	d8f3      	bhi.n	40c56a <__lshift+0xa2>
  40c582:	e7e6      	b.n	40c552 <__lshift+0x8a>

0040c584 <__mcmp>:
  40c584:	6902      	ldr	r2, [r0, #16]
  40c586:	690b      	ldr	r3, [r1, #16]
  40c588:	b410      	push	{r4}
  40c58a:	1ad2      	subs	r2, r2, r3
  40c58c:	d115      	bne.n	40c5ba <__mcmp+0x36>
  40c58e:	009b      	lsls	r3, r3, #2
  40c590:	3014      	adds	r0, #20
  40c592:	3114      	adds	r1, #20
  40c594:	4419      	add	r1, r3
  40c596:	4403      	add	r3, r0
  40c598:	e001      	b.n	40c59e <__mcmp+0x1a>
  40c59a:	4298      	cmp	r0, r3
  40c59c:	d211      	bcs.n	40c5c2 <__mcmp+0x3e>
  40c59e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40c5a2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40c5a6:	42a2      	cmp	r2, r4
  40c5a8:	d0f7      	beq.n	40c59a <__mcmp+0x16>
  40c5aa:	4294      	cmp	r4, r2
  40c5ac:	bf94      	ite	ls
  40c5ae:	2001      	movls	r0, #1
  40c5b0:	f04f 30ff 	movhi.w	r0, #4294967295
  40c5b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  40c5b8:	4770      	bx	lr
  40c5ba:	4610      	mov	r0, r2
  40c5bc:	f85d 4b04 	ldr.w	r4, [sp], #4
  40c5c0:	4770      	bx	lr
  40c5c2:	2000      	movs	r0, #0
  40c5c4:	f85d 4b04 	ldr.w	r4, [sp], #4
  40c5c8:	4770      	bx	lr
  40c5ca:	bf00      	nop

0040c5cc <__mdiff>:
  40c5cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40c5d0:	460d      	mov	r5, r1
  40c5d2:	4604      	mov	r4, r0
  40c5d4:	4611      	mov	r1, r2
  40c5d6:	4628      	mov	r0, r5
  40c5d8:	4616      	mov	r6, r2
  40c5da:	f7ff ffd3 	bl	40c584 <__mcmp>
  40c5de:	1e07      	subs	r7, r0, #0
  40c5e0:	d056      	beq.n	40c690 <__mdiff+0xc4>
  40c5e2:	db4f      	blt.n	40c684 <__mdiff+0xb8>
  40c5e4:	f04f 0900 	mov.w	r9, #0
  40c5e8:	6869      	ldr	r1, [r5, #4]
  40c5ea:	4620      	mov	r0, r4
  40c5ec:	f7ff fdae 	bl	40c14c <_Balloc>
  40c5f0:	692f      	ldr	r7, [r5, #16]
  40c5f2:	6932      	ldr	r2, [r6, #16]
  40c5f4:	3514      	adds	r5, #20
  40c5f6:	3614      	adds	r6, #20
  40c5f8:	f8c0 900c 	str.w	r9, [r0, #12]
  40c5fc:	f100 0314 	add.w	r3, r0, #20
  40c600:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  40c604:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40c608:	2100      	movs	r1, #0
  40c60a:	f855 4b04 	ldr.w	r4, [r5], #4
  40c60e:	f856 2b04 	ldr.w	r2, [r6], #4
  40c612:	fa1f fa84 	uxth.w	sl, r4
  40c616:	448a      	add	sl, r1
  40c618:	fa1f f982 	uxth.w	r9, r2
  40c61c:	0c11      	lsrs	r1, r2, #16
  40c61e:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40c622:	ebc9 020a 	rsb	r2, r9, sl
  40c626:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40c62a:	b292      	uxth	r2, r2
  40c62c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40c630:	45b0      	cmp	r8, r6
  40c632:	f843 2b04 	str.w	r2, [r3], #4
  40c636:	ea4f 4121 	mov.w	r1, r1, asr #16
  40c63a:	462c      	mov	r4, r5
  40c63c:	d8e5      	bhi.n	40c60a <__mdiff+0x3e>
  40c63e:	45ac      	cmp	ip, r5
  40c640:	4698      	mov	r8, r3
  40c642:	d915      	bls.n	40c670 <__mdiff+0xa4>
  40c644:	f854 6b04 	ldr.w	r6, [r4], #4
  40c648:	b2b2      	uxth	r2, r6
  40c64a:	4411      	add	r1, r2
  40c64c:	0c36      	lsrs	r6, r6, #16
  40c64e:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40c652:	b289      	uxth	r1, r1
  40c654:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40c658:	45a4      	cmp	ip, r4
  40c65a:	f843 2b04 	str.w	r2, [r3], #4
  40c65e:	ea4f 4126 	mov.w	r1, r6, asr #16
  40c662:	d8ef      	bhi.n	40c644 <__mdiff+0x78>
  40c664:	43eb      	mvns	r3, r5
  40c666:	4463      	add	r3, ip
  40c668:	f023 0303 	bic.w	r3, r3, #3
  40c66c:	3304      	adds	r3, #4
  40c66e:	4443      	add	r3, r8
  40c670:	3b04      	subs	r3, #4
  40c672:	b922      	cbnz	r2, 40c67e <__mdiff+0xb2>
  40c674:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40c678:	3f01      	subs	r7, #1
  40c67a:	2a00      	cmp	r2, #0
  40c67c:	d0fa      	beq.n	40c674 <__mdiff+0xa8>
  40c67e:	6107      	str	r7, [r0, #16]
  40c680:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c684:	462b      	mov	r3, r5
  40c686:	f04f 0901 	mov.w	r9, #1
  40c68a:	4635      	mov	r5, r6
  40c68c:	461e      	mov	r6, r3
  40c68e:	e7ab      	b.n	40c5e8 <__mdiff+0x1c>
  40c690:	4620      	mov	r0, r4
  40c692:	4639      	mov	r1, r7
  40c694:	f7ff fd5a 	bl	40c14c <_Balloc>
  40c698:	2301      	movs	r3, #1
  40c69a:	6147      	str	r7, [r0, #20]
  40c69c:	6103      	str	r3, [r0, #16]
  40c69e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40c6a2:	bf00      	nop

0040c6a4 <__d2b>:
  40c6a4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40c6a8:	2101      	movs	r1, #1
  40c6aa:	b083      	sub	sp, #12
  40c6ac:	461d      	mov	r5, r3
  40c6ae:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40c6b2:	4614      	mov	r4, r2
  40c6b4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40c6b6:	f7ff fd49 	bl	40c14c <_Balloc>
  40c6ba:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40c6be:	4680      	mov	r8, r0
  40c6c0:	b10e      	cbz	r6, 40c6c6 <__d2b+0x22>
  40c6c2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40c6c6:	9301      	str	r3, [sp, #4]
  40c6c8:	b324      	cbz	r4, 40c714 <__d2b+0x70>
  40c6ca:	a802      	add	r0, sp, #8
  40c6cc:	f840 4d08 	str.w	r4, [r0, #-8]!
  40c6d0:	4668      	mov	r0, sp
  40c6d2:	f7ff fdd5 	bl	40c280 <__lo0bits>
  40c6d6:	2800      	cmp	r0, #0
  40c6d8:	d135      	bne.n	40c746 <__d2b+0xa2>
  40c6da:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40c6de:	f8c8 2014 	str.w	r2, [r8, #20]
  40c6e2:	2b00      	cmp	r3, #0
  40c6e4:	bf0c      	ite	eq
  40c6e6:	2401      	moveq	r4, #1
  40c6e8:	2402      	movne	r4, #2
  40c6ea:	f8c8 3018 	str.w	r3, [r8, #24]
  40c6ee:	f8c8 4010 	str.w	r4, [r8, #16]
  40c6f2:	b9de      	cbnz	r6, 40c72c <__d2b+0x88>
  40c6f4:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40c6f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40c6fc:	6038      	str	r0, [r7, #0]
  40c6fe:	6918      	ldr	r0, [r3, #16]
  40c700:	f7ff fd9e 	bl	40c240 <__hi0bits>
  40c704:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c706:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40c70a:	6018      	str	r0, [r3, #0]
  40c70c:	4640      	mov	r0, r8
  40c70e:	b003      	add	sp, #12
  40c710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c714:	a801      	add	r0, sp, #4
  40c716:	f7ff fdb3 	bl	40c280 <__lo0bits>
  40c71a:	9b01      	ldr	r3, [sp, #4]
  40c71c:	2401      	movs	r4, #1
  40c71e:	3020      	adds	r0, #32
  40c720:	f8c8 3014 	str.w	r3, [r8, #20]
  40c724:	f8c8 4010 	str.w	r4, [r8, #16]
  40c728:	2e00      	cmp	r6, #0
  40c72a:	d0e3      	beq.n	40c6f4 <__d2b+0x50>
  40c72c:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40c730:	eb09 0300 	add.w	r3, r9, r0
  40c734:	603b      	str	r3, [r7, #0]
  40c736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40c738:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40c73c:	6018      	str	r0, [r3, #0]
  40c73e:	4640      	mov	r0, r8
  40c740:	b003      	add	sp, #12
  40c742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40c746:	9b01      	ldr	r3, [sp, #4]
  40c748:	f1c0 0120 	rsb	r1, r0, #32
  40c74c:	fa03 f101 	lsl.w	r1, r3, r1
  40c750:	40c3      	lsrs	r3, r0
  40c752:	9a00      	ldr	r2, [sp, #0]
  40c754:	9301      	str	r3, [sp, #4]
  40c756:	430a      	orrs	r2, r1
  40c758:	f8c8 2014 	str.w	r2, [r8, #20]
  40c75c:	e7c1      	b.n	40c6e2 <__d2b+0x3e>
  40c75e:	bf00      	nop

0040c760 <_realloc_r>:
  40c760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c764:	460c      	mov	r4, r1
  40c766:	b083      	sub	sp, #12
  40c768:	4690      	mov	r8, r2
  40c76a:	4681      	mov	r9, r0
  40c76c:	2900      	cmp	r1, #0
  40c76e:	f000 80ba 	beq.w	40c8e6 <_realloc_r+0x186>
  40c772:	f7ff fce7 	bl	40c144 <__malloc_lock>
  40c776:	f108 060b 	add.w	r6, r8, #11
  40c77a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40c77e:	2e16      	cmp	r6, #22
  40c780:	f023 0503 	bic.w	r5, r3, #3
  40c784:	f1a4 0708 	sub.w	r7, r4, #8
  40c788:	d84b      	bhi.n	40c822 <_realloc_r+0xc2>
  40c78a:	2110      	movs	r1, #16
  40c78c:	460e      	mov	r6, r1
  40c78e:	45b0      	cmp	r8, r6
  40c790:	d84c      	bhi.n	40c82c <_realloc_r+0xcc>
  40c792:	428d      	cmp	r5, r1
  40c794:	da51      	bge.n	40c83a <_realloc_r+0xda>
  40c796:	f8df b384 	ldr.w	fp, [pc, #900]	; 40cb1c <_realloc_r+0x3bc>
  40c79a:	1978      	adds	r0, r7, r5
  40c79c:	f8db e008 	ldr.w	lr, [fp, #8]
  40c7a0:	4586      	cmp	lr, r0
  40c7a2:	f000 80a6 	beq.w	40c8f2 <_realloc_r+0x192>
  40c7a6:	6842      	ldr	r2, [r0, #4]
  40c7a8:	f022 0c01 	bic.w	ip, r2, #1
  40c7ac:	4484      	add	ip, r0
  40c7ae:	f8dc c004 	ldr.w	ip, [ip, #4]
  40c7b2:	f01c 0f01 	tst.w	ip, #1
  40c7b6:	d054      	beq.n	40c862 <_realloc_r+0x102>
  40c7b8:	2200      	movs	r2, #0
  40c7ba:	4610      	mov	r0, r2
  40c7bc:	07db      	lsls	r3, r3, #31
  40c7be:	d46f      	bmi.n	40c8a0 <_realloc_r+0x140>
  40c7c0:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40c7c4:	ebc3 0a07 	rsb	sl, r3, r7
  40c7c8:	f8da 3004 	ldr.w	r3, [sl, #4]
  40c7cc:	f023 0303 	bic.w	r3, r3, #3
  40c7d0:	442b      	add	r3, r5
  40c7d2:	2800      	cmp	r0, #0
  40c7d4:	d062      	beq.n	40c89c <_realloc_r+0x13c>
  40c7d6:	4570      	cmp	r0, lr
  40c7d8:	f000 80e9 	beq.w	40c9ae <_realloc_r+0x24e>
  40c7dc:	eb02 0e03 	add.w	lr, r2, r3
  40c7e0:	458e      	cmp	lr, r1
  40c7e2:	db5b      	blt.n	40c89c <_realloc_r+0x13c>
  40c7e4:	68c3      	ldr	r3, [r0, #12]
  40c7e6:	6882      	ldr	r2, [r0, #8]
  40c7e8:	46d0      	mov	r8, sl
  40c7ea:	60d3      	str	r3, [r2, #12]
  40c7ec:	609a      	str	r2, [r3, #8]
  40c7ee:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40c7f2:	f8da 300c 	ldr.w	r3, [sl, #12]
  40c7f6:	1f2a      	subs	r2, r5, #4
  40c7f8:	2a24      	cmp	r2, #36	; 0x24
  40c7fa:	60cb      	str	r3, [r1, #12]
  40c7fc:	6099      	str	r1, [r3, #8]
  40c7fe:	f200 8123 	bhi.w	40ca48 <_realloc_r+0x2e8>
  40c802:	2a13      	cmp	r2, #19
  40c804:	f240 80b0 	bls.w	40c968 <_realloc_r+0x208>
  40c808:	6823      	ldr	r3, [r4, #0]
  40c80a:	2a1b      	cmp	r2, #27
  40c80c:	f8ca 3008 	str.w	r3, [sl, #8]
  40c810:	6863      	ldr	r3, [r4, #4]
  40c812:	f8ca 300c 	str.w	r3, [sl, #12]
  40c816:	f200 812b 	bhi.w	40ca70 <_realloc_r+0x310>
  40c81a:	3408      	adds	r4, #8
  40c81c:	f10a 0310 	add.w	r3, sl, #16
  40c820:	e0a3      	b.n	40c96a <_realloc_r+0x20a>
  40c822:	f026 0607 	bic.w	r6, r6, #7
  40c826:	2e00      	cmp	r6, #0
  40c828:	4631      	mov	r1, r6
  40c82a:	dab0      	bge.n	40c78e <_realloc_r+0x2e>
  40c82c:	230c      	movs	r3, #12
  40c82e:	2000      	movs	r0, #0
  40c830:	f8c9 3000 	str.w	r3, [r9]
  40c834:	b003      	add	sp, #12
  40c836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c83a:	46a0      	mov	r8, r4
  40c83c:	1baa      	subs	r2, r5, r6
  40c83e:	2a0f      	cmp	r2, #15
  40c840:	f003 0301 	and.w	r3, r3, #1
  40c844:	d81a      	bhi.n	40c87c <_realloc_r+0x11c>
  40c846:	432b      	orrs	r3, r5
  40c848:	607b      	str	r3, [r7, #4]
  40c84a:	443d      	add	r5, r7
  40c84c:	686b      	ldr	r3, [r5, #4]
  40c84e:	f043 0301 	orr.w	r3, r3, #1
  40c852:	606b      	str	r3, [r5, #4]
  40c854:	4648      	mov	r0, r9
  40c856:	f7ff fc77 	bl	40c148 <__malloc_unlock>
  40c85a:	4640      	mov	r0, r8
  40c85c:	b003      	add	sp, #12
  40c85e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c862:	f022 0203 	bic.w	r2, r2, #3
  40c866:	eb02 0c05 	add.w	ip, r2, r5
  40c86a:	458c      	cmp	ip, r1
  40c86c:	dba6      	blt.n	40c7bc <_realloc_r+0x5c>
  40c86e:	68c2      	ldr	r2, [r0, #12]
  40c870:	6881      	ldr	r1, [r0, #8]
  40c872:	46a0      	mov	r8, r4
  40c874:	60ca      	str	r2, [r1, #12]
  40c876:	4665      	mov	r5, ip
  40c878:	6091      	str	r1, [r2, #8]
  40c87a:	e7df      	b.n	40c83c <_realloc_r+0xdc>
  40c87c:	19b9      	adds	r1, r7, r6
  40c87e:	4333      	orrs	r3, r6
  40c880:	f042 0001 	orr.w	r0, r2, #1
  40c884:	607b      	str	r3, [r7, #4]
  40c886:	440a      	add	r2, r1
  40c888:	6048      	str	r0, [r1, #4]
  40c88a:	6853      	ldr	r3, [r2, #4]
  40c88c:	3108      	adds	r1, #8
  40c88e:	f043 0301 	orr.w	r3, r3, #1
  40c892:	6053      	str	r3, [r2, #4]
  40c894:	4648      	mov	r0, r9
  40c896:	f7fe fe07 	bl	40b4a8 <_free_r>
  40c89a:	e7db      	b.n	40c854 <_realloc_r+0xf4>
  40c89c:	428b      	cmp	r3, r1
  40c89e:	da33      	bge.n	40c908 <_realloc_r+0x1a8>
  40c8a0:	4641      	mov	r1, r8
  40c8a2:	4648      	mov	r0, r9
  40c8a4:	f7ff f902 	bl	40baac <_malloc_r>
  40c8a8:	4680      	mov	r8, r0
  40c8aa:	2800      	cmp	r0, #0
  40c8ac:	d0d2      	beq.n	40c854 <_realloc_r+0xf4>
  40c8ae:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40c8b2:	f1a0 0108 	sub.w	r1, r0, #8
  40c8b6:	f023 0201 	bic.w	r2, r3, #1
  40c8ba:	443a      	add	r2, r7
  40c8bc:	4291      	cmp	r1, r2
  40c8be:	f000 80bc 	beq.w	40ca3a <_realloc_r+0x2da>
  40c8c2:	1f2a      	subs	r2, r5, #4
  40c8c4:	2a24      	cmp	r2, #36	; 0x24
  40c8c6:	d86e      	bhi.n	40c9a6 <_realloc_r+0x246>
  40c8c8:	2a13      	cmp	r2, #19
  40c8ca:	d842      	bhi.n	40c952 <_realloc_r+0x1f2>
  40c8cc:	4603      	mov	r3, r0
  40c8ce:	4622      	mov	r2, r4
  40c8d0:	6811      	ldr	r1, [r2, #0]
  40c8d2:	6019      	str	r1, [r3, #0]
  40c8d4:	6851      	ldr	r1, [r2, #4]
  40c8d6:	6059      	str	r1, [r3, #4]
  40c8d8:	6892      	ldr	r2, [r2, #8]
  40c8da:	609a      	str	r2, [r3, #8]
  40c8dc:	4621      	mov	r1, r4
  40c8de:	4648      	mov	r0, r9
  40c8e0:	f7fe fde2 	bl	40b4a8 <_free_r>
  40c8e4:	e7b6      	b.n	40c854 <_realloc_r+0xf4>
  40c8e6:	4611      	mov	r1, r2
  40c8e8:	b003      	add	sp, #12
  40c8ea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c8ee:	f7ff b8dd 	b.w	40baac <_malloc_r>
  40c8f2:	f8de 2004 	ldr.w	r2, [lr, #4]
  40c8f6:	f106 0c10 	add.w	ip, r6, #16
  40c8fa:	f022 0203 	bic.w	r2, r2, #3
  40c8fe:	1950      	adds	r0, r2, r5
  40c900:	4560      	cmp	r0, ip
  40c902:	da3d      	bge.n	40c980 <_realloc_r+0x220>
  40c904:	4670      	mov	r0, lr
  40c906:	e759      	b.n	40c7bc <_realloc_r+0x5c>
  40c908:	46d0      	mov	r8, sl
  40c90a:	f858 0f08 	ldr.w	r0, [r8, #8]!
  40c90e:	f8da 100c 	ldr.w	r1, [sl, #12]
  40c912:	1f2a      	subs	r2, r5, #4
  40c914:	2a24      	cmp	r2, #36	; 0x24
  40c916:	60c1      	str	r1, [r0, #12]
  40c918:	6088      	str	r0, [r1, #8]
  40c91a:	f200 80a0 	bhi.w	40ca5e <_realloc_r+0x2fe>
  40c91e:	2a13      	cmp	r2, #19
  40c920:	f240 809b 	bls.w	40ca5a <_realloc_r+0x2fa>
  40c924:	6821      	ldr	r1, [r4, #0]
  40c926:	2a1b      	cmp	r2, #27
  40c928:	f8ca 1008 	str.w	r1, [sl, #8]
  40c92c:	6861      	ldr	r1, [r4, #4]
  40c92e:	f8ca 100c 	str.w	r1, [sl, #12]
  40c932:	f200 80b2 	bhi.w	40ca9a <_realloc_r+0x33a>
  40c936:	3408      	adds	r4, #8
  40c938:	f10a 0210 	add.w	r2, sl, #16
  40c93c:	6821      	ldr	r1, [r4, #0]
  40c93e:	461d      	mov	r5, r3
  40c940:	6011      	str	r1, [r2, #0]
  40c942:	6861      	ldr	r1, [r4, #4]
  40c944:	4657      	mov	r7, sl
  40c946:	6051      	str	r1, [r2, #4]
  40c948:	68a3      	ldr	r3, [r4, #8]
  40c94a:	6093      	str	r3, [r2, #8]
  40c94c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40c950:	e774      	b.n	40c83c <_realloc_r+0xdc>
  40c952:	6823      	ldr	r3, [r4, #0]
  40c954:	2a1b      	cmp	r2, #27
  40c956:	6003      	str	r3, [r0, #0]
  40c958:	6863      	ldr	r3, [r4, #4]
  40c95a:	6043      	str	r3, [r0, #4]
  40c95c:	d862      	bhi.n	40ca24 <_realloc_r+0x2c4>
  40c95e:	f100 0308 	add.w	r3, r0, #8
  40c962:	f104 0208 	add.w	r2, r4, #8
  40c966:	e7b3      	b.n	40c8d0 <_realloc_r+0x170>
  40c968:	4643      	mov	r3, r8
  40c96a:	6822      	ldr	r2, [r4, #0]
  40c96c:	4675      	mov	r5, lr
  40c96e:	601a      	str	r2, [r3, #0]
  40c970:	6862      	ldr	r2, [r4, #4]
  40c972:	4657      	mov	r7, sl
  40c974:	605a      	str	r2, [r3, #4]
  40c976:	68a2      	ldr	r2, [r4, #8]
  40c978:	609a      	str	r2, [r3, #8]
  40c97a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40c97e:	e75d      	b.n	40c83c <_realloc_r+0xdc>
  40c980:	1b83      	subs	r3, r0, r6
  40c982:	4437      	add	r7, r6
  40c984:	f043 0301 	orr.w	r3, r3, #1
  40c988:	f8cb 7008 	str.w	r7, [fp, #8]
  40c98c:	607b      	str	r3, [r7, #4]
  40c98e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40c992:	4648      	mov	r0, r9
  40c994:	f003 0301 	and.w	r3, r3, #1
  40c998:	431e      	orrs	r6, r3
  40c99a:	f844 6c04 	str.w	r6, [r4, #-4]
  40c99e:	f7ff fbd3 	bl	40c148 <__malloc_unlock>
  40c9a2:	4620      	mov	r0, r4
  40c9a4:	e75a      	b.n	40c85c <_realloc_r+0xfc>
  40c9a6:	4621      	mov	r1, r4
  40c9a8:	f7ff fb66 	bl	40c078 <memmove>
  40c9ac:	e796      	b.n	40c8dc <_realloc_r+0x17c>
  40c9ae:	eb02 0c03 	add.w	ip, r2, r3
  40c9b2:	f106 0210 	add.w	r2, r6, #16
  40c9b6:	4594      	cmp	ip, r2
  40c9b8:	f6ff af70 	blt.w	40c89c <_realloc_r+0x13c>
  40c9bc:	4657      	mov	r7, sl
  40c9be:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40c9c2:	f8da 300c 	ldr.w	r3, [sl, #12]
  40c9c6:	1f2a      	subs	r2, r5, #4
  40c9c8:	2a24      	cmp	r2, #36	; 0x24
  40c9ca:	60cb      	str	r3, [r1, #12]
  40c9cc:	6099      	str	r1, [r3, #8]
  40c9ce:	f200 8086 	bhi.w	40cade <_realloc_r+0x37e>
  40c9d2:	2a13      	cmp	r2, #19
  40c9d4:	d977      	bls.n	40cac6 <_realloc_r+0x366>
  40c9d6:	6823      	ldr	r3, [r4, #0]
  40c9d8:	2a1b      	cmp	r2, #27
  40c9da:	f8ca 3008 	str.w	r3, [sl, #8]
  40c9de:	6863      	ldr	r3, [r4, #4]
  40c9e0:	f8ca 300c 	str.w	r3, [sl, #12]
  40c9e4:	f200 8084 	bhi.w	40caf0 <_realloc_r+0x390>
  40c9e8:	3408      	adds	r4, #8
  40c9ea:	f10a 0310 	add.w	r3, sl, #16
  40c9ee:	6822      	ldr	r2, [r4, #0]
  40c9f0:	601a      	str	r2, [r3, #0]
  40c9f2:	6862      	ldr	r2, [r4, #4]
  40c9f4:	605a      	str	r2, [r3, #4]
  40c9f6:	68a2      	ldr	r2, [r4, #8]
  40c9f8:	609a      	str	r2, [r3, #8]
  40c9fa:	ebc6 020c 	rsb	r2, r6, ip
  40c9fe:	eb0a 0306 	add.w	r3, sl, r6
  40ca02:	f042 0201 	orr.w	r2, r2, #1
  40ca06:	f8cb 3008 	str.w	r3, [fp, #8]
  40ca0a:	605a      	str	r2, [r3, #4]
  40ca0c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ca10:	4648      	mov	r0, r9
  40ca12:	f003 0301 	and.w	r3, r3, #1
  40ca16:	431e      	orrs	r6, r3
  40ca18:	f8ca 6004 	str.w	r6, [sl, #4]
  40ca1c:	f7ff fb94 	bl	40c148 <__malloc_unlock>
  40ca20:	4638      	mov	r0, r7
  40ca22:	e71b      	b.n	40c85c <_realloc_r+0xfc>
  40ca24:	68a3      	ldr	r3, [r4, #8]
  40ca26:	2a24      	cmp	r2, #36	; 0x24
  40ca28:	6083      	str	r3, [r0, #8]
  40ca2a:	68e3      	ldr	r3, [r4, #12]
  40ca2c:	60c3      	str	r3, [r0, #12]
  40ca2e:	d02b      	beq.n	40ca88 <_realloc_r+0x328>
  40ca30:	f100 0310 	add.w	r3, r0, #16
  40ca34:	f104 0210 	add.w	r2, r4, #16
  40ca38:	e74a      	b.n	40c8d0 <_realloc_r+0x170>
  40ca3a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40ca3e:	46a0      	mov	r8, r4
  40ca40:	f022 0203 	bic.w	r2, r2, #3
  40ca44:	4415      	add	r5, r2
  40ca46:	e6f9      	b.n	40c83c <_realloc_r+0xdc>
  40ca48:	4621      	mov	r1, r4
  40ca4a:	4640      	mov	r0, r8
  40ca4c:	4675      	mov	r5, lr
  40ca4e:	4657      	mov	r7, sl
  40ca50:	f7ff fb12 	bl	40c078 <memmove>
  40ca54:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ca58:	e6f0      	b.n	40c83c <_realloc_r+0xdc>
  40ca5a:	4642      	mov	r2, r8
  40ca5c:	e76e      	b.n	40c93c <_realloc_r+0x1dc>
  40ca5e:	4621      	mov	r1, r4
  40ca60:	4640      	mov	r0, r8
  40ca62:	461d      	mov	r5, r3
  40ca64:	4657      	mov	r7, sl
  40ca66:	f7ff fb07 	bl	40c078 <memmove>
  40ca6a:	f8da 3004 	ldr.w	r3, [sl, #4]
  40ca6e:	e6e5      	b.n	40c83c <_realloc_r+0xdc>
  40ca70:	68a3      	ldr	r3, [r4, #8]
  40ca72:	2a24      	cmp	r2, #36	; 0x24
  40ca74:	f8ca 3010 	str.w	r3, [sl, #16]
  40ca78:	68e3      	ldr	r3, [r4, #12]
  40ca7a:	f8ca 3014 	str.w	r3, [sl, #20]
  40ca7e:	d018      	beq.n	40cab2 <_realloc_r+0x352>
  40ca80:	3410      	adds	r4, #16
  40ca82:	f10a 0318 	add.w	r3, sl, #24
  40ca86:	e770      	b.n	40c96a <_realloc_r+0x20a>
  40ca88:	6922      	ldr	r2, [r4, #16]
  40ca8a:	f100 0318 	add.w	r3, r0, #24
  40ca8e:	6102      	str	r2, [r0, #16]
  40ca90:	6961      	ldr	r1, [r4, #20]
  40ca92:	f104 0218 	add.w	r2, r4, #24
  40ca96:	6141      	str	r1, [r0, #20]
  40ca98:	e71a      	b.n	40c8d0 <_realloc_r+0x170>
  40ca9a:	68a1      	ldr	r1, [r4, #8]
  40ca9c:	2a24      	cmp	r2, #36	; 0x24
  40ca9e:	f8ca 1010 	str.w	r1, [sl, #16]
  40caa2:	68e1      	ldr	r1, [r4, #12]
  40caa4:	f8ca 1014 	str.w	r1, [sl, #20]
  40caa8:	d00f      	beq.n	40caca <_realloc_r+0x36a>
  40caaa:	3410      	adds	r4, #16
  40caac:	f10a 0218 	add.w	r2, sl, #24
  40cab0:	e744      	b.n	40c93c <_realloc_r+0x1dc>
  40cab2:	6922      	ldr	r2, [r4, #16]
  40cab4:	f10a 0320 	add.w	r3, sl, #32
  40cab8:	f8ca 2018 	str.w	r2, [sl, #24]
  40cabc:	6962      	ldr	r2, [r4, #20]
  40cabe:	3418      	adds	r4, #24
  40cac0:	f8ca 201c 	str.w	r2, [sl, #28]
  40cac4:	e751      	b.n	40c96a <_realloc_r+0x20a>
  40cac6:	463b      	mov	r3, r7
  40cac8:	e791      	b.n	40c9ee <_realloc_r+0x28e>
  40caca:	6921      	ldr	r1, [r4, #16]
  40cacc:	f10a 0220 	add.w	r2, sl, #32
  40cad0:	f8ca 1018 	str.w	r1, [sl, #24]
  40cad4:	6961      	ldr	r1, [r4, #20]
  40cad6:	3418      	adds	r4, #24
  40cad8:	f8ca 101c 	str.w	r1, [sl, #28]
  40cadc:	e72e      	b.n	40c93c <_realloc_r+0x1dc>
  40cade:	4621      	mov	r1, r4
  40cae0:	4638      	mov	r0, r7
  40cae2:	f8cd c004 	str.w	ip, [sp, #4]
  40cae6:	f7ff fac7 	bl	40c078 <memmove>
  40caea:	f8dd c004 	ldr.w	ip, [sp, #4]
  40caee:	e784      	b.n	40c9fa <_realloc_r+0x29a>
  40caf0:	68a3      	ldr	r3, [r4, #8]
  40caf2:	2a24      	cmp	r2, #36	; 0x24
  40caf4:	f8ca 3010 	str.w	r3, [sl, #16]
  40caf8:	68e3      	ldr	r3, [r4, #12]
  40cafa:	f8ca 3014 	str.w	r3, [sl, #20]
  40cafe:	d003      	beq.n	40cb08 <_realloc_r+0x3a8>
  40cb00:	3410      	adds	r4, #16
  40cb02:	f10a 0318 	add.w	r3, sl, #24
  40cb06:	e772      	b.n	40c9ee <_realloc_r+0x28e>
  40cb08:	6922      	ldr	r2, [r4, #16]
  40cb0a:	f10a 0320 	add.w	r3, sl, #32
  40cb0e:	f8ca 2018 	str.w	r2, [sl, #24]
  40cb12:	6962      	ldr	r2, [r4, #20]
  40cb14:	3418      	adds	r4, #24
  40cb16:	f8ca 201c 	str.w	r2, [sl, #28]
  40cb1a:	e768      	b.n	40c9ee <_realloc_r+0x28e>
  40cb1c:	200005c0 	.word	0x200005c0

0040cb20 <__fpclassifyd>:
  40cb20:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40cb24:	b410      	push	{r4}
  40cb26:	d008      	beq.n	40cb3a <__fpclassifyd+0x1a>
  40cb28:	4a0f      	ldr	r2, [pc, #60]	; (40cb68 <__fpclassifyd+0x48>)
  40cb2a:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40cb2e:	4294      	cmp	r4, r2
  40cb30:	d80a      	bhi.n	40cb48 <__fpclassifyd+0x28>
  40cb32:	2004      	movs	r0, #4
  40cb34:	f85d 4b04 	ldr.w	r4, [sp], #4
  40cb38:	4770      	bx	lr
  40cb3a:	2800      	cmp	r0, #0
  40cb3c:	bf0c      	ite	eq
  40cb3e:	2002      	moveq	r0, #2
  40cb40:	2003      	movne	r0, #3
  40cb42:	f85d 4b04 	ldr.w	r4, [sp], #4
  40cb46:	4770      	bx	lr
  40cb48:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  40cb4c:	d201      	bcs.n	40cb52 <__fpclassifyd+0x32>
  40cb4e:	2003      	movs	r0, #3
  40cb50:	e7f7      	b.n	40cb42 <__fpclassifyd+0x22>
  40cb52:	4a06      	ldr	r2, [pc, #24]	; (40cb6c <__fpclassifyd+0x4c>)
  40cb54:	4293      	cmp	r3, r2
  40cb56:	d001      	beq.n	40cb5c <__fpclassifyd+0x3c>
  40cb58:	2000      	movs	r0, #0
  40cb5a:	e7f2      	b.n	40cb42 <__fpclassifyd+0x22>
  40cb5c:	f1d0 0001 	rsbs	r0, r0, #1
  40cb60:	bf38      	it	cc
  40cb62:	2000      	movcc	r0, #0
  40cb64:	e7ed      	b.n	40cb42 <__fpclassifyd+0x22>
  40cb66:	bf00      	nop
  40cb68:	7fdfffff 	.word	0x7fdfffff
  40cb6c:	7ff00000 	.word	0x7ff00000

0040cb70 <_sbrk_r>:
  40cb70:	b538      	push	{r3, r4, r5, lr}
  40cb72:	4c07      	ldr	r4, [pc, #28]	; (40cb90 <_sbrk_r+0x20>)
  40cb74:	2300      	movs	r3, #0
  40cb76:	4605      	mov	r5, r0
  40cb78:	4608      	mov	r0, r1
  40cb7a:	6023      	str	r3, [r4, #0]
  40cb7c:	f7f7 f972 	bl	403e64 <_sbrk>
  40cb80:	1c43      	adds	r3, r0, #1
  40cb82:	d000      	beq.n	40cb86 <_sbrk_r+0x16>
  40cb84:	bd38      	pop	{r3, r4, r5, pc}
  40cb86:	6823      	ldr	r3, [r4, #0]
  40cb88:	2b00      	cmp	r3, #0
  40cb8a:	d0fb      	beq.n	40cb84 <_sbrk_r+0x14>
  40cb8c:	602b      	str	r3, [r5, #0]
  40cb8e:	bd38      	pop	{r3, r4, r5, pc}
  40cb90:	200038bc 	.word	0x200038bc

0040cb94 <__sread>:
  40cb94:	b510      	push	{r4, lr}
  40cb96:	460c      	mov	r4, r1
  40cb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cb9c:	f001 fd42 	bl	40e624 <_read_r>
  40cba0:	2800      	cmp	r0, #0
  40cba2:	db03      	blt.n	40cbac <__sread+0x18>
  40cba4:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40cba6:	4403      	add	r3, r0
  40cba8:	6523      	str	r3, [r4, #80]	; 0x50
  40cbaa:	bd10      	pop	{r4, pc}
  40cbac:	89a3      	ldrh	r3, [r4, #12]
  40cbae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40cbb2:	81a3      	strh	r3, [r4, #12]
  40cbb4:	bd10      	pop	{r4, pc}
  40cbb6:	bf00      	nop

0040cbb8 <__swrite>:
  40cbb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cbbc:	460c      	mov	r4, r1
  40cbbe:	8989      	ldrh	r1, [r1, #12]
  40cbc0:	461d      	mov	r5, r3
  40cbc2:	05cb      	lsls	r3, r1, #23
  40cbc4:	4616      	mov	r6, r2
  40cbc6:	4607      	mov	r7, r0
  40cbc8:	d506      	bpl.n	40cbd8 <__swrite+0x20>
  40cbca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cbce:	2200      	movs	r2, #0
  40cbd0:	2302      	movs	r3, #2
  40cbd2:	f001 fd13 	bl	40e5fc <_lseek_r>
  40cbd6:	89a1      	ldrh	r1, [r4, #12]
  40cbd8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40cbdc:	81a1      	strh	r1, [r4, #12]
  40cbde:	4638      	mov	r0, r7
  40cbe0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40cbe4:	4632      	mov	r2, r6
  40cbe6:	462b      	mov	r3, r5
  40cbe8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40cbec:	f001 bbee 	b.w	40e3cc <_write_r>

0040cbf0 <__sseek>:
  40cbf0:	b510      	push	{r4, lr}
  40cbf2:	460c      	mov	r4, r1
  40cbf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cbf8:	f001 fd00 	bl	40e5fc <_lseek_r>
  40cbfc:	89a3      	ldrh	r3, [r4, #12]
  40cbfe:	1c42      	adds	r2, r0, #1
  40cc00:	bf0e      	itee	eq
  40cc02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40cc06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40cc0a:	6520      	strne	r0, [r4, #80]	; 0x50
  40cc0c:	81a3      	strh	r3, [r4, #12]
  40cc0e:	bd10      	pop	{r4, pc}

0040cc10 <__sclose>:
  40cc10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40cc14:	f001 bc72 	b.w	40e4fc <_close_r>

0040cc18 <__ssprint_r>:
  40cc18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cc1c:	6894      	ldr	r4, [r2, #8]
  40cc1e:	b083      	sub	sp, #12
  40cc20:	4692      	mov	sl, r2
  40cc22:	4680      	mov	r8, r0
  40cc24:	460d      	mov	r5, r1
  40cc26:	6816      	ldr	r6, [r2, #0]
  40cc28:	2c00      	cmp	r4, #0
  40cc2a:	d06f      	beq.n	40cd0c <__ssprint_r+0xf4>
  40cc2c:	f04f 0b00 	mov.w	fp, #0
  40cc30:	6808      	ldr	r0, [r1, #0]
  40cc32:	688b      	ldr	r3, [r1, #8]
  40cc34:	465c      	mov	r4, fp
  40cc36:	2c00      	cmp	r4, #0
  40cc38:	d043      	beq.n	40ccc2 <__ssprint_r+0xaa>
  40cc3a:	429c      	cmp	r4, r3
  40cc3c:	461f      	mov	r7, r3
  40cc3e:	d345      	bcc.n	40cccc <__ssprint_r+0xb4>
  40cc40:	89ab      	ldrh	r3, [r5, #12]
  40cc42:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40cc46:	d044      	beq.n	40ccd2 <__ssprint_r+0xba>
  40cc48:	696f      	ldr	r7, [r5, #20]
  40cc4a:	6929      	ldr	r1, [r5, #16]
  40cc4c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40cc50:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40cc54:	ebc1 0900 	rsb	r9, r1, r0
  40cc58:	1c62      	adds	r2, r4, #1
  40cc5a:	107f      	asrs	r7, r7, #1
  40cc5c:	444a      	add	r2, r9
  40cc5e:	4297      	cmp	r7, r2
  40cc60:	bf34      	ite	cc
  40cc62:	4617      	movcc	r7, r2
  40cc64:	463a      	movcs	r2, r7
  40cc66:	055b      	lsls	r3, r3, #21
  40cc68:	d535      	bpl.n	40ccd6 <__ssprint_r+0xbe>
  40cc6a:	4611      	mov	r1, r2
  40cc6c:	4640      	mov	r0, r8
  40cc6e:	f7fe ff1d 	bl	40baac <_malloc_r>
  40cc72:	2800      	cmp	r0, #0
  40cc74:	d039      	beq.n	40ccea <__ssprint_r+0xd2>
  40cc76:	6929      	ldr	r1, [r5, #16]
  40cc78:	464a      	mov	r2, r9
  40cc7a:	9001      	str	r0, [sp, #4]
  40cc7c:	f7fa fe68 	bl	407950 <memcpy>
  40cc80:	89aa      	ldrh	r2, [r5, #12]
  40cc82:	9b01      	ldr	r3, [sp, #4]
  40cc84:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40cc88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40cc8c:	81aa      	strh	r2, [r5, #12]
  40cc8e:	ebc9 0207 	rsb	r2, r9, r7
  40cc92:	eb03 0009 	add.w	r0, r3, r9
  40cc96:	616f      	str	r7, [r5, #20]
  40cc98:	612b      	str	r3, [r5, #16]
  40cc9a:	6028      	str	r0, [r5, #0]
  40cc9c:	60aa      	str	r2, [r5, #8]
  40cc9e:	4627      	mov	r7, r4
  40cca0:	46a1      	mov	r9, r4
  40cca2:	464a      	mov	r2, r9
  40cca4:	4659      	mov	r1, fp
  40cca6:	f7ff f9e7 	bl	40c078 <memmove>
  40ccaa:	f8da 2008 	ldr.w	r2, [sl, #8]
  40ccae:	68ab      	ldr	r3, [r5, #8]
  40ccb0:	6828      	ldr	r0, [r5, #0]
  40ccb2:	1bdb      	subs	r3, r3, r7
  40ccb4:	4448      	add	r0, r9
  40ccb6:	1b14      	subs	r4, r2, r4
  40ccb8:	60ab      	str	r3, [r5, #8]
  40ccba:	6028      	str	r0, [r5, #0]
  40ccbc:	f8ca 4008 	str.w	r4, [sl, #8]
  40ccc0:	b324      	cbz	r4, 40cd0c <__ssprint_r+0xf4>
  40ccc2:	f8d6 b000 	ldr.w	fp, [r6]
  40ccc6:	6874      	ldr	r4, [r6, #4]
  40ccc8:	3608      	adds	r6, #8
  40ccca:	e7b4      	b.n	40cc36 <__ssprint_r+0x1e>
  40cccc:	4627      	mov	r7, r4
  40ccce:	46a1      	mov	r9, r4
  40ccd0:	e7e7      	b.n	40cca2 <__ssprint_r+0x8a>
  40ccd2:	46b9      	mov	r9, r7
  40ccd4:	e7e5      	b.n	40cca2 <__ssprint_r+0x8a>
  40ccd6:	4640      	mov	r0, r8
  40ccd8:	f7ff fd42 	bl	40c760 <_realloc_r>
  40ccdc:	4603      	mov	r3, r0
  40ccde:	2800      	cmp	r0, #0
  40cce0:	d1d5      	bne.n	40cc8e <__ssprint_r+0x76>
  40cce2:	4640      	mov	r0, r8
  40cce4:	6929      	ldr	r1, [r5, #16]
  40cce6:	f7fe fbdf 	bl	40b4a8 <_free_r>
  40ccea:	89aa      	ldrh	r2, [r5, #12]
  40ccec:	230c      	movs	r3, #12
  40ccee:	f8c8 3000 	str.w	r3, [r8]
  40ccf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40ccf6:	2300      	movs	r3, #0
  40ccf8:	f04f 30ff 	mov.w	r0, #4294967295
  40ccfc:	81aa      	strh	r2, [r5, #12]
  40ccfe:	f8ca 3008 	str.w	r3, [sl, #8]
  40cd02:	f8ca 3004 	str.w	r3, [sl, #4]
  40cd06:	b003      	add	sp, #12
  40cd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cd0c:	4620      	mov	r0, r4
  40cd0e:	f8ca 4004 	str.w	r4, [sl, #4]
  40cd12:	b003      	add	sp, #12
  40cd14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040cd18 <_vfprintf_r>:
  40cd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd1c:	b0c9      	sub	sp, #292	; 0x124
  40cd1e:	461c      	mov	r4, r3
  40cd20:	4689      	mov	r9, r1
  40cd22:	920a      	str	r2, [sp, #40]	; 0x28
  40cd24:	900d      	str	r0, [sp, #52]	; 0x34
  40cd26:	f7fe fe45 	bl	40b9b4 <_localeconv_r>
  40cd2a:	6800      	ldr	r0, [r0, #0]
  40cd2c:	940f      	str	r4, [sp, #60]	; 0x3c
  40cd2e:	9015      	str	r0, [sp, #84]	; 0x54
  40cd30:	f7fb f800 	bl	407d34 <strlen>
  40cd34:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40cd36:	9018      	str	r0, [sp, #96]	; 0x60
  40cd38:	b11d      	cbz	r5, 40cd42 <_vfprintf_r+0x2a>
  40cd3a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40cd3c:	2b00      	cmp	r3, #0
  40cd3e:	f000 8109 	beq.w	40cf54 <_vfprintf_r+0x23c>
  40cd42:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40cd46:	b293      	uxth	r3, r2
  40cd48:	049f      	lsls	r7, r3, #18
  40cd4a:	d40a      	bmi.n	40cd62 <_vfprintf_r+0x4a>
  40cd4c:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
  40cd50:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40cd54:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40cd58:	f8a9 300c 	strh.w	r3, [r9, #12]
  40cd5c:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
  40cd60:	b29b      	uxth	r3, r3
  40cd62:	071e      	lsls	r6, r3, #28
  40cd64:	f140 80c0 	bpl.w	40cee8 <_vfprintf_r+0x1d0>
  40cd68:	f8d9 2010 	ldr.w	r2, [r9, #16]
  40cd6c:	2a00      	cmp	r2, #0
  40cd6e:	f000 80bb 	beq.w	40cee8 <_vfprintf_r+0x1d0>
  40cd72:	f003 031a 	and.w	r3, r3, #26
  40cd76:	2b0a      	cmp	r3, #10
  40cd78:	f000 80c2 	beq.w	40cf00 <_vfprintf_r+0x1e8>
  40cd7c:	ac38      	add	r4, sp, #224	; 0xe0
  40cd7e:	46a4      	mov	ip, r4
  40cd80:	9408      	str	r4, [sp, #32]
  40cd82:	942b      	str	r4, [sp, #172]	; 0xac
  40cd84:	2500      	movs	r5, #0
  40cd86:	2400      	movs	r4, #0
  40cd88:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40cd8c:	2300      	movs	r3, #0
  40cd8e:	9311      	str	r3, [sp, #68]	; 0x44
  40cd90:	932d      	str	r3, [sp, #180]	; 0xb4
  40cd92:	932c      	str	r3, [sp, #176]	; 0xb0
  40cd94:	931a      	str	r3, [sp, #104]	; 0x68
  40cd96:	9319      	str	r3, [sp, #100]	; 0x64
  40cd98:	9310      	str	r3, [sp, #64]	; 0x40
  40cd9a:	4666      	mov	r6, ip
  40cd9c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40cd9e:	782b      	ldrb	r3, [r5, #0]
  40cda0:	2b00      	cmp	r3, #0
  40cda2:	f000 80db 	beq.w	40cf5c <_vfprintf_r+0x244>
  40cda6:	2b25      	cmp	r3, #37	; 0x25
  40cda8:	f000 80d8 	beq.w	40cf5c <_vfprintf_r+0x244>
  40cdac:	1c6a      	adds	r2, r5, #1
  40cdae:	e002      	b.n	40cdb6 <_vfprintf_r+0x9e>
  40cdb0:	2b25      	cmp	r3, #37	; 0x25
  40cdb2:	f000 808b 	beq.w	40cecc <_vfprintf_r+0x1b4>
  40cdb6:	7813      	ldrb	r3, [r2, #0]
  40cdb8:	4614      	mov	r4, r2
  40cdba:	3201      	adds	r2, #1
  40cdbc:	2b00      	cmp	r3, #0
  40cdbe:	d1f7      	bne.n	40cdb0 <_vfprintf_r+0x98>
  40cdc0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40cdc2:	1a25      	subs	r5, r4, r0
  40cdc4:	b17d      	cbz	r5, 40cde6 <_vfprintf_r+0xce>
  40cdc6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cdc8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40cdca:	3301      	adds	r3, #1
  40cdcc:	980a      	ldr	r0, [sp, #40]	; 0x28
  40cdce:	442a      	add	r2, r5
  40cdd0:	2b07      	cmp	r3, #7
  40cdd2:	e886 0021 	stmia.w	r6, {r0, r5}
  40cdd6:	922d      	str	r2, [sp, #180]	; 0xb4
  40cdd8:	932c      	str	r3, [sp, #176]	; 0xb0
  40cdda:	f300 80a4 	bgt.w	40cf26 <_vfprintf_r+0x20e>
  40cdde:	3608      	adds	r6, #8
  40cde0:	9910      	ldr	r1, [sp, #64]	; 0x40
  40cde2:	4429      	add	r1, r5
  40cde4:	9110      	str	r1, [sp, #64]	; 0x40
  40cde6:	7823      	ldrb	r3, [r4, #0]
  40cde8:	2b00      	cmp	r3, #0
  40cdea:	f000 80a4 	beq.w	40cf36 <_vfprintf_r+0x21e>
  40cdee:	2300      	movs	r3, #0
  40cdf0:	1c65      	adds	r5, r4, #1
  40cdf2:	f894 8001 	ldrb.w	r8, [r4, #1]
  40cdf6:	f04f 34ff 	mov.w	r4, #4294967295
  40cdfa:	461a      	mov	r2, r3
  40cdfc:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40ce00:	930e      	str	r3, [sp, #56]	; 0x38
  40ce02:	9309      	str	r3, [sp, #36]	; 0x24
  40ce04:	950a      	str	r5, [sp, #40]	; 0x28
  40ce06:	940b      	str	r4, [sp, #44]	; 0x2c
  40ce08:	462b      	mov	r3, r5
  40ce0a:	3301      	adds	r3, #1
  40ce0c:	f1a8 0120 	sub.w	r1, r8, #32
  40ce10:	2958      	cmp	r1, #88	; 0x58
  40ce12:	f200 83f4 	bhi.w	40d5fe <_vfprintf_r+0x8e6>
  40ce16:	e8df f011 	tbh	[pc, r1, lsl #1]
  40ce1a:	0238      	.short	0x0238
  40ce1c:	03f203f2 	.word	0x03f203f2
  40ce20:	03f20303 	.word	0x03f20303
  40ce24:	03f203f2 	.word	0x03f203f2
  40ce28:	03f203f2 	.word	0x03f203f2
  40ce2c:	023f03f2 	.word	0x023f03f2
  40ce30:	03f20234 	.word	0x03f20234
  40ce34:	03350060 	.word	0x03350060
  40ce38:	037603f2 	.word	0x037603f2
  40ce3c:	037d037d 	.word	0x037d037d
  40ce40:	037d037d 	.word	0x037d037d
  40ce44:	037d037d 	.word	0x037d037d
  40ce48:	037d037d 	.word	0x037d037d
  40ce4c:	03f2037d 	.word	0x03f2037d
  40ce50:	03f203f2 	.word	0x03f203f2
  40ce54:	03f203f2 	.word	0x03f203f2
  40ce58:	03f203f2 	.word	0x03f203f2
  40ce5c:	03f203f2 	.word	0x03f203f2
  40ce60:	035203f2 	.word	0x035203f2
  40ce64:	03f2039d 	.word	0x03f2039d
  40ce68:	03f2039d 	.word	0x03f2039d
  40ce6c:	03f203f2 	.word	0x03f203f2
  40ce70:	038e03f2 	.word	0x038e03f2
  40ce74:	03f203f2 	.word	0x03f203f2
  40ce78:	03f203d0 	.word	0x03f203d0
  40ce7c:	03f203f2 	.word	0x03f203f2
  40ce80:	03f203f2 	.word	0x03f203f2
  40ce84:	03f202a3 	.word	0x03f202a3
  40ce88:	02c303f2 	.word	0x02c303f2
  40ce8c:	03f203f2 	.word	0x03f203f2
  40ce90:	03f203f2 	.word	0x03f203f2
  40ce94:	03f203f2 	.word	0x03f203f2
  40ce98:	03f203f2 	.word	0x03f203f2
  40ce9c:	03f203f2 	.word	0x03f203f2
  40cea0:	031c030a 	.word	0x031c030a
  40cea4:	039d039d 	.word	0x039d039d
  40cea8:	02d9039d 	.word	0x02d9039d
  40ceac:	03f2031c 	.word	0x03f2031c
  40ceb0:	02e203f2 	.word	0x02e203f2
  40ceb4:	02ee03f2 	.word	0x02ee03f2
  40ceb8:	021c020a 	.word	0x021c020a
  40cebc:	03f2024b 	.word	0x03f2024b
  40cec0:	03f20254 	.word	0x03f20254
  40cec4:	03f200a3 	.word	0x03f200a3
  40cec8:	027b03f2 	.word	0x027b03f2
  40cecc:	990a      	ldr	r1, [sp, #40]	; 0x28
  40cece:	1a65      	subs	r5, r4, r1
  40ced0:	e778      	b.n	40cdc4 <_vfprintf_r+0xac>
  40ced2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40ced4:	910f      	str	r1, [sp, #60]	; 0x3c
  40ced6:	4264      	negs	r4, r4
  40ced8:	940e      	str	r4, [sp, #56]	; 0x38
  40ceda:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cedc:	f045 0504 	orr.w	r5, r5, #4
  40cee0:	9509      	str	r5, [sp, #36]	; 0x24
  40cee2:	f893 8000 	ldrb.w	r8, [r3]
  40cee6:	e790      	b.n	40ce0a <_vfprintf_r+0xf2>
  40cee8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ceea:	4649      	mov	r1, r9
  40ceec:	f7fd f8ae 	bl	40a04c <__swsetup_r>
  40cef0:	b9a0      	cbnz	r0, 40cf1c <_vfprintf_r+0x204>
  40cef2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40cef6:	f003 031a 	and.w	r3, r3, #26
  40cefa:	2b0a      	cmp	r3, #10
  40cefc:	f47f af3e 	bne.w	40cd7c <_vfprintf_r+0x64>
  40cf00:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
  40cf04:	2b00      	cmp	r3, #0
  40cf06:	f6ff af39 	blt.w	40cd7c <_vfprintf_r+0x64>
  40cf0a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cf0c:	4649      	mov	r1, r9
  40cf0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40cf10:	4623      	mov	r3, r4
  40cf12:	f001 f993 	bl	40e23c <__sbprintf>
  40cf16:	b049      	add	sp, #292	; 0x124
  40cf18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf1c:	f04f 30ff 	mov.w	r0, #4294967295
  40cf20:	b049      	add	sp, #292	; 0x124
  40cf22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf26:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cf28:	4649      	mov	r1, r9
  40cf2a:	aa2b      	add	r2, sp, #172	; 0xac
  40cf2c:	f7fc fa10 	bl	409350 <__sprint_r>
  40cf30:	b940      	cbnz	r0, 40cf44 <_vfprintf_r+0x22c>
  40cf32:	ae38      	add	r6, sp, #224	; 0xe0
  40cf34:	e754      	b.n	40cde0 <_vfprintf_r+0xc8>
  40cf36:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40cf38:	b123      	cbz	r3, 40cf44 <_vfprintf_r+0x22c>
  40cf3a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cf3c:	4649      	mov	r1, r9
  40cf3e:	aa2b      	add	r2, sp, #172	; 0xac
  40cf40:	f7fc fa06 	bl	409350 <__sprint_r>
  40cf44:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40cf48:	065b      	lsls	r3, r3, #25
  40cf4a:	d4e7      	bmi.n	40cf1c <_vfprintf_r+0x204>
  40cf4c:	9810      	ldr	r0, [sp, #64]	; 0x40
  40cf4e:	b049      	add	sp, #292	; 0x124
  40cf50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf54:	4628      	mov	r0, r5
  40cf56:	f7fe f963 	bl	40b220 <__sinit>
  40cf5a:	e6f2      	b.n	40cd42 <_vfprintf_r+0x2a>
  40cf5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40cf5e:	e742      	b.n	40cde6 <_vfprintf_r+0xce>
  40cf60:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cf62:	930a      	str	r3, [sp, #40]	; 0x28
  40cf64:	06a2      	lsls	r2, r4, #26
  40cf66:	f140 8206 	bpl.w	40d376 <_vfprintf_r+0x65e>
  40cf6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40cf6c:	1deb      	adds	r3, r5, #7
  40cf6e:	f023 0307 	bic.w	r3, r3, #7
  40cf72:	f103 0c08 	add.w	ip, r3, #8
  40cf76:	e9d3 4500 	ldrd	r4, r5, [r3]
  40cf7a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40cf7e:	2301      	movs	r3, #1
  40cf80:	f04f 0a00 	mov.w	sl, #0
  40cf84:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40cf88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40cf8a:	2900      	cmp	r1, #0
  40cf8c:	db05      	blt.n	40cf9a <_vfprintf_r+0x282>
  40cf8e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf92:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40cf96:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40cf9a:	ea54 0005 	orrs.w	r0, r4, r5
  40cf9e:	f040 8347 	bne.w	40d630 <_vfprintf_r+0x918>
  40cfa2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40cfa4:	2900      	cmp	r1, #0
  40cfa6:	f040 8343 	bne.w	40d630 <_vfprintf_r+0x918>
  40cfaa:	2b00      	cmp	r3, #0
  40cfac:	f040 84b9 	bne.w	40d922 <_vfprintf_r+0xc0a>
  40cfb0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cfb4:	f01c 0f01 	tst.w	ip, #1
  40cfb8:	f000 84b3 	beq.w	40d922 <_vfprintf_r+0xc0a>
  40cfbc:	af48      	add	r7, sp, #288	; 0x120
  40cfbe:	2330      	movs	r3, #48	; 0x30
  40cfc0:	9d08      	ldr	r5, [sp, #32]
  40cfc2:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40cfc6:	1bec      	subs	r4, r5, r7
  40cfc8:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40cfcc:	2500      	movs	r5, #0
  40cfce:	4564      	cmp	r4, ip
  40cfd0:	bfa8      	it	ge
  40cfd2:	46a4      	movge	ip, r4
  40cfd4:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40cfd8:	9514      	str	r5, [sp, #80]	; 0x50
  40cfda:	f1ba 0f00 	cmp.w	sl, #0
  40cfde:	d002      	beq.n	40cfe6 <_vfprintf_r+0x2ce>
  40cfe0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40cfe2:	3501      	adds	r5, #1
  40cfe4:	950c      	str	r5, [sp, #48]	; 0x30
  40cfe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40cfe8:	f013 0302 	ands.w	r3, r3, #2
  40cfec:	9312      	str	r3, [sp, #72]	; 0x48
  40cfee:	d002      	beq.n	40cff6 <_vfprintf_r+0x2de>
  40cff0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40cff2:	3502      	adds	r5, #2
  40cff4:	950c      	str	r5, [sp, #48]	; 0x30
  40cff6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cffa:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40cffe:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40d002:	f040 8312 	bne.w	40d62a <_vfprintf_r+0x912>
  40d006:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d008:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40d00c:	ebcc 0b05 	rsb	fp, ip, r5
  40d010:	f1bb 0f00 	cmp.w	fp, #0
  40d014:	f340 8309 	ble.w	40d62a <_vfprintf_r+0x912>
  40d018:	f1bb 0f10 	cmp.w	fp, #16
  40d01c:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d01e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d020:	f8df a528 	ldr.w	sl, [pc, #1320]	; 40d54c <_vfprintf_r+0x834>
  40d024:	dd27      	ble.n	40d076 <_vfprintf_r+0x35e>
  40d026:	971b      	str	r7, [sp, #108]	; 0x6c
  40d028:	2510      	movs	r5, #16
  40d02a:	4657      	mov	r7, sl
  40d02c:	46a2      	mov	sl, r4
  40d02e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d030:	e006      	b.n	40d040 <_vfprintf_r+0x328>
  40d032:	f1ab 0b10 	sub.w	fp, fp, #16
  40d036:	f1bb 0f10 	cmp.w	fp, #16
  40d03a:	f106 0608 	add.w	r6, r6, #8
  40d03e:	dd17      	ble.n	40d070 <_vfprintf_r+0x358>
  40d040:	3201      	adds	r2, #1
  40d042:	3110      	adds	r1, #16
  40d044:	2a07      	cmp	r2, #7
  40d046:	912d      	str	r1, [sp, #180]	; 0xb4
  40d048:	922c      	str	r2, [sp, #176]	; 0xb0
  40d04a:	6037      	str	r7, [r6, #0]
  40d04c:	6075      	str	r5, [r6, #4]
  40d04e:	ddf0      	ble.n	40d032 <_vfprintf_r+0x31a>
  40d050:	4620      	mov	r0, r4
  40d052:	4649      	mov	r1, r9
  40d054:	aa2b      	add	r2, sp, #172	; 0xac
  40d056:	f7fc f97b 	bl	409350 <__sprint_r>
  40d05a:	2800      	cmp	r0, #0
  40d05c:	f47f af72 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d060:	f1ab 0b10 	sub.w	fp, fp, #16
  40d064:	f1bb 0f10 	cmp.w	fp, #16
  40d068:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d06a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d06c:	ae38      	add	r6, sp, #224	; 0xe0
  40d06e:	dce7      	bgt.n	40d040 <_vfprintf_r+0x328>
  40d070:	4654      	mov	r4, sl
  40d072:	46ba      	mov	sl, r7
  40d074:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40d076:	3201      	adds	r2, #1
  40d078:	eb0b 0c01 	add.w	ip, fp, r1
  40d07c:	2a07      	cmp	r2, #7
  40d07e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d082:	922c      	str	r2, [sp, #176]	; 0xb0
  40d084:	e886 0c00 	stmia.w	r6, {sl, fp}
  40d088:	f300 849a 	bgt.w	40d9c0 <_vfprintf_r+0xca8>
  40d08c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d090:	3608      	adds	r6, #8
  40d092:	f1ba 0f00 	cmp.w	sl, #0
  40d096:	d00f      	beq.n	40d0b8 <_vfprintf_r+0x3a0>
  40d098:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d09a:	f10c 0c01 	add.w	ip, ip, #1
  40d09e:	3301      	adds	r3, #1
  40d0a0:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40d0a4:	2201      	movs	r2, #1
  40d0a6:	2b07      	cmp	r3, #7
  40d0a8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d0ac:	932c      	str	r3, [sp, #176]	; 0xb0
  40d0ae:	e886 0006 	stmia.w	r6, {r1, r2}
  40d0b2:	f300 841c 	bgt.w	40d8ee <_vfprintf_r+0xbd6>
  40d0b6:	3608      	adds	r6, #8
  40d0b8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d0ba:	b173      	cbz	r3, 40d0da <_vfprintf_r+0x3c2>
  40d0bc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d0be:	f10c 0c02 	add.w	ip, ip, #2
  40d0c2:	3301      	adds	r3, #1
  40d0c4:	a924      	add	r1, sp, #144	; 0x90
  40d0c6:	2202      	movs	r2, #2
  40d0c8:	2b07      	cmp	r3, #7
  40d0ca:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d0ce:	932c      	str	r3, [sp, #176]	; 0xb0
  40d0d0:	e886 0006 	stmia.w	r6, {r1, r2}
  40d0d4:	f300 8418 	bgt.w	40d908 <_vfprintf_r+0xbf0>
  40d0d8:	3608      	adds	r6, #8
  40d0da:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40d0dc:	2d80      	cmp	r5, #128	; 0x80
  40d0de:	f000 8348 	beq.w	40d772 <_vfprintf_r+0xa5a>
  40d0e2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40d0e4:	1b15      	subs	r5, r2, r4
  40d0e6:	2d00      	cmp	r5, #0
  40d0e8:	dd3d      	ble.n	40d166 <_vfprintf_r+0x44e>
  40d0ea:	2d10      	cmp	r5, #16
  40d0ec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d0ee:	f8df a460 	ldr.w	sl, [pc, #1120]	; 40d550 <_vfprintf_r+0x838>
  40d0f2:	dd2c      	ble.n	40d14e <_vfprintf_r+0x436>
  40d0f4:	4651      	mov	r1, sl
  40d0f6:	940b      	str	r4, [sp, #44]	; 0x2c
  40d0f8:	46aa      	mov	sl, r5
  40d0fa:	f04f 0b10 	mov.w	fp, #16
  40d0fe:	4662      	mov	r2, ip
  40d100:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d102:	460d      	mov	r5, r1
  40d104:	e006      	b.n	40d114 <_vfprintf_r+0x3fc>
  40d106:	f1aa 0a10 	sub.w	sl, sl, #16
  40d10a:	f1ba 0f10 	cmp.w	sl, #16
  40d10e:	f106 0608 	add.w	r6, r6, #8
  40d112:	dd17      	ble.n	40d144 <_vfprintf_r+0x42c>
  40d114:	3301      	adds	r3, #1
  40d116:	3210      	adds	r2, #16
  40d118:	2b07      	cmp	r3, #7
  40d11a:	922d      	str	r2, [sp, #180]	; 0xb4
  40d11c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d11e:	e886 0820 	stmia.w	r6, {r5, fp}
  40d122:	ddf0      	ble.n	40d106 <_vfprintf_r+0x3ee>
  40d124:	4620      	mov	r0, r4
  40d126:	4649      	mov	r1, r9
  40d128:	aa2b      	add	r2, sp, #172	; 0xac
  40d12a:	f7fc f911 	bl	409350 <__sprint_r>
  40d12e:	2800      	cmp	r0, #0
  40d130:	f47f af08 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d134:	f1aa 0a10 	sub.w	sl, sl, #16
  40d138:	f1ba 0f10 	cmp.w	sl, #16
  40d13c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d13e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d140:	ae38      	add	r6, sp, #224	; 0xe0
  40d142:	dce7      	bgt.n	40d114 <_vfprintf_r+0x3fc>
  40d144:	4694      	mov	ip, r2
  40d146:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40d148:	462a      	mov	r2, r5
  40d14a:	4655      	mov	r5, sl
  40d14c:	4692      	mov	sl, r2
  40d14e:	3301      	adds	r3, #1
  40d150:	44ac      	add	ip, r5
  40d152:	2b07      	cmp	r3, #7
  40d154:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d158:	932c      	str	r3, [sp, #176]	; 0xb0
  40d15a:	f8c6 a000 	str.w	sl, [r6]
  40d15e:	6075      	str	r5, [r6, #4]
  40d160:	f300 83b9 	bgt.w	40d8d6 <_vfprintf_r+0xbbe>
  40d164:	3608      	adds	r6, #8
  40d166:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d168:	05eb      	lsls	r3, r5, #23
  40d16a:	f100 82a2 	bmi.w	40d6b2 <_vfprintf_r+0x99a>
  40d16e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d170:	44a4      	add	ip, r4
  40d172:	3301      	adds	r3, #1
  40d174:	2b07      	cmp	r3, #7
  40d176:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d17a:	6037      	str	r7, [r6, #0]
  40d17c:	6074      	str	r4, [r6, #4]
  40d17e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d180:	f300 8393 	bgt.w	40d8aa <_vfprintf_r+0xb92>
  40d184:	3608      	adds	r6, #8
  40d186:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d188:	0762      	lsls	r2, r4, #29
  40d18a:	d540      	bpl.n	40d20e <_vfprintf_r+0x4f6>
  40d18c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d18e:	980c      	ldr	r0, [sp, #48]	; 0x30
  40d190:	1a2c      	subs	r4, r5, r0
  40d192:	2c00      	cmp	r4, #0
  40d194:	dd3b      	ble.n	40d20e <_vfprintf_r+0x4f6>
  40d196:	2c10      	cmp	r4, #16
  40d198:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d19a:	f8df a3b0 	ldr.w	sl, [pc, #944]	; 40d54c <_vfprintf_r+0x834>
  40d19e:	dd22      	ble.n	40d1e6 <_vfprintf_r+0x4ce>
  40d1a0:	2510      	movs	r5, #16
  40d1a2:	4662      	mov	r2, ip
  40d1a4:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d1a8:	4657      	mov	r7, sl
  40d1aa:	e004      	b.n	40d1b6 <_vfprintf_r+0x49e>
  40d1ac:	3c10      	subs	r4, #16
  40d1ae:	2c10      	cmp	r4, #16
  40d1b0:	f106 0608 	add.w	r6, r6, #8
  40d1b4:	dd15      	ble.n	40d1e2 <_vfprintf_r+0x4ca>
  40d1b6:	3301      	adds	r3, #1
  40d1b8:	3210      	adds	r2, #16
  40d1ba:	2b07      	cmp	r3, #7
  40d1bc:	922d      	str	r2, [sp, #180]	; 0xb4
  40d1be:	932c      	str	r3, [sp, #176]	; 0xb0
  40d1c0:	6037      	str	r7, [r6, #0]
  40d1c2:	6075      	str	r5, [r6, #4]
  40d1c4:	ddf2      	ble.n	40d1ac <_vfprintf_r+0x494>
  40d1c6:	4640      	mov	r0, r8
  40d1c8:	4649      	mov	r1, r9
  40d1ca:	aa2b      	add	r2, sp, #172	; 0xac
  40d1cc:	f7fc f8c0 	bl	409350 <__sprint_r>
  40d1d0:	2800      	cmp	r0, #0
  40d1d2:	f47f aeb7 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d1d6:	3c10      	subs	r4, #16
  40d1d8:	2c10      	cmp	r4, #16
  40d1da:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d1dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1de:	ae38      	add	r6, sp, #224	; 0xe0
  40d1e0:	dce9      	bgt.n	40d1b6 <_vfprintf_r+0x49e>
  40d1e2:	4694      	mov	ip, r2
  40d1e4:	46ba      	mov	sl, r7
  40d1e6:	3301      	adds	r3, #1
  40d1e8:	44a4      	add	ip, r4
  40d1ea:	2b07      	cmp	r3, #7
  40d1ec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d1f0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d1f2:	f8c6 a000 	str.w	sl, [r6]
  40d1f6:	6074      	str	r4, [r6, #4]
  40d1f8:	dd09      	ble.n	40d20e <_vfprintf_r+0x4f6>
  40d1fa:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d1fc:	4649      	mov	r1, r9
  40d1fe:	aa2b      	add	r2, sp, #172	; 0xac
  40d200:	f7fc f8a6 	bl	409350 <__sprint_r>
  40d204:	2800      	cmp	r0, #0
  40d206:	f47f ae9d 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d20a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d20e:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d210:	980c      	ldr	r0, [sp, #48]	; 0x30
  40d212:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d214:	42a8      	cmp	r0, r5
  40d216:	bfac      	ite	ge
  40d218:	1824      	addge	r4, r4, r0
  40d21a:	1964      	addlt	r4, r4, r5
  40d21c:	9410      	str	r4, [sp, #64]	; 0x40
  40d21e:	f1bc 0f00 	cmp.w	ip, #0
  40d222:	f040 834e 	bne.w	40d8c2 <_vfprintf_r+0xbaa>
  40d226:	2300      	movs	r3, #0
  40d228:	932c      	str	r3, [sp, #176]	; 0xb0
  40d22a:	ae38      	add	r6, sp, #224	; 0xe0
  40d22c:	e5b6      	b.n	40cd9c <_vfprintf_r+0x84>
  40d22e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d232:	930a      	str	r3, [sp, #40]	; 0x28
  40d234:	f01c 0320 	ands.w	r3, ip, #32
  40d238:	f000 81ca 	beq.w	40d5d0 <_vfprintf_r+0x8b8>
  40d23c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d23e:	1de3      	adds	r3, r4, #7
  40d240:	f023 0307 	bic.w	r3, r3, #7
  40d244:	f103 0508 	add.w	r5, r3, #8
  40d248:	950f      	str	r5, [sp, #60]	; 0x3c
  40d24a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d24e:	2300      	movs	r3, #0
  40d250:	e696      	b.n	40cf80 <_vfprintf_r+0x268>
  40d252:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d256:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d258:	930a      	str	r3, [sp, #40]	; 0x28
  40d25a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d25c:	48b9      	ldr	r0, [pc, #740]	; (40d544 <_vfprintf_r+0x82c>)
  40d25e:	3504      	adds	r5, #4
  40d260:	681c      	ldr	r4, [r3, #0]
  40d262:	f04f 0878 	mov.w	r8, #120	; 0x78
  40d266:	2330      	movs	r3, #48	; 0x30
  40d268:	f04c 0c02 	orr.w	ip, ip, #2
  40d26c:	950f      	str	r5, [sp, #60]	; 0x3c
  40d26e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40d272:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d276:	2500      	movs	r5, #0
  40d278:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40d27c:	901a      	str	r0, [sp, #104]	; 0x68
  40d27e:	2302      	movs	r3, #2
  40d280:	e67e      	b.n	40cf80 <_vfprintf_r+0x268>
  40d282:	f893 8000 	ldrb.w	r8, [r3]
  40d286:	222b      	movs	r2, #43	; 0x2b
  40d288:	e5bf      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d28a:	f893 8000 	ldrb.w	r8, [r3]
  40d28e:	2a00      	cmp	r2, #0
  40d290:	f47f adbb 	bne.w	40ce0a <_vfprintf_r+0xf2>
  40d294:	2220      	movs	r2, #32
  40d296:	e5b8      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d298:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d29a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d29c:	6824      	ldr	r4, [r4, #0]
  40d29e:	1d29      	adds	r1, r5, #4
  40d2a0:	2c00      	cmp	r4, #0
  40d2a2:	940e      	str	r4, [sp, #56]	; 0x38
  40d2a4:	f6ff ae15 	blt.w	40ced2 <_vfprintf_r+0x1ba>
  40d2a8:	910f      	str	r1, [sp, #60]	; 0x3c
  40d2aa:	f893 8000 	ldrb.w	r8, [r3]
  40d2ae:	e5ac      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d2b0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d2b4:	f04c 0c20 	orr.w	ip, ip, #32
  40d2b8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d2bc:	f893 8000 	ldrb.w	r8, [r3]
  40d2c0:	e5a3      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d2c2:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d2c4:	f04f 0a00 	mov.w	sl, #0
  40d2c8:	6827      	ldr	r7, [r4, #0]
  40d2ca:	930a      	str	r3, [sp, #40]	; 0x28
  40d2cc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d2d0:	1d25      	adds	r5, r4, #4
  40d2d2:	2f00      	cmp	r7, #0
  40d2d4:	f000 865c 	beq.w	40df90 <_vfprintf_r+0x1278>
  40d2d8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40d2da:	4638      	mov	r0, r7
  40d2dc:	2c00      	cmp	r4, #0
  40d2de:	f2c0 8607 	blt.w	40def0 <_vfprintf_r+0x11d8>
  40d2e2:	4651      	mov	r1, sl
  40d2e4:	4622      	mov	r2, r4
  40d2e6:	f7fe fe7d 	bl	40bfe4 <memchr>
  40d2ea:	2800      	cmp	r0, #0
  40d2ec:	f000 869c 	beq.w	40e028 <_vfprintf_r+0x1310>
  40d2f0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40d2f2:	1bc0      	subs	r0, r0, r7
  40d2f4:	42a0      	cmp	r0, r4
  40d2f6:	bfb8      	it	lt
  40d2f8:	4604      	movlt	r4, r0
  40d2fa:	950f      	str	r5, [sp, #60]	; 0x3c
  40d2fc:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40d300:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40d304:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40d308:	950c      	str	r5, [sp, #48]	; 0x30
  40d30a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d30e:	e664      	b.n	40cfda <_vfprintf_r+0x2c2>
  40d310:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d312:	4c8c      	ldr	r4, [pc, #560]	; (40d544 <_vfprintf_r+0x82c>)
  40d314:	06af      	lsls	r7, r5, #26
  40d316:	930a      	str	r3, [sp, #40]	; 0x28
  40d318:	941a      	str	r4, [sp, #104]	; 0x68
  40d31a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d31e:	d547      	bpl.n	40d3b0 <_vfprintf_r+0x698>
  40d320:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40d324:	f10c 0307 	add.w	r3, ip, #7
  40d328:	f023 0307 	bic.w	r3, r3, #7
  40d32c:	f103 0408 	add.w	r4, r3, #8
  40d330:	940f      	str	r4, [sp, #60]	; 0x3c
  40d332:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d336:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d33a:	f01c 0f01 	tst.w	ip, #1
  40d33e:	f000 82f4 	beq.w	40d92a <_vfprintf_r+0xc12>
  40d342:	ea54 0005 	orrs.w	r0, r4, r5
  40d346:	f000 82f0 	beq.w	40d92a <_vfprintf_r+0xc12>
  40d34a:	2330      	movs	r3, #48	; 0x30
  40d34c:	f04c 0c02 	orr.w	ip, ip, #2
  40d350:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40d354:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40d358:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d35c:	2302      	movs	r3, #2
  40d35e:	e60f      	b.n	40cf80 <_vfprintf_r+0x268>
  40d360:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d364:	930a      	str	r3, [sp, #40]	; 0x28
  40d366:	f04c 0c10 	orr.w	ip, ip, #16
  40d36a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d36e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d370:	06a2      	lsls	r2, r4, #26
  40d372:	f53f adfa 	bmi.w	40cf6a <_vfprintf_r+0x252>
  40d376:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d378:	06e3      	lsls	r3, r4, #27
  40d37a:	f100 8330 	bmi.w	40d9de <_vfprintf_r+0xcc6>
  40d37e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d382:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d386:	f000 832a 	beq.w	40d9de <_vfprintf_r+0xcc6>
  40d38a:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40d38e:	2500      	movs	r5, #0
  40d390:	f8bc 4000 	ldrh.w	r4, [ip]
  40d394:	f10c 0c04 	add.w	ip, ip, #4
  40d398:	2301      	movs	r3, #1
  40d39a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d39e:	e5ef      	b.n	40cf80 <_vfprintf_r+0x268>
  40d3a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d3a2:	4c69      	ldr	r4, [pc, #420]	; (40d548 <_vfprintf_r+0x830>)
  40d3a4:	06af      	lsls	r7, r5, #26
  40d3a6:	930a      	str	r3, [sp, #40]	; 0x28
  40d3a8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d3ac:	941a      	str	r4, [sp, #104]	; 0x68
  40d3ae:	d4b7      	bmi.n	40d320 <_vfprintf_r+0x608>
  40d3b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d3b2:	06ed      	lsls	r5, r5, #27
  40d3b4:	f140 84c9 	bpl.w	40dd4a <_vfprintf_r+0x1032>
  40d3b8:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40d3bc:	2500      	movs	r5, #0
  40d3be:	f8dc 4000 	ldr.w	r4, [ip]
  40d3c2:	f10c 0c04 	add.w	ip, ip, #4
  40d3c6:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d3ca:	e7b4      	b.n	40d336 <_vfprintf_r+0x61e>
  40d3cc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d3d0:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40d3d4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d3d8:	f893 8000 	ldrb.w	r8, [r3]
  40d3dc:	e515      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d3de:	f893 8000 	ldrb.w	r8, [r3]
  40d3e2:	4619      	mov	r1, r3
  40d3e4:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40d3e8:	f000 856d 	beq.w	40dec6 <_vfprintf_r+0x11ae>
  40d3ec:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d3ee:	f045 0510 	orr.w	r5, r5, #16
  40d3f2:	9509      	str	r5, [sp, #36]	; 0x24
  40d3f4:	e509      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d3f6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d3fa:	930a      	str	r3, [sp, #40]	; 0x28
  40d3fc:	f01c 0f20 	tst.w	ip, #32
  40d400:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d404:	f000 84b0 	beq.w	40dd68 <_vfprintf_r+0x1050>
  40d408:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40d40a:	6821      	ldr	r1, [r4, #0]
  40d40c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d40e:	17e5      	asrs	r5, r4, #31
  40d410:	462b      	mov	r3, r5
  40d412:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d414:	4622      	mov	r2, r4
  40d416:	3504      	adds	r5, #4
  40d418:	950f      	str	r5, [sp, #60]	; 0x3c
  40d41a:	e9c1 2300 	strd	r2, r3, [r1]
  40d41e:	e4bd      	b.n	40cd9c <_vfprintf_r+0x84>
  40d420:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d422:	f045 0501 	orr.w	r5, r5, #1
  40d426:	9509      	str	r5, [sp, #36]	; 0x24
  40d428:	f893 8000 	ldrb.w	r8, [r3]
  40d42c:	e4ed      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d42e:	930a      	str	r3, [sp, #40]	; 0x28
  40d430:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d432:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d434:	681a      	ldr	r2, [r3, #0]
  40d436:	2401      	movs	r4, #1
  40d438:	2300      	movs	r3, #0
  40d43a:	3504      	adds	r5, #4
  40d43c:	469a      	mov	sl, r3
  40d43e:	940c      	str	r4, [sp, #48]	; 0x30
  40d440:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40d444:	950f      	str	r5, [sp, #60]	; 0x3c
  40d446:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d44a:	930b      	str	r3, [sp, #44]	; 0x2c
  40d44c:	9314      	str	r3, [sp, #80]	; 0x50
  40d44e:	af2e      	add	r7, sp, #184	; 0xb8
  40d450:	e5c9      	b.n	40cfe6 <_vfprintf_r+0x2ce>
  40d452:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d454:	930a      	str	r3, [sp, #40]	; 0x28
  40d456:	06a5      	lsls	r5, r4, #26
  40d458:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d45c:	d53b      	bpl.n	40d4d6 <_vfprintf_r+0x7be>
  40d45e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d460:	1de9      	adds	r1, r5, #7
  40d462:	f021 0107 	bic.w	r1, r1, #7
  40d466:	e9d1 2300 	ldrd	r2, r3, [r1]
  40d46a:	3108      	adds	r1, #8
  40d46c:	910f      	str	r1, [sp, #60]	; 0x3c
  40d46e:	4614      	mov	r4, r2
  40d470:	461d      	mov	r5, r3
  40d472:	2a00      	cmp	r2, #0
  40d474:	f173 0c00 	sbcs.w	ip, r3, #0
  40d478:	f2c0 83ca 	blt.w	40dc10 <_vfprintf_r+0xef8>
  40d47c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d480:	2301      	movs	r3, #1
  40d482:	e581      	b.n	40cf88 <_vfprintf_r+0x270>
  40d484:	f893 8000 	ldrb.w	r8, [r3]
  40d488:	1c58      	adds	r0, r3, #1
  40d48a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40d48e:	f000 86ae 	beq.w	40e1ee <_vfprintf_r+0x14d6>
  40d492:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40d496:	2909      	cmp	r1, #9
  40d498:	bf98      	it	ls
  40d49a:	2300      	movls	r3, #0
  40d49c:	f200 860c 	bhi.w	40e0b8 <_vfprintf_r+0x13a0>
  40d4a0:	f810 8b01 	ldrb.w	r8, [r0], #1
  40d4a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40d4a8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  40d4ac:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40d4b0:	2909      	cmp	r1, #9
  40d4b2:	d9f5      	bls.n	40d4a0 <_vfprintf_r+0x788>
  40d4b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  40d4b8:	930b      	str	r3, [sp, #44]	; 0x2c
  40d4ba:	4603      	mov	r3, r0
  40d4bc:	e4a6      	b.n	40ce0c <_vfprintf_r+0xf4>
  40d4be:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d4c2:	930a      	str	r3, [sp, #40]	; 0x28
  40d4c4:	f04c 0c10 	orr.w	ip, ip, #16
  40d4c8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d4cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d4ce:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d4d2:	06a5      	lsls	r5, r4, #26
  40d4d4:	d4c3      	bmi.n	40d45e <_vfprintf_r+0x746>
  40d4d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d4da:	f01c 0f10 	tst.w	ip, #16
  40d4de:	f040 82b0 	bne.w	40da42 <_vfprintf_r+0xd2a>
  40d4e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d4e6:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d4ea:	f000 82aa 	beq.w	40da42 <_vfprintf_r+0xd2a>
  40d4ee:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40d4f2:	f9bc 4000 	ldrsh.w	r4, [ip]
  40d4f6:	f10c 0c04 	add.w	ip, ip, #4
  40d4fa:	17e5      	asrs	r5, r4, #31
  40d4fc:	4622      	mov	r2, r4
  40d4fe:	462b      	mov	r3, r5
  40d500:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d504:	e7b5      	b.n	40d472 <_vfprintf_r+0x75a>
  40d506:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d508:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40d50c:	9509      	str	r5, [sp, #36]	; 0x24
  40d50e:	f893 8000 	ldrb.w	r8, [r3]
  40d512:	e47a      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d514:	2400      	movs	r4, #0
  40d516:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40d51a:	940e      	str	r4, [sp, #56]	; 0x38
  40d51c:	4620      	mov	r0, r4
  40d51e:	f813 8b01 	ldrb.w	r8, [r3], #1
  40d522:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40d526:	eb01 0040 	add.w	r0, r1, r0, lsl #1
  40d52a:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40d52e:	2909      	cmp	r1, #9
  40d530:	d9f5      	bls.n	40d51e <_vfprintf_r+0x806>
  40d532:	900e      	str	r0, [sp, #56]	; 0x38
  40d534:	e46a      	b.n	40ce0c <_vfprintf_r+0xf4>
  40d536:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d538:	f045 0508 	orr.w	r5, r5, #8
  40d53c:	9509      	str	r5, [sp, #36]	; 0x24
  40d53e:	f893 8000 	ldrb.w	r8, [r3]
  40d542:	e462      	b.n	40ce0a <_vfprintf_r+0xf2>
  40d544:	0040f710 	.word	0x0040f710
  40d548:	0040f6fc 	.word	0x0040f6fc
  40d54c:	0040f87c 	.word	0x0040f87c
  40d550:	0040f88c 	.word	0x0040f88c
  40d554:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d556:	930a      	str	r3, [sp, #40]	; 0x28
  40d558:	1deb      	adds	r3, r5, #7
  40d55a:	f023 0307 	bic.w	r3, r3, #7
  40d55e:	f103 0c08 	add.w	ip, r3, #8
  40d562:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d566:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d56a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d56e:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40d572:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d576:	f7ff fad3 	bl	40cb20 <__fpclassifyd>
  40d57a:	2801      	cmp	r0, #1
  40d57c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d580:	f040 8350 	bne.w	40dc24 <_vfprintf_r+0xf0c>
  40d584:	2200      	movs	r2, #0
  40d586:	2300      	movs	r3, #0
  40d588:	f001 f8c0 	bl	40e70c <__aeabi_dcmplt>
  40d58c:	2800      	cmp	r0, #0
  40d58e:	f040 8531 	bne.w	40dff4 <_vfprintf_r+0x12dc>
  40d592:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d596:	2503      	movs	r5, #3
  40d598:	950c      	str	r5, [sp, #48]	; 0x30
  40d59a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d59c:	4f9e      	ldr	r7, [pc, #632]	; (40d818 <_vfprintf_r+0xb00>)
  40d59e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40d5a2:	4b9e      	ldr	r3, [pc, #632]	; (40d81c <_vfprintf_r+0xb04>)
  40d5a4:	2400      	movs	r4, #0
  40d5a6:	9509      	str	r5, [sp, #36]	; 0x24
  40d5a8:	2500      	movs	r5, #0
  40d5aa:	940b      	str	r4, [sp, #44]	; 0x2c
  40d5ac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40d5b0:	bfd8      	it	le
  40d5b2:	461f      	movle	r7, r3
  40d5b4:	2403      	movs	r4, #3
  40d5b6:	9514      	str	r5, [sp, #80]	; 0x50
  40d5b8:	e50f      	b.n	40cfda <_vfprintf_r+0x2c2>
  40d5ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d5bc:	930a      	str	r3, [sp, #40]	; 0x28
  40d5be:	f045 0510 	orr.w	r5, r5, #16
  40d5c2:	9509      	str	r5, [sp, #36]	; 0x24
  40d5c4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d5c8:	f01c 0320 	ands.w	r3, ip, #32
  40d5cc:	f47f ae36 	bne.w	40d23c <_vfprintf_r+0x524>
  40d5d0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d5d4:	f01c 0210 	ands.w	r2, ip, #16
  40d5d8:	f040 823b 	bne.w	40da52 <_vfprintf_r+0xd3a>
  40d5dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d5e0:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40d5e4:	f000 8235 	beq.w	40da52 <_vfprintf_r+0xd3a>
  40d5e8:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40d5ec:	4613      	mov	r3, r2
  40d5ee:	f8bc 4000 	ldrh.w	r4, [ip]
  40d5f2:	f10c 0c04 	add.w	ip, ip, #4
  40d5f6:	2500      	movs	r5, #0
  40d5f8:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d5fc:	e4c0      	b.n	40cf80 <_vfprintf_r+0x268>
  40d5fe:	930a      	str	r3, [sp, #40]	; 0x28
  40d600:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40d604:	f1b8 0f00 	cmp.w	r8, #0
  40d608:	f43f ac95 	beq.w	40cf36 <_vfprintf_r+0x21e>
  40d60c:	2300      	movs	r3, #0
  40d60e:	f04f 0c01 	mov.w	ip, #1
  40d612:	469a      	mov	sl, r3
  40d614:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40d618:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40d61c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d620:	930b      	str	r3, [sp, #44]	; 0x2c
  40d622:	9314      	str	r3, [sp, #80]	; 0x50
  40d624:	4664      	mov	r4, ip
  40d626:	af2e      	add	r7, sp, #184	; 0xb8
  40d628:	e4dd      	b.n	40cfe6 <_vfprintf_r+0x2ce>
  40d62a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d62e:	e530      	b.n	40d092 <_vfprintf_r+0x37a>
  40d630:	2b01      	cmp	r3, #1
  40d632:	f000 80e3 	beq.w	40d7fc <_vfprintf_r+0xae4>
  40d636:	2b02      	cmp	r3, #2
  40d638:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40d63c:	d118      	bne.n	40d670 <_vfprintf_r+0x958>
  40d63e:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40d642:	4619      	mov	r1, r3
  40d644:	f004 000f 	and.w	r0, r4, #15
  40d648:	0922      	lsrs	r2, r4, #4
  40d64a:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40d64e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40d652:	092b      	lsrs	r3, r5, #4
  40d654:	7008      	strb	r0, [r1, #0]
  40d656:	ea52 0003 	orrs.w	r0, r2, r3
  40d65a:	460f      	mov	r7, r1
  40d65c:	4614      	mov	r4, r2
  40d65e:	461d      	mov	r5, r3
  40d660:	f101 31ff 	add.w	r1, r1, #4294967295
  40d664:	d1ee      	bne.n	40d644 <_vfprintf_r+0x92c>
  40d666:	9d08      	ldr	r5, [sp, #32]
  40d668:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40d66c:	1bec      	subs	r4, r5, r7
  40d66e:	e4ab      	b.n	40cfc8 <_vfprintf_r+0x2b0>
  40d670:	08e0      	lsrs	r0, r4, #3
  40d672:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40d676:	f004 0207 	and.w	r2, r4, #7
  40d67a:	08e9      	lsrs	r1, r5, #3
  40d67c:	3230      	adds	r2, #48	; 0x30
  40d67e:	ea50 0c01 	orrs.w	ip, r0, r1
  40d682:	461f      	mov	r7, r3
  40d684:	701a      	strb	r2, [r3, #0]
  40d686:	4604      	mov	r4, r0
  40d688:	460d      	mov	r5, r1
  40d68a:	f103 33ff 	add.w	r3, r3, #4294967295
  40d68e:	d1ef      	bne.n	40d670 <_vfprintf_r+0x958>
  40d690:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d692:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40d696:	07e0      	lsls	r0, r4, #31
  40d698:	4639      	mov	r1, r7
  40d69a:	f140 80b8 	bpl.w	40d80e <_vfprintf_r+0xaf6>
  40d69e:	2a30      	cmp	r2, #48	; 0x30
  40d6a0:	f000 80b5 	beq.w	40d80e <_vfprintf_r+0xaf6>
  40d6a4:	9d08      	ldr	r5, [sp, #32]
  40d6a6:	461f      	mov	r7, r3
  40d6a8:	2330      	movs	r3, #48	; 0x30
  40d6aa:	1bec      	subs	r4, r5, r7
  40d6ac:	f801 3c01 	strb.w	r3, [r1, #-1]
  40d6b0:	e48a      	b.n	40cfc8 <_vfprintf_r+0x2b0>
  40d6b2:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40d6b6:	f340 80b7 	ble.w	40d828 <_vfprintf_r+0xb10>
  40d6ba:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d6be:	2200      	movs	r2, #0
  40d6c0:	2300      	movs	r3, #0
  40d6c2:	f8cd c01c 	str.w	ip, [sp, #28]
  40d6c6:	f001 f817 	bl	40e6f8 <__aeabi_dcmpeq>
  40d6ca:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40d6ce:	2800      	cmp	r0, #0
  40d6d0:	f000 812e 	beq.w	40d930 <_vfprintf_r+0xc18>
  40d6d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d6d6:	4952      	ldr	r1, [pc, #328]	; (40d820 <_vfprintf_r+0xb08>)
  40d6d8:	3301      	adds	r3, #1
  40d6da:	f10c 0c01 	add.w	ip, ip, #1
  40d6de:	2201      	movs	r2, #1
  40d6e0:	2b07      	cmp	r3, #7
  40d6e2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d6e6:	932c      	str	r3, [sp, #176]	; 0xb0
  40d6e8:	e886 0006 	stmia.w	r6, {r1, r2}
  40d6ec:	f300 8361 	bgt.w	40ddb2 <_vfprintf_r+0x109a>
  40d6f0:	3608      	adds	r6, #8
  40d6f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d6f4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d6f6:	42a3      	cmp	r3, r4
  40d6f8:	db03      	blt.n	40d702 <_vfprintf_r+0x9ea>
  40d6fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d6fc:	07ef      	lsls	r7, r5, #31
  40d6fe:	f57f ad42 	bpl.w	40d186 <_vfprintf_r+0x46e>
  40d702:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d704:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40d706:	3301      	adds	r3, #1
  40d708:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40d70a:	44a4      	add	ip, r4
  40d70c:	2b07      	cmp	r3, #7
  40d70e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d712:	6035      	str	r5, [r6, #0]
  40d714:	6074      	str	r4, [r6, #4]
  40d716:	932c      	str	r3, [sp, #176]	; 0xb0
  40d718:	f300 83de 	bgt.w	40ded8 <_vfprintf_r+0x11c0>
  40d71c:	3608      	adds	r6, #8
  40d71e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d720:	1e6c      	subs	r4, r5, #1
  40d722:	2c00      	cmp	r4, #0
  40d724:	f77f ad2f 	ble.w	40d186 <_vfprintf_r+0x46e>
  40d728:	2c10      	cmp	r4, #16
  40d72a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d72c:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 40d824 <_vfprintf_r+0xb0c>
  40d730:	f340 8198 	ble.w	40da64 <_vfprintf_r+0xd4c>
  40d734:	2510      	movs	r5, #16
  40d736:	4662      	mov	r2, ip
  40d738:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40d73c:	4657      	mov	r7, sl
  40d73e:	e004      	b.n	40d74a <_vfprintf_r+0xa32>
  40d740:	3608      	adds	r6, #8
  40d742:	3c10      	subs	r4, #16
  40d744:	2c10      	cmp	r4, #16
  40d746:	f340 818b 	ble.w	40da60 <_vfprintf_r+0xd48>
  40d74a:	3301      	adds	r3, #1
  40d74c:	3210      	adds	r2, #16
  40d74e:	2b07      	cmp	r3, #7
  40d750:	922d      	str	r2, [sp, #180]	; 0xb4
  40d752:	932c      	str	r3, [sp, #176]	; 0xb0
  40d754:	6037      	str	r7, [r6, #0]
  40d756:	6075      	str	r5, [r6, #4]
  40d758:	ddf2      	ble.n	40d740 <_vfprintf_r+0xa28>
  40d75a:	4640      	mov	r0, r8
  40d75c:	4649      	mov	r1, r9
  40d75e:	aa2b      	add	r2, sp, #172	; 0xac
  40d760:	f7fb fdf6 	bl	409350 <__sprint_r>
  40d764:	2800      	cmp	r0, #0
  40d766:	f47f abed 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d76a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d76c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d76e:	ae38      	add	r6, sp, #224	; 0xe0
  40d770:	e7e7      	b.n	40d742 <_vfprintf_r+0xa2a>
  40d772:	980e      	ldr	r0, [sp, #56]	; 0x38
  40d774:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d776:	1a45      	subs	r5, r0, r1
  40d778:	2d00      	cmp	r5, #0
  40d77a:	f77f acb2 	ble.w	40d0e2 <_vfprintf_r+0x3ca>
  40d77e:	2d10      	cmp	r5, #16
  40d780:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d782:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 40d824 <_vfprintf_r+0xb0c>
  40d786:	dd2c      	ble.n	40d7e2 <_vfprintf_r+0xaca>
  40d788:	4651      	mov	r1, sl
  40d78a:	9412      	str	r4, [sp, #72]	; 0x48
  40d78c:	46aa      	mov	sl, r5
  40d78e:	f04f 0b10 	mov.w	fp, #16
  40d792:	4662      	mov	r2, ip
  40d794:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d796:	460d      	mov	r5, r1
  40d798:	e006      	b.n	40d7a8 <_vfprintf_r+0xa90>
  40d79a:	f1aa 0a10 	sub.w	sl, sl, #16
  40d79e:	f1ba 0f10 	cmp.w	sl, #16
  40d7a2:	f106 0608 	add.w	r6, r6, #8
  40d7a6:	dd17      	ble.n	40d7d8 <_vfprintf_r+0xac0>
  40d7a8:	3301      	adds	r3, #1
  40d7aa:	3210      	adds	r2, #16
  40d7ac:	2b07      	cmp	r3, #7
  40d7ae:	922d      	str	r2, [sp, #180]	; 0xb4
  40d7b0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d7b2:	e886 0820 	stmia.w	r6, {r5, fp}
  40d7b6:	ddf0      	ble.n	40d79a <_vfprintf_r+0xa82>
  40d7b8:	4620      	mov	r0, r4
  40d7ba:	4649      	mov	r1, r9
  40d7bc:	aa2b      	add	r2, sp, #172	; 0xac
  40d7be:	f7fb fdc7 	bl	409350 <__sprint_r>
  40d7c2:	2800      	cmp	r0, #0
  40d7c4:	f47f abbe 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d7c8:	f1aa 0a10 	sub.w	sl, sl, #16
  40d7cc:	f1ba 0f10 	cmp.w	sl, #16
  40d7d0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d7d2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d7d4:	ae38      	add	r6, sp, #224	; 0xe0
  40d7d6:	dce7      	bgt.n	40d7a8 <_vfprintf_r+0xa90>
  40d7d8:	4694      	mov	ip, r2
  40d7da:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40d7dc:	462a      	mov	r2, r5
  40d7de:	4655      	mov	r5, sl
  40d7e0:	4692      	mov	sl, r2
  40d7e2:	3301      	adds	r3, #1
  40d7e4:	44ac      	add	ip, r5
  40d7e6:	2b07      	cmp	r3, #7
  40d7e8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d7ec:	932c      	str	r3, [sp, #176]	; 0xb0
  40d7ee:	f8c6 a000 	str.w	sl, [r6]
  40d7f2:	6075      	str	r5, [r6, #4]
  40d7f4:	f300 81ff 	bgt.w	40dbf6 <_vfprintf_r+0xede>
  40d7f8:	3608      	adds	r6, #8
  40d7fa:	e472      	b.n	40d0e2 <_vfprintf_r+0x3ca>
  40d7fc:	2d00      	cmp	r5, #0
  40d7fe:	bf08      	it	eq
  40d800:	2c0a      	cmpeq	r4, #10
  40d802:	f080 813b 	bcs.w	40da7c <_vfprintf_r+0xd64>
  40d806:	3430      	adds	r4, #48	; 0x30
  40d808:	af48      	add	r7, sp, #288	; 0x120
  40d80a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40d80e:	9d08      	ldr	r5, [sp, #32]
  40d810:	1bec      	subs	r4, r5, r7
  40d812:	f7ff bbd9 	b.w	40cfc8 <_vfprintf_r+0x2b0>
  40d816:	bf00      	nop
  40d818:	0040f6f0 	.word	0x0040f6f0
  40d81c:	0040f6ec 	.word	0x0040f6ec
  40d820:	0040f72c 	.word	0x0040f72c
  40d824:	0040f88c 	.word	0x0040f88c
  40d828:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d82a:	2c01      	cmp	r4, #1
  40d82c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40d82e:	f340 81a4 	ble.w	40db7a <_vfprintf_r+0xe62>
  40d832:	3401      	adds	r4, #1
  40d834:	f10c 0501 	add.w	r5, ip, #1
  40d838:	2301      	movs	r3, #1
  40d83a:	2c07      	cmp	r4, #7
  40d83c:	952d      	str	r5, [sp, #180]	; 0xb4
  40d83e:	942c      	str	r4, [sp, #176]	; 0xb0
  40d840:	6037      	str	r7, [r6, #0]
  40d842:	6073      	str	r3, [r6, #4]
  40d844:	f300 81b4 	bgt.w	40dbb0 <_vfprintf_r+0xe98>
  40d848:	3608      	adds	r6, #8
  40d84a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40d84c:	3401      	adds	r4, #1
  40d84e:	9915      	ldr	r1, [sp, #84]	; 0x54
  40d850:	4405      	add	r5, r0
  40d852:	2c07      	cmp	r4, #7
  40d854:	952d      	str	r5, [sp, #180]	; 0xb4
  40d856:	942c      	str	r4, [sp, #176]	; 0xb0
  40d858:	6031      	str	r1, [r6, #0]
  40d85a:	6070      	str	r0, [r6, #4]
  40d85c:	f300 81b4 	bgt.w	40dbc8 <_vfprintf_r+0xeb0>
  40d860:	3608      	adds	r6, #8
  40d862:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d866:	2200      	movs	r2, #0
  40d868:	2300      	movs	r3, #0
  40d86a:	f000 ff45 	bl	40e6f8 <__aeabi_dcmpeq>
  40d86e:	2800      	cmp	r0, #0
  40d870:	f040 80bd 	bne.w	40d9ee <_vfprintf_r+0xcd6>
  40d874:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40d876:	3401      	adds	r4, #1
  40d878:	1e53      	subs	r3, r2, #1
  40d87a:	3701      	adds	r7, #1
  40d87c:	441d      	add	r5, r3
  40d87e:	2c07      	cmp	r4, #7
  40d880:	942c      	str	r4, [sp, #176]	; 0xb0
  40d882:	952d      	str	r5, [sp, #180]	; 0xb4
  40d884:	6037      	str	r7, [r6, #0]
  40d886:	6073      	str	r3, [r6, #4]
  40d888:	f300 8186 	bgt.w	40db98 <_vfprintf_r+0xe80>
  40d88c:	3608      	adds	r6, #8
  40d88e:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40d892:	3401      	adds	r4, #1
  40d894:	44ac      	add	ip, r5
  40d896:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40d898:	ab27      	add	r3, sp, #156	; 0x9c
  40d89a:	2c07      	cmp	r4, #7
  40d89c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d8a0:	942c      	str	r4, [sp, #176]	; 0xb0
  40d8a2:	e886 0028 	stmia.w	r6, {r3, r5}
  40d8a6:	f77f ac6d 	ble.w	40d184 <_vfprintf_r+0x46c>
  40d8aa:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d8ac:	4649      	mov	r1, r9
  40d8ae:	aa2b      	add	r2, sp, #172	; 0xac
  40d8b0:	f7fb fd4e 	bl	409350 <__sprint_r>
  40d8b4:	2800      	cmp	r0, #0
  40d8b6:	f47f ab45 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d8ba:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d8be:	ae38      	add	r6, sp, #224	; 0xe0
  40d8c0:	e461      	b.n	40d186 <_vfprintf_r+0x46e>
  40d8c2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d8c4:	4649      	mov	r1, r9
  40d8c6:	aa2b      	add	r2, sp, #172	; 0xac
  40d8c8:	f7fb fd42 	bl	409350 <__sprint_r>
  40d8cc:	2800      	cmp	r0, #0
  40d8ce:	f43f acaa 	beq.w	40d226 <_vfprintf_r+0x50e>
  40d8d2:	f7ff bb37 	b.w	40cf44 <_vfprintf_r+0x22c>
  40d8d6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d8d8:	4649      	mov	r1, r9
  40d8da:	aa2b      	add	r2, sp, #172	; 0xac
  40d8dc:	f7fb fd38 	bl	409350 <__sprint_r>
  40d8e0:	2800      	cmp	r0, #0
  40d8e2:	f47f ab2f 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d8e6:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d8ea:	ae38      	add	r6, sp, #224	; 0xe0
  40d8ec:	e43b      	b.n	40d166 <_vfprintf_r+0x44e>
  40d8ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d8f0:	4649      	mov	r1, r9
  40d8f2:	aa2b      	add	r2, sp, #172	; 0xac
  40d8f4:	f7fb fd2c 	bl	409350 <__sprint_r>
  40d8f8:	2800      	cmp	r0, #0
  40d8fa:	f47f ab23 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d8fe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d902:	ae38      	add	r6, sp, #224	; 0xe0
  40d904:	f7ff bbd8 	b.w	40d0b8 <_vfprintf_r+0x3a0>
  40d908:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d90a:	4649      	mov	r1, r9
  40d90c:	aa2b      	add	r2, sp, #172	; 0xac
  40d90e:	f7fb fd1f 	bl	409350 <__sprint_r>
  40d912:	2800      	cmp	r0, #0
  40d914:	f47f ab16 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d918:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d91c:	ae38      	add	r6, sp, #224	; 0xe0
  40d91e:	f7ff bbdc 	b.w	40d0da <_vfprintf_r+0x3c2>
  40d922:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40d924:	af38      	add	r7, sp, #224	; 0xe0
  40d926:	f7ff bb4f 	b.w	40cfc8 <_vfprintf_r+0x2b0>
  40d92a:	2302      	movs	r3, #2
  40d92c:	f7ff bb28 	b.w	40cf80 <_vfprintf_r+0x268>
  40d930:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d932:	2b00      	cmp	r3, #0
  40d934:	f340 8249 	ble.w	40ddca <_vfprintf_r+0x10b2>
  40d938:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d93a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d93c:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  40d940:	42ac      	cmp	r4, r5
  40d942:	bfa8      	it	ge
  40d944:	462c      	movge	r4, r5
  40d946:	2c00      	cmp	r4, #0
  40d948:	44b8      	add	r8, r7
  40d94a:	dd0b      	ble.n	40d964 <_vfprintf_r+0xc4c>
  40d94c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d94e:	44a4      	add	ip, r4
  40d950:	3301      	adds	r3, #1
  40d952:	2b07      	cmp	r3, #7
  40d954:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d958:	6037      	str	r7, [r6, #0]
  40d95a:	6074      	str	r4, [r6, #4]
  40d95c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d95e:	f300 82f0 	bgt.w	40df42 <_vfprintf_r+0x122a>
  40d962:	3608      	adds	r6, #8
  40d964:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d966:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40d96a:	1b2c      	subs	r4, r5, r4
  40d96c:	2c00      	cmp	r4, #0
  40d96e:	f340 80ad 	ble.w	40dacc <_vfprintf_r+0xdb4>
  40d972:	2c10      	cmp	r4, #16
  40d974:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d976:	f8df a6d8 	ldr.w	sl, [pc, #1752]	; 40e050 <_vfprintf_r+0x1338>
  40d97a:	f340 820d 	ble.w	40dd98 <_vfprintf_r+0x1080>
  40d97e:	4651      	mov	r1, sl
  40d980:	2510      	movs	r5, #16
  40d982:	46ba      	mov	sl, r7
  40d984:	4662      	mov	r2, ip
  40d986:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40d98a:	460f      	mov	r7, r1
  40d98c:	e004      	b.n	40d998 <_vfprintf_r+0xc80>
  40d98e:	3608      	adds	r6, #8
  40d990:	3c10      	subs	r4, #16
  40d992:	2c10      	cmp	r4, #16
  40d994:	f340 81fc 	ble.w	40dd90 <_vfprintf_r+0x1078>
  40d998:	3301      	adds	r3, #1
  40d99a:	3210      	adds	r2, #16
  40d99c:	2b07      	cmp	r3, #7
  40d99e:	922d      	str	r2, [sp, #180]	; 0xb4
  40d9a0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d9a2:	6037      	str	r7, [r6, #0]
  40d9a4:	6075      	str	r5, [r6, #4]
  40d9a6:	ddf2      	ble.n	40d98e <_vfprintf_r+0xc76>
  40d9a8:	4658      	mov	r0, fp
  40d9aa:	4649      	mov	r1, r9
  40d9ac:	aa2b      	add	r2, sp, #172	; 0xac
  40d9ae:	f7fb fccf 	bl	409350 <__sprint_r>
  40d9b2:	2800      	cmp	r0, #0
  40d9b4:	f47f aac6 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d9b8:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d9ba:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d9bc:	ae38      	add	r6, sp, #224	; 0xe0
  40d9be:	e7e7      	b.n	40d990 <_vfprintf_r+0xc78>
  40d9c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d9c2:	4649      	mov	r1, r9
  40d9c4:	aa2b      	add	r2, sp, #172	; 0xac
  40d9c6:	f7fb fcc3 	bl	409350 <__sprint_r>
  40d9ca:	2800      	cmp	r0, #0
  40d9cc:	f47f aaba 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40d9d0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d9d4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d9d8:	ae38      	add	r6, sp, #224	; 0xe0
  40d9da:	f7ff bb5a 	b.w	40d092 <_vfprintf_r+0x37a>
  40d9de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d9e0:	2301      	movs	r3, #1
  40d9e2:	682c      	ldr	r4, [r5, #0]
  40d9e4:	3504      	adds	r5, #4
  40d9e6:	950f      	str	r5, [sp, #60]	; 0x3c
  40d9e8:	2500      	movs	r5, #0
  40d9ea:	f7ff bac9 	b.w	40cf80 <_vfprintf_r+0x268>
  40d9ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40d9f0:	1e5f      	subs	r7, r3, #1
  40d9f2:	2f00      	cmp	r7, #0
  40d9f4:	f77f af4b 	ble.w	40d88e <_vfprintf_r+0xb76>
  40d9f8:	2f10      	cmp	r7, #16
  40d9fa:	f8df a654 	ldr.w	sl, [pc, #1620]	; 40e050 <_vfprintf_r+0x1338>
  40d9fe:	f340 80ef 	ble.w	40dbe0 <_vfprintf_r+0xec8>
  40da02:	f04f 0810 	mov.w	r8, #16
  40da06:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40da0a:	e004      	b.n	40da16 <_vfprintf_r+0xcfe>
  40da0c:	3608      	adds	r6, #8
  40da0e:	3f10      	subs	r7, #16
  40da10:	2f10      	cmp	r7, #16
  40da12:	f340 80e5 	ble.w	40dbe0 <_vfprintf_r+0xec8>
  40da16:	3401      	adds	r4, #1
  40da18:	3510      	adds	r5, #16
  40da1a:	2c07      	cmp	r4, #7
  40da1c:	952d      	str	r5, [sp, #180]	; 0xb4
  40da1e:	942c      	str	r4, [sp, #176]	; 0xb0
  40da20:	f8c6 a000 	str.w	sl, [r6]
  40da24:	f8c6 8004 	str.w	r8, [r6, #4]
  40da28:	ddf0      	ble.n	40da0c <_vfprintf_r+0xcf4>
  40da2a:	4658      	mov	r0, fp
  40da2c:	4649      	mov	r1, r9
  40da2e:	aa2b      	add	r2, sp, #172	; 0xac
  40da30:	f7fb fc8e 	bl	409350 <__sprint_r>
  40da34:	2800      	cmp	r0, #0
  40da36:	f47f aa85 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40da3a:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40da3c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40da3e:	ae38      	add	r6, sp, #224	; 0xe0
  40da40:	e7e5      	b.n	40da0e <_vfprintf_r+0xcf6>
  40da42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40da44:	682c      	ldr	r4, [r5, #0]
  40da46:	3504      	adds	r5, #4
  40da48:	950f      	str	r5, [sp, #60]	; 0x3c
  40da4a:	17e5      	asrs	r5, r4, #31
  40da4c:	4622      	mov	r2, r4
  40da4e:	462b      	mov	r3, r5
  40da50:	e50f      	b.n	40d472 <_vfprintf_r+0x75a>
  40da52:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40da54:	682c      	ldr	r4, [r5, #0]
  40da56:	3504      	adds	r5, #4
  40da58:	950f      	str	r5, [sp, #60]	; 0x3c
  40da5a:	2500      	movs	r5, #0
  40da5c:	f7ff ba90 	b.w	40cf80 <_vfprintf_r+0x268>
  40da60:	4694      	mov	ip, r2
  40da62:	46ba      	mov	sl, r7
  40da64:	3301      	adds	r3, #1
  40da66:	44a4      	add	ip, r4
  40da68:	2b07      	cmp	r3, #7
  40da6a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40da6e:	932c      	str	r3, [sp, #176]	; 0xb0
  40da70:	f8c6 a000 	str.w	sl, [r6]
  40da74:	6074      	str	r4, [r6, #4]
  40da76:	f77f ab85 	ble.w	40d184 <_vfprintf_r+0x46c>
  40da7a:	e716      	b.n	40d8aa <_vfprintf_r+0xb92>
  40da7c:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40da80:	4620      	mov	r0, r4
  40da82:	4629      	mov	r1, r5
  40da84:	220a      	movs	r2, #10
  40da86:	2300      	movs	r3, #0
  40da88:	f000 fe90 	bl	40e7ac <__aeabi_uldivmod>
  40da8c:	3230      	adds	r2, #48	; 0x30
  40da8e:	f88b 2000 	strb.w	r2, [fp]
  40da92:	4620      	mov	r0, r4
  40da94:	4629      	mov	r1, r5
  40da96:	220a      	movs	r2, #10
  40da98:	2300      	movs	r3, #0
  40da9a:	f000 fe87 	bl	40e7ac <__aeabi_uldivmod>
  40da9e:	4604      	mov	r4, r0
  40daa0:	460d      	mov	r5, r1
  40daa2:	ea54 0c05 	orrs.w	ip, r4, r5
  40daa6:	465f      	mov	r7, fp
  40daa8:	f10b 3bff 	add.w	fp, fp, #4294967295
  40daac:	d1e8      	bne.n	40da80 <_vfprintf_r+0xd68>
  40daae:	9d08      	ldr	r5, [sp, #32]
  40dab0:	1bec      	subs	r4, r5, r7
  40dab2:	f7ff ba89 	b.w	40cfc8 <_vfprintf_r+0x2b0>
  40dab6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dab8:	4649      	mov	r1, r9
  40daba:	aa2b      	add	r2, sp, #172	; 0xac
  40dabc:	f7fb fc48 	bl	409350 <__sprint_r>
  40dac0:	2800      	cmp	r0, #0
  40dac2:	f47f aa3f 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dac6:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40daca:	ae38      	add	r6, sp, #224	; 0xe0
  40dacc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dace:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dad0:	442f      	add	r7, r5
  40dad2:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40dad4:	42ac      	cmp	r4, r5
  40dad6:	db40      	blt.n	40db5a <_vfprintf_r+0xe42>
  40dad8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dada:	07e8      	lsls	r0, r5, #31
  40dadc:	d43d      	bmi.n	40db5a <_vfprintf_r+0xe42>
  40dade:	9811      	ldr	r0, [sp, #68]	; 0x44
  40dae0:	ebc7 0508 	rsb	r5, r7, r8
  40dae4:	1b04      	subs	r4, r0, r4
  40dae6:	42ac      	cmp	r4, r5
  40dae8:	bfb8      	it	lt
  40daea:	4625      	movlt	r5, r4
  40daec:	2d00      	cmp	r5, #0
  40daee:	dd0b      	ble.n	40db08 <_vfprintf_r+0xdf0>
  40daf0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40daf2:	44ac      	add	ip, r5
  40daf4:	3301      	adds	r3, #1
  40daf6:	2b07      	cmp	r3, #7
  40daf8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dafc:	6037      	str	r7, [r6, #0]
  40dafe:	6075      	str	r5, [r6, #4]
  40db00:	932c      	str	r3, [sp, #176]	; 0xb0
  40db02:	f300 8254 	bgt.w	40dfae <_vfprintf_r+0x1296>
  40db06:	3608      	adds	r6, #8
  40db08:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40db0c:	1b64      	subs	r4, r4, r5
  40db0e:	2c00      	cmp	r4, #0
  40db10:	f77f ab39 	ble.w	40d186 <_vfprintf_r+0x46e>
  40db14:	2c10      	cmp	r4, #16
  40db16:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db18:	f8df a534 	ldr.w	sl, [pc, #1332]	; 40e050 <_vfprintf_r+0x1338>
  40db1c:	dda2      	ble.n	40da64 <_vfprintf_r+0xd4c>
  40db1e:	2510      	movs	r5, #16
  40db20:	4662      	mov	r2, ip
  40db22:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40db26:	4657      	mov	r7, sl
  40db28:	e003      	b.n	40db32 <_vfprintf_r+0xe1a>
  40db2a:	3608      	adds	r6, #8
  40db2c:	3c10      	subs	r4, #16
  40db2e:	2c10      	cmp	r4, #16
  40db30:	dd96      	ble.n	40da60 <_vfprintf_r+0xd48>
  40db32:	3301      	adds	r3, #1
  40db34:	3210      	adds	r2, #16
  40db36:	2b07      	cmp	r3, #7
  40db38:	922d      	str	r2, [sp, #180]	; 0xb4
  40db3a:	932c      	str	r3, [sp, #176]	; 0xb0
  40db3c:	6037      	str	r7, [r6, #0]
  40db3e:	6075      	str	r5, [r6, #4]
  40db40:	ddf3      	ble.n	40db2a <_vfprintf_r+0xe12>
  40db42:	4640      	mov	r0, r8
  40db44:	4649      	mov	r1, r9
  40db46:	aa2b      	add	r2, sp, #172	; 0xac
  40db48:	f7fb fc02 	bl	409350 <__sprint_r>
  40db4c:	2800      	cmp	r0, #0
  40db4e:	f47f a9f9 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40db52:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40db54:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db56:	ae38      	add	r6, sp, #224	; 0xe0
  40db58:	e7e8      	b.n	40db2c <_vfprintf_r+0xe14>
  40db5a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40db5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40db5e:	44ac      	add	ip, r5
  40db60:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40db62:	3301      	adds	r3, #1
  40db64:	6035      	str	r5, [r6, #0]
  40db66:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40db68:	2b07      	cmp	r3, #7
  40db6a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40db6e:	6075      	str	r5, [r6, #4]
  40db70:	932c      	str	r3, [sp, #176]	; 0xb0
  40db72:	f300 8200 	bgt.w	40df76 <_vfprintf_r+0x125e>
  40db76:	3608      	adds	r6, #8
  40db78:	e7b1      	b.n	40dade <_vfprintf_r+0xdc6>
  40db7a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40db7c:	07e9      	lsls	r1, r5, #31
  40db7e:	f53f ae58 	bmi.w	40d832 <_vfprintf_r+0xb1a>
  40db82:	3401      	adds	r4, #1
  40db84:	f10c 0501 	add.w	r5, ip, #1
  40db88:	2301      	movs	r3, #1
  40db8a:	2c07      	cmp	r4, #7
  40db8c:	952d      	str	r5, [sp, #180]	; 0xb4
  40db8e:	942c      	str	r4, [sp, #176]	; 0xb0
  40db90:	6037      	str	r7, [r6, #0]
  40db92:	6073      	str	r3, [r6, #4]
  40db94:	f77f ae7a 	ble.w	40d88c <_vfprintf_r+0xb74>
  40db98:	980d      	ldr	r0, [sp, #52]	; 0x34
  40db9a:	4649      	mov	r1, r9
  40db9c:	aa2b      	add	r2, sp, #172	; 0xac
  40db9e:	f7fb fbd7 	bl	409350 <__sprint_r>
  40dba2:	2800      	cmp	r0, #0
  40dba4:	f47f a9ce 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dba8:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40dbaa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40dbac:	ae38      	add	r6, sp, #224	; 0xe0
  40dbae:	e66e      	b.n	40d88e <_vfprintf_r+0xb76>
  40dbb0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dbb2:	4649      	mov	r1, r9
  40dbb4:	aa2b      	add	r2, sp, #172	; 0xac
  40dbb6:	f7fb fbcb 	bl	409350 <__sprint_r>
  40dbba:	2800      	cmp	r0, #0
  40dbbc:	f47f a9c2 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dbc0:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40dbc2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40dbc4:	ae38      	add	r6, sp, #224	; 0xe0
  40dbc6:	e640      	b.n	40d84a <_vfprintf_r+0xb32>
  40dbc8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dbca:	4649      	mov	r1, r9
  40dbcc:	aa2b      	add	r2, sp, #172	; 0xac
  40dbce:	f7fb fbbf 	bl	409350 <__sprint_r>
  40dbd2:	2800      	cmp	r0, #0
  40dbd4:	f47f a9b6 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dbd8:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40dbda:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40dbdc:	ae38      	add	r6, sp, #224	; 0xe0
  40dbde:	e640      	b.n	40d862 <_vfprintf_r+0xb4a>
  40dbe0:	3401      	adds	r4, #1
  40dbe2:	443d      	add	r5, r7
  40dbe4:	2c07      	cmp	r4, #7
  40dbe6:	952d      	str	r5, [sp, #180]	; 0xb4
  40dbe8:	942c      	str	r4, [sp, #176]	; 0xb0
  40dbea:	f8c6 a000 	str.w	sl, [r6]
  40dbee:	6077      	str	r7, [r6, #4]
  40dbf0:	f77f ae4c 	ble.w	40d88c <_vfprintf_r+0xb74>
  40dbf4:	e7d0      	b.n	40db98 <_vfprintf_r+0xe80>
  40dbf6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dbf8:	4649      	mov	r1, r9
  40dbfa:	aa2b      	add	r2, sp, #172	; 0xac
  40dbfc:	f7fb fba8 	bl	409350 <__sprint_r>
  40dc00:	2800      	cmp	r0, #0
  40dc02:	f47f a99f 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dc06:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dc0a:	ae38      	add	r6, sp, #224	; 0xe0
  40dc0c:	f7ff ba69 	b.w	40d0e2 <_vfprintf_r+0x3ca>
  40dc10:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40dc14:	4264      	negs	r4, r4
  40dc16:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40dc1a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40dc1e:	2301      	movs	r3, #1
  40dc20:	f7ff b9b2 	b.w	40cf88 <_vfprintf_r+0x270>
  40dc24:	f7fe ff7c 	bl	40cb20 <__fpclassifyd>
  40dc28:	2800      	cmp	r0, #0
  40dc2a:	f000 811b 	beq.w	40de64 <_vfprintf_r+0x114c>
  40dc2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40dc30:	f028 0a20 	bic.w	sl, r8, #32
  40dc34:	3501      	adds	r5, #1
  40dc36:	f000 826c 	beq.w	40e112 <_vfprintf_r+0x13fa>
  40dc3a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40dc3e:	d104      	bne.n	40dc4a <_vfprintf_r+0xf32>
  40dc40:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40dc42:	2d00      	cmp	r5, #0
  40dc44:	bf08      	it	eq
  40dc46:	2501      	moveq	r5, #1
  40dc48:	950b      	str	r5, [sp, #44]	; 0x2c
  40dc4a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dc4e:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40dc52:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40dc56:	2b00      	cmp	r3, #0
  40dc58:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40dc5c:	f2c0 8250 	blt.w	40e100 <_vfprintf_r+0x13e8>
  40dc60:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40dc64:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40dc68:	f04f 0b00 	mov.w	fp, #0
  40dc6c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40dc70:	f000 8234 	beq.w	40e0dc <_vfprintf_r+0x13c4>
  40dc74:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40dc78:	f000 828c 	beq.w	40e194 <_vfprintf_r+0x147c>
  40dc7c:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40dc80:	bf0a      	itet	eq
  40dc82:	9c0b      	ldreq	r4, [sp, #44]	; 0x2c
  40dc84:	9d0b      	ldrne	r5, [sp, #44]	; 0x2c
  40dc86:	1c65      	addeq	r5, r4, #1
  40dc88:	2002      	movs	r0, #2
  40dc8a:	a925      	add	r1, sp, #148	; 0x94
  40dc8c:	aa26      	add	r2, sp, #152	; 0x98
  40dc8e:	ab29      	add	r3, sp, #164	; 0xa4
  40dc90:	e88d 0021 	stmia.w	sp, {r0, r5}
  40dc94:	9203      	str	r2, [sp, #12]
  40dc96:	9304      	str	r3, [sp, #16]
  40dc98:	9102      	str	r1, [sp, #8]
  40dc9a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dc9c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40dca0:	f7fc fae2 	bl	40a268 <_dtoa_r>
  40dca4:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40dca8:	4607      	mov	r7, r0
  40dcaa:	d002      	beq.n	40dcb2 <_vfprintf_r+0xf9a>
  40dcac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40dcb0:	d105      	bne.n	40dcbe <_vfprintf_r+0xfa6>
  40dcb2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dcb6:	f01c 0f01 	tst.w	ip, #1
  40dcba:	f000 823b 	beq.w	40e134 <_vfprintf_r+0x141c>
  40dcbe:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40dcc2:	eb07 0405 	add.w	r4, r7, r5
  40dcc6:	f000 81a8 	beq.w	40e01a <_vfprintf_r+0x1302>
  40dcca:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40dcce:	2200      	movs	r2, #0
  40dcd0:	2300      	movs	r3, #0
  40dcd2:	f000 fd11 	bl	40e6f8 <__aeabi_dcmpeq>
  40dcd6:	2800      	cmp	r0, #0
  40dcd8:	f040 819d 	bne.w	40e016 <_vfprintf_r+0x12fe>
  40dcdc:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40dcde:	429c      	cmp	r4, r3
  40dce0:	d906      	bls.n	40dcf0 <_vfprintf_r+0xfd8>
  40dce2:	2130      	movs	r1, #48	; 0x30
  40dce4:	1c5a      	adds	r2, r3, #1
  40dce6:	9229      	str	r2, [sp, #164]	; 0xa4
  40dce8:	7019      	strb	r1, [r3, #0]
  40dcea:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40dcec:	429c      	cmp	r4, r3
  40dcee:	d8f9      	bhi.n	40dce4 <_vfprintf_r+0xfcc>
  40dcf0:	1bdb      	subs	r3, r3, r7
  40dcf2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40dcf6:	9311      	str	r3, [sp, #68]	; 0x44
  40dcf8:	f000 8174 	beq.w	40dfe4 <_vfprintf_r+0x12cc>
  40dcfc:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40dd00:	f340 8294 	ble.w	40e22c <_vfprintf_r+0x1514>
  40dd04:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40dd08:	f000 8206 	beq.w	40e118 <_vfprintf_r+0x1400>
  40dd0c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dd0e:	9414      	str	r4, [sp, #80]	; 0x50
  40dd10:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40dd12:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40dd14:	42ac      	cmp	r4, r5
  40dd16:	f300 81d4 	bgt.w	40e0c2 <_vfprintf_r+0x13aa>
  40dd1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd1e:	f01c 0f01 	tst.w	ip, #1
  40dd22:	f040 8253 	bne.w	40e1cc <_vfprintf_r+0x14b4>
  40dd26:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40dd2a:	462c      	mov	r4, r5
  40dd2c:	f04f 0867 	mov.w	r8, #103	; 0x67
  40dd30:	f1bb 0f00 	cmp.w	fp, #0
  40dd34:	f040 8164 	bne.w	40e000 <_vfprintf_r+0x12e8>
  40dd38:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40dd3a:	930c      	str	r3, [sp, #48]	; 0x30
  40dd3c:	9509      	str	r5, [sp, #36]	; 0x24
  40dd3e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  40dd42:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40dd46:	f7ff b948 	b.w	40cfda <_vfprintf_r+0x2c2>
  40dd4a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dd4c:	0664      	lsls	r4, r4, #25
  40dd4e:	f140 80a6 	bpl.w	40de9e <_vfprintf_r+0x1186>
  40dd52:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dd56:	2500      	movs	r5, #0
  40dd58:	f8bc 4000 	ldrh.w	r4, [ip]
  40dd5c:	f10c 0c04 	add.w	ip, ip, #4
  40dd60:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40dd64:	f7ff bae7 	b.w	40d336 <_vfprintf_r+0x61e>
  40dd68:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd6c:	f01c 0f10 	tst.w	ip, #16
  40dd70:	f040 808d 	bne.w	40de8e <_vfprintf_r+0x1176>
  40dd74:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd78:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40dd7c:	f000 8126 	beq.w	40dfcc <_vfprintf_r+0x12b4>
  40dd80:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40dd82:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40dd84:	6823      	ldr	r3, [r4, #0]
  40dd86:	3404      	adds	r4, #4
  40dd88:	940f      	str	r4, [sp, #60]	; 0x3c
  40dd8a:	801d      	strh	r5, [r3, #0]
  40dd8c:	f7ff b806 	b.w	40cd9c <_vfprintf_r+0x84>
  40dd90:	4694      	mov	ip, r2
  40dd92:	463a      	mov	r2, r7
  40dd94:	4657      	mov	r7, sl
  40dd96:	4692      	mov	sl, r2
  40dd98:	3301      	adds	r3, #1
  40dd9a:	44a4      	add	ip, r4
  40dd9c:	2b07      	cmp	r3, #7
  40dd9e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dda2:	932c      	str	r3, [sp, #176]	; 0xb0
  40dda4:	f8c6 a000 	str.w	sl, [r6]
  40dda8:	6074      	str	r4, [r6, #4]
  40ddaa:	f73f ae84 	bgt.w	40dab6 <_vfprintf_r+0xd9e>
  40ddae:	3608      	adds	r6, #8
  40ddb0:	e68c      	b.n	40dacc <_vfprintf_r+0xdb4>
  40ddb2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ddb4:	4649      	mov	r1, r9
  40ddb6:	aa2b      	add	r2, sp, #172	; 0xac
  40ddb8:	f7fb faca 	bl	409350 <__sprint_r>
  40ddbc:	2800      	cmp	r0, #0
  40ddbe:	f47f a8c1 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40ddc2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40ddc6:	ae38      	add	r6, sp, #224	; 0xe0
  40ddc8:	e493      	b.n	40d6f2 <_vfprintf_r+0x9da>
  40ddca:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40ddcc:	499c      	ldr	r1, [pc, #624]	; (40e040 <_vfprintf_r+0x1328>)
  40ddce:	3201      	adds	r2, #1
  40ddd0:	f10c 0c01 	add.w	ip, ip, #1
  40ddd4:	2001      	movs	r0, #1
  40ddd6:	2a07      	cmp	r2, #7
  40ddd8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40dddc:	922c      	str	r2, [sp, #176]	; 0xb0
  40ddde:	6031      	str	r1, [r6, #0]
  40dde0:	6070      	str	r0, [r6, #4]
  40dde2:	dc63      	bgt.n	40deac <_vfprintf_r+0x1194>
  40dde4:	3608      	adds	r6, #8
  40dde6:	461c      	mov	r4, r3
  40dde8:	b92c      	cbnz	r4, 40ddf6 <_vfprintf_r+0x10de>
  40ddea:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40ddec:	b91d      	cbnz	r5, 40ddf6 <_vfprintf_r+0x10de>
  40ddee:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ddf0:	07ed      	lsls	r5, r5, #31
  40ddf2:	f57f a9c8 	bpl.w	40d186 <_vfprintf_r+0x46e>
  40ddf6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ddf8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40ddfa:	9a18      	ldr	r2, [sp, #96]	; 0x60
  40ddfc:	3301      	adds	r3, #1
  40ddfe:	6035      	str	r5, [r6, #0]
  40de00:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40de02:	4462      	add	r2, ip
  40de04:	2b07      	cmp	r3, #7
  40de06:	922d      	str	r2, [sp, #180]	; 0xb4
  40de08:	6075      	str	r5, [r6, #4]
  40de0a:	932c      	str	r3, [sp, #176]	; 0xb0
  40de0c:	f300 8147 	bgt.w	40e09e <_vfprintf_r+0x1386>
  40de10:	3608      	adds	r6, #8
  40de12:	4264      	negs	r4, r4
  40de14:	2c00      	cmp	r4, #0
  40de16:	f340 8086 	ble.w	40df26 <_vfprintf_r+0x120e>
  40de1a:	2c10      	cmp	r4, #16
  40de1c:	f8df a230 	ldr.w	sl, [pc, #560]	; 40e050 <_vfprintf_r+0x1338>
  40de20:	f340 809e 	ble.w	40df60 <_vfprintf_r+0x1248>
  40de24:	4651      	mov	r1, sl
  40de26:	2510      	movs	r5, #16
  40de28:	46ba      	mov	sl, r7
  40de2a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40de2e:	460f      	mov	r7, r1
  40de30:	e004      	b.n	40de3c <_vfprintf_r+0x1124>
  40de32:	3608      	adds	r6, #8
  40de34:	3c10      	subs	r4, #16
  40de36:	2c10      	cmp	r4, #16
  40de38:	f340 808f 	ble.w	40df5a <_vfprintf_r+0x1242>
  40de3c:	3301      	adds	r3, #1
  40de3e:	3210      	adds	r2, #16
  40de40:	2b07      	cmp	r3, #7
  40de42:	922d      	str	r2, [sp, #180]	; 0xb4
  40de44:	932c      	str	r3, [sp, #176]	; 0xb0
  40de46:	6037      	str	r7, [r6, #0]
  40de48:	6075      	str	r5, [r6, #4]
  40de4a:	ddf2      	ble.n	40de32 <_vfprintf_r+0x111a>
  40de4c:	4640      	mov	r0, r8
  40de4e:	4649      	mov	r1, r9
  40de50:	aa2b      	add	r2, sp, #172	; 0xac
  40de52:	f7fb fa7d 	bl	409350 <__sprint_r>
  40de56:	2800      	cmp	r0, #0
  40de58:	f47f a874 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40de5c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40de5e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40de60:	ae38      	add	r6, sp, #224	; 0xe0
  40de62:	e7e7      	b.n	40de34 <_vfprintf_r+0x111c>
  40de64:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40de66:	4f77      	ldr	r7, [pc, #476]	; (40e044 <_vfprintf_r+0x132c>)
  40de68:	4b77      	ldr	r3, [pc, #476]	; (40e048 <_vfprintf_r+0x1330>)
  40de6a:	f04f 0c03 	mov.w	ip, #3
  40de6e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40de72:	9409      	str	r4, [sp, #36]	; 0x24
  40de74:	900b      	str	r0, [sp, #44]	; 0x2c
  40de76:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40de7a:	9014      	str	r0, [sp, #80]	; 0x50
  40de7c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40de80:	bfd8      	it	le
  40de82:	461f      	movle	r7, r3
  40de84:	4664      	mov	r4, ip
  40de86:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40de8a:	f7ff b8a6 	b.w	40cfda <_vfprintf_r+0x2c2>
  40de8e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40de90:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40de92:	6823      	ldr	r3, [r4, #0]
  40de94:	3404      	adds	r4, #4
  40de96:	940f      	str	r4, [sp, #60]	; 0x3c
  40de98:	601d      	str	r5, [r3, #0]
  40de9a:	f7fe bf7f 	b.w	40cd9c <_vfprintf_r+0x84>
  40de9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dea0:	682c      	ldr	r4, [r5, #0]
  40dea2:	3504      	adds	r5, #4
  40dea4:	950f      	str	r5, [sp, #60]	; 0x3c
  40dea6:	2500      	movs	r5, #0
  40dea8:	f7ff ba45 	b.w	40d336 <_vfprintf_r+0x61e>
  40deac:	980d      	ldr	r0, [sp, #52]	; 0x34
  40deae:	4649      	mov	r1, r9
  40deb0:	aa2b      	add	r2, sp, #172	; 0xac
  40deb2:	f7fb fa4d 	bl	409350 <__sprint_r>
  40deb6:	2800      	cmp	r0, #0
  40deb8:	f47f a844 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40debc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40debe:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dec2:	ae38      	add	r6, sp, #224	; 0xe0
  40dec4:	e790      	b.n	40dde8 <_vfprintf_r+0x10d0>
  40dec6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dec8:	3301      	adds	r3, #1
  40deca:	f044 0420 	orr.w	r4, r4, #32
  40dece:	9409      	str	r4, [sp, #36]	; 0x24
  40ded0:	f891 8001 	ldrb.w	r8, [r1, #1]
  40ded4:	f7fe bf99 	b.w	40ce0a <_vfprintf_r+0xf2>
  40ded8:	980d      	ldr	r0, [sp, #52]	; 0x34
  40deda:	4649      	mov	r1, r9
  40dedc:	aa2b      	add	r2, sp, #172	; 0xac
  40dede:	f7fb fa37 	bl	409350 <__sprint_r>
  40dee2:	2800      	cmp	r0, #0
  40dee4:	f47f a82e 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dee8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40deec:	ae38      	add	r6, sp, #224	; 0xe0
  40deee:	e416      	b.n	40d71e <_vfprintf_r+0xa06>
  40def0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40def4:	f7f9 ff1e 	bl	407d34 <strlen>
  40def8:	950f      	str	r5, [sp, #60]	; 0x3c
  40defa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40defc:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40df00:	4604      	mov	r4, r0
  40df02:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40df06:	9514      	str	r5, [sp, #80]	; 0x50
  40df08:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40df0c:	f7ff b865 	b.w	40cfda <_vfprintf_r+0x2c2>
  40df10:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df12:	4649      	mov	r1, r9
  40df14:	aa2b      	add	r2, sp, #172	; 0xac
  40df16:	f7fb fa1b 	bl	409350 <__sprint_r>
  40df1a:	2800      	cmp	r0, #0
  40df1c:	f47f a812 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40df20:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40df22:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40df24:	ae38      	add	r6, sp, #224	; 0xe0
  40df26:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40df2a:	3301      	adds	r3, #1
  40df2c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40df2e:	4494      	add	ip, r2
  40df30:	2b07      	cmp	r3, #7
  40df32:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40df36:	932c      	str	r3, [sp, #176]	; 0xb0
  40df38:	6037      	str	r7, [r6, #0]
  40df3a:	6074      	str	r4, [r6, #4]
  40df3c:	f77f a922 	ble.w	40d184 <_vfprintf_r+0x46c>
  40df40:	e4b3      	b.n	40d8aa <_vfprintf_r+0xb92>
  40df42:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df44:	4649      	mov	r1, r9
  40df46:	aa2b      	add	r2, sp, #172	; 0xac
  40df48:	f7fb fa02 	bl	409350 <__sprint_r>
  40df4c:	2800      	cmp	r0, #0
  40df4e:	f47e aff9 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40df52:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40df56:	ae38      	add	r6, sp, #224	; 0xe0
  40df58:	e504      	b.n	40d964 <_vfprintf_r+0xc4c>
  40df5a:	4639      	mov	r1, r7
  40df5c:	4657      	mov	r7, sl
  40df5e:	468a      	mov	sl, r1
  40df60:	3301      	adds	r3, #1
  40df62:	4422      	add	r2, r4
  40df64:	2b07      	cmp	r3, #7
  40df66:	922d      	str	r2, [sp, #180]	; 0xb4
  40df68:	932c      	str	r3, [sp, #176]	; 0xb0
  40df6a:	f8c6 a000 	str.w	sl, [r6]
  40df6e:	6074      	str	r4, [r6, #4]
  40df70:	dcce      	bgt.n	40df10 <_vfprintf_r+0x11f8>
  40df72:	3608      	adds	r6, #8
  40df74:	e7d7      	b.n	40df26 <_vfprintf_r+0x120e>
  40df76:	980d      	ldr	r0, [sp, #52]	; 0x34
  40df78:	4649      	mov	r1, r9
  40df7a:	aa2b      	add	r2, sp, #172	; 0xac
  40df7c:	f7fb f9e8 	bl	409350 <__sprint_r>
  40df80:	2800      	cmp	r0, #0
  40df82:	f47e afdf 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40df86:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40df88:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40df8c:	ae38      	add	r6, sp, #224	; 0xe0
  40df8e:	e5a6      	b.n	40dade <_vfprintf_r+0xdc6>
  40df90:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40df92:	46ba      	mov	sl, r7
  40df94:	2c06      	cmp	r4, #6
  40df96:	bf28      	it	cs
  40df98:	2406      	movcs	r4, #6
  40df9a:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40df9e:	970b      	str	r7, [sp, #44]	; 0x2c
  40dfa0:	9714      	str	r7, [sp, #80]	; 0x50
  40dfa2:	950f      	str	r5, [sp, #60]	; 0x3c
  40dfa4:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40dfa8:	4f28      	ldr	r7, [pc, #160]	; (40e04c <_vfprintf_r+0x1334>)
  40dfaa:	f7ff b816 	b.w	40cfda <_vfprintf_r+0x2c2>
  40dfae:	980d      	ldr	r0, [sp, #52]	; 0x34
  40dfb0:	4649      	mov	r1, r9
  40dfb2:	aa2b      	add	r2, sp, #172	; 0xac
  40dfb4:	f7fb f9cc 	bl	409350 <__sprint_r>
  40dfb8:	2800      	cmp	r0, #0
  40dfba:	f47e afc3 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40dfbe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40dfc0:	9911      	ldr	r1, [sp, #68]	; 0x44
  40dfc2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40dfc6:	1b0c      	subs	r4, r1, r4
  40dfc8:	ae38      	add	r6, sp, #224	; 0xe0
  40dfca:	e59d      	b.n	40db08 <_vfprintf_r+0xdf0>
  40dfcc:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dfd0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40dfd2:	f8dc 3000 	ldr.w	r3, [ip]
  40dfd6:	f10c 0c04 	add.w	ip, ip, #4
  40dfda:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40dfde:	601c      	str	r4, [r3, #0]
  40dfe0:	f7fe bedc 	b.w	40cd9c <_vfprintf_r+0x84>
  40dfe4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40dfe6:	1cdc      	adds	r4, r3, #3
  40dfe8:	db34      	blt.n	40e054 <_vfprintf_r+0x133c>
  40dfea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40dfec:	429c      	cmp	r4, r3
  40dfee:	db31      	blt.n	40e054 <_vfprintf_r+0x133c>
  40dff0:	9314      	str	r3, [sp, #80]	; 0x50
  40dff2:	e68d      	b.n	40dd10 <_vfprintf_r+0xff8>
  40dff4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40dff8:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40dffc:	f7ff bacb 	b.w	40d596 <_vfprintf_r+0x87e>
  40e000:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e002:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e006:	9509      	str	r5, [sp, #36]	; 0x24
  40e008:	2500      	movs	r5, #0
  40e00a:	930c      	str	r3, [sp, #48]	; 0x30
  40e00c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e010:	950b      	str	r5, [sp, #44]	; 0x2c
  40e012:	f7fe bfe5 	b.w	40cfe0 <_vfprintf_r+0x2c8>
  40e016:	4623      	mov	r3, r4
  40e018:	e66a      	b.n	40dcf0 <_vfprintf_r+0xfd8>
  40e01a:	783b      	ldrb	r3, [r7, #0]
  40e01c:	2b30      	cmp	r3, #48	; 0x30
  40e01e:	f000 80c0 	beq.w	40e1a2 <_vfprintf_r+0x148a>
  40e022:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e024:	442c      	add	r4, r5
  40e026:	e650      	b.n	40dcca <_vfprintf_r+0xfb2>
  40e028:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e02c:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40e030:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e032:	950f      	str	r5, [sp, #60]	; 0x3c
  40e034:	900b      	str	r0, [sp, #44]	; 0x2c
  40e036:	9014      	str	r0, [sp, #80]	; 0x50
  40e038:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e03c:	f7fe bfcd 	b.w	40cfda <_vfprintf_r+0x2c2>
  40e040:	0040f72c 	.word	0x0040f72c
  40e044:	0040f6f8 	.word	0x0040f6f8
  40e048:	0040f6f4 	.word	0x0040f6f4
  40e04c:	0040f724 	.word	0x0040f724
  40e050:	0040f88c 	.word	0x0040f88c
  40e054:	f1a8 0802 	sub.w	r8, r8, #2
  40e058:	1e59      	subs	r1, r3, #1
  40e05a:	2900      	cmp	r1, #0
  40e05c:	9125      	str	r1, [sp, #148]	; 0x94
  40e05e:	bfba      	itte	lt
  40e060:	4249      	neglt	r1, r1
  40e062:	232d      	movlt	r3, #45	; 0x2d
  40e064:	232b      	movge	r3, #43	; 0x2b
  40e066:	2909      	cmp	r1, #9
  40e068:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40e06c:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40e070:	dc62      	bgt.n	40e138 <_vfprintf_r+0x1420>
  40e072:	2330      	movs	r3, #48	; 0x30
  40e074:	3130      	adds	r1, #48	; 0x30
  40e076:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40e07a:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40e07e:	ab28      	add	r3, sp, #160	; 0xa0
  40e080:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e082:	aa27      	add	r2, sp, #156	; 0x9c
  40e084:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e086:	1a9a      	subs	r2, r3, r2
  40e088:	2d01      	cmp	r5, #1
  40e08a:	9219      	str	r2, [sp, #100]	; 0x64
  40e08c:	4414      	add	r4, r2
  40e08e:	f340 80a4 	ble.w	40e1da <_vfprintf_r+0x14c2>
  40e092:	3401      	adds	r4, #1
  40e094:	2500      	movs	r5, #0
  40e096:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e09a:	9514      	str	r5, [sp, #80]	; 0x50
  40e09c:	e648      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e09e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e0a0:	4649      	mov	r1, r9
  40e0a2:	aa2b      	add	r2, sp, #172	; 0xac
  40e0a4:	f7fb f954 	bl	409350 <__sprint_r>
  40e0a8:	2800      	cmp	r0, #0
  40e0aa:	f47e af4b 	bne.w	40cf44 <_vfprintf_r+0x22c>
  40e0ae:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e0b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e0b2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e0b4:	ae38      	add	r6, sp, #224	; 0xe0
  40e0b6:	e6ac      	b.n	40de12 <_vfprintf_r+0x10fa>
  40e0b8:	2400      	movs	r4, #0
  40e0ba:	4603      	mov	r3, r0
  40e0bc:	940b      	str	r4, [sp, #44]	; 0x2c
  40e0be:	f7fe bea5 	b.w	40ce0c <_vfprintf_r+0xf4>
  40e0c2:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e0c4:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e0c6:	2c00      	cmp	r4, #0
  40e0c8:	bfd4      	ite	le
  40e0ca:	f1c4 0402 	rsble	r4, r4, #2
  40e0ce:	2401      	movgt	r4, #1
  40e0d0:	442c      	add	r4, r5
  40e0d2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e0d6:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e0da:	e629      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e0dc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e0de:	2003      	movs	r0, #3
  40e0e0:	a925      	add	r1, sp, #148	; 0x94
  40e0e2:	aa26      	add	r2, sp, #152	; 0x98
  40e0e4:	ab29      	add	r3, sp, #164	; 0xa4
  40e0e6:	9401      	str	r4, [sp, #4]
  40e0e8:	9000      	str	r0, [sp, #0]
  40e0ea:	9203      	str	r2, [sp, #12]
  40e0ec:	9304      	str	r3, [sp, #16]
  40e0ee:	9102      	str	r1, [sp, #8]
  40e0f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e0f2:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e0f6:	f7fc f8b7 	bl	40a268 <_dtoa_r>
  40e0fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e0fc:	4607      	mov	r7, r0
  40e0fe:	e5de      	b.n	40dcbe <_vfprintf_r+0xfa6>
  40e100:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40e102:	9816      	ldr	r0, [sp, #88]	; 0x58
  40e104:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40e108:	9020      	str	r0, [sp, #128]	; 0x80
  40e10a:	9121      	str	r1, [sp, #132]	; 0x84
  40e10c:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40e110:	e5ac      	b.n	40dc6c <_vfprintf_r+0xf54>
  40e112:	2406      	movs	r4, #6
  40e114:	940b      	str	r4, [sp, #44]	; 0x2c
  40e116:	e598      	b.n	40dc4a <_vfprintf_r+0xf32>
  40e118:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e11a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e11c:	2d00      	cmp	r5, #0
  40e11e:	9514      	str	r5, [sp, #80]	; 0x50
  40e120:	dd78      	ble.n	40e214 <_vfprintf_r+0x14fc>
  40e122:	2c00      	cmp	r4, #0
  40e124:	d14b      	bne.n	40e1be <_vfprintf_r+0x14a6>
  40e126:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e128:	07e8      	lsls	r0, r5, #31
  40e12a:	d448      	bmi.n	40e1be <_vfprintf_r+0x14a6>
  40e12c:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e12e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e132:	e5fd      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e134:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e136:	e5db      	b.n	40dcf0 <_vfprintf_r+0xfd8>
  40e138:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40e13c:	4d3e      	ldr	r5, [pc, #248]	; (40e238 <_vfprintf_r+0x1520>)
  40e13e:	17cb      	asrs	r3, r1, #31
  40e140:	fb85 5001 	smull	r5, r0, r5, r1
  40e144:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40e148:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40e14c:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40e150:	2809      	cmp	r0, #9
  40e152:	4613      	mov	r3, r2
  40e154:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40e158:	701a      	strb	r2, [r3, #0]
  40e15a:	4601      	mov	r1, r0
  40e15c:	f103 32ff 	add.w	r2, r3, #4294967295
  40e160:	dcec      	bgt.n	40e13c <_vfprintf_r+0x1424>
  40e162:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40e166:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40e16a:	b2c9      	uxtb	r1, r1
  40e16c:	4294      	cmp	r4, r2
  40e16e:	f803 1c01 	strb.w	r1, [r3, #-1]
  40e172:	d95d      	bls.n	40e230 <_vfprintf_r+0x1518>
  40e174:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40e178:	461a      	mov	r2, r3
  40e17a:	e001      	b.n	40e180 <_vfprintf_r+0x1468>
  40e17c:	f812 1b01 	ldrb.w	r1, [r2], #1
  40e180:	42a2      	cmp	r2, r4
  40e182:	f800 1f01 	strb.w	r1, [r0, #1]!
  40e186:	d1f9      	bne.n	40e17c <_vfprintf_r+0x1464>
  40e188:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40e18c:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40e190:	3bf6      	subs	r3, #246	; 0xf6
  40e192:	e775      	b.n	40e080 <_vfprintf_r+0x1368>
  40e194:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e196:	2003      	movs	r0, #3
  40e198:	a925      	add	r1, sp, #148	; 0x94
  40e19a:	aa26      	add	r2, sp, #152	; 0x98
  40e19c:	ab29      	add	r3, sp, #164	; 0xa4
  40e19e:	9501      	str	r5, [sp, #4]
  40e1a0:	e7a2      	b.n	40e0e8 <_vfprintf_r+0x13d0>
  40e1a2:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40e1a6:	2200      	movs	r2, #0
  40e1a8:	2300      	movs	r3, #0
  40e1aa:	f000 faa5 	bl	40e6f8 <__aeabi_dcmpeq>
  40e1ae:	2800      	cmp	r0, #0
  40e1b0:	f47f af37 	bne.w	40e022 <_vfprintf_r+0x130a>
  40e1b4:	f1c5 0501 	rsb	r5, r5, #1
  40e1b8:	9525      	str	r5, [sp, #148]	; 0x94
  40e1ba:	442c      	add	r4, r5
  40e1bc:	e585      	b.n	40dcca <_vfprintf_r+0xfb2>
  40e1be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e1c0:	1c6c      	adds	r4, r5, #1
  40e1c2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e1c4:	442c      	add	r4, r5
  40e1c6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e1ca:	e5b1      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e1cc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e1ce:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e1d2:	1c6c      	adds	r4, r5, #1
  40e1d4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e1d8:	e5aa      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e1da:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e1de:	f01c 0301 	ands.w	r3, ip, #1
  40e1e2:	f47f af56 	bne.w	40e092 <_vfprintf_r+0x137a>
  40e1e6:	9314      	str	r3, [sp, #80]	; 0x50
  40e1e8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e1ec:	e5a0      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e1ee:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e1f0:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40e1f4:	682d      	ldr	r5, [r5, #0]
  40e1f6:	f10c 0104 	add.w	r1, ip, #4
  40e1fa:	2d00      	cmp	r5, #0
  40e1fc:	f893 8001 	ldrb.w	r8, [r3, #1]
  40e200:	950b      	str	r5, [sp, #44]	; 0x2c
  40e202:	910f      	str	r1, [sp, #60]	; 0x3c
  40e204:	4603      	mov	r3, r0
  40e206:	f6be ae00 	bge.w	40ce0a <_vfprintf_r+0xf2>
  40e20a:	f04f 34ff 	mov.w	r4, #4294967295
  40e20e:	940b      	str	r4, [sp, #44]	; 0x2c
  40e210:	f7fe bdfb 	b.w	40ce0a <_vfprintf_r+0xf2>
  40e214:	b92c      	cbnz	r4, 40e222 <_vfprintf_r+0x150a>
  40e216:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e218:	07e9      	lsls	r1, r5, #31
  40e21a:	d402      	bmi.n	40e222 <_vfprintf_r+0x150a>
  40e21c:	2301      	movs	r3, #1
  40e21e:	461c      	mov	r4, r3
  40e220:	e586      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e222:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e224:	1cac      	adds	r4, r5, #2
  40e226:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e22a:	e581      	b.n	40dd30 <_vfprintf_r+0x1018>
  40e22c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e22e:	e713      	b.n	40e058 <_vfprintf_r+0x1340>
  40e230:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40e234:	e724      	b.n	40e080 <_vfprintf_r+0x1368>
  40e236:	bf00      	nop
  40e238:	66666667 	.word	0x66666667

0040e23c <__sbprintf>:
  40e23c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e240:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40e242:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40e246:	4688      	mov	r8, r1
  40e248:	9719      	str	r7, [sp, #100]	; 0x64
  40e24a:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40e24e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40e252:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40e256:	9707      	str	r7, [sp, #28]
  40e258:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40e25c:	ac1a      	add	r4, sp, #104	; 0x68
  40e25e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40e262:	f02a 0a02 	bic.w	sl, sl, #2
  40e266:	2600      	movs	r6, #0
  40e268:	4669      	mov	r1, sp
  40e26a:	9400      	str	r4, [sp, #0]
  40e26c:	9404      	str	r4, [sp, #16]
  40e26e:	9502      	str	r5, [sp, #8]
  40e270:	9505      	str	r5, [sp, #20]
  40e272:	f8ad a00c 	strh.w	sl, [sp, #12]
  40e276:	f8ad 900e 	strh.w	r9, [sp, #14]
  40e27a:	9709      	str	r7, [sp, #36]	; 0x24
  40e27c:	9606      	str	r6, [sp, #24]
  40e27e:	4605      	mov	r5, r0
  40e280:	f7fe fd4a 	bl	40cd18 <_vfprintf_r>
  40e284:	1e04      	subs	r4, r0, #0
  40e286:	db07      	blt.n	40e298 <__sbprintf+0x5c>
  40e288:	4628      	mov	r0, r5
  40e28a:	4669      	mov	r1, sp
  40e28c:	f7fc ffac 	bl	40b1e8 <_fflush_r>
  40e290:	42b0      	cmp	r0, r6
  40e292:	bf18      	it	ne
  40e294:	f04f 34ff 	movne.w	r4, #4294967295
  40e298:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40e29c:	065b      	lsls	r3, r3, #25
  40e29e:	d505      	bpl.n	40e2ac <__sbprintf+0x70>
  40e2a0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40e2a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e2a8:	f8a8 300c 	strh.w	r3, [r8, #12]
  40e2ac:	4620      	mov	r0, r4
  40e2ae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40e2b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e2b6:	bf00      	nop

0040e2b8 <__swbuf_r>:
  40e2b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40e2ba:	460d      	mov	r5, r1
  40e2bc:	4614      	mov	r4, r2
  40e2be:	4607      	mov	r7, r0
  40e2c0:	b110      	cbz	r0, 40e2c8 <__swbuf_r+0x10>
  40e2c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e2c4:	2b00      	cmp	r3, #0
  40e2c6:	d048      	beq.n	40e35a <__swbuf_r+0xa2>
  40e2c8:	89a2      	ldrh	r2, [r4, #12]
  40e2ca:	69a0      	ldr	r0, [r4, #24]
  40e2cc:	b293      	uxth	r3, r2
  40e2ce:	60a0      	str	r0, [r4, #8]
  40e2d0:	0718      	lsls	r0, r3, #28
  40e2d2:	d538      	bpl.n	40e346 <__swbuf_r+0x8e>
  40e2d4:	6926      	ldr	r6, [r4, #16]
  40e2d6:	2e00      	cmp	r6, #0
  40e2d8:	d035      	beq.n	40e346 <__swbuf_r+0x8e>
  40e2da:	0499      	lsls	r1, r3, #18
  40e2dc:	b2ed      	uxtb	r5, r5
  40e2de:	d515      	bpl.n	40e30c <__swbuf_r+0x54>
  40e2e0:	6823      	ldr	r3, [r4, #0]
  40e2e2:	6962      	ldr	r2, [r4, #20]
  40e2e4:	1b9e      	subs	r6, r3, r6
  40e2e6:	4296      	cmp	r6, r2
  40e2e8:	da1c      	bge.n	40e324 <__swbuf_r+0x6c>
  40e2ea:	3601      	adds	r6, #1
  40e2ec:	68a2      	ldr	r2, [r4, #8]
  40e2ee:	1c59      	adds	r1, r3, #1
  40e2f0:	3a01      	subs	r2, #1
  40e2f2:	60a2      	str	r2, [r4, #8]
  40e2f4:	6021      	str	r1, [r4, #0]
  40e2f6:	701d      	strb	r5, [r3, #0]
  40e2f8:	6963      	ldr	r3, [r4, #20]
  40e2fa:	42b3      	cmp	r3, r6
  40e2fc:	d01a      	beq.n	40e334 <__swbuf_r+0x7c>
  40e2fe:	89a3      	ldrh	r3, [r4, #12]
  40e300:	07db      	lsls	r3, r3, #31
  40e302:	d501      	bpl.n	40e308 <__swbuf_r+0x50>
  40e304:	2d0a      	cmp	r5, #10
  40e306:	d015      	beq.n	40e334 <__swbuf_r+0x7c>
  40e308:	4628      	mov	r0, r5
  40e30a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e30c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40e30e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40e312:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40e316:	6663      	str	r3, [r4, #100]	; 0x64
  40e318:	6823      	ldr	r3, [r4, #0]
  40e31a:	81a2      	strh	r2, [r4, #12]
  40e31c:	6962      	ldr	r2, [r4, #20]
  40e31e:	1b9e      	subs	r6, r3, r6
  40e320:	4296      	cmp	r6, r2
  40e322:	dbe2      	blt.n	40e2ea <__swbuf_r+0x32>
  40e324:	4638      	mov	r0, r7
  40e326:	4621      	mov	r1, r4
  40e328:	f7fc ff5e 	bl	40b1e8 <_fflush_r>
  40e32c:	b940      	cbnz	r0, 40e340 <__swbuf_r+0x88>
  40e32e:	6823      	ldr	r3, [r4, #0]
  40e330:	2601      	movs	r6, #1
  40e332:	e7db      	b.n	40e2ec <__swbuf_r+0x34>
  40e334:	4638      	mov	r0, r7
  40e336:	4621      	mov	r1, r4
  40e338:	f7fc ff56 	bl	40b1e8 <_fflush_r>
  40e33c:	2800      	cmp	r0, #0
  40e33e:	d0e3      	beq.n	40e308 <__swbuf_r+0x50>
  40e340:	f04f 30ff 	mov.w	r0, #4294967295
  40e344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40e346:	4638      	mov	r0, r7
  40e348:	4621      	mov	r1, r4
  40e34a:	f7fb fe7f 	bl	40a04c <__swsetup_r>
  40e34e:	2800      	cmp	r0, #0
  40e350:	d1f6      	bne.n	40e340 <__swbuf_r+0x88>
  40e352:	89a2      	ldrh	r2, [r4, #12]
  40e354:	6926      	ldr	r6, [r4, #16]
  40e356:	b293      	uxth	r3, r2
  40e358:	e7bf      	b.n	40e2da <__swbuf_r+0x22>
  40e35a:	f7fc ff61 	bl	40b220 <__sinit>
  40e35e:	e7b3      	b.n	40e2c8 <__swbuf_r+0x10>

0040e360 <_wcrtomb_r>:
  40e360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40e364:	461e      	mov	r6, r3
  40e366:	b086      	sub	sp, #24
  40e368:	460c      	mov	r4, r1
  40e36a:	4605      	mov	r5, r0
  40e36c:	4617      	mov	r7, r2
  40e36e:	4b0f      	ldr	r3, [pc, #60]	; (40e3ac <_wcrtomb_r+0x4c>)
  40e370:	b191      	cbz	r1, 40e398 <_wcrtomb_r+0x38>
  40e372:	f8d3 8000 	ldr.w	r8, [r3]
  40e376:	f7fd fb13 	bl	40b9a0 <__locale_charset>
  40e37a:	9600      	str	r6, [sp, #0]
  40e37c:	4603      	mov	r3, r0
  40e37e:	4621      	mov	r1, r4
  40e380:	463a      	mov	r2, r7
  40e382:	4628      	mov	r0, r5
  40e384:	47c0      	blx	r8
  40e386:	1c43      	adds	r3, r0, #1
  40e388:	d103      	bne.n	40e392 <_wcrtomb_r+0x32>
  40e38a:	2200      	movs	r2, #0
  40e38c:	238a      	movs	r3, #138	; 0x8a
  40e38e:	6032      	str	r2, [r6, #0]
  40e390:	602b      	str	r3, [r5, #0]
  40e392:	b006      	add	sp, #24
  40e394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40e398:	681f      	ldr	r7, [r3, #0]
  40e39a:	f7fd fb01 	bl	40b9a0 <__locale_charset>
  40e39e:	9600      	str	r6, [sp, #0]
  40e3a0:	4603      	mov	r3, r0
  40e3a2:	4622      	mov	r2, r4
  40e3a4:	4628      	mov	r0, r5
  40e3a6:	a903      	add	r1, sp, #12
  40e3a8:	47b8      	blx	r7
  40e3aa:	e7ec      	b.n	40e386 <_wcrtomb_r+0x26>
  40e3ac:	200009d0 	.word	0x200009d0

0040e3b0 <__ascii_wctomb>:
  40e3b0:	b121      	cbz	r1, 40e3bc <__ascii_wctomb+0xc>
  40e3b2:	2aff      	cmp	r2, #255	; 0xff
  40e3b4:	d804      	bhi.n	40e3c0 <__ascii_wctomb+0x10>
  40e3b6:	700a      	strb	r2, [r1, #0]
  40e3b8:	2001      	movs	r0, #1
  40e3ba:	4770      	bx	lr
  40e3bc:	4608      	mov	r0, r1
  40e3be:	4770      	bx	lr
  40e3c0:	238a      	movs	r3, #138	; 0x8a
  40e3c2:	6003      	str	r3, [r0, #0]
  40e3c4:	f04f 30ff 	mov.w	r0, #4294967295
  40e3c8:	4770      	bx	lr
  40e3ca:	bf00      	nop

0040e3cc <_write_r>:
  40e3cc:	b570      	push	{r4, r5, r6, lr}
  40e3ce:	4c08      	ldr	r4, [pc, #32]	; (40e3f0 <_write_r+0x24>)
  40e3d0:	4606      	mov	r6, r0
  40e3d2:	2500      	movs	r5, #0
  40e3d4:	4608      	mov	r0, r1
  40e3d6:	4611      	mov	r1, r2
  40e3d8:	461a      	mov	r2, r3
  40e3da:	6025      	str	r5, [r4, #0]
  40e3dc:	f7f3 fc42 	bl	401c64 <_write>
  40e3e0:	1c43      	adds	r3, r0, #1
  40e3e2:	d000      	beq.n	40e3e6 <_write_r+0x1a>
  40e3e4:	bd70      	pop	{r4, r5, r6, pc}
  40e3e6:	6823      	ldr	r3, [r4, #0]
  40e3e8:	2b00      	cmp	r3, #0
  40e3ea:	d0fb      	beq.n	40e3e4 <_write_r+0x18>
  40e3ec:	6033      	str	r3, [r6, #0]
  40e3ee:	bd70      	pop	{r4, r5, r6, pc}
  40e3f0:	200038bc 	.word	0x200038bc

0040e3f4 <__register_exitproc>:
  40e3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  40e3f6:	4c27      	ldr	r4, [pc, #156]	; (40e494 <__register_exitproc+0xa0>)
  40e3f8:	b085      	sub	sp, #20
  40e3fa:	6826      	ldr	r6, [r4, #0]
  40e3fc:	4607      	mov	r7, r0
  40e3fe:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40e402:	2c00      	cmp	r4, #0
  40e404:	d040      	beq.n	40e488 <__register_exitproc+0x94>
  40e406:	6865      	ldr	r5, [r4, #4]
  40e408:	2d1f      	cmp	r5, #31
  40e40a:	dd1e      	ble.n	40e44a <__register_exitproc+0x56>
  40e40c:	4822      	ldr	r0, [pc, #136]	; (40e498 <__register_exitproc+0xa4>)
  40e40e:	b918      	cbnz	r0, 40e418 <__register_exitproc+0x24>
  40e410:	f04f 30ff 	mov.w	r0, #4294967295
  40e414:	b005      	add	sp, #20
  40e416:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e418:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40e41c:	9103      	str	r1, [sp, #12]
  40e41e:	9202      	str	r2, [sp, #8]
  40e420:	9301      	str	r3, [sp, #4]
  40e422:	f7fd fb3b 	bl	40ba9c <malloc>
  40e426:	9903      	ldr	r1, [sp, #12]
  40e428:	4604      	mov	r4, r0
  40e42a:	9a02      	ldr	r2, [sp, #8]
  40e42c:	9b01      	ldr	r3, [sp, #4]
  40e42e:	2800      	cmp	r0, #0
  40e430:	d0ee      	beq.n	40e410 <__register_exitproc+0x1c>
  40e432:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40e436:	2000      	movs	r0, #0
  40e438:	6025      	str	r5, [r4, #0]
  40e43a:	6060      	str	r0, [r4, #4]
  40e43c:	4605      	mov	r5, r0
  40e43e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40e442:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40e446:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40e44a:	b93f      	cbnz	r7, 40e45c <__register_exitproc+0x68>
  40e44c:	1c6b      	adds	r3, r5, #1
  40e44e:	2000      	movs	r0, #0
  40e450:	3502      	adds	r5, #2
  40e452:	6063      	str	r3, [r4, #4]
  40e454:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40e458:	b005      	add	sp, #20
  40e45a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e45c:	2601      	movs	r6, #1
  40e45e:	40ae      	lsls	r6, r5
  40e460:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40e464:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40e468:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40e46c:	2f02      	cmp	r7, #2
  40e46e:	ea42 0206 	orr.w	r2, r2, r6
  40e472:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40e476:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40e47a:	d1e7      	bne.n	40e44c <__register_exitproc+0x58>
  40e47c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40e480:	431e      	orrs	r6, r3
  40e482:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40e486:	e7e1      	b.n	40e44c <__register_exitproc+0x58>
  40e488:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40e48c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40e490:	e7b9      	b.n	40e406 <__register_exitproc+0x12>
  40e492:	bf00      	nop
  40e494:	0040f6d8 	.word	0x0040f6d8
  40e498:	0040ba9d 	.word	0x0040ba9d

0040e49c <_calloc_r>:
  40e49c:	b510      	push	{r4, lr}
  40e49e:	fb02 f101 	mul.w	r1, r2, r1
  40e4a2:	f7fd fb03 	bl	40baac <_malloc_r>
  40e4a6:	4604      	mov	r4, r0
  40e4a8:	b168      	cbz	r0, 40e4c6 <_calloc_r+0x2a>
  40e4aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40e4ae:	f022 0203 	bic.w	r2, r2, #3
  40e4b2:	3a04      	subs	r2, #4
  40e4b4:	2a24      	cmp	r2, #36	; 0x24
  40e4b6:	d818      	bhi.n	40e4ea <_calloc_r+0x4e>
  40e4b8:	2a13      	cmp	r2, #19
  40e4ba:	d806      	bhi.n	40e4ca <_calloc_r+0x2e>
  40e4bc:	4603      	mov	r3, r0
  40e4be:	2200      	movs	r2, #0
  40e4c0:	601a      	str	r2, [r3, #0]
  40e4c2:	605a      	str	r2, [r3, #4]
  40e4c4:	609a      	str	r2, [r3, #8]
  40e4c6:	4620      	mov	r0, r4
  40e4c8:	bd10      	pop	{r4, pc}
  40e4ca:	2300      	movs	r3, #0
  40e4cc:	2a1b      	cmp	r2, #27
  40e4ce:	6003      	str	r3, [r0, #0]
  40e4d0:	6043      	str	r3, [r0, #4]
  40e4d2:	d90f      	bls.n	40e4f4 <_calloc_r+0x58>
  40e4d4:	2a24      	cmp	r2, #36	; 0x24
  40e4d6:	6083      	str	r3, [r0, #8]
  40e4d8:	60c3      	str	r3, [r0, #12]
  40e4da:	bf05      	ittet	eq
  40e4dc:	6103      	streq	r3, [r0, #16]
  40e4de:	6143      	streq	r3, [r0, #20]
  40e4e0:	f100 0310 	addne.w	r3, r0, #16
  40e4e4:	f100 0318 	addeq.w	r3, r0, #24
  40e4e8:	e7e9      	b.n	40e4be <_calloc_r+0x22>
  40e4ea:	2100      	movs	r1, #0
  40e4ec:	f7f9 faa6 	bl	407a3c <memset>
  40e4f0:	4620      	mov	r0, r4
  40e4f2:	bd10      	pop	{r4, pc}
  40e4f4:	f100 0308 	add.w	r3, r0, #8
  40e4f8:	e7e1      	b.n	40e4be <_calloc_r+0x22>
  40e4fa:	bf00      	nop

0040e4fc <_close_r>:
  40e4fc:	b538      	push	{r3, r4, r5, lr}
  40e4fe:	4c07      	ldr	r4, [pc, #28]	; (40e51c <_close_r+0x20>)
  40e500:	2300      	movs	r3, #0
  40e502:	4605      	mov	r5, r0
  40e504:	4608      	mov	r0, r1
  40e506:	6023      	str	r3, [r4, #0]
  40e508:	f7f5 fcd8 	bl	403ebc <_close>
  40e50c:	1c43      	adds	r3, r0, #1
  40e50e:	d000      	beq.n	40e512 <_close_r+0x16>
  40e510:	bd38      	pop	{r3, r4, r5, pc}
  40e512:	6823      	ldr	r3, [r4, #0]
  40e514:	2b00      	cmp	r3, #0
  40e516:	d0fb      	beq.n	40e510 <_close_r+0x14>
  40e518:	602b      	str	r3, [r5, #0]
  40e51a:	bd38      	pop	{r3, r4, r5, pc}
  40e51c:	200038bc 	.word	0x200038bc

0040e520 <_fclose_r>:
  40e520:	b570      	push	{r4, r5, r6, lr}
  40e522:	460c      	mov	r4, r1
  40e524:	4605      	mov	r5, r0
  40e526:	b131      	cbz	r1, 40e536 <_fclose_r+0x16>
  40e528:	b110      	cbz	r0, 40e530 <_fclose_r+0x10>
  40e52a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40e52c:	2b00      	cmp	r3, #0
  40e52e:	d02f      	beq.n	40e590 <_fclose_r+0x70>
  40e530:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e534:	b90b      	cbnz	r3, 40e53a <_fclose_r+0x1a>
  40e536:	2000      	movs	r0, #0
  40e538:	bd70      	pop	{r4, r5, r6, pc}
  40e53a:	4628      	mov	r0, r5
  40e53c:	4621      	mov	r1, r4
  40e53e:	f7fc fe53 	bl	40b1e8 <_fflush_r>
  40e542:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40e544:	4606      	mov	r6, r0
  40e546:	b133      	cbz	r3, 40e556 <_fclose_r+0x36>
  40e548:	4628      	mov	r0, r5
  40e54a:	69e1      	ldr	r1, [r4, #28]
  40e54c:	4798      	blx	r3
  40e54e:	2800      	cmp	r0, #0
  40e550:	bfb8      	it	lt
  40e552:	f04f 36ff 	movlt.w	r6, #4294967295
  40e556:	89a3      	ldrh	r3, [r4, #12]
  40e558:	061b      	lsls	r3, r3, #24
  40e55a:	d41c      	bmi.n	40e596 <_fclose_r+0x76>
  40e55c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40e55e:	b141      	cbz	r1, 40e572 <_fclose_r+0x52>
  40e560:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40e564:	4299      	cmp	r1, r3
  40e566:	d002      	beq.n	40e56e <_fclose_r+0x4e>
  40e568:	4628      	mov	r0, r5
  40e56a:	f7fc ff9d 	bl	40b4a8 <_free_r>
  40e56e:	2300      	movs	r3, #0
  40e570:	6323      	str	r3, [r4, #48]	; 0x30
  40e572:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40e574:	b121      	cbz	r1, 40e580 <_fclose_r+0x60>
  40e576:	4628      	mov	r0, r5
  40e578:	f7fc ff96 	bl	40b4a8 <_free_r>
  40e57c:	2300      	movs	r3, #0
  40e57e:	6463      	str	r3, [r4, #68]	; 0x44
  40e580:	f7fc fec8 	bl	40b314 <__sfp_lock_acquire>
  40e584:	2300      	movs	r3, #0
  40e586:	81a3      	strh	r3, [r4, #12]
  40e588:	f7fc fec6 	bl	40b318 <__sfp_lock_release>
  40e58c:	4630      	mov	r0, r6
  40e58e:	bd70      	pop	{r4, r5, r6, pc}
  40e590:	f7fc fe46 	bl	40b220 <__sinit>
  40e594:	e7cc      	b.n	40e530 <_fclose_r+0x10>
  40e596:	4628      	mov	r0, r5
  40e598:	6921      	ldr	r1, [r4, #16]
  40e59a:	f7fc ff85 	bl	40b4a8 <_free_r>
  40e59e:	e7dd      	b.n	40e55c <_fclose_r+0x3c>

0040e5a0 <fclose>:
  40e5a0:	4b02      	ldr	r3, [pc, #8]	; (40e5ac <fclose+0xc>)
  40e5a2:	4601      	mov	r1, r0
  40e5a4:	6818      	ldr	r0, [r3, #0]
  40e5a6:	f7ff bfbb 	b.w	40e520 <_fclose_r>
  40e5aa:	bf00      	nop
  40e5ac:	20000560 	.word	0x20000560

0040e5b0 <_fstat_r>:
  40e5b0:	b538      	push	{r3, r4, r5, lr}
  40e5b2:	4c08      	ldr	r4, [pc, #32]	; (40e5d4 <_fstat_r+0x24>)
  40e5b4:	2300      	movs	r3, #0
  40e5b6:	4605      	mov	r5, r0
  40e5b8:	4608      	mov	r0, r1
  40e5ba:	4611      	mov	r1, r2
  40e5bc:	6023      	str	r3, [r4, #0]
  40e5be:	f7f5 fc89 	bl	403ed4 <_fstat>
  40e5c2:	1c43      	adds	r3, r0, #1
  40e5c4:	d000      	beq.n	40e5c8 <_fstat_r+0x18>
  40e5c6:	bd38      	pop	{r3, r4, r5, pc}
  40e5c8:	6823      	ldr	r3, [r4, #0]
  40e5ca:	2b00      	cmp	r3, #0
  40e5cc:	d0fb      	beq.n	40e5c6 <_fstat_r+0x16>
  40e5ce:	602b      	str	r3, [r5, #0]
  40e5d0:	bd38      	pop	{r3, r4, r5, pc}
  40e5d2:	bf00      	nop
  40e5d4:	200038bc 	.word	0x200038bc

0040e5d8 <_isatty_r>:
  40e5d8:	b538      	push	{r3, r4, r5, lr}
  40e5da:	4c07      	ldr	r4, [pc, #28]	; (40e5f8 <_isatty_r+0x20>)
  40e5dc:	2300      	movs	r3, #0
  40e5de:	4605      	mov	r5, r0
  40e5e0:	4608      	mov	r0, r1
  40e5e2:	6023      	str	r3, [r4, #0]
  40e5e4:	f7f5 fc86 	bl	403ef4 <_isatty>
  40e5e8:	1c43      	adds	r3, r0, #1
  40e5ea:	d000      	beq.n	40e5ee <_isatty_r+0x16>
  40e5ec:	bd38      	pop	{r3, r4, r5, pc}
  40e5ee:	6823      	ldr	r3, [r4, #0]
  40e5f0:	2b00      	cmp	r3, #0
  40e5f2:	d0fb      	beq.n	40e5ec <_isatty_r+0x14>
  40e5f4:	602b      	str	r3, [r5, #0]
  40e5f6:	bd38      	pop	{r3, r4, r5, pc}
  40e5f8:	200038bc 	.word	0x200038bc

0040e5fc <_lseek_r>:
  40e5fc:	b570      	push	{r4, r5, r6, lr}
  40e5fe:	4c08      	ldr	r4, [pc, #32]	; (40e620 <_lseek_r+0x24>)
  40e600:	4606      	mov	r6, r0
  40e602:	2500      	movs	r5, #0
  40e604:	4608      	mov	r0, r1
  40e606:	4611      	mov	r1, r2
  40e608:	461a      	mov	r2, r3
  40e60a:	6025      	str	r5, [r4, #0]
  40e60c:	f7f5 fc7e 	bl	403f0c <_lseek>
  40e610:	1c43      	adds	r3, r0, #1
  40e612:	d000      	beq.n	40e616 <_lseek_r+0x1a>
  40e614:	bd70      	pop	{r4, r5, r6, pc}
  40e616:	6823      	ldr	r3, [r4, #0]
  40e618:	2b00      	cmp	r3, #0
  40e61a:	d0fb      	beq.n	40e614 <_lseek_r+0x18>
  40e61c:	6033      	str	r3, [r6, #0]
  40e61e:	bd70      	pop	{r4, r5, r6, pc}
  40e620:	200038bc 	.word	0x200038bc

0040e624 <_read_r>:
  40e624:	b570      	push	{r4, r5, r6, lr}
  40e626:	4c08      	ldr	r4, [pc, #32]	; (40e648 <_read_r+0x24>)
  40e628:	4606      	mov	r6, r0
  40e62a:	2500      	movs	r5, #0
  40e62c:	4608      	mov	r0, r1
  40e62e:	4611      	mov	r1, r2
  40e630:	461a      	mov	r2, r3
  40e632:	6025      	str	r5, [r4, #0]
  40e634:	f7f3 faea 	bl	401c0c <_read>
  40e638:	1c43      	adds	r3, r0, #1
  40e63a:	d000      	beq.n	40e63e <_read_r+0x1a>
  40e63c:	bd70      	pop	{r4, r5, r6, pc}
  40e63e:	6823      	ldr	r3, [r4, #0]
  40e640:	2b00      	cmp	r3, #0
  40e642:	d0fb      	beq.n	40e63c <_read_r+0x18>
  40e644:	6033      	str	r3, [r6, #0]
  40e646:	bd70      	pop	{r4, r5, r6, pc}
  40e648:	200038bc 	.word	0x200038bc

0040e64c <__gedf2>:
  40e64c:	f04f 3cff 	mov.w	ip, #4294967295
  40e650:	e006      	b.n	40e660 <__cmpdf2+0x4>
  40e652:	bf00      	nop

0040e654 <__ledf2>:
  40e654:	f04f 0c01 	mov.w	ip, #1
  40e658:	e002      	b.n	40e660 <__cmpdf2+0x4>
  40e65a:	bf00      	nop

0040e65c <__cmpdf2>:
  40e65c:	f04f 0c01 	mov.w	ip, #1
  40e660:	f84d cd04 	str.w	ip, [sp, #-4]!
  40e664:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40e668:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e66c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40e670:	bf18      	it	ne
  40e672:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40e676:	d01b      	beq.n	40e6b0 <__cmpdf2+0x54>
  40e678:	b001      	add	sp, #4
  40e67a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40e67e:	bf0c      	ite	eq
  40e680:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40e684:	ea91 0f03 	teqne	r1, r3
  40e688:	bf02      	ittt	eq
  40e68a:	ea90 0f02 	teqeq	r0, r2
  40e68e:	2000      	moveq	r0, #0
  40e690:	4770      	bxeq	lr
  40e692:	f110 0f00 	cmn.w	r0, #0
  40e696:	ea91 0f03 	teq	r1, r3
  40e69a:	bf58      	it	pl
  40e69c:	4299      	cmppl	r1, r3
  40e69e:	bf08      	it	eq
  40e6a0:	4290      	cmpeq	r0, r2
  40e6a2:	bf2c      	ite	cs
  40e6a4:	17d8      	asrcs	r0, r3, #31
  40e6a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40e6aa:	f040 0001 	orr.w	r0, r0, #1
  40e6ae:	4770      	bx	lr
  40e6b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40e6b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e6b8:	d102      	bne.n	40e6c0 <__cmpdf2+0x64>
  40e6ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40e6be:	d107      	bne.n	40e6d0 <__cmpdf2+0x74>
  40e6c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40e6c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40e6c8:	d1d6      	bne.n	40e678 <__cmpdf2+0x1c>
  40e6ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40e6ce:	d0d3      	beq.n	40e678 <__cmpdf2+0x1c>
  40e6d0:	f85d 0b04 	ldr.w	r0, [sp], #4
  40e6d4:	4770      	bx	lr
  40e6d6:	bf00      	nop

0040e6d8 <__aeabi_cdrcmple>:
  40e6d8:	4684      	mov	ip, r0
  40e6da:	4610      	mov	r0, r2
  40e6dc:	4662      	mov	r2, ip
  40e6de:	468c      	mov	ip, r1
  40e6e0:	4619      	mov	r1, r3
  40e6e2:	4663      	mov	r3, ip
  40e6e4:	e000      	b.n	40e6e8 <__aeabi_cdcmpeq>
  40e6e6:	bf00      	nop

0040e6e8 <__aeabi_cdcmpeq>:
  40e6e8:	b501      	push	{r0, lr}
  40e6ea:	f7ff ffb7 	bl	40e65c <__cmpdf2>
  40e6ee:	2800      	cmp	r0, #0
  40e6f0:	bf48      	it	mi
  40e6f2:	f110 0f00 	cmnmi.w	r0, #0
  40e6f6:	bd01      	pop	{r0, pc}

0040e6f8 <__aeabi_dcmpeq>:
  40e6f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e6fc:	f7ff fff4 	bl	40e6e8 <__aeabi_cdcmpeq>
  40e700:	bf0c      	ite	eq
  40e702:	2001      	moveq	r0, #1
  40e704:	2000      	movne	r0, #0
  40e706:	f85d fb08 	ldr.w	pc, [sp], #8
  40e70a:	bf00      	nop

0040e70c <__aeabi_dcmplt>:
  40e70c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e710:	f7ff ffea 	bl	40e6e8 <__aeabi_cdcmpeq>
  40e714:	bf34      	ite	cc
  40e716:	2001      	movcc	r0, #1
  40e718:	2000      	movcs	r0, #0
  40e71a:	f85d fb08 	ldr.w	pc, [sp], #8
  40e71e:	bf00      	nop

0040e720 <__aeabi_dcmple>:
  40e720:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e724:	f7ff ffe0 	bl	40e6e8 <__aeabi_cdcmpeq>
  40e728:	bf94      	ite	ls
  40e72a:	2001      	movls	r0, #1
  40e72c:	2000      	movhi	r0, #0
  40e72e:	f85d fb08 	ldr.w	pc, [sp], #8
  40e732:	bf00      	nop

0040e734 <__aeabi_dcmpge>:
  40e734:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e738:	f7ff ffce 	bl	40e6d8 <__aeabi_cdrcmple>
  40e73c:	bf94      	ite	ls
  40e73e:	2001      	movls	r0, #1
  40e740:	2000      	movhi	r0, #0
  40e742:	f85d fb08 	ldr.w	pc, [sp], #8
  40e746:	bf00      	nop

0040e748 <__aeabi_dcmpgt>:
  40e748:	f84d ed08 	str.w	lr, [sp, #-8]!
  40e74c:	f7ff ffc4 	bl	40e6d8 <__aeabi_cdrcmple>
  40e750:	bf34      	ite	cc
  40e752:	2001      	movcc	r0, #1
  40e754:	2000      	movcs	r0, #0
  40e756:	f85d fb08 	ldr.w	pc, [sp], #8
  40e75a:	bf00      	nop

0040e75c <__aeabi_d2iz>:
  40e75c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40e760:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40e764:	d215      	bcs.n	40e792 <__aeabi_d2iz+0x36>
  40e766:	d511      	bpl.n	40e78c <__aeabi_d2iz+0x30>
  40e768:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40e76c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40e770:	d912      	bls.n	40e798 <__aeabi_d2iz+0x3c>
  40e772:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40e776:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40e77a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40e77e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40e782:	fa23 f002 	lsr.w	r0, r3, r2
  40e786:	bf18      	it	ne
  40e788:	4240      	negne	r0, r0
  40e78a:	4770      	bx	lr
  40e78c:	f04f 0000 	mov.w	r0, #0
  40e790:	4770      	bx	lr
  40e792:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40e796:	d105      	bne.n	40e7a4 <__aeabi_d2iz+0x48>
  40e798:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40e79c:	bf08      	it	eq
  40e79e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40e7a2:	4770      	bx	lr
  40e7a4:	f04f 0000 	mov.w	r0, #0
  40e7a8:	4770      	bx	lr
  40e7aa:	bf00      	nop

0040e7ac <__aeabi_uldivmod>:
  40e7ac:	b94b      	cbnz	r3, 40e7c2 <__aeabi_uldivmod+0x16>
  40e7ae:	b942      	cbnz	r2, 40e7c2 <__aeabi_uldivmod+0x16>
  40e7b0:	2900      	cmp	r1, #0
  40e7b2:	bf08      	it	eq
  40e7b4:	2800      	cmpeq	r0, #0
  40e7b6:	d002      	beq.n	40e7be <__aeabi_uldivmod+0x12>
  40e7b8:	f04f 31ff 	mov.w	r1, #4294967295
  40e7bc:	4608      	mov	r0, r1
  40e7be:	f000 b83b 	b.w	40e838 <__aeabi_idiv0>
  40e7c2:	b082      	sub	sp, #8
  40e7c4:	46ec      	mov	ip, sp
  40e7c6:	e92d 5000 	stmdb	sp!, {ip, lr}
  40e7ca:	f000 f81d 	bl	40e808 <__gnu_uldivmod_helper>
  40e7ce:	f8dd e004 	ldr.w	lr, [sp, #4]
  40e7d2:	b002      	add	sp, #8
  40e7d4:	bc0c      	pop	{r2, r3}
  40e7d6:	4770      	bx	lr

0040e7d8 <__gnu_ldivmod_helper>:
  40e7d8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40e7dc:	9e08      	ldr	r6, [sp, #32]
  40e7de:	4614      	mov	r4, r2
  40e7e0:	461d      	mov	r5, r3
  40e7e2:	4680      	mov	r8, r0
  40e7e4:	4689      	mov	r9, r1
  40e7e6:	f000 f829 	bl	40e83c <__divdi3>
  40e7ea:	fb04 f301 	mul.w	r3, r4, r1
  40e7ee:	fba4 ab00 	umull	sl, fp, r4, r0
  40e7f2:	fb00 3205 	mla	r2, r0, r5, r3
  40e7f6:	4493      	add	fp, r2
  40e7f8:	ebb8 080a 	subs.w	r8, r8, sl
  40e7fc:	eb69 090b 	sbc.w	r9, r9, fp
  40e800:	e9c6 8900 	strd	r8, r9, [r6]
  40e804:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040e808 <__gnu_uldivmod_helper>:
  40e808:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40e80c:	9e08      	ldr	r6, [sp, #32]
  40e80e:	4614      	mov	r4, r2
  40e810:	461d      	mov	r5, r3
  40e812:	4680      	mov	r8, r0
  40e814:	4689      	mov	r9, r1
  40e816:	f000 f961 	bl	40eadc <__udivdi3>
  40e81a:	fb00 f505 	mul.w	r5, r0, r5
  40e81e:	fba0 ab04 	umull	sl, fp, r0, r4
  40e822:	fb04 5401 	mla	r4, r4, r1, r5
  40e826:	44a3      	add	fp, r4
  40e828:	ebb8 080a 	subs.w	r8, r8, sl
  40e82c:	eb69 090b 	sbc.w	r9, r9, fp
  40e830:	e9c6 8900 	strd	r8, r9, [r6]
  40e834:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040e838 <__aeabi_idiv0>:
  40e838:	4770      	bx	lr
  40e83a:	bf00      	nop

0040e83c <__divdi3>:
  40e83c:	2900      	cmp	r1, #0
  40e83e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e842:	f2c0 80a1 	blt.w	40e988 <__divdi3+0x14c>
  40e846:	2400      	movs	r4, #0
  40e848:	2b00      	cmp	r3, #0
  40e84a:	f2c0 8098 	blt.w	40e97e <__divdi3+0x142>
  40e84e:	4615      	mov	r5, r2
  40e850:	4606      	mov	r6, r0
  40e852:	460f      	mov	r7, r1
  40e854:	2b00      	cmp	r3, #0
  40e856:	d13f      	bne.n	40e8d8 <__divdi3+0x9c>
  40e858:	428a      	cmp	r2, r1
  40e85a:	d958      	bls.n	40e90e <__divdi3+0xd2>
  40e85c:	fab2 f382 	clz	r3, r2
  40e860:	b14b      	cbz	r3, 40e876 <__divdi3+0x3a>
  40e862:	f1c3 0220 	rsb	r2, r3, #32
  40e866:	fa01 f703 	lsl.w	r7, r1, r3
  40e86a:	fa20 f202 	lsr.w	r2, r0, r2
  40e86e:	409d      	lsls	r5, r3
  40e870:	fa00 f603 	lsl.w	r6, r0, r3
  40e874:	4317      	orrs	r7, r2
  40e876:	0c29      	lsrs	r1, r5, #16
  40e878:	fbb7 f2f1 	udiv	r2, r7, r1
  40e87c:	fb01 7712 	mls	r7, r1, r2, r7
  40e880:	b2a8      	uxth	r0, r5
  40e882:	fb00 f302 	mul.w	r3, r0, r2
  40e886:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40e88a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40e88e:	42bb      	cmp	r3, r7
  40e890:	d909      	bls.n	40e8a6 <__divdi3+0x6a>
  40e892:	197f      	adds	r7, r7, r5
  40e894:	f102 3cff 	add.w	ip, r2, #4294967295
  40e898:	f080 8105 	bcs.w	40eaa6 <__divdi3+0x26a>
  40e89c:	42bb      	cmp	r3, r7
  40e89e:	f240 8102 	bls.w	40eaa6 <__divdi3+0x26a>
  40e8a2:	3a02      	subs	r2, #2
  40e8a4:	442f      	add	r7, r5
  40e8a6:	1aff      	subs	r7, r7, r3
  40e8a8:	fbb7 f3f1 	udiv	r3, r7, r1
  40e8ac:	fb01 7113 	mls	r1, r1, r3, r7
  40e8b0:	fb00 f003 	mul.w	r0, r0, r3
  40e8b4:	b2b6      	uxth	r6, r6
  40e8b6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40e8ba:	4288      	cmp	r0, r1
  40e8bc:	d908      	bls.n	40e8d0 <__divdi3+0x94>
  40e8be:	1949      	adds	r1, r1, r5
  40e8c0:	f103 37ff 	add.w	r7, r3, #4294967295
  40e8c4:	f080 80f1 	bcs.w	40eaaa <__divdi3+0x26e>
  40e8c8:	4288      	cmp	r0, r1
  40e8ca:	f240 80ee 	bls.w	40eaaa <__divdi3+0x26e>
  40e8ce:	3b02      	subs	r3, #2
  40e8d0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40e8d4:	2300      	movs	r3, #0
  40e8d6:	e003      	b.n	40e8e0 <__divdi3+0xa4>
  40e8d8:	428b      	cmp	r3, r1
  40e8da:	d90a      	bls.n	40e8f2 <__divdi3+0xb6>
  40e8dc:	2300      	movs	r3, #0
  40e8de:	461a      	mov	r2, r3
  40e8e0:	4610      	mov	r0, r2
  40e8e2:	4619      	mov	r1, r3
  40e8e4:	b114      	cbz	r4, 40e8ec <__divdi3+0xb0>
  40e8e6:	4240      	negs	r0, r0
  40e8e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e8ec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40e8f0:	4770      	bx	lr
  40e8f2:	fab3 f883 	clz	r8, r3
  40e8f6:	f1b8 0f00 	cmp.w	r8, #0
  40e8fa:	f040 8088 	bne.w	40ea0e <__divdi3+0x1d2>
  40e8fe:	428b      	cmp	r3, r1
  40e900:	d302      	bcc.n	40e908 <__divdi3+0xcc>
  40e902:	4282      	cmp	r2, r0
  40e904:	f200 80e2 	bhi.w	40eacc <__divdi3+0x290>
  40e908:	2300      	movs	r3, #0
  40e90a:	2201      	movs	r2, #1
  40e90c:	e7e8      	b.n	40e8e0 <__divdi3+0xa4>
  40e90e:	b912      	cbnz	r2, 40e916 <__divdi3+0xda>
  40e910:	2301      	movs	r3, #1
  40e912:	fbb3 f5f2 	udiv	r5, r3, r2
  40e916:	fab5 f285 	clz	r2, r5
  40e91a:	2a00      	cmp	r2, #0
  40e91c:	d13a      	bne.n	40e994 <__divdi3+0x158>
  40e91e:	1b7f      	subs	r7, r7, r5
  40e920:	0c28      	lsrs	r0, r5, #16
  40e922:	fa1f fc85 	uxth.w	ip, r5
  40e926:	2301      	movs	r3, #1
  40e928:	fbb7 f1f0 	udiv	r1, r7, r0
  40e92c:	fb00 7711 	mls	r7, r0, r1, r7
  40e930:	fb0c f201 	mul.w	r2, ip, r1
  40e934:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40e938:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40e93c:	42ba      	cmp	r2, r7
  40e93e:	d907      	bls.n	40e950 <__divdi3+0x114>
  40e940:	197f      	adds	r7, r7, r5
  40e942:	f101 38ff 	add.w	r8, r1, #4294967295
  40e946:	d202      	bcs.n	40e94e <__divdi3+0x112>
  40e948:	42ba      	cmp	r2, r7
  40e94a:	f200 80c4 	bhi.w	40ead6 <__divdi3+0x29a>
  40e94e:	4641      	mov	r1, r8
  40e950:	1abf      	subs	r7, r7, r2
  40e952:	fbb7 f2f0 	udiv	r2, r7, r0
  40e956:	fb00 7012 	mls	r0, r0, r2, r7
  40e95a:	fb0c fc02 	mul.w	ip, ip, r2
  40e95e:	b2b6      	uxth	r6, r6
  40e960:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40e964:	4584      	cmp	ip, r0
  40e966:	d907      	bls.n	40e978 <__divdi3+0x13c>
  40e968:	1940      	adds	r0, r0, r5
  40e96a:	f102 37ff 	add.w	r7, r2, #4294967295
  40e96e:	d202      	bcs.n	40e976 <__divdi3+0x13a>
  40e970:	4584      	cmp	ip, r0
  40e972:	f200 80ae 	bhi.w	40ead2 <__divdi3+0x296>
  40e976:	463a      	mov	r2, r7
  40e978:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40e97c:	e7b0      	b.n	40e8e0 <__divdi3+0xa4>
  40e97e:	43e4      	mvns	r4, r4
  40e980:	4252      	negs	r2, r2
  40e982:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40e986:	e762      	b.n	40e84e <__divdi3+0x12>
  40e988:	4240      	negs	r0, r0
  40e98a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40e98e:	f04f 34ff 	mov.w	r4, #4294967295
  40e992:	e759      	b.n	40e848 <__divdi3+0xc>
  40e994:	4095      	lsls	r5, r2
  40e996:	f1c2 0920 	rsb	r9, r2, #32
  40e99a:	fa27 f109 	lsr.w	r1, r7, r9
  40e99e:	fa26 f909 	lsr.w	r9, r6, r9
  40e9a2:	4097      	lsls	r7, r2
  40e9a4:	0c28      	lsrs	r0, r5, #16
  40e9a6:	fbb1 f8f0 	udiv	r8, r1, r0
  40e9aa:	fb00 1118 	mls	r1, r0, r8, r1
  40e9ae:	fa1f fc85 	uxth.w	ip, r5
  40e9b2:	fb0c f308 	mul.w	r3, ip, r8
  40e9b6:	ea49 0907 	orr.w	r9, r9, r7
  40e9ba:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40e9be:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40e9c2:	428b      	cmp	r3, r1
  40e9c4:	fa06 f602 	lsl.w	r6, r6, r2
  40e9c8:	d908      	bls.n	40e9dc <__divdi3+0x1a0>
  40e9ca:	1949      	adds	r1, r1, r5
  40e9cc:	f108 32ff 	add.w	r2, r8, #4294967295
  40e9d0:	d27a      	bcs.n	40eac8 <__divdi3+0x28c>
  40e9d2:	428b      	cmp	r3, r1
  40e9d4:	d978      	bls.n	40eac8 <__divdi3+0x28c>
  40e9d6:	f1a8 0802 	sub.w	r8, r8, #2
  40e9da:	4429      	add	r1, r5
  40e9dc:	1ac9      	subs	r1, r1, r3
  40e9de:	fbb1 f3f0 	udiv	r3, r1, r0
  40e9e2:	fb00 1713 	mls	r7, r0, r3, r1
  40e9e6:	fb0c f203 	mul.w	r2, ip, r3
  40e9ea:	fa1f f989 	uxth.w	r9, r9
  40e9ee:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40e9f2:	42ba      	cmp	r2, r7
  40e9f4:	d907      	bls.n	40ea06 <__divdi3+0x1ca>
  40e9f6:	197f      	adds	r7, r7, r5
  40e9f8:	f103 31ff 	add.w	r1, r3, #4294967295
  40e9fc:	d260      	bcs.n	40eac0 <__divdi3+0x284>
  40e9fe:	42ba      	cmp	r2, r7
  40ea00:	d95e      	bls.n	40eac0 <__divdi3+0x284>
  40ea02:	3b02      	subs	r3, #2
  40ea04:	442f      	add	r7, r5
  40ea06:	1abf      	subs	r7, r7, r2
  40ea08:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40ea0c:	e78c      	b.n	40e928 <__divdi3+0xec>
  40ea0e:	f1c8 0220 	rsb	r2, r8, #32
  40ea12:	fa25 f102 	lsr.w	r1, r5, r2
  40ea16:	fa03 fc08 	lsl.w	ip, r3, r8
  40ea1a:	fa27 f302 	lsr.w	r3, r7, r2
  40ea1e:	fa20 f202 	lsr.w	r2, r0, r2
  40ea22:	fa07 f708 	lsl.w	r7, r7, r8
  40ea26:	ea41 0c0c 	orr.w	ip, r1, ip
  40ea2a:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40ea2e:	fbb3 f1f9 	udiv	r1, r3, r9
  40ea32:	fb09 3311 	mls	r3, r9, r1, r3
  40ea36:	fa1f fa8c 	uxth.w	sl, ip
  40ea3a:	fb0a fb01 	mul.w	fp, sl, r1
  40ea3e:	4317      	orrs	r7, r2
  40ea40:	0c3a      	lsrs	r2, r7, #16
  40ea42:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40ea46:	459b      	cmp	fp, r3
  40ea48:	fa05 f008 	lsl.w	r0, r5, r8
  40ea4c:	d908      	bls.n	40ea60 <__divdi3+0x224>
  40ea4e:	eb13 030c 	adds.w	r3, r3, ip
  40ea52:	f101 32ff 	add.w	r2, r1, #4294967295
  40ea56:	d235      	bcs.n	40eac4 <__divdi3+0x288>
  40ea58:	459b      	cmp	fp, r3
  40ea5a:	d933      	bls.n	40eac4 <__divdi3+0x288>
  40ea5c:	3902      	subs	r1, #2
  40ea5e:	4463      	add	r3, ip
  40ea60:	ebcb 0303 	rsb	r3, fp, r3
  40ea64:	fbb3 f2f9 	udiv	r2, r3, r9
  40ea68:	fb09 3312 	mls	r3, r9, r2, r3
  40ea6c:	fb0a fa02 	mul.w	sl, sl, r2
  40ea70:	b2bf      	uxth	r7, r7
  40ea72:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40ea76:	45ba      	cmp	sl, r7
  40ea78:	d908      	bls.n	40ea8c <__divdi3+0x250>
  40ea7a:	eb17 070c 	adds.w	r7, r7, ip
  40ea7e:	f102 33ff 	add.w	r3, r2, #4294967295
  40ea82:	d21b      	bcs.n	40eabc <__divdi3+0x280>
  40ea84:	45ba      	cmp	sl, r7
  40ea86:	d919      	bls.n	40eabc <__divdi3+0x280>
  40ea88:	3a02      	subs	r2, #2
  40ea8a:	4467      	add	r7, ip
  40ea8c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40ea90:	fba5 0100 	umull	r0, r1, r5, r0
  40ea94:	ebca 0707 	rsb	r7, sl, r7
  40ea98:	428f      	cmp	r7, r1
  40ea9a:	f04f 0300 	mov.w	r3, #0
  40ea9e:	d30a      	bcc.n	40eab6 <__divdi3+0x27a>
  40eaa0:	d005      	beq.n	40eaae <__divdi3+0x272>
  40eaa2:	462a      	mov	r2, r5
  40eaa4:	e71c      	b.n	40e8e0 <__divdi3+0xa4>
  40eaa6:	4662      	mov	r2, ip
  40eaa8:	e6fd      	b.n	40e8a6 <__divdi3+0x6a>
  40eaaa:	463b      	mov	r3, r7
  40eaac:	e710      	b.n	40e8d0 <__divdi3+0x94>
  40eaae:	fa06 f608 	lsl.w	r6, r6, r8
  40eab2:	4286      	cmp	r6, r0
  40eab4:	d2f5      	bcs.n	40eaa2 <__divdi3+0x266>
  40eab6:	1e6a      	subs	r2, r5, #1
  40eab8:	2300      	movs	r3, #0
  40eaba:	e711      	b.n	40e8e0 <__divdi3+0xa4>
  40eabc:	461a      	mov	r2, r3
  40eabe:	e7e5      	b.n	40ea8c <__divdi3+0x250>
  40eac0:	460b      	mov	r3, r1
  40eac2:	e7a0      	b.n	40ea06 <__divdi3+0x1ca>
  40eac4:	4611      	mov	r1, r2
  40eac6:	e7cb      	b.n	40ea60 <__divdi3+0x224>
  40eac8:	4690      	mov	r8, r2
  40eaca:	e787      	b.n	40e9dc <__divdi3+0x1a0>
  40eacc:	4643      	mov	r3, r8
  40eace:	4642      	mov	r2, r8
  40ead0:	e706      	b.n	40e8e0 <__divdi3+0xa4>
  40ead2:	3a02      	subs	r2, #2
  40ead4:	e750      	b.n	40e978 <__divdi3+0x13c>
  40ead6:	3902      	subs	r1, #2
  40ead8:	442f      	add	r7, r5
  40eada:	e739      	b.n	40e950 <__divdi3+0x114>

0040eadc <__udivdi3>:
  40eadc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40eae0:	4614      	mov	r4, r2
  40eae2:	4605      	mov	r5, r0
  40eae4:	460e      	mov	r6, r1
  40eae6:	2b00      	cmp	r3, #0
  40eae8:	d143      	bne.n	40eb72 <__udivdi3+0x96>
  40eaea:	428a      	cmp	r2, r1
  40eaec:	d953      	bls.n	40eb96 <__udivdi3+0xba>
  40eaee:	fab2 f782 	clz	r7, r2
  40eaf2:	b157      	cbz	r7, 40eb0a <__udivdi3+0x2e>
  40eaf4:	f1c7 0620 	rsb	r6, r7, #32
  40eaf8:	fa20 f606 	lsr.w	r6, r0, r6
  40eafc:	fa01 f307 	lsl.w	r3, r1, r7
  40eb00:	fa02 f407 	lsl.w	r4, r2, r7
  40eb04:	fa00 f507 	lsl.w	r5, r0, r7
  40eb08:	431e      	orrs	r6, r3
  40eb0a:	0c21      	lsrs	r1, r4, #16
  40eb0c:	fbb6 f2f1 	udiv	r2, r6, r1
  40eb10:	fb01 6612 	mls	r6, r1, r2, r6
  40eb14:	b2a0      	uxth	r0, r4
  40eb16:	fb00 f302 	mul.w	r3, r0, r2
  40eb1a:	0c2f      	lsrs	r7, r5, #16
  40eb1c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40eb20:	42b3      	cmp	r3, r6
  40eb22:	d909      	bls.n	40eb38 <__udivdi3+0x5c>
  40eb24:	1936      	adds	r6, r6, r4
  40eb26:	f102 37ff 	add.w	r7, r2, #4294967295
  40eb2a:	f080 80fd 	bcs.w	40ed28 <__udivdi3+0x24c>
  40eb2e:	42b3      	cmp	r3, r6
  40eb30:	f240 80fa 	bls.w	40ed28 <__udivdi3+0x24c>
  40eb34:	3a02      	subs	r2, #2
  40eb36:	4426      	add	r6, r4
  40eb38:	1af6      	subs	r6, r6, r3
  40eb3a:	fbb6 f3f1 	udiv	r3, r6, r1
  40eb3e:	fb01 6113 	mls	r1, r1, r3, r6
  40eb42:	fb00 f003 	mul.w	r0, r0, r3
  40eb46:	b2ad      	uxth	r5, r5
  40eb48:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40eb4c:	4288      	cmp	r0, r1
  40eb4e:	d908      	bls.n	40eb62 <__udivdi3+0x86>
  40eb50:	1909      	adds	r1, r1, r4
  40eb52:	f103 36ff 	add.w	r6, r3, #4294967295
  40eb56:	f080 80e9 	bcs.w	40ed2c <__udivdi3+0x250>
  40eb5a:	4288      	cmp	r0, r1
  40eb5c:	f240 80e6 	bls.w	40ed2c <__udivdi3+0x250>
  40eb60:	3b02      	subs	r3, #2
  40eb62:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40eb66:	2300      	movs	r3, #0
  40eb68:	4610      	mov	r0, r2
  40eb6a:	4619      	mov	r1, r3
  40eb6c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40eb70:	4770      	bx	lr
  40eb72:	428b      	cmp	r3, r1
  40eb74:	d84c      	bhi.n	40ec10 <__udivdi3+0x134>
  40eb76:	fab3 f683 	clz	r6, r3
  40eb7a:	2e00      	cmp	r6, #0
  40eb7c:	d14f      	bne.n	40ec1e <__udivdi3+0x142>
  40eb7e:	428b      	cmp	r3, r1
  40eb80:	d302      	bcc.n	40eb88 <__udivdi3+0xac>
  40eb82:	4282      	cmp	r2, r0
  40eb84:	f200 80dd 	bhi.w	40ed42 <__udivdi3+0x266>
  40eb88:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40eb8c:	2300      	movs	r3, #0
  40eb8e:	2201      	movs	r2, #1
  40eb90:	4610      	mov	r0, r2
  40eb92:	4619      	mov	r1, r3
  40eb94:	4770      	bx	lr
  40eb96:	b912      	cbnz	r2, 40eb9e <__udivdi3+0xc2>
  40eb98:	2401      	movs	r4, #1
  40eb9a:	fbb4 f4f2 	udiv	r4, r4, r2
  40eb9e:	fab4 f284 	clz	r2, r4
  40eba2:	2a00      	cmp	r2, #0
  40eba4:	f040 8082 	bne.w	40ecac <__udivdi3+0x1d0>
  40eba8:	1b09      	subs	r1, r1, r4
  40ebaa:	0c26      	lsrs	r6, r4, #16
  40ebac:	b2a7      	uxth	r7, r4
  40ebae:	2301      	movs	r3, #1
  40ebb0:	fbb1 f0f6 	udiv	r0, r1, r6
  40ebb4:	fb06 1110 	mls	r1, r6, r0, r1
  40ebb8:	fb07 f200 	mul.w	r2, r7, r0
  40ebbc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40ebc0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40ebc4:	428a      	cmp	r2, r1
  40ebc6:	d907      	bls.n	40ebd8 <__udivdi3+0xfc>
  40ebc8:	1909      	adds	r1, r1, r4
  40ebca:	f100 3cff 	add.w	ip, r0, #4294967295
  40ebce:	d202      	bcs.n	40ebd6 <__udivdi3+0xfa>
  40ebd0:	428a      	cmp	r2, r1
  40ebd2:	f200 80c8 	bhi.w	40ed66 <__udivdi3+0x28a>
  40ebd6:	4660      	mov	r0, ip
  40ebd8:	1a89      	subs	r1, r1, r2
  40ebda:	fbb1 f2f6 	udiv	r2, r1, r6
  40ebde:	fb06 1112 	mls	r1, r6, r2, r1
  40ebe2:	fb07 f702 	mul.w	r7, r7, r2
  40ebe6:	b2ad      	uxth	r5, r5
  40ebe8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40ebec:	42af      	cmp	r7, r5
  40ebee:	d908      	bls.n	40ec02 <__udivdi3+0x126>
  40ebf0:	192c      	adds	r4, r5, r4
  40ebf2:	f102 31ff 	add.w	r1, r2, #4294967295
  40ebf6:	f080 809b 	bcs.w	40ed30 <__udivdi3+0x254>
  40ebfa:	42a7      	cmp	r7, r4
  40ebfc:	f240 8098 	bls.w	40ed30 <__udivdi3+0x254>
  40ec00:	3a02      	subs	r2, #2
  40ec02:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40ec06:	4610      	mov	r0, r2
  40ec08:	4619      	mov	r1, r3
  40ec0a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40ec0e:	4770      	bx	lr
  40ec10:	2300      	movs	r3, #0
  40ec12:	461a      	mov	r2, r3
  40ec14:	4610      	mov	r0, r2
  40ec16:	4619      	mov	r1, r3
  40ec18:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40ec1c:	4770      	bx	lr
  40ec1e:	f1c6 0520 	rsb	r5, r6, #32
  40ec22:	fa22 f705 	lsr.w	r7, r2, r5
  40ec26:	fa03 f406 	lsl.w	r4, r3, r6
  40ec2a:	fa21 f305 	lsr.w	r3, r1, r5
  40ec2e:	fa01 fb06 	lsl.w	fp, r1, r6
  40ec32:	fa20 f505 	lsr.w	r5, r0, r5
  40ec36:	433c      	orrs	r4, r7
  40ec38:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40ec3c:	fbb3 fcf8 	udiv	ip, r3, r8
  40ec40:	fb08 331c 	mls	r3, r8, ip, r3
  40ec44:	fa1f f984 	uxth.w	r9, r4
  40ec48:	fb09 fa0c 	mul.w	sl, r9, ip
  40ec4c:	ea45 0b0b 	orr.w	fp, r5, fp
  40ec50:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40ec54:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40ec58:	459a      	cmp	sl, r3
  40ec5a:	fa02 f206 	lsl.w	r2, r2, r6
  40ec5e:	d904      	bls.n	40ec6a <__udivdi3+0x18e>
  40ec60:	191b      	adds	r3, r3, r4
  40ec62:	f10c 35ff 	add.w	r5, ip, #4294967295
  40ec66:	d36f      	bcc.n	40ed48 <__udivdi3+0x26c>
  40ec68:	46ac      	mov	ip, r5
  40ec6a:	ebca 0303 	rsb	r3, sl, r3
  40ec6e:	fbb3 f5f8 	udiv	r5, r3, r8
  40ec72:	fb08 3315 	mls	r3, r8, r5, r3
  40ec76:	fb09 f905 	mul.w	r9, r9, r5
  40ec7a:	fa1f fb8b 	uxth.w	fp, fp
  40ec7e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40ec82:	45b9      	cmp	r9, r7
  40ec84:	d904      	bls.n	40ec90 <__udivdi3+0x1b4>
  40ec86:	193f      	adds	r7, r7, r4
  40ec88:	f105 33ff 	add.w	r3, r5, #4294967295
  40ec8c:	d362      	bcc.n	40ed54 <__udivdi3+0x278>
  40ec8e:	461d      	mov	r5, r3
  40ec90:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40ec94:	fbac 2302 	umull	r2, r3, ip, r2
  40ec98:	ebc9 0707 	rsb	r7, r9, r7
  40ec9c:	429f      	cmp	r7, r3
  40ec9e:	f04f 0500 	mov.w	r5, #0
  40eca2:	d34a      	bcc.n	40ed3a <__udivdi3+0x25e>
  40eca4:	d046      	beq.n	40ed34 <__udivdi3+0x258>
  40eca6:	4662      	mov	r2, ip
  40eca8:	462b      	mov	r3, r5
  40ecaa:	e75d      	b.n	40eb68 <__udivdi3+0x8c>
  40ecac:	4094      	lsls	r4, r2
  40ecae:	f1c2 0920 	rsb	r9, r2, #32
  40ecb2:	fa21 fc09 	lsr.w	ip, r1, r9
  40ecb6:	4091      	lsls	r1, r2
  40ecb8:	fa20 f909 	lsr.w	r9, r0, r9
  40ecbc:	0c26      	lsrs	r6, r4, #16
  40ecbe:	fbbc f8f6 	udiv	r8, ip, r6
  40ecc2:	fb06 cc18 	mls	ip, r6, r8, ip
  40ecc6:	b2a7      	uxth	r7, r4
  40ecc8:	fb07 f308 	mul.w	r3, r7, r8
  40eccc:	ea49 0901 	orr.w	r9, r9, r1
  40ecd0:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40ecd4:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40ecd8:	4563      	cmp	r3, ip
  40ecda:	fa00 f502 	lsl.w	r5, r0, r2
  40ecde:	d909      	bls.n	40ecf4 <__udivdi3+0x218>
  40ece0:	eb1c 0c04 	adds.w	ip, ip, r4
  40ece4:	f108 32ff 	add.w	r2, r8, #4294967295
  40ece8:	d23b      	bcs.n	40ed62 <__udivdi3+0x286>
  40ecea:	4563      	cmp	r3, ip
  40ecec:	d939      	bls.n	40ed62 <__udivdi3+0x286>
  40ecee:	f1a8 0802 	sub.w	r8, r8, #2
  40ecf2:	44a4      	add	ip, r4
  40ecf4:	ebc3 0c0c 	rsb	ip, r3, ip
  40ecf8:	fbbc f3f6 	udiv	r3, ip, r6
  40ecfc:	fb06 c113 	mls	r1, r6, r3, ip
  40ed00:	fb07 f203 	mul.w	r2, r7, r3
  40ed04:	fa1f f989 	uxth.w	r9, r9
  40ed08:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40ed0c:	428a      	cmp	r2, r1
  40ed0e:	d907      	bls.n	40ed20 <__udivdi3+0x244>
  40ed10:	1909      	adds	r1, r1, r4
  40ed12:	f103 30ff 	add.w	r0, r3, #4294967295
  40ed16:	d222      	bcs.n	40ed5e <__udivdi3+0x282>
  40ed18:	428a      	cmp	r2, r1
  40ed1a:	d920      	bls.n	40ed5e <__udivdi3+0x282>
  40ed1c:	3b02      	subs	r3, #2
  40ed1e:	4421      	add	r1, r4
  40ed20:	1a89      	subs	r1, r1, r2
  40ed22:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40ed26:	e743      	b.n	40ebb0 <__udivdi3+0xd4>
  40ed28:	463a      	mov	r2, r7
  40ed2a:	e705      	b.n	40eb38 <__udivdi3+0x5c>
  40ed2c:	4633      	mov	r3, r6
  40ed2e:	e718      	b.n	40eb62 <__udivdi3+0x86>
  40ed30:	460a      	mov	r2, r1
  40ed32:	e766      	b.n	40ec02 <__udivdi3+0x126>
  40ed34:	40b0      	lsls	r0, r6
  40ed36:	4290      	cmp	r0, r2
  40ed38:	d2b5      	bcs.n	40eca6 <__udivdi3+0x1ca>
  40ed3a:	f10c 32ff 	add.w	r2, ip, #4294967295
  40ed3e:	2300      	movs	r3, #0
  40ed40:	e712      	b.n	40eb68 <__udivdi3+0x8c>
  40ed42:	4633      	mov	r3, r6
  40ed44:	4632      	mov	r2, r6
  40ed46:	e70f      	b.n	40eb68 <__udivdi3+0x8c>
  40ed48:	459a      	cmp	sl, r3
  40ed4a:	d98d      	bls.n	40ec68 <__udivdi3+0x18c>
  40ed4c:	f1ac 0c02 	sub.w	ip, ip, #2
  40ed50:	4423      	add	r3, r4
  40ed52:	e78a      	b.n	40ec6a <__udivdi3+0x18e>
  40ed54:	45b9      	cmp	r9, r7
  40ed56:	d99a      	bls.n	40ec8e <__udivdi3+0x1b2>
  40ed58:	3d02      	subs	r5, #2
  40ed5a:	4427      	add	r7, r4
  40ed5c:	e798      	b.n	40ec90 <__udivdi3+0x1b4>
  40ed5e:	4603      	mov	r3, r0
  40ed60:	e7de      	b.n	40ed20 <__udivdi3+0x244>
  40ed62:	4690      	mov	r8, r2
  40ed64:	e7c6      	b.n	40ecf4 <__udivdi3+0x218>
  40ed66:	3802      	subs	r0, #2
  40ed68:	4421      	add	r1, r4
  40ed6a:	e735      	b.n	40ebd8 <__udivdi3+0xfc>
  40ed6c:	0000000a 	.word	0x0000000a
  40ed70:	0001c200 	.word	0x0001c200
  40ed74:	000000c0 	.word	0x000000c0
  40ed78:	00000800 	.word	0x00000800
  40ed7c:	00000000 	.word	0x00000000

0040ed80 <null_dma_control>:
	...

0040ed88 <all_twi_definitions>:
  40ed88:	40018000 40018100 00000013 00000013     ...@...@........

0040ed98 <all_uart_definitions>:
  40ed98:	400e0600 400e0700 00000008 00000008     ...@...@........

0040eda8 <LED_DESCRIPTOR>:
  40eda8:	00000017 00000000 0000002e 00000000     ................
  40edb8:	00000019 00000000 00000000 00000001     ................

0040edc8 <p_uc_charset10x14>:
	...
  40ede4:	ccffccff 00000000 00000000 00000000     ................
  40edf4:	00f000f0 00000000 00f000f0 00000000     ................
  40ee04:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40ee14:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40ee24:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40ee34:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40ee44:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40ee54:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  40ee6c:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  40ee7c:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  40ee8c:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  40ee9c:	c0078003 600ce00e 00030003 00030003     .......`........
  40eeac:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  40eebc:	7000f800 00000000 00000000 00000000     ...p............
  40eecc:	00030003 00030003 00030003 00030003     ................
  40eedc:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40eef4:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40ef04:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40ef14:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40ef24:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40ef34:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40ef44:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40ef54:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40ef64:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40ef74:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40ef84:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40ef94:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40efa4:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40efb4:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40efc4:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  40efd4:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  40efe4:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  40eff4:	00000000 00030000 c00f8007 7038e01c     ..............8p
  40f004:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  40f014:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  40f024:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40f034:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40f044:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40f054:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40f064:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40f074:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40f084:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40f094:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40f0a4:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40f0b4:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40f0c4:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  40f0d4:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  40f0e4:	f033f873 fcfffcff 00030003 00030003     s.3.............
  40f0f4:	00030003 fcfffcff 00000000 0cc00cc0     ................
  40f104:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  40f114:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  40f124:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  40f134:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  40f144:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  40f154:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  40f164:	000e001c 80030007 e000c001 fcfffcff     ................
  40f174:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40f184:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  40f194:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  40f1a4:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  40f1b4:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  40f1c4:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  40f1d4:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  40f1e4:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  40f1f4:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  40f204:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  40f214:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  40f224:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  40f234:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  40f244:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  40f254:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  40f264:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  40f274:	00000000 00300030 000c000c 00030003     ....0.0.........
  40f284:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  40f294:	fcff0cc0 0000fcff 00000000 001c000c     ................
  40f2a4:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  40f2b4:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  40f2c4:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  40f2d4:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  40f2e4:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  40f2f4:	0c030c03 0c030c03 9c030c03 f000f801     ................
  40f304:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40f314:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  40f324:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  40f334:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  40f344:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  40f354:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  40f364:	f007f80f fcfffcff 00030003 00030003     ................
  40f374:	fc018003 0000fc00 00000000 00000000     ................
  40f384:	fc1bfc1b 00000000 00000000 30000000     ...............0
  40f394:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  40f3a4:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  40f3b4:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  40f3c4:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  40f3d4:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  40f3e4:	00070003 000c000e 000e000c fc03fc07     ................
  40f3f4:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40f404:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  40f414:	c00fc00c 00038007 80070003 c00cc00f     ................
  40f424:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  40f434:	00078003 000c000e 000e000c 00030007     ................
  40f444:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  40f454:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  40f464:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  40f474:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  40f484:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  40f494:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  40f4a4:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  40f4b4:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  40f4c4:	f001f801 00078003 000c000e 1c0c0c0c     ................
  40f4d4:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  40f4e4:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  40f4f4:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  40f504:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  40f514:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  40f524:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  40f534:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  40f544:	fcfffcff 454c4449 00000000 00000a0d     ....IDLE........
  40f554:	09097325 25096325 75250975 0d752509     %s..%c.%u.%u.%u.
  40f564:	0000000a 20726d54 00637653 656d6954     ....Tmr Svc.Time
  40f574:	554d4972 00000000 6f727245 4d492072     rIMU....Error IM
  40f584:	00002155 203d2058 332e3025 20590966     U!..X = %0.3f.Y 
  40f594:	3025203d 0966332e 203d205a 332e3025     = %0.3f.Z = %0.3
  40f5a4:	00000066 203d2058 332e3025 20590a66     f...X = %0.3f.Y 
  40f5b4:	3025203d 0a66332e 203d205a 332e3025     = %0.3f.Z = %0.3
  40f5c4:	00000066 20495754 74696e69 72724520     f...TWI init Err
  40f5d4:	0021726f 4c584441 696e6920 72452074     or!.ADXL init Er
  40f5e4:	21726f72 00000000 20475449 74696e69     ror!....ITG init
  40f5f4:	72724520 0021726f 00000000 00000000      Error!.........
  40f604:	0000000f 00000303 63617473 766f206b     ........stack ov
  40f614:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  40f624:	202d2d2d 626d754e 6f207265 61542066     --- Number of Ta
  40f634:	3a736b73 00752520 656d614e 74530909     sks: %u.Name..St
  40f644:	09657461 6f697250 74530972 096b6361     ate.Prior.Stack.
  40f654:	006d754e 736e6f43 20656c6f 0a214b4f     Num.Console OK!.
  40f664:	00000000 20554d49 65657246 534f5452     ....IMU FreeRTOS
  40f674:	00000000 696e6f4d 00726f74 6c696146     ....Monitor.Fail
  40f684:	74206465 7263206f 65746165 6e6f4d20     ed to create Mon
  40f694:	726f7469 73617420 000a0d6b 3064654c     itor task...Led0
  40f6a4:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40f6b4:	65746165 73657420 656c2074 61742064     eate test led ta
  40f6c4:	0a0d6b73 00000000 5f554d49 00000054     sk......IMU_T...
  40f6d4:	00000043                                C...

0040f6d8 <_global_impure_ptr>:
  40f6d8:	20000138                                8.. 

0040f6dc <zeroes.6763>:
  40f6dc:	30303030 30303030 30303030 30303030     0000000000000000
  40f6ec:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40f6fc:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40f70c:	00000000 33323130 37363534 62613938     ....0123456789ab
  40f71c:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40f72c:	00000030                                0...

0040f730 <blanks.6762>:
  40f730:	20202020 20202020 20202020 20202020                     

0040f740 <zeroes.6721>:
  40f740:	30303030 30303030 30303030 30303030     0000000000000000

0040f750 <blanks.6720>:
  40f750:	20202020 20202020 20202020 20202020                     
  40f760:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40f770:	49534f50 00000058 0000002e 00000000     POSIX...........

0040f780 <__mprec_tens>:
  40f780:	00000000 3ff00000 00000000 40240000     .......?......$@
  40f790:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40f7a0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40f7b0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40f7c0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40f7d0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40f7e0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40f7f0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40f800:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40f810:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40f820:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40f830:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40f840:	79d99db4 44ea7843                       ...yCx.D

0040f848 <__mprec_bigtens>:
  40f848:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40f858:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40f868:	7f73bf3c 75154fdd                       <.s..O.u

0040f870 <p05.5269>:
  40f870:	00000005 00000019 0000007d              ........}...

0040f87c <blanks.6777>:
  40f87c:	20202020 20202020 20202020 20202020                     

0040f88c <zeroes.6778>:
  40f88c:	30303030 30303030 30303030 30303030     0000000000000000

0040f89c <_init>:
  40f89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f89e:	bf00      	nop
  40f8a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40f8a2:	bc08      	pop	{r3}
  40f8a4:	469e      	mov	lr, r3
  40f8a6:	4770      	bx	lr

0040f8a8 <__init_array_start>:
  40f8a8:	0040a111 	.word	0x0040a111

0040f8ac <__frame_dummy_init_array_entry>:
  40f8ac:	004000e9                                ..@.

0040f8b0 <_fini>:
  40f8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f8b2:	bf00      	nop
  40f8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40f8b6:	bc08      	pop	{r3}
  40f8b8:	469e      	mov	lr, r3
  40f8ba:	4770      	bx	lr

0040f8bc <__fini_array_start>:
  40f8bc:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000124 	.word	0x20000124
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <SystemCoreClock>:
20000124:	003d0900                                ..=.

20000128 <uxCriticalNesting>:
20000128:	aaaaaaaa                                ....

2000012c <xFreeBytesRemaining>:
2000012c:	000029a8                                .)..

20000130 <xNextTaskUnblockTime>:
20000130:	ffffffff 00000000                       ........

20000138 <impure_data>:
20000138:	00000000 20000424 2000048c 200004f4     ....$.. ... ... 
	...
2000016c:	0040f6d4 00000000 00000000 00000000     ..@.............
	...
200001e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001f0:	0005deec 0000000b 00000000 00000000     ................
	...

20000560 <_impure_ptr>:
20000560:	20000138                                8.. 

20000564 <lconv>:
20000564:	0040f778 0040f70c 0040f70c 0040f70c     x.@...@...@...@.
20000574:	0040f70c 0040f70c 0040f70c 0040f70c     ..@...@...@...@.
20000584:	0040f70c 0040f70c ffffffff ffffffff     ..@...@.........
20000594:	ffffffff 0000ffff                       ........

2000059c <lc_ctype_charset>:
2000059c:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005bc <__mb_cur_max>:
200005bc:	00000001                                ....

200005c0 <__malloc_av_>:
	...
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 

200009c8 <__malloc_trim_threshold>:
200009c8:	00020000                                ....

200009cc <__malloc_sbrk_base>:
200009cc:	ffffffff                                ....

200009d0 <__wctomb>:
200009d0:	0040e3b1                                ..@.
