-- -------------------------------------------------------------
-- 
-- File Name: /home/ts/Dokumente/ultrazohm_testbench/ultrazohm_test/ultrazohm_sw/ip_cores/InterlockDeadtime2L/hdlsrc/uz_interlockDeadtime2L/uz_interlockDeadtime2L_dut.vhd
-- Created: 2021-04-22 14:35:13
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_interlockDeadtime2L_dut
-- Source Path: uz_interlockDeadtime2L/uz_interlockDeadtime2L_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_interlockDeadtime2L_dut IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        S0                                :   IN    std_logic;  -- ufix1
        S1                                :   IN    std_logic;  -- ufix1
        S2                                :   IN    std_logic;  -- ufix1
        S3                                :   IN    std_logic;  -- ufix1
        S4                                :   IN    std_logic;  -- ufix1
        S5                                :   IN    std_logic;  -- ufix1
        axi_DelayCycles                   :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
        axi_EnableOutput                  :   IN    std_logic;  -- ufix1
        axi_InverseBotSwitch              :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;  -- ufix1
        s0_out                            :   OUT   std_logic;  -- ufix1
        s1_out                            :   OUT   std_logic;  -- ufix1
        s2_out                            :   OUT   std_logic;  -- ufix1
        s3_out                            :   OUT   std_logic;  -- ufix1
        s4_out                            :   OUT   std_logic;  -- ufix1
        s5_out                            :   OUT   std_logic;  -- ufix1
        axi_fb_enable                     :   OUT   std_logic;  -- ufix1
        axi_fb_DelayCycles                :   OUT   std_logic_vector(9 DOWNTO 0);  -- ufix10
        axi_fb_InverseBotSwitch           :   OUT   std_logic;  -- ufix1
        enableFB                          :   OUT   std_logic  -- ufix1
        );
END uz_interlockDeadtime2L_dut;


ARCHITECTURE rtl OF uz_interlockDeadtime2L_dut IS

  -- Component Declarations
  COMPONENT uz_interlockDeadtime2L_src_uz_interlockDeadtime2L
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          S0                              :   IN    std_logic;  -- ufix1
          S1                              :   IN    std_logic;  -- ufix1
          S2                              :   IN    std_logic;  -- ufix1
          S3                              :   IN    std_logic;  -- ufix1
          S4                              :   IN    std_logic;  -- ufix1
          S5                              :   IN    std_logic;  -- ufix1
          axi_DelayCycles                 :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
          axi_EnableOutput                :   IN    std_logic;  -- ufix1
          axi_InverseBotSwitch            :   IN    std_logic;  -- ufix1
          ce_out                          :   OUT   std_logic;  -- ufix1
          s0_out                          :   OUT   std_logic;  -- ufix1
          s1_out                          :   OUT   std_logic;  -- ufix1
          s2_out                          :   OUT   std_logic;  -- ufix1
          s3_out                          :   OUT   std_logic;  -- ufix1
          s4_out                          :   OUT   std_logic;  -- ufix1
          s5_out                          :   OUT   std_logic;  -- ufix1
          axi_fb_enable                   :   OUT   std_logic;  -- ufix1
          axi_fb_DelayCycles              :   OUT   std_logic_vector(9 DOWNTO 0);  -- ufix10
          axi_fb_InverseBotSwitch         :   OUT   std_logic;  -- ufix1
          enableFB                        :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_interlockDeadtime2L_src_uz_interlockDeadtime2L
    USE ENTITY work.uz_interlockDeadtime2L_src_uz_interlockDeadtime2L(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL S0_sig                           : std_logic;  -- ufix1
  SIGNAL S1_sig                           : std_logic;  -- ufix1
  SIGNAL S2_sig                           : std_logic;  -- ufix1
  SIGNAL S3_sig                           : std_logic;  -- ufix1
  SIGNAL S4_sig                           : std_logic;  -- ufix1
  SIGNAL S5_sig                           : std_logic;  -- ufix1
  SIGNAL axi_EnableOutput_sig             : std_logic;  -- ufix1
  SIGNAL axi_InverseBotSwitch_sig         : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL s0_out_sig                       : std_logic;  -- ufix1
  SIGNAL s1_out_sig                       : std_logic;  -- ufix1
  SIGNAL s2_out_sig                       : std_logic;  -- ufix1
  SIGNAL s3_out_sig                       : std_logic;  -- ufix1
  SIGNAL s4_out_sig                       : std_logic;  -- ufix1
  SIGNAL s5_out_sig                       : std_logic;  -- ufix1
  SIGNAL axi_fb_enable_sig                : std_logic;  -- ufix1
  SIGNAL axi_fb_DelayCycles_sig           : std_logic_vector(9 DOWNTO 0);  -- ufix10
  SIGNAL axi_fb_InverseBotSwitch_sig      : std_logic;  -- ufix1
  SIGNAL enableFB_sig                     : std_logic;  -- ufix1

BEGIN
  u_uz_interlockDeadtime2L_src_uz_interlockDeadtime2L : uz_interlockDeadtime2L_src_uz_interlockDeadtime2L
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset_x => reset_x,
              S0 => S0_sig,  -- ufix1
              S1 => S1_sig,  -- ufix1
              S2 => S2_sig,  -- ufix1
              S3 => S3_sig,  -- ufix1
              S4 => S4_sig,  -- ufix1
              S5 => S5_sig,  -- ufix1
              axi_DelayCycles => axi_DelayCycles,  -- ufix10
              axi_EnableOutput => axi_EnableOutput_sig,  -- ufix1
              axi_InverseBotSwitch => axi_InverseBotSwitch_sig,  -- ufix1
              ce_out => ce_out_sig,  -- ufix1
              s0_out => s0_out_sig,  -- ufix1
              s1_out => s1_out_sig,  -- ufix1
              s2_out => s2_out_sig,  -- ufix1
              s3_out => s3_out_sig,  -- ufix1
              s4_out => s4_out_sig,  -- ufix1
              s5_out => s5_out_sig,  -- ufix1
              axi_fb_enable => axi_fb_enable_sig,  -- ufix1
              axi_fb_DelayCycles => axi_fb_DelayCycles_sig,  -- ufix10
              axi_fb_InverseBotSwitch => axi_fb_InverseBotSwitch_sig,  -- ufix1
              enableFB => enableFB_sig  -- ufix1
              );

  S0_sig <= S0;

  S1_sig <= S1;

  S2_sig <= S2;

  S3_sig <= S3;

  S4_sig <= S4;

  S5_sig <= S5;

  axi_EnableOutput_sig <= axi_EnableOutput;

  axi_InverseBotSwitch_sig <= axi_InverseBotSwitch;

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  s0_out <= s0_out_sig;

  s1_out <= s1_out_sig;

  s2_out <= s2_out_sig;

  s3_out <= s3_out_sig;

  s4_out <= s4_out_sig;

  s5_out <= s5_out_sig;

  axi_fb_enable <= axi_fb_enable_sig;

  axi_fb_DelayCycles <= axi_fb_DelayCycles_sig;

  axi_fb_InverseBotSwitch <= axi_fb_InverseBotSwitch_sig;

  enableFB <= enableFB_sig;

END rtl;

