
bluepill_usb_cdc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080cc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  080081dc  080081dc  000091dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008284  08008284  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008284  08008284  0000a060  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008284  08008284  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008284  08008284  00009284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008288  08008288  00009288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800828c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009d8  20000060  080082ec  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a38  080082ec  0000aa38  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014001  00000000  00000000  0000a089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003612  00000000  00000000  0001e08a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  000216a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dd0  00000000  00000000  000228a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a275  00000000  00000000  00023670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017f21  00000000  00000000  0003d8e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094ee4  00000000  00000000  00055806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea6ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e98  00000000  00000000  000ea730  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000ef5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000060 	.word	0x20000060
 800012c:	00000000 	.word	0x00000000
 8000130:	080081c4 	.word	0x080081c4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000064 	.word	0x20000064
 800014c:	080081c4 	.word	0x080081c4

08000150 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000150:	b580      	push	{r7, lr}
 8000152:	b084      	sub	sp, #16
 8000154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000156:	1d3b      	adds	r3, r7, #4
 8000158:	2200      	movs	r2, #0
 800015a:	601a      	str	r2, [r3, #0]
 800015c:	605a      	str	r2, [r3, #4]
 800015e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000160:	4b18      	ldr	r3, [pc, #96]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000162:	4a19      	ldr	r2, [pc, #100]	@ (80001c8 <MX_ADC1_Init+0x78>)
 8000164:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000166:	4b17      	ldr	r3, [pc, #92]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000168:	2200      	movs	r2, #0
 800016a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800016c:	4b15      	ldr	r3, [pc, #84]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800016e:	2201      	movs	r2, #1
 8000170:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000172:	4b14      	ldr	r3, [pc, #80]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000174:	2200      	movs	r2, #0
 8000176:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000178:	4b12      	ldr	r3, [pc, #72]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800017a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000180:	4b10      	ldr	r3, [pc, #64]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000182:	2200      	movs	r2, #0
 8000184:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000186:	4b0f      	ldr	r3, [pc, #60]	@ (80001c4 <MX_ADC1_Init+0x74>)
 8000188:	2201      	movs	r2, #1
 800018a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018c:	480d      	ldr	r0, [pc, #52]	@ (80001c4 <MX_ADC1_Init+0x74>)
 800018e:	f000 fbe9 	bl	8000964 <HAL_ADC_Init>
 8000192:	4603      	mov	r3, r0
 8000194:	2b00      	cmp	r3, #0
 8000196:	d001      	beq.n	800019c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000198:	f000 fa15 	bl	80005c6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800019c:	2303      	movs	r3, #3
 800019e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80001a0:	2301      	movs	r3, #1
 80001a2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a4:	2300      	movs	r3, #0
 80001a6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a8:	1d3b      	adds	r3, r7, #4
 80001aa:	4619      	mov	r1, r3
 80001ac:	4805      	ldr	r0, [pc, #20]	@ (80001c4 <MX_ADC1_Init+0x74>)
 80001ae:	f000 fe9d 	bl	8000eec <HAL_ADC_ConfigChannel>
 80001b2:	4603      	mov	r3, r0
 80001b4:	2b00      	cmp	r3, #0
 80001b6:	d001      	beq.n	80001bc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b8:	f000 fa05 	bl	80005c6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001bc:	bf00      	nop
 80001be:	3710      	adds	r7, #16
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bd80      	pop	{r7, pc}
 80001c4:	2000007c 	.word	0x2000007c
 80001c8:	40012400 	.word	0x40012400

080001cc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b088      	sub	sp, #32
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d4:	f107 0310 	add.w	r3, r7, #16
 80001d8:	2200      	movs	r2, #0
 80001da:	601a      	str	r2, [r3, #0]
 80001dc:	605a      	str	r2, [r3, #4]
 80001de:	609a      	str	r2, [r3, #8]
 80001e0:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001e2:	687b      	ldr	r3, [r7, #4]
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4a14      	ldr	r2, [pc, #80]	@ (8000238 <HAL_ADC_MspInit+0x6c>)
 80001e8:	4293      	cmp	r3, r2
 80001ea:	d121      	bne.n	8000230 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001ec:	4b13      	ldr	r3, [pc, #76]	@ (800023c <HAL_ADC_MspInit+0x70>)
 80001ee:	699b      	ldr	r3, [r3, #24]
 80001f0:	4a12      	ldr	r2, [pc, #72]	@ (800023c <HAL_ADC_MspInit+0x70>)
 80001f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f6:	6193      	str	r3, [r2, #24]
 80001f8:	4b10      	ldr	r3, [pc, #64]	@ (800023c <HAL_ADC_MspInit+0x70>)
 80001fa:	699b      	ldr	r3, [r3, #24]
 80001fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000200:	60fb      	str	r3, [r7, #12]
 8000202:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000204:	4b0d      	ldr	r3, [pc, #52]	@ (800023c <HAL_ADC_MspInit+0x70>)
 8000206:	699b      	ldr	r3, [r3, #24]
 8000208:	4a0c      	ldr	r2, [pc, #48]	@ (800023c <HAL_ADC_MspInit+0x70>)
 800020a:	f043 0304 	orr.w	r3, r3, #4
 800020e:	6193      	str	r3, [r2, #24]
 8000210:	4b0a      	ldr	r3, [pc, #40]	@ (800023c <HAL_ADC_MspInit+0x70>)
 8000212:	699b      	ldr	r3, [r3, #24]
 8000214:	f003 0304 	and.w	r3, r3, #4
 8000218:	60bb      	str	r3, [r7, #8]
 800021a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800021c:	2308      	movs	r3, #8
 800021e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000220:	2303      	movs	r3, #3
 8000222:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000224:	f107 0310 	add.w	r3, r7, #16
 8000228:	4619      	mov	r1, r3
 800022a:	4805      	ldr	r0, [pc, #20]	@ (8000240 <HAL_ADC_MspInit+0x74>)
 800022c:	f001 f8d6 	bl	80013dc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000230:	bf00      	nop
 8000232:	3720      	adds	r7, #32
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}
 8000238:	40012400 	.word	0x40012400
 800023c:	40021000 	.word	0x40021000
 8000240:	40010800 	.word	0x40010800

08000244 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	b088      	sub	sp, #32
 8000248:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800024a:	f107 0310 	add.w	r3, r7, #16
 800024e:	2200      	movs	r2, #0
 8000250:	601a      	str	r2, [r3, #0]
 8000252:	605a      	str	r2, [r3, #4]
 8000254:	609a      	str	r2, [r3, #8]
 8000256:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000258:	4b44      	ldr	r3, [pc, #272]	@ (800036c <MX_GPIO_Init+0x128>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	4a43      	ldr	r2, [pc, #268]	@ (800036c <MX_GPIO_Init+0x128>)
 800025e:	f043 0310 	orr.w	r3, r3, #16
 8000262:	6193      	str	r3, [r2, #24]
 8000264:	4b41      	ldr	r3, [pc, #260]	@ (800036c <MX_GPIO_Init+0x128>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	f003 0310 	and.w	r3, r3, #16
 800026c:	60fb      	str	r3, [r7, #12]
 800026e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000270:	4b3e      	ldr	r3, [pc, #248]	@ (800036c <MX_GPIO_Init+0x128>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	4a3d      	ldr	r2, [pc, #244]	@ (800036c <MX_GPIO_Init+0x128>)
 8000276:	f043 0320 	orr.w	r3, r3, #32
 800027a:	6193      	str	r3, [r2, #24]
 800027c:	4b3b      	ldr	r3, [pc, #236]	@ (800036c <MX_GPIO_Init+0x128>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	f003 0320 	and.w	r3, r3, #32
 8000284:	60bb      	str	r3, [r7, #8]
 8000286:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000288:	4b38      	ldr	r3, [pc, #224]	@ (800036c <MX_GPIO_Init+0x128>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	4a37      	ldr	r2, [pc, #220]	@ (800036c <MX_GPIO_Init+0x128>)
 800028e:	f043 0304 	orr.w	r3, r3, #4
 8000292:	6193      	str	r3, [r2, #24]
 8000294:	4b35      	ldr	r3, [pc, #212]	@ (800036c <MX_GPIO_Init+0x128>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	f003 0304 	and.w	r3, r3, #4
 800029c:	607b      	str	r3, [r7, #4]
 800029e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a0:	4b32      	ldr	r3, [pc, #200]	@ (800036c <MX_GPIO_Init+0x128>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a31      	ldr	r2, [pc, #196]	@ (800036c <MX_GPIO_Init+0x128>)
 80002a6:	f043 0308 	orr.w	r3, r3, #8
 80002aa:	6193      	str	r3, [r2, #24]
 80002ac:	4b2f      	ldr	r3, [pc, #188]	@ (800036c <MX_GPIO_Init+0x128>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	f003 0308 	and.w	r3, r3, #8
 80002b4:	603b      	str	r3, [r7, #0]
 80002b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ONBOARD_GPIO_Port, LED_ONBOARD_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002be:	482c      	ldr	r0, [pc, #176]	@ (8000370 <MX_GPIO_Init+0x12c>)
 80002c0:	f001 fa10 	bl	80016e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2110      	movs	r1, #16
 80002c8:	482a      	ldr	r0, [pc, #168]	@ (8000374 <MX_GPIO_Init+0x130>)
 80002ca:	f001 fa0b 	bl	80016e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_VOTE3_Pin|LED_VOTE1_Pin|LED_VOTE2_Pin, GPIO_PIN_RESET);
 80002ce:	2200      	movs	r2, #0
 80002d0:	f240 4103 	movw	r1, #1027	@ 0x403
 80002d4:	4828      	ldr	r0, [pc, #160]	@ (8000378 <MX_GPIO_Init+0x134>)
 80002d6:	f001 fa05 	bl	80016e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ONBOARD_Pin */
  GPIO_InitStruct.Pin = LED_ONBOARD_Pin;
 80002da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80002de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002e0:	2301      	movs	r3, #1
 80002e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002e4:	2300      	movs	r3, #0
 80002e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002e8:	2302      	movs	r3, #2
 80002ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_ONBOARD_GPIO_Port, &GPIO_InitStruct);
 80002ec:	f107 0310 	add.w	r3, r7, #16
 80002f0:	4619      	mov	r1, r3
 80002f2:	481f      	ldr	r0, [pc, #124]	@ (8000370 <MX_GPIO_Init+0x12c>)
 80002f4:	f001 f872 	bl	80013dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80002f8:	2301      	movs	r3, #1
 80002fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80002fc:	2300      	movs	r3, #0
 80002fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000300:	2300      	movs	r3, #0
 8000302:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000304:	f107 0310 	add.w	r3, r7, #16
 8000308:	4619      	mov	r1, r3
 800030a:	481a      	ldr	r0, [pc, #104]	@ (8000374 <MX_GPIO_Init+0x130>)
 800030c:	f001 f866 	bl	80013dc <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_2_Pin BTN_3_Pin */
  GPIO_InitStruct.Pin = BTN_2_Pin|BTN_3_Pin;
 8000310:	2306      	movs	r3, #6
 8000312:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000314:	2300      	movs	r3, #0
 8000316:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000318:	2301      	movs	r3, #1
 800031a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800031c:	f107 0310 	add.w	r3, r7, #16
 8000320:	4619      	mov	r1, r3
 8000322:	4814      	ldr	r0, [pc, #80]	@ (8000374 <MX_GPIO_Init+0x130>)
 8000324:	f001 f85a 	bl	80013dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000328:	2310      	movs	r3, #16
 800032a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800032c:	2301      	movs	r3, #1
 800032e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000330:	2300      	movs	r3, #0
 8000332:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000334:	2302      	movs	r3, #2
 8000336:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000338:	f107 0310 	add.w	r3, r7, #16
 800033c:	4619      	mov	r1, r3
 800033e:	480d      	ldr	r0, [pc, #52]	@ (8000374 <MX_GPIO_Init+0x130>)
 8000340:	f001 f84c 	bl	80013dc <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_VOTE3_Pin LED_VOTE1_Pin LED_VOTE2_Pin */
  GPIO_InitStruct.Pin = LED_VOTE3_Pin|LED_VOTE1_Pin|LED_VOTE2_Pin;
 8000344:	f240 4303 	movw	r3, #1027	@ 0x403
 8000348:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800034a:	2301      	movs	r3, #1
 800034c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800034e:	2300      	movs	r3, #0
 8000350:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000352:	2302      	movs	r3, #2
 8000354:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000356:	f107 0310 	add.w	r3, r7, #16
 800035a:	4619      	mov	r1, r3
 800035c:	4806      	ldr	r0, [pc, #24]	@ (8000378 <MX_GPIO_Init+0x134>)
 800035e:	f001 f83d 	bl	80013dc <HAL_GPIO_Init>

}
 8000362:	bf00      	nop
 8000364:	3720      	adds	r7, #32
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000
 8000370:	40011000 	.word	0x40011000
 8000374:	40010800 	.word	0x40010800
 8000378:	40010c00 	.word	0x40010c00

0800037c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000380:	4b12      	ldr	r3, [pc, #72]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000382:	4a13      	ldr	r2, [pc, #76]	@ (80003d0 <MX_I2C1_Init+0x54>)
 8000384:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000386:	4b11      	ldr	r3, [pc, #68]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000388:	4a12      	ldr	r2, [pc, #72]	@ (80003d4 <MX_I2C1_Init+0x58>)
 800038a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800038c:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <MX_I2C1_Init+0x50>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000392:	4b0e      	ldr	r3, [pc, #56]	@ (80003cc <MX_I2C1_Init+0x50>)
 8000394:	2200      	movs	r2, #0
 8000396:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000398:	4b0c      	ldr	r3, [pc, #48]	@ (80003cc <MX_I2C1_Init+0x50>)
 800039a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800039e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003a0:	4b0a      	ldr	r3, [pc, #40]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003ac:	4b07      	ldr	r3, [pc, #28]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003ae:	2200      	movs	r2, #0
 80003b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003b2:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003b4:	2200      	movs	r2, #0
 80003b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003b8:	4804      	ldr	r0, [pc, #16]	@ (80003cc <MX_I2C1_Init+0x50>)
 80003ba:	f001 f9c5 	bl	8001748 <HAL_I2C_Init>
 80003be:	4603      	mov	r3, r0
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d001      	beq.n	80003c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80003c4:	f000 f8ff 	bl	80005c6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003c8:	bf00      	nop
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	200000ac 	.word	0x200000ac
 80003d0:	40005400 	.word	0x40005400
 80003d4:	000186a0 	.word	0x000186a0

080003d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	b088      	sub	sp, #32
 80003dc:	af00      	add	r7, sp, #0
 80003de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e0:	f107 0310 	add.w	r3, r7, #16
 80003e4:	2200      	movs	r2, #0
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	605a      	str	r2, [r3, #4]
 80003ea:	609a      	str	r2, [r3, #8]
 80003ec:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80003ee:	687b      	ldr	r3, [r7, #4]
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a15      	ldr	r2, [pc, #84]	@ (8000448 <HAL_I2C_MspInit+0x70>)
 80003f4:	4293      	cmp	r3, r2
 80003f6:	d123      	bne.n	8000440 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f8:	4b14      	ldr	r3, [pc, #80]	@ (800044c <HAL_I2C_MspInit+0x74>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a13      	ldr	r2, [pc, #76]	@ (800044c <HAL_I2C_MspInit+0x74>)
 80003fe:	f043 0308 	orr.w	r3, r3, #8
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b11      	ldr	r3, [pc, #68]	@ (800044c <HAL_I2C_MspInit+0x74>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0308 	and.w	r3, r3, #8
 800040c:	60fb      	str	r3, [r7, #12]
 800040e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000410:	23c0      	movs	r3, #192	@ 0xc0
 8000412:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000414:	2312      	movs	r3, #18
 8000416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000418:	2303      	movs	r3, #3
 800041a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800041c:	f107 0310 	add.w	r3, r7, #16
 8000420:	4619      	mov	r1, r3
 8000422:	480b      	ldr	r0, [pc, #44]	@ (8000450 <HAL_I2C_MspInit+0x78>)
 8000424:	f000 ffda 	bl	80013dc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000428:	4b08      	ldr	r3, [pc, #32]	@ (800044c <HAL_I2C_MspInit+0x74>)
 800042a:	69db      	ldr	r3, [r3, #28]
 800042c:	4a07      	ldr	r2, [pc, #28]	@ (800044c <HAL_I2C_MspInit+0x74>)
 800042e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000432:	61d3      	str	r3, [r2, #28]
 8000434:	4b05      	ldr	r3, [pc, #20]	@ (800044c <HAL_I2C_MspInit+0x74>)
 8000436:	69db      	ldr	r3, [r3, #28]
 8000438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800043c:	60bb      	str	r3, [r7, #8]
 800043e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000440:	bf00      	nop
 8000442:	3720      	adds	r7, #32
 8000444:	46bd      	mov	sp, r7
 8000446:	bd80      	pop	{r7, pc}
 8000448:	40005400 	.word	0x40005400
 800044c:	40021000 	.word	0x40021000
 8000450:	40010c00 	.word	0x40010c00

08000454 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/
  HAL_Init();
 800045a:	f000 f9fd 	bl	8000858 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800045e:	f000 f871 	bl	8000544 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000462:	f7ff feef 	bl	8000244 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000466:	f7ff ff89 	bl	800037c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800046a:	f000 f959 	bl	8000720 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800046e:	f7ff fe6f 	bl	8000150 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  // ========================================
  // ★★★ TEST LED ONBOARD PC13 ★★★
  // ========================================
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); // LED ON
 8000472:	2200      	movs	r2, #0
 8000474:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000478:	482a      	ldr	r0, [pc, #168]	@ (8000524 <main+0xd0>)
 800047a:	f001 f933 	bl	80016e4 <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 800047e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000482:	f000 fa4b 	bl	800091c <HAL_Delay>

  for(int i = 0; i < 10; i++) {
 8000486:	2300      	movs	r3, #0
 8000488:	607b      	str	r3, [r7, #4]
 800048a:	e00a      	b.n	80004a2 <main+0x4e>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800048c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000490:	4824      	ldr	r0, [pc, #144]	@ (8000524 <main+0xd0>)
 8000492:	f001 f93f 	bl	8001714 <HAL_GPIO_TogglePin>
    HAL_Delay(200);
 8000496:	20c8      	movs	r0, #200	@ 0xc8
 8000498:	f000 fa40 	bl	800091c <HAL_Delay>
  for(int i = 0; i < 10; i++) {
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	3301      	adds	r3, #1
 80004a0:	607b      	str	r3, [r7, #4]
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	2b09      	cmp	r3, #9
 80004a6:	ddf1      	ble.n	800048c <main+0x38>
  }

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET); // LED OFF
 80004a8:	2201      	movs	r2, #1
 80004aa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80004ae:	481d      	ldr	r0, [pc, #116]	@ (8000524 <main+0xd0>)
 80004b0:	f001 f918 	bl	80016e4 <HAL_GPIO_WritePin>

  // TEST UART
  HAL_UART_Transmit(&huart1,
 80004b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004b8:	2220      	movs	r2, #32
 80004ba:	491b      	ldr	r1, [pc, #108]	@ (8000528 <main+0xd4>)
 80004bc:	481b      	ldr	r0, [pc, #108]	@ (800052c <main+0xd8>)
 80004be:	f003 fb41 	bl	8003b44 <HAL_UART_Transmit>
      (uint8_t*)"=== UART + ADC TEST START ===\r\n",
      32,
      1000);

  HAL_Delay(1000);
 80004c2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80004c6:	f000 fa29 	bl	800091c <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // ADC Polling + UART Transmit
    if (HAL_ADC_Start(&hadc1) == HAL_OK)
 80004ca:	4819      	ldr	r0, [pc, #100]	@ (8000530 <main+0xdc>)
 80004cc:	f000 fb22 	bl	8000b14 <HAL_ADC_Start>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d121      	bne.n	800051a <main+0xc6>
    {
      if (HAL_ADC_PollForConversion(&hadc1, Timeout) == HAL_OK)
 80004d6:	4b17      	ldr	r3, [pc, #92]	@ (8000534 <main+0xe0>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	4619      	mov	r1, r3
 80004dc:	4814      	ldr	r0, [pc, #80]	@ (8000530 <main+0xdc>)
 80004de:	f000 fbf3 	bl	8000cc8 <HAL_ADC_PollForConversion>
 80004e2:	4603      	mov	r3, r0
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d115      	bne.n	8000514 <main+0xc0>
      {
        LDR_raw = HAL_ADC_GetValue(&hadc1);
 80004e8:	4811      	ldr	r0, [pc, #68]	@ (8000530 <main+0xdc>)
 80004ea:	f000 fcf3 	bl	8000ed4 <HAL_ADC_GetValue>
 80004ee:	4603      	mov	r3, r0
 80004f0:	4a11      	ldr	r2, [pc, #68]	@ (8000538 <main+0xe4>)
 80004f2:	6013      	str	r3, [r2, #0]

        int len = sprintf(msg, "LDR raw data: %lu\r\n", LDR_raw);
 80004f4:	4b10      	ldr	r3, [pc, #64]	@ (8000538 <main+0xe4>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	461a      	mov	r2, r3
 80004fa:	4910      	ldr	r1, [pc, #64]	@ (800053c <main+0xe8>)
 80004fc:	4810      	ldr	r0, [pc, #64]	@ (8000540 <main+0xec>)
 80004fe:	f007 f9b1 	bl	8007864 <siprintf>
 8000502:	6038      	str	r0, [r7, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, len, 1000);
 8000504:	683b      	ldr	r3, [r7, #0]
 8000506:	b29a      	uxth	r2, r3
 8000508:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800050c:	490c      	ldr	r1, [pc, #48]	@ (8000540 <main+0xec>)
 800050e:	4807      	ldr	r0, [pc, #28]	@ (800052c <main+0xd8>)
 8000510:	f003 fb18 	bl	8003b44 <HAL_UART_Transmit>
      }
      HAL_ADC_Stop(&hadc1);
 8000514:	4806      	ldr	r0, [pc, #24]	@ (8000530 <main+0xdc>)
 8000516:	f000 fbab 	bl	8000c70 <HAL_ADC_Stop>
    }

    HAL_Delay(1000); // 1 secunda
 800051a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800051e:	f000 f9fd 	bl	800091c <HAL_Delay>
    if (HAL_ADC_Start(&hadc1) == HAL_OK)
 8000522:	e7d2      	b.n	80004ca <main+0x76>
 8000524:	40011000 	.word	0x40011000
 8000528:	080081dc 	.word	0x080081dc
 800052c:	2000013c 	.word	0x2000013c
 8000530:	2000007c 	.word	0x2000007c
 8000534:	20000000 	.word	0x20000000
 8000538:	20000134 	.word	0x20000134
 800053c:	080081fc 	.word	0x080081fc
 8000540:	20000100 	.word	0x20000100

08000544 <SystemClock_Config>:
  * @brief System Clock Configuration
  *        SAFE pentru STM32 Blue Pill FAKE (fara cristal)
  * @retval None
  */
void SystemClock_Config(void)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b090      	sub	sp, #64	@ 0x40
 8000548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054a:	f107 0318 	add.w	r3, r7, #24
 800054e:	2228      	movs	r2, #40	@ 0x28
 8000550:	2100      	movs	r1, #0
 8000552:	4618      	mov	r0, r3
 8000554:	f007 f9a8 	bl	80078a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000558:	1d3b      	adds	r3, r7, #4
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
 8000564:	611a      	str	r2, [r3, #16]

  // ===============================
  // ★ CLOCK INTERN – HSI ★
  // ===============================
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000566:	2302      	movs	r3, #2
 8000568:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800056a:	2301      	movs	r3, #1
 800056c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800056e:	2310      	movs	r3, #16
 8000570:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000572:	2302      	movs	r3, #2
 8000574:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000576:	2300      	movs	r3, #0
 8000578:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16; // 64 MHz
 800057a:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 800057e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000580:	f107 0318 	add.w	r3, r7, #24
 8000584:	4618      	mov	r0, r3
 8000586:	f002 fdc7 	bl	8003118 <HAL_RCC_OscConfig>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d001      	beq.n	8000594 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000590:	f000 f819 	bl	80005c6 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType =
 8000594:	230f      	movs	r3, #15
 8000596:	607b      	str	r3, [r7, #4]
      RCC_CLOCKTYPE_HCLK |
      RCC_CLOCKTYPE_SYSCLK |
      RCC_CLOCKTYPE_PCLK1 |
      RCC_CLOCKTYPE_PCLK2;

  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000598:	2302      	movs	r3, #2
 800059a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059c:	2300      	movs	r3, #0
 800059e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80005a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a6:	2300      	movs	r3, #0
 80005a8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2102      	movs	r1, #2
 80005ae:	4618      	mov	r0, r3
 80005b0:	f003 f834 	bl	800361c <HAL_RCC_ClockConfig>
 80005b4:	4603      	mov	r3, r0
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d001      	beq.n	80005be <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80005ba:	f000 f804 	bl	80005c6 <Error_Handler>
  }
}
 80005be:	bf00      	nop
 80005c0:	3740      	adds	r7, #64	@ 0x40
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}

080005c6 <Error_Handler>:
/**
  * @brief  Error Handler
  * @retval None
  */
void Error_Handler(void)
{
 80005c6:	b480      	push	{r7}
 80005c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005ca:	b672      	cpsid	i
}
 80005cc:	bf00      	nop
  __disable_irq();
  while (1)
 80005ce:	bf00      	nop
 80005d0:	e7fd      	b.n	80005ce <Error_Handler+0x8>
	...

080005d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b084      	sub	sp, #16
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80005da:	4b18      	ldr	r3, [pc, #96]	@ (800063c <HAL_MspInit+0x68>)
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	4a17      	ldr	r2, [pc, #92]	@ (800063c <HAL_MspInit+0x68>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6193      	str	r3, [r2, #24]
 80005e6:	4b15      	ldr	r3, [pc, #84]	@ (800063c <HAL_MspInit+0x68>)
 80005e8:	699b      	ldr	r3, [r3, #24]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	60bb      	str	r3, [r7, #8]
 80005f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f2:	4b12      	ldr	r3, [pc, #72]	@ (800063c <HAL_MspInit+0x68>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	4a11      	ldr	r2, [pc, #68]	@ (800063c <HAL_MspInit+0x68>)
 80005f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005fc:	61d3      	str	r3, [r2, #28]
 80005fe:	4b0f      	ldr	r3, [pc, #60]	@ (800063c <HAL_MspInit+0x68>)
 8000600:	69db      	ldr	r3, [r3, #28]
 8000602:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000606:	607b      	str	r3, [r7, #4]
 8000608:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800060a:	2200      	movs	r2, #0
 800060c:	210f      	movs	r1, #15
 800060e:	f06f 0001 	mvn.w	r0, #1
 8000612:	f000 feba 	bl	800138a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000616:	4b0a      	ldr	r3, [pc, #40]	@ (8000640 <HAL_MspInit+0x6c>)
 8000618:	685b      	ldr	r3, [r3, #4]
 800061a:	60fb      	str	r3, [r7, #12]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	4a04      	ldr	r2, [pc, #16]	@ (8000640 <HAL_MspInit+0x6c>)
 800062e:	68fb      	ldr	r3, [r7, #12]
 8000630:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000632:	bf00      	nop
 8000634:	3710      	adds	r7, #16
 8000636:	46bd      	mov	sp, r7
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40021000 	.word	0x40021000
 8000640:	40010000 	.word	0x40010000

08000644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000648:	bf00      	nop
 800064a:	e7fd      	b.n	8000648 <NMI_Handler+0x4>

0800064c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000650:	bf00      	nop
 8000652:	e7fd      	b.n	8000650 <HardFault_Handler+0x4>

08000654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <MemManage_Handler+0x4>

0800065c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <BusFault_Handler+0x4>

08000664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <UsageFault_Handler+0x4>

0800066c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	bc80      	pop	{r7}
 8000676:	4770      	bx	lr

08000678 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800067c:	f000 f932 	bl	80008e4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000680:	f006 feb8 	bl	80073f4 <xTaskGetSchedulerState>
 8000684:	4603      	mov	r3, r0
 8000686:	2b01      	cmp	r3, #1
 8000688:	d001      	beq.n	800068e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800068a:	f006 ff0d 	bl	80074a8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	bd80      	pop	{r7, pc}
	...

08000694 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000698:	4802      	ldr	r0, [pc, #8]	@ (80006a4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800069a:	f001 f999 	bl	80019d0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000618 	.word	0x20000618

080006a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b086      	sub	sp, #24
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006b0:	4a14      	ldr	r2, [pc, #80]	@ (8000704 <_sbrk+0x5c>)
 80006b2:	4b15      	ldr	r3, [pc, #84]	@ (8000708 <_sbrk+0x60>)
 80006b4:	1ad3      	subs	r3, r2, r3
 80006b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80006b8:	697b      	ldr	r3, [r7, #20]
 80006ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80006bc:	4b13      	ldr	r3, [pc, #76]	@ (800070c <_sbrk+0x64>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d102      	bne.n	80006ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <_sbrk+0x64>)
 80006c6:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <_sbrk+0x68>)
 80006c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80006ca:	4b10      	ldr	r3, [pc, #64]	@ (800070c <_sbrk+0x64>)
 80006cc:	681a      	ldr	r2, [r3, #0]
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	4413      	add	r3, r2
 80006d2:	693a      	ldr	r2, [r7, #16]
 80006d4:	429a      	cmp	r2, r3
 80006d6:	d207      	bcs.n	80006e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80006d8:	f007 f8ee 	bl	80078b8 <__errno>
 80006dc:	4603      	mov	r3, r0
 80006de:	220c      	movs	r2, #12
 80006e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80006e2:	f04f 33ff 	mov.w	r3, #4294967295
 80006e6:	e009      	b.n	80006fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006e8:	4b08      	ldr	r3, [pc, #32]	@ (800070c <_sbrk+0x64>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006ee:	4b07      	ldr	r3, [pc, #28]	@ (800070c <_sbrk+0x64>)
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4413      	add	r3, r2
 80006f6:	4a05      	ldr	r2, [pc, #20]	@ (800070c <_sbrk+0x64>)
 80006f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006fa:	68fb      	ldr	r3, [r7, #12]
}
 80006fc:	4618      	mov	r0, r3
 80006fe:	3718      	adds	r7, #24
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	20005000 	.word	0x20005000
 8000708:	00000400 	.word	0x00000400
 800070c:	20000138 	.word	0x20000138
 8000710:	20000a38 	.word	0x20000a38

08000714 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr

08000720 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000724:	4b11      	ldr	r3, [pc, #68]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000726:	4a12      	ldr	r2, [pc, #72]	@ (8000770 <MX_USART1_UART_Init+0x50>)
 8000728:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800072a:	4b10      	ldr	r3, [pc, #64]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 800072c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000730:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000732:	4b0e      	ldr	r3, [pc, #56]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000738:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800073e:	4b0b      	ldr	r3, [pc, #44]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000744:	4b09      	ldr	r3, [pc, #36]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000746:	220c      	movs	r2, #12
 8000748:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	4b08      	ldr	r3, [pc, #32]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000750:	4b06      	ldr	r3, [pc, #24]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	@ (800076c <MX_USART1_UART_Init+0x4c>)
 8000758:	f003 f9a4 	bl	8003aa4 <HAL_UART_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000762:	f7ff ff30 	bl	80005c6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	2000013c 	.word	0x2000013c
 8000770:	40013800 	.word	0x40013800

08000774 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b088      	sub	sp, #32
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077c:	f107 0310 	add.w	r3, r7, #16
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	4a1c      	ldr	r2, [pc, #112]	@ (8000800 <HAL_UART_MspInit+0x8c>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d131      	bne.n	80007f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000794:	4b1b      	ldr	r3, [pc, #108]	@ (8000804 <HAL_UART_MspInit+0x90>)
 8000796:	699b      	ldr	r3, [r3, #24]
 8000798:	4a1a      	ldr	r2, [pc, #104]	@ (8000804 <HAL_UART_MspInit+0x90>)
 800079a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079e:	6193      	str	r3, [r2, #24]
 80007a0:	4b18      	ldr	r3, [pc, #96]	@ (8000804 <HAL_UART_MspInit+0x90>)
 80007a2:	699b      	ldr	r3, [r3, #24]
 80007a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ac:	4b15      	ldr	r3, [pc, #84]	@ (8000804 <HAL_UART_MspInit+0x90>)
 80007ae:	699b      	ldr	r3, [r3, #24]
 80007b0:	4a14      	ldr	r2, [pc, #80]	@ (8000804 <HAL_UART_MspInit+0x90>)
 80007b2:	f043 0304 	orr.w	r3, r3, #4
 80007b6:	6193      	str	r3, [r2, #24]
 80007b8:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <HAL_UART_MspInit+0x90>)
 80007ba:	699b      	ldr	r3, [r3, #24]
 80007bc:	f003 0304 	and.w	r3, r3, #4
 80007c0:	60bb      	str	r3, [r7, #8]
 80007c2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007c4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ca:	2302      	movs	r3, #2
 80007cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d2:	f107 0310 	add.w	r3, r7, #16
 80007d6:	4619      	mov	r1, r3
 80007d8:	480b      	ldr	r0, [pc, #44]	@ (8000808 <HAL_UART_MspInit+0x94>)
 80007da:	f000 fdff 	bl	80013dc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ec:	f107 0310 	add.w	r3, r7, #16
 80007f0:	4619      	mov	r1, r3
 80007f2:	4805      	ldr	r0, [pc, #20]	@ (8000808 <HAL_UART_MspInit+0x94>)
 80007f4:	f000 fdf2 	bl	80013dc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80007f8:	bf00      	nop
 80007fa:	3720      	adds	r7, #32
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	40013800 	.word	0x40013800
 8000804:	40021000 	.word	0x40021000
 8000808:	40010800 	.word	0x40010800

0800080c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800080c:	f7ff ff82 	bl	8000714 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480b      	ldr	r0, [pc, #44]	@ (8000840 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000812:	490c      	ldr	r1, [pc, #48]	@ (8000844 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000814:	4a0c      	ldr	r2, [pc, #48]	@ (8000848 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a09      	ldr	r2, [pc, #36]	@ (800084c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000828:	4c09      	ldr	r4, [pc, #36]	@ (8000850 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000836:	f007 f845 	bl	80078c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800083a:	f7ff fe0b 	bl	8000454 <main>
  bx lr
 800083e:	4770      	bx	lr
  ldr r0, =_sdata
 8000840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000844:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8000848:	0800828c 	.word	0x0800828c
  ldr r2, =_sbss
 800084c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8000850:	20000a38 	.word	0x20000a38

08000854 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000854:	e7fe      	b.n	8000854 <ADC1_2_IRQHandler>
	...

08000858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800085c:	4b08      	ldr	r3, [pc, #32]	@ (8000880 <HAL_Init+0x28>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a07      	ldr	r2, [pc, #28]	@ (8000880 <HAL_Init+0x28>)
 8000862:	f043 0310 	orr.w	r3, r3, #16
 8000866:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000868:	2003      	movs	r0, #3
 800086a:	f000 fd83 	bl	8001374 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800086e:	200f      	movs	r0, #15
 8000870:	f000 f808 	bl	8000884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000874:	f7ff feae 	bl	80005d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000878:	2300      	movs	r3, #0
}
 800087a:	4618      	mov	r0, r3
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40022000 	.word	0x40022000

08000884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800088c:	4b12      	ldr	r3, [pc, #72]	@ (80008d8 <HAL_InitTick+0x54>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <HAL_InitTick+0x58>)
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	4619      	mov	r1, r3
 8000896:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800089a:	fbb3 f3f1 	udiv	r3, r3, r1
 800089e:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a2:	4618      	mov	r0, r3
 80008a4:	f000 fd8d 	bl	80013c2 <HAL_SYSTICK_Config>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008ae:	2301      	movs	r3, #1
 80008b0:	e00e      	b.n	80008d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	2b0f      	cmp	r3, #15
 80008b6:	d80a      	bhi.n	80008ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008b8:	2200      	movs	r2, #0
 80008ba:	6879      	ldr	r1, [r7, #4]
 80008bc:	f04f 30ff 	mov.w	r0, #4294967295
 80008c0:	f000 fd63 	bl	800138a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c4:	4a06      	ldr	r2, [pc, #24]	@ (80008e0 <HAL_InitTick+0x5c>)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ca:	2300      	movs	r3, #0
 80008cc:	e000      	b.n	80008d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008ce:	2301      	movs	r3, #1
}
 80008d0:	4618      	mov	r0, r3
 80008d2:	3708      	adds	r7, #8
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	20000004 	.word	0x20000004
 80008dc:	2000000c 	.word	0x2000000c
 80008e0:	20000008 	.word	0x20000008

080008e4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <HAL_IncTick+0x1c>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	461a      	mov	r2, r3
 80008ee:	4b05      	ldr	r3, [pc, #20]	@ (8000904 <HAL_IncTick+0x20>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	4413      	add	r3, r2
 80008f4:	4a03      	ldr	r2, [pc, #12]	@ (8000904 <HAL_IncTick+0x20>)
 80008f6:	6013      	str	r3, [r2, #0]
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	2000000c 	.word	0x2000000c
 8000904:	20000184 	.word	0x20000184

08000908 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0
  return uwTick;
 800090c:	4b02      	ldr	r3, [pc, #8]	@ (8000918 <HAL_GetTick+0x10>)
 800090e:	681b      	ldr	r3, [r3, #0]
}
 8000910:	4618      	mov	r0, r3
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000184 	.word	0x20000184

0800091c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000924:	f7ff fff0 	bl	8000908 <HAL_GetTick>
 8000928:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800092e:	68fb      	ldr	r3, [r7, #12]
 8000930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000934:	d005      	beq.n	8000942 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000936:	4b0a      	ldr	r3, [pc, #40]	@ (8000960 <HAL_Delay+0x44>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	461a      	mov	r2, r3
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	4413      	add	r3, r2
 8000940:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000942:	bf00      	nop
 8000944:	f7ff ffe0 	bl	8000908 <HAL_GetTick>
 8000948:	4602      	mov	r2, r0
 800094a:	68bb      	ldr	r3, [r7, #8]
 800094c:	1ad3      	subs	r3, r2, r3
 800094e:	68fa      	ldr	r2, [r7, #12]
 8000950:	429a      	cmp	r2, r3
 8000952:	d8f7      	bhi.n	8000944 <HAL_Delay+0x28>
  {
  }
}
 8000954:	bf00      	nop
 8000956:	bf00      	nop
 8000958:	3710      	adds	r7, #16
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	2000000c 	.word	0x2000000c

08000964 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b086      	sub	sp, #24
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800096c:	2300      	movs	r3, #0
 800096e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000970:	2300      	movs	r3, #0
 8000972:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000974:	2300      	movs	r3, #0
 8000976:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2b00      	cmp	r3, #0
 8000980:	d101      	bne.n	8000986 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
 8000984:	e0be      	b.n	8000b04 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000990:	2b00      	cmp	r3, #0
 8000992:	d109      	bne.n	80009a8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	2200      	movs	r2, #0
 8000998:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	2200      	movs	r2, #0
 800099e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009a2:	6878      	ldr	r0, [r7, #4]
 80009a4:	f7ff fc12 	bl	80001cc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f000 fbf1 	bl	8001190 <ADC_ConversionStop_Disable>
 80009ae:	4603      	mov	r3, r0
 80009b0:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009b6:	f003 0310 	and.w	r3, r3, #16
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	f040 8099 	bne.w	8000af2 <HAL_ADC_Init+0x18e>
 80009c0:	7dfb      	ldrb	r3, [r7, #23]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	f040 8095 	bne.w	8000af2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80009cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80009d0:	f023 0302 	bic.w	r3, r3, #2
 80009d4:	f043 0202 	orr.w	r2, r3, #2
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009e4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	7b1b      	ldrb	r3, [r3, #12]
 80009ea:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80009ec:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80009ee:	68ba      	ldr	r2, [r7, #8]
 80009f0:	4313      	orrs	r3, r2
 80009f2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	689b      	ldr	r3, [r3, #8]
 80009f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80009fc:	d003      	beq.n	8000a06 <HAL_ADC_Init+0xa2>
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	689b      	ldr	r3, [r3, #8]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d102      	bne.n	8000a0c <HAL_ADC_Init+0xa8>
 8000a06:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a0a:	e000      	b.n	8000a0e <HAL_ADC_Init+0xaa>
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	7d1b      	ldrb	r3, [r3, #20]
 8000a18:	2b01      	cmp	r3, #1
 8000a1a:	d119      	bne.n	8000a50 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	7b1b      	ldrb	r3, [r3, #12]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d109      	bne.n	8000a38 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	035a      	lsls	r2, r3, #13
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	e00b      	b.n	8000a50 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000a3c:	f043 0220 	orr.w	r2, r3, #32
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a48:	f043 0201 	orr.w	r2, r3, #1
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	693a      	ldr	r2, [r7, #16]
 8000a60:	430a      	orrs	r2, r1
 8000a62:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	689a      	ldr	r2, [r3, #8]
 8000a6a:	4b28      	ldr	r3, [pc, #160]	@ (8000b0c <HAL_ADC_Init+0x1a8>)
 8000a6c:	4013      	ands	r3, r2
 8000a6e:	687a      	ldr	r2, [r7, #4]
 8000a70:	6812      	ldr	r2, [r2, #0]
 8000a72:	68b9      	ldr	r1, [r7, #8]
 8000a74:	430b      	orrs	r3, r1
 8000a76:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	689b      	ldr	r3, [r3, #8]
 8000a7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a80:	d003      	beq.n	8000a8a <HAL_ADC_Init+0x126>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d104      	bne.n	8000a94 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	691b      	ldr	r3, [r3, #16]
 8000a8e:	3b01      	subs	r3, #1
 8000a90:	051b      	lsls	r3, r3, #20
 8000a92:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a9a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	430a      	orrs	r2, r1
 8000aa6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	689a      	ldr	r2, [r3, #8]
 8000aae:	4b18      	ldr	r3, [pc, #96]	@ (8000b10 <HAL_ADC_Init+0x1ac>)
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	68ba      	ldr	r2, [r7, #8]
 8000ab4:	429a      	cmp	r2, r3
 8000ab6:	d10b      	bne.n	8000ad0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2200      	movs	r2, #0
 8000abc:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ac2:	f023 0303 	bic.w	r3, r3, #3
 8000ac6:	f043 0201 	orr.w	r2, r3, #1
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ace:	e018      	b.n	8000b02 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ad4:	f023 0312 	bic.w	r3, r3, #18
 8000ad8:	f043 0210 	orr.w	r2, r3, #16
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ae4:	f043 0201 	orr.w	r2, r3, #1
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000aec:	2301      	movs	r3, #1
 8000aee:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000af0:	e007      	b.n	8000b02 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000af6:	f043 0210 	orr.w	r2, r3, #16
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b04:	4618      	mov	r0, r3
 8000b06:	3718      	adds	r7, #24
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	ffe1f7fd 	.word	0xffe1f7fd
 8000b10:	ff1f0efe 	.word	0xff1f0efe

08000b14 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d101      	bne.n	8000b2e <HAL_ADC_Start+0x1a>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	e098      	b.n	8000c60 <HAL_ADC_Start+0x14c>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2201      	movs	r2, #1
 8000b32:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000b36:	6878      	ldr	r0, [r7, #4]
 8000b38:	f000 fad0 	bl	80010dc <ADC_Enable>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000b40:	7bfb      	ldrb	r3, [r7, #15]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	f040 8087 	bne.w	8000c56 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000b50:	f023 0301 	bic.w	r3, r3, #1
 8000b54:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	4a41      	ldr	r2, [pc, #260]	@ (8000c68 <HAL_ADC_Start+0x154>)
 8000b62:	4293      	cmp	r3, r2
 8000b64:	d105      	bne.n	8000b72 <HAL_ADC_Start+0x5e>
 8000b66:	4b41      	ldr	r3, [pc, #260]	@ (8000c6c <HAL_ADC_Start+0x158>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d115      	bne.n	8000b9e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b76:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d026      	beq.n	8000bda <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000b90:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000b94:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000b9c:	e01d      	b.n	8000bda <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ba2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a2f      	ldr	r2, [pc, #188]	@ (8000c6c <HAL_ADC_Start+0x158>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d004      	beq.n	8000bbe <HAL_ADC_Start+0xaa>
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	4a2b      	ldr	r2, [pc, #172]	@ (8000c68 <HAL_ADC_Start+0x154>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d10d      	bne.n	8000bda <HAL_ADC_Start+0xc6>
 8000bbe:	4b2b      	ldr	r3, [pc, #172]	@ (8000c6c <HAL_ADC_Start+0x158>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d007      	beq.n	8000bda <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bce:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000bd2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d006      	beq.n	8000bf4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bea:	f023 0206 	bic.w	r2, r3, #6
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000bf2:	e002      	b.n	8000bfa <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f06f 0202 	mvn.w	r2, #2
 8000c0a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000c16:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000c1a:	d113      	bne.n	8000c44 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c20:	4a11      	ldr	r2, [pc, #68]	@ (8000c68 <HAL_ADC_Start+0x154>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d105      	bne.n	8000c32 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000c26:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <HAL_ADC_Start+0x158>)
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d108      	bne.n	8000c44 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	689a      	ldr	r2, [r3, #8]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8000c40:	609a      	str	r2, [r3, #8]
 8000c42:	e00c      	b.n	8000c5e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	689a      	ldr	r2, [r3, #8]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	e003      	b.n	8000c5e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	2200      	movs	r2, #0
 8000c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	3710      	adds	r7, #16
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	40012800 	.word	0x40012800
 8000c6c:	40012400 	.word	0x40012400

08000c70 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000c82:	2b01      	cmp	r3, #1
 8000c84:	d101      	bne.n	8000c8a <HAL_ADC_Stop+0x1a>
 8000c86:	2302      	movs	r3, #2
 8000c88:	e01a      	b.n	8000cc0 <HAL_ADC_Stop+0x50>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c92:	6878      	ldr	r0, [r7, #4]
 8000c94:	f000 fa7c 	bl	8001190 <ADC_ConversionStop_Disable>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000c9c:	7bfb      	ldrb	r3, [r7, #15]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d109      	bne.n	8000cb6 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ca6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000caa:	f023 0301 	bic.w	r3, r3, #1
 8000cae:	f043 0201 	orr.w	r2, r3, #1
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000cc8:	b590      	push	{r4, r7, lr}
 8000cca:	b087      	sub	sp, #28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000cde:	f7ff fe13 	bl	8000908 <HAL_GetTick>
 8000ce2:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00b      	beq.n	8000d0a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf6:	f043 0220 	orr.w	r2, r3, #32
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e0d3      	b.n	8000eb2 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d131      	bne.n	8000d7c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	681b      	ldr	r3, [r3, #0]
 8000d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d1e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d12a      	bne.n	8000d7c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d26:	e021      	b.n	8000d6c <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d2e:	d01d      	beq.n	8000d6c <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d007      	beq.n	8000d46 <HAL_ADC_PollForConversion+0x7e>
 8000d36:	f7ff fde7 	bl	8000908 <HAL_GetTick>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	683a      	ldr	r2, [r7, #0]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d212      	bcs.n	8000d6c <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f003 0302 	and.w	r3, r3, #2
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d10b      	bne.n	8000d6c <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d58:	f043 0204 	orr.w	r2, r3, #4
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	e0a2      	b.n	8000eb2 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d0d6      	beq.n	8000d28 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000d7a:	e070      	b.n	8000e5e <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000d7c:	4b4f      	ldr	r3, [pc, #316]	@ (8000ebc <HAL_ADC_PollForConversion+0x1f4>)
 8000d7e:	681c      	ldr	r4, [r3, #0]
 8000d80:	2002      	movs	r0, #2
 8000d82:	f002 fdd9 	bl	8003938 <HAL_RCCEx_GetPeriphCLKFreq>
 8000d86:	4603      	mov	r3, r0
 8000d88:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	6919      	ldr	r1, [r3, #16]
 8000d92:	4b4b      	ldr	r3, [pc, #300]	@ (8000ec0 <HAL_ADC_PollForConversion+0x1f8>)
 8000d94:	400b      	ands	r3, r1
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d118      	bne.n	8000dcc <HAL_ADC_PollForConversion+0x104>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	68d9      	ldr	r1, [r3, #12]
 8000da0:	4b48      	ldr	r3, [pc, #288]	@ (8000ec4 <HAL_ADC_PollForConversion+0x1fc>)
 8000da2:	400b      	ands	r3, r1
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d111      	bne.n	8000dcc <HAL_ADC_PollForConversion+0x104>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	6919      	ldr	r1, [r3, #16]
 8000dae:	4b46      	ldr	r3, [pc, #280]	@ (8000ec8 <HAL_ADC_PollForConversion+0x200>)
 8000db0:	400b      	ands	r3, r1
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d108      	bne.n	8000dc8 <HAL_ADC_PollForConversion+0x100>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	68d9      	ldr	r1, [r3, #12]
 8000dbc:	4b43      	ldr	r3, [pc, #268]	@ (8000ecc <HAL_ADC_PollForConversion+0x204>)
 8000dbe:	400b      	ands	r3, r1
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d101      	bne.n	8000dc8 <HAL_ADC_PollForConversion+0x100>
 8000dc4:	2314      	movs	r3, #20
 8000dc6:	e020      	b.n	8000e0a <HAL_ADC_PollForConversion+0x142>
 8000dc8:	2329      	movs	r3, #41	@ 0x29
 8000dca:	e01e      	b.n	8000e0a <HAL_ADC_PollForConversion+0x142>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	6919      	ldr	r1, [r3, #16]
 8000dd2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ec8 <HAL_ADC_PollForConversion+0x200>)
 8000dd4:	400b      	ands	r3, r1
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d106      	bne.n	8000de8 <HAL_ADC_PollForConversion+0x120>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	68d9      	ldr	r1, [r3, #12]
 8000de0:	4b3a      	ldr	r3, [pc, #232]	@ (8000ecc <HAL_ADC_PollForConversion+0x204>)
 8000de2:	400b      	ands	r3, r1
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d00d      	beq.n	8000e04 <HAL_ADC_PollForConversion+0x13c>
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	6919      	ldr	r1, [r3, #16]
 8000dee:	4b38      	ldr	r3, [pc, #224]	@ (8000ed0 <HAL_ADC_PollForConversion+0x208>)
 8000df0:	400b      	ands	r3, r1
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d108      	bne.n	8000e08 <HAL_ADC_PollForConversion+0x140>
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	68d9      	ldr	r1, [r3, #12]
 8000dfc:	4b34      	ldr	r3, [pc, #208]	@ (8000ed0 <HAL_ADC_PollForConversion+0x208>)
 8000dfe:	400b      	ands	r3, r1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d101      	bne.n	8000e08 <HAL_ADC_PollForConversion+0x140>
 8000e04:	2354      	movs	r3, #84	@ 0x54
 8000e06:	e000      	b.n	8000e0a <HAL_ADC_PollForConversion+0x142>
 8000e08:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000e0a:	fb02 f303 	mul.w	r3, r2, r3
 8000e0e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e10:	e021      	b.n	8000e56 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e18:	d01a      	beq.n	8000e50 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d007      	beq.n	8000e30 <HAL_ADC_PollForConversion+0x168>
 8000e20:	f7ff fd72 	bl	8000908 <HAL_GetTick>
 8000e24:	4602      	mov	r2, r0
 8000e26:	697b      	ldr	r3, [r7, #20]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d20f      	bcs.n	8000e50 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	693a      	ldr	r2, [r7, #16]
 8000e34:	429a      	cmp	r2, r3
 8000e36:	d90b      	bls.n	8000e50 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e3c:	f043 0204 	orr.w	r2, r3, #4
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	2200      	movs	r2, #0
 8000e48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	e030      	b.n	8000eb2 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8000e50:	68fb      	ldr	r3, [r7, #12]
 8000e52:	3301      	adds	r3, #1
 8000e54:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	693a      	ldr	r2, [r7, #16]
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d8d9      	bhi.n	8000e12 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f06f 0212 	mvn.w	r2, #18
 8000e66:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e6c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8000e7e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8000e82:	d115      	bne.n	8000eb0 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d111      	bne.n	8000eb0 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e90:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d105      	bne.n	8000eb0 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ea8:	f043 0201 	orr.w	r2, r3, #1
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	371c      	adds	r7, #28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd90      	pop	{r4, r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000004 	.word	0x20000004
 8000ec0:	24924924 	.word	0x24924924
 8000ec4:	00924924 	.word	0x00924924
 8000ec8:	12492492 	.word	0x12492492
 8000ecc:	00492492 	.word	0x00492492
 8000ed0:	00249249 	.word	0x00249249

08000ed4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	370c      	adds	r7, #12
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr

08000eec <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000eec:	b480      	push	{r7}
 8000eee:	b085      	sub	sp, #20
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
 8000ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d101      	bne.n	8000f0c <HAL_ADC_ConfigChannel+0x20>
 8000f08:	2302      	movs	r3, #2
 8000f0a:	e0dc      	b.n	80010c6 <HAL_ADC_ConfigChannel+0x1da>
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	2b06      	cmp	r3, #6
 8000f1a:	d81c      	bhi.n	8000f56 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	4613      	mov	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	3b05      	subs	r3, #5
 8000f2e:	221f      	movs	r2, #31
 8000f30:	fa02 f303 	lsl.w	r3, r2, r3
 8000f34:	43db      	mvns	r3, r3
 8000f36:	4019      	ands	r1, r3
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	6818      	ldr	r0, [r3, #0]
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	685a      	ldr	r2, [r3, #4]
 8000f40:	4613      	mov	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	4413      	add	r3, r2
 8000f46:	3b05      	subs	r3, #5
 8000f48:	fa00 f203 	lsl.w	r2, r0, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	430a      	orrs	r2, r1
 8000f52:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f54:	e03c      	b.n	8000fd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	2b0c      	cmp	r3, #12
 8000f5c:	d81c      	bhi.n	8000f98 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685a      	ldr	r2, [r3, #4]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4413      	add	r3, r2
 8000f6e:	3b23      	subs	r3, #35	@ 0x23
 8000f70:	221f      	movs	r2, #31
 8000f72:	fa02 f303 	lsl.w	r3, r2, r3
 8000f76:	43db      	mvns	r3, r3
 8000f78:	4019      	ands	r1, r3
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	6818      	ldr	r0, [r3, #0]
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685a      	ldr	r2, [r3, #4]
 8000f82:	4613      	mov	r3, r2
 8000f84:	009b      	lsls	r3, r3, #2
 8000f86:	4413      	add	r3, r2
 8000f88:	3b23      	subs	r3, #35	@ 0x23
 8000f8a:	fa00 f203 	lsl.w	r2, r0, r3
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	430a      	orrs	r2, r1
 8000f94:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f96:	e01b      	b.n	8000fd0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3b41      	subs	r3, #65	@ 0x41
 8000faa:	221f      	movs	r2, #31
 8000fac:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb0:	43db      	mvns	r3, r3
 8000fb2:	4019      	ands	r1, r3
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	6818      	ldr	r0, [r3, #0]
 8000fb8:	683b      	ldr	r3, [r7, #0]
 8000fba:	685a      	ldr	r2, [r3, #4]
 8000fbc:	4613      	mov	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4413      	add	r3, r2
 8000fc2:	3b41      	subs	r3, #65	@ 0x41
 8000fc4:	fa00 f203 	lsl.w	r2, r0, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b09      	cmp	r3, #9
 8000fd6:	d91c      	bls.n	8001012 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	68d9      	ldr	r1, [r3, #12]
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4413      	add	r3, r2
 8000fe8:	3b1e      	subs	r3, #30
 8000fea:	2207      	movs	r2, #7
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	4019      	ands	r1, r3
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	6898      	ldr	r0, [r3, #8]
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	681a      	ldr	r2, [r3, #0]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	4413      	add	r3, r2
 8001002:	3b1e      	subs	r3, #30
 8001004:	fa00 f203 	lsl.w	r2, r0, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	430a      	orrs	r2, r1
 800100e:	60da      	str	r2, [r3, #12]
 8001010:	e019      	b.n	8001046 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	6919      	ldr	r1, [r3, #16]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681a      	ldr	r2, [r3, #0]
 800101c:	4613      	mov	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	2207      	movs	r2, #7
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	43db      	mvns	r3, r3
 800102a:	4019      	ands	r1, r3
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	6898      	ldr	r0, [r3, #8]
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	4613      	mov	r3, r2
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	4413      	add	r3, r2
 800103a:	fa00 f203 	lsl.w	r2, r0, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	430a      	orrs	r2, r1
 8001044:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b10      	cmp	r3, #16
 800104c:	d003      	beq.n	8001056 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800104e:	683b      	ldr	r3, [r7, #0]
 8001050:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001052:	2b11      	cmp	r3, #17
 8001054:	d132      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4a1d      	ldr	r2, [pc, #116]	@ (80010d0 <HAL_ADC_ConfigChannel+0x1e4>)
 800105c:	4293      	cmp	r3, r2
 800105e:	d125      	bne.n	80010ac <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800106a:	2b00      	cmp	r3, #0
 800106c:	d126      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	689a      	ldr	r2, [r3, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800107c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800107e:	683b      	ldr	r3, [r7, #0]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b10      	cmp	r3, #16
 8001084:	d11a      	bne.n	80010bc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001086:	4b13      	ldr	r3, [pc, #76]	@ (80010d4 <HAL_ADC_ConfigChannel+0x1e8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a13      	ldr	r2, [pc, #76]	@ (80010d8 <HAL_ADC_ConfigChannel+0x1ec>)
 800108c:	fba2 2303 	umull	r2, r3, r2, r3
 8001090:	0c9a      	lsrs	r2, r3, #18
 8001092:	4613      	mov	r3, r2
 8001094:	009b      	lsls	r3, r3, #2
 8001096:	4413      	add	r3, r2
 8001098:	005b      	lsls	r3, r3, #1
 800109a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800109c:	e002      	b.n	80010a4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800109e:	68bb      	ldr	r3, [r7, #8]
 80010a0:	3b01      	subs	r3, #1
 80010a2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80010a4:	68bb      	ldr	r3, [r7, #8]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1f9      	bne.n	800109e <HAL_ADC_ConfigChannel+0x1b2>
 80010aa:	e007      	b.n	80010bc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010b0:	f043 0220 	orr.w	r2, r3, #32
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80010b8:	2301      	movs	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80010c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	40012400 	.word	0x40012400
 80010d4:	20000004 	.word	0x20000004
 80010d8:	431bde83 	.word	0x431bde83

080010dc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80010e4:	2300      	movs	r3, #0
 80010e6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80010e8:	2300      	movs	r3, #0
 80010ea:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	689b      	ldr	r3, [r3, #8]
 80010f2:	f003 0301 	and.w	r3, r3, #1
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d040      	beq.n	800117c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	689a      	ldr	r2, [r3, #8]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f042 0201 	orr.w	r2, r2, #1
 8001108:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800110a:	4b1f      	ldr	r3, [pc, #124]	@ (8001188 <ADC_Enable+0xac>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a1f      	ldr	r2, [pc, #124]	@ (800118c <ADC_Enable+0xb0>)
 8001110:	fba2 2303 	umull	r2, r3, r2, r3
 8001114:	0c9b      	lsrs	r3, r3, #18
 8001116:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001118:	e002      	b.n	8001120 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800111a:	68bb      	ldr	r3, [r7, #8]
 800111c:	3b01      	subs	r3, #1
 800111e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	2b00      	cmp	r3, #0
 8001124:	d1f9      	bne.n	800111a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001126:	f7ff fbef 	bl	8000908 <HAL_GetTick>
 800112a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800112c:	e01f      	b.n	800116e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800112e:	f7ff fbeb 	bl	8000908 <HAL_GetTick>
 8001132:	4602      	mov	r2, r0
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d918      	bls.n	800116e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	689b      	ldr	r3, [r3, #8]
 8001142:	f003 0301 	and.w	r3, r3, #1
 8001146:	2b01      	cmp	r3, #1
 8001148:	d011      	beq.n	800116e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800114e:	f043 0210 	orr.w	r2, r3, #16
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115a:	f043 0201 	orr.w	r2, r3, #1
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800116a:	2301      	movs	r3, #1
 800116c:	e007      	b.n	800117e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f003 0301 	and.w	r3, r3, #1
 8001178:	2b01      	cmp	r3, #1
 800117a:	d1d8      	bne.n	800112e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000004 	.word	0x20000004
 800118c:	431bde83 	.word	0x431bde83

08001190 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b084      	sub	sp, #16
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d12e      	bne.n	8001208 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	689a      	ldr	r2, [r3, #8]
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	f022 0201 	bic.w	r2, r2, #1
 80011b8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80011ba:	f7ff fba5 	bl	8000908 <HAL_GetTick>
 80011be:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011c0:	e01b      	b.n	80011fa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80011c2:	f7ff fba1 	bl	8000908 <HAL_GetTick>
 80011c6:	4602      	mov	r2, r0
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	1ad3      	subs	r3, r2, r3
 80011cc:	2b02      	cmp	r3, #2
 80011ce:	d914      	bls.n	80011fa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d10d      	bne.n	80011fa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e2:	f043 0210 	orr.w	r2, r3, #16
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ee:	f043 0201 	orr.w	r2, r3, #1
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80011f6:	2301      	movs	r3, #1
 80011f8:	e007      	b.n	800120a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	689b      	ldr	r3, [r3, #8]
 8001200:	f003 0301 	and.w	r3, r3, #1
 8001204:	2b01      	cmp	r3, #1
 8001206:	d0dc      	beq.n	80011c2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
	...

08001214 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001214:	b480      	push	{r7}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f003 0307 	and.w	r3, r3, #7
 8001222:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001224:	4b0c      	ldr	r3, [pc, #48]	@ (8001258 <__NVIC_SetPriorityGrouping+0x44>)
 8001226:	68db      	ldr	r3, [r3, #12]
 8001228:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800122a:	68ba      	ldr	r2, [r7, #8]
 800122c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001230:	4013      	ands	r3, r2
 8001232:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001238:	68bb      	ldr	r3, [r7, #8]
 800123a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800123c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001246:	4a04      	ldr	r2, [pc, #16]	@ (8001258 <__NVIC_SetPriorityGrouping+0x44>)
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	60d3      	str	r3, [r2, #12]
}
 800124c:	bf00      	nop
 800124e:	3714      	adds	r7, #20
 8001250:	46bd      	mov	sp, r7
 8001252:	bc80      	pop	{r7}
 8001254:	4770      	bx	lr
 8001256:	bf00      	nop
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001260:	4b04      	ldr	r3, [pc, #16]	@ (8001274 <__NVIC_GetPriorityGrouping+0x18>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	f003 0307 	and.w	r3, r3, #7
}
 800126a:	4618      	mov	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	e000ed00 	.word	0xe000ed00

08001278 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	2b00      	cmp	r3, #0
 800128a:	db0a      	blt.n	80012a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	b2da      	uxtb	r2, r3
 8001290:	490c      	ldr	r1, [pc, #48]	@ (80012c4 <__NVIC_SetPriority+0x4c>)
 8001292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001296:	0112      	lsls	r2, r2, #4
 8001298:	b2d2      	uxtb	r2, r2
 800129a:	440b      	add	r3, r1
 800129c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012a0:	e00a      	b.n	80012b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	b2da      	uxtb	r2, r3
 80012a6:	4908      	ldr	r1, [pc, #32]	@ (80012c8 <__NVIC_SetPriority+0x50>)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	f003 030f 	and.w	r3, r3, #15
 80012ae:	3b04      	subs	r3, #4
 80012b0:	0112      	lsls	r2, r2, #4
 80012b2:	b2d2      	uxtb	r2, r2
 80012b4:	440b      	add	r3, r1
 80012b6:	761a      	strb	r2, [r3, #24]
}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	bc80      	pop	{r7}
 80012c0:	4770      	bx	lr
 80012c2:	bf00      	nop
 80012c4:	e000e100 	.word	0xe000e100
 80012c8:	e000ed00 	.word	0xe000ed00

080012cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b089      	sub	sp, #36	@ 0x24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	f003 0307 	and.w	r3, r3, #7
 80012de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f1c3 0307 	rsb	r3, r3, #7
 80012e6:	2b04      	cmp	r3, #4
 80012e8:	bf28      	it	cs
 80012ea:	2304      	movcs	r3, #4
 80012ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ee:	69fb      	ldr	r3, [r7, #28]
 80012f0:	3304      	adds	r3, #4
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d902      	bls.n	80012fc <NVIC_EncodePriority+0x30>
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	3b03      	subs	r3, #3
 80012fa:	e000      	b.n	80012fe <NVIC_EncodePriority+0x32>
 80012fc:	2300      	movs	r3, #0
 80012fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001300:	f04f 32ff 	mov.w	r2, #4294967295
 8001304:	69bb      	ldr	r3, [r7, #24]
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43da      	mvns	r2, r3
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	401a      	ands	r2, r3
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001314:	f04f 31ff 	mov.w	r1, #4294967295
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	fa01 f303 	lsl.w	r3, r1, r3
 800131e:	43d9      	mvns	r1, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001324:	4313      	orrs	r3, r2
         );
}
 8001326:	4618      	mov	r0, r3
 8001328:	3724      	adds	r7, #36	@ 0x24
 800132a:	46bd      	mov	sp, r7
 800132c:	bc80      	pop	{r7}
 800132e:	4770      	bx	lr

08001330 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	3b01      	subs	r3, #1
 800133c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001340:	d301      	bcc.n	8001346 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001342:	2301      	movs	r3, #1
 8001344:	e00f      	b.n	8001366 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001346:	4a0a      	ldr	r2, [pc, #40]	@ (8001370 <SysTick_Config+0x40>)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	3b01      	subs	r3, #1
 800134c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800134e:	210f      	movs	r1, #15
 8001350:	f04f 30ff 	mov.w	r0, #4294967295
 8001354:	f7ff ff90 	bl	8001278 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001358:	4b05      	ldr	r3, [pc, #20]	@ (8001370 <SysTick_Config+0x40>)
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800135e:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <SysTick_Config+0x40>)
 8001360:	2207      	movs	r2, #7
 8001362:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001364:	2300      	movs	r3, #0
}
 8001366:	4618      	mov	r0, r3
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	e000e010 	.word	0xe000e010

08001374 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f7ff ff49 	bl	8001214 <__NVIC_SetPriorityGrouping>
}
 8001382:	bf00      	nop
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800138a:	b580      	push	{r7, lr}
 800138c:	b086      	sub	sp, #24
 800138e:	af00      	add	r7, sp, #0
 8001390:	4603      	mov	r3, r0
 8001392:	60b9      	str	r1, [r7, #8]
 8001394:	607a      	str	r2, [r7, #4]
 8001396:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800139c:	f7ff ff5e 	bl	800125c <__NVIC_GetPriorityGrouping>
 80013a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	68b9      	ldr	r1, [r7, #8]
 80013a6:	6978      	ldr	r0, [r7, #20]
 80013a8:	f7ff ff90 	bl	80012cc <NVIC_EncodePriority>
 80013ac:	4602      	mov	r2, r0
 80013ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013b2:	4611      	mov	r1, r2
 80013b4:	4618      	mov	r0, r3
 80013b6:	f7ff ff5f 	bl	8001278 <__NVIC_SetPriority>
}
 80013ba:	bf00      	nop
 80013bc:	3718      	adds	r7, #24
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}

080013c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013c2:	b580      	push	{r7, lr}
 80013c4:	b082      	sub	sp, #8
 80013c6:	af00      	add	r7, sp, #0
 80013c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff ffb0 	bl	8001330 <SysTick_Config>
 80013d0:	4603      	mov	r3, r0
}
 80013d2:	4618      	mov	r0, r3
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013dc:	b480      	push	{r7}
 80013de:	b08b      	sub	sp, #44	@ 0x2c
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
 80013e4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013e6:	2300      	movs	r3, #0
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013ea:	2300      	movs	r3, #0
 80013ec:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ee:	e169      	b.n	80016c4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013f0:	2201      	movs	r2, #1
 80013f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f4:	fa02 f303 	lsl.w	r3, r2, r3
 80013f8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	69fa      	ldr	r2, [r7, #28]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001404:	69ba      	ldr	r2, [r7, #24]
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	429a      	cmp	r2, r3
 800140a:	f040 8158 	bne.w	80016be <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	4a9a      	ldr	r2, [pc, #616]	@ (800167c <HAL_GPIO_Init+0x2a0>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d05e      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
 8001418:	4a98      	ldr	r2, [pc, #608]	@ (800167c <HAL_GPIO_Init+0x2a0>)
 800141a:	4293      	cmp	r3, r2
 800141c:	d875      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 800141e:	4a98      	ldr	r2, [pc, #608]	@ (8001680 <HAL_GPIO_Init+0x2a4>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d058      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
 8001424:	4a96      	ldr	r2, [pc, #600]	@ (8001680 <HAL_GPIO_Init+0x2a4>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d86f      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 800142a:	4a96      	ldr	r2, [pc, #600]	@ (8001684 <HAL_GPIO_Init+0x2a8>)
 800142c:	4293      	cmp	r3, r2
 800142e:	d052      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
 8001430:	4a94      	ldr	r2, [pc, #592]	@ (8001684 <HAL_GPIO_Init+0x2a8>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d869      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 8001436:	4a94      	ldr	r2, [pc, #592]	@ (8001688 <HAL_GPIO_Init+0x2ac>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d04c      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
 800143c:	4a92      	ldr	r2, [pc, #584]	@ (8001688 <HAL_GPIO_Init+0x2ac>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d863      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 8001442:	4a92      	ldr	r2, [pc, #584]	@ (800168c <HAL_GPIO_Init+0x2b0>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d046      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
 8001448:	4a90      	ldr	r2, [pc, #576]	@ (800168c <HAL_GPIO_Init+0x2b0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d85d      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 800144e:	2b12      	cmp	r3, #18
 8001450:	d82a      	bhi.n	80014a8 <HAL_GPIO_Init+0xcc>
 8001452:	2b12      	cmp	r3, #18
 8001454:	d859      	bhi.n	800150a <HAL_GPIO_Init+0x12e>
 8001456:	a201      	add	r2, pc, #4	@ (adr r2, 800145c <HAL_GPIO_Init+0x80>)
 8001458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800145c:	080014d7 	.word	0x080014d7
 8001460:	080014b1 	.word	0x080014b1
 8001464:	080014c3 	.word	0x080014c3
 8001468:	08001505 	.word	0x08001505
 800146c:	0800150b 	.word	0x0800150b
 8001470:	0800150b 	.word	0x0800150b
 8001474:	0800150b 	.word	0x0800150b
 8001478:	0800150b 	.word	0x0800150b
 800147c:	0800150b 	.word	0x0800150b
 8001480:	0800150b 	.word	0x0800150b
 8001484:	0800150b 	.word	0x0800150b
 8001488:	0800150b 	.word	0x0800150b
 800148c:	0800150b 	.word	0x0800150b
 8001490:	0800150b 	.word	0x0800150b
 8001494:	0800150b 	.word	0x0800150b
 8001498:	0800150b 	.word	0x0800150b
 800149c:	0800150b 	.word	0x0800150b
 80014a0:	080014b9 	.word	0x080014b9
 80014a4:	080014cd 	.word	0x080014cd
 80014a8:	4a79      	ldr	r2, [pc, #484]	@ (8001690 <HAL_GPIO_Init+0x2b4>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d013      	beq.n	80014d6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014ae:	e02c      	b.n	800150a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	623b      	str	r3, [r7, #32]
          break;
 80014b6:	e029      	b.n	800150c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	3304      	adds	r3, #4
 80014be:	623b      	str	r3, [r7, #32]
          break;
 80014c0:	e024      	b.n	800150c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	3308      	adds	r3, #8
 80014c8:	623b      	str	r3, [r7, #32]
          break;
 80014ca:	e01f      	b.n	800150c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	330c      	adds	r3, #12
 80014d2:	623b      	str	r3, [r7, #32]
          break;
 80014d4:	e01a      	b.n	800150c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	689b      	ldr	r3, [r3, #8]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d102      	bne.n	80014e4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014de:	2304      	movs	r3, #4
 80014e0:	623b      	str	r3, [r7, #32]
          break;
 80014e2:	e013      	b.n	800150c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	689b      	ldr	r3, [r3, #8]
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d105      	bne.n	80014f8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014ec:	2308      	movs	r3, #8
 80014ee:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	69fa      	ldr	r2, [r7, #28]
 80014f4:	611a      	str	r2, [r3, #16]
          break;
 80014f6:	e009      	b.n	800150c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014f8:	2308      	movs	r3, #8
 80014fa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69fa      	ldr	r2, [r7, #28]
 8001500:	615a      	str	r2, [r3, #20]
          break;
 8001502:	e003      	b.n	800150c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001504:	2300      	movs	r3, #0
 8001506:	623b      	str	r3, [r7, #32]
          break;
 8001508:	e000      	b.n	800150c <HAL_GPIO_Init+0x130>
          break;
 800150a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	2bff      	cmp	r3, #255	@ 0xff
 8001510:	d801      	bhi.n	8001516 <HAL_GPIO_Init+0x13a>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	e001      	b.n	800151a <HAL_GPIO_Init+0x13e>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	3304      	adds	r3, #4
 800151a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2bff      	cmp	r3, #255	@ 0xff
 8001520:	d802      	bhi.n	8001528 <HAL_GPIO_Init+0x14c>
 8001522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	e002      	b.n	800152e <HAL_GPIO_Init+0x152>
 8001528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152a:	3b08      	subs	r3, #8
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	681a      	ldr	r2, [r3, #0]
 8001534:	210f      	movs	r1, #15
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	fa01 f303 	lsl.w	r3, r1, r3
 800153c:	43db      	mvns	r3, r3
 800153e:	401a      	ands	r2, r3
 8001540:	6a39      	ldr	r1, [r7, #32]
 8001542:	693b      	ldr	r3, [r7, #16]
 8001544:	fa01 f303 	lsl.w	r3, r1, r3
 8001548:	431a      	orrs	r2, r3
 800154a:	697b      	ldr	r3, [r7, #20]
 800154c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 80b1 	beq.w	80016be <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800155c:	4b4d      	ldr	r3, [pc, #308]	@ (8001694 <HAL_GPIO_Init+0x2b8>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a4c      	ldr	r2, [pc, #304]	@ (8001694 <HAL_GPIO_Init+0x2b8>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b4a      	ldr	r3, [pc, #296]	@ (8001694 <HAL_GPIO_Init+0x2b8>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001574:	4a48      	ldr	r2, [pc, #288]	@ (8001698 <HAL_GPIO_Init+0x2bc>)
 8001576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001578:	089b      	lsrs	r3, r3, #2
 800157a:	3302      	adds	r3, #2
 800157c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001580:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001582:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	220f      	movs	r2, #15
 800158c:	fa02 f303 	lsl.w	r3, r2, r3
 8001590:	43db      	mvns	r3, r3
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	4013      	ands	r3, r2
 8001596:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	4a40      	ldr	r2, [pc, #256]	@ (800169c <HAL_GPIO_Init+0x2c0>)
 800159c:	4293      	cmp	r3, r2
 800159e:	d013      	beq.n	80015c8 <HAL_GPIO_Init+0x1ec>
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	4a3f      	ldr	r2, [pc, #252]	@ (80016a0 <HAL_GPIO_Init+0x2c4>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d00d      	beq.n	80015c4 <HAL_GPIO_Init+0x1e8>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a3e      	ldr	r2, [pc, #248]	@ (80016a4 <HAL_GPIO_Init+0x2c8>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d007      	beq.n	80015c0 <HAL_GPIO_Init+0x1e4>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a3d      	ldr	r2, [pc, #244]	@ (80016a8 <HAL_GPIO_Init+0x2cc>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d101      	bne.n	80015bc <HAL_GPIO_Init+0x1e0>
 80015b8:	2303      	movs	r3, #3
 80015ba:	e006      	b.n	80015ca <HAL_GPIO_Init+0x1ee>
 80015bc:	2304      	movs	r3, #4
 80015be:	e004      	b.n	80015ca <HAL_GPIO_Init+0x1ee>
 80015c0:	2302      	movs	r3, #2
 80015c2:	e002      	b.n	80015ca <HAL_GPIO_Init+0x1ee>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e000      	b.n	80015ca <HAL_GPIO_Init+0x1ee>
 80015c8:	2300      	movs	r3, #0
 80015ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015cc:	f002 0203 	and.w	r2, r2, #3
 80015d0:	0092      	lsls	r2, r2, #2
 80015d2:	4093      	lsls	r3, r2
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	4313      	orrs	r3, r2
 80015d8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015da:	492f      	ldr	r1, [pc, #188]	@ (8001698 <HAL_GPIO_Init+0x2bc>)
 80015dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015de:	089b      	lsrs	r3, r3, #2
 80015e0:	3302      	adds	r3, #2
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d006      	beq.n	8001602 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015f4:	4b2d      	ldr	r3, [pc, #180]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	492c      	ldr	r1, [pc, #176]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	608b      	str	r3, [r1, #8]
 8001600:	e006      	b.n	8001610 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001602:	4b2a      	ldr	r3, [pc, #168]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001604:	689a      	ldr	r2, [r3, #8]
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	43db      	mvns	r3, r3
 800160a:	4928      	ldr	r1, [pc, #160]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800160c:	4013      	ands	r3, r2
 800160e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001618:	2b00      	cmp	r3, #0
 800161a:	d006      	beq.n	800162a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800161c:	4b23      	ldr	r3, [pc, #140]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800161e:	68da      	ldr	r2, [r3, #12]
 8001620:	4922      	ldr	r1, [pc, #136]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	4313      	orrs	r3, r2
 8001626:	60cb      	str	r3, [r1, #12]
 8001628:	e006      	b.n	8001638 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800162a:	4b20      	ldr	r3, [pc, #128]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800162c:	68da      	ldr	r2, [r3, #12]
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	43db      	mvns	r3, r3
 8001632:	491e      	ldr	r1, [pc, #120]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001634:	4013      	ands	r3, r2
 8001636:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001640:	2b00      	cmp	r3, #0
 8001642:	d006      	beq.n	8001652 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001644:	4b19      	ldr	r3, [pc, #100]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001646:	685a      	ldr	r2, [r3, #4]
 8001648:	4918      	ldr	r1, [pc, #96]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
 8001650:	e006      	b.n	8001660 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001652:	4b16      	ldr	r3, [pc, #88]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001654:	685a      	ldr	r2, [r3, #4]
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	43db      	mvns	r3, r3
 800165a:	4914      	ldr	r1, [pc, #80]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800165c:	4013      	ands	r3, r2
 800165e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001668:	2b00      	cmp	r3, #0
 800166a:	d021      	beq.n	80016b0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800166c:	4b0f      	ldr	r3, [pc, #60]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	490e      	ldr	r1, [pc, #56]	@ (80016ac <HAL_GPIO_Init+0x2d0>)
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	4313      	orrs	r3, r2
 8001676:	600b      	str	r3, [r1, #0]
 8001678:	e021      	b.n	80016be <HAL_GPIO_Init+0x2e2>
 800167a:	bf00      	nop
 800167c:	10320000 	.word	0x10320000
 8001680:	10310000 	.word	0x10310000
 8001684:	10220000 	.word	0x10220000
 8001688:	10210000 	.word	0x10210000
 800168c:	10120000 	.word	0x10120000
 8001690:	10110000 	.word	0x10110000
 8001694:	40021000 	.word	0x40021000
 8001698:	40010000 	.word	0x40010000
 800169c:	40010800 	.word	0x40010800
 80016a0:	40010c00 	.word	0x40010c00
 80016a4:	40011000 	.word	0x40011000
 80016a8:	40011400 	.word	0x40011400
 80016ac:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016b0:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <HAL_GPIO_Init+0x304>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	69bb      	ldr	r3, [r7, #24]
 80016b6:	43db      	mvns	r3, r3
 80016b8:	4909      	ldr	r1, [pc, #36]	@ (80016e0 <HAL_GPIO_Init+0x304>)
 80016ba:	4013      	ands	r3, r2
 80016bc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c0:	3301      	adds	r3, #1
 80016c2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ca:	fa22 f303 	lsr.w	r3, r2, r3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f47f ae8e 	bne.w	80013f0 <HAL_GPIO_Init+0x14>
  }
}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	372c      	adds	r7, #44	@ 0x2c
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr
 80016e0:	40010400 	.word	0x40010400

080016e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	807b      	strh	r3, [r7, #2]
 80016f0:	4613      	mov	r3, r2
 80016f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016f4:	787b      	ldrb	r3, [r7, #1]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d003      	beq.n	8001702 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016fa:	887a      	ldrh	r2, [r7, #2]
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001700:	e003      	b.n	800170a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001702:	887b      	ldrh	r3, [r7, #2]
 8001704:	041a      	lsls	r2, r3, #16
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	611a      	str	r2, [r3, #16]
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001714:	b480      	push	{r7}
 8001716:	b085      	sub	sp, #20
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
 800171c:	460b      	mov	r3, r1
 800171e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	68db      	ldr	r3, [r3, #12]
 8001724:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001726:	887a      	ldrh	r2, [r7, #2]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	4013      	ands	r3, r2
 800172c:	041a      	lsls	r2, r3, #16
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	43d9      	mvns	r1, r3
 8001732:	887b      	ldrh	r3, [r7, #2]
 8001734:	400b      	ands	r3, r1
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	611a      	str	r2, [r3, #16]
}
 800173c:	bf00      	nop
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	bc80      	pop	{r7}
 8001744:	4770      	bx	lr
	...

08001748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e12b      	b.n	80019b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001760:	b2db      	uxtb	r3, r3
 8001762:	2b00      	cmp	r3, #0
 8001764:	d106      	bne.n	8001774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7fe fe32 	bl	80003d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2224      	movs	r2, #36	@ 0x24
 8001778:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f022 0201 	bic.w	r2, r2, #1
 800178a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800179a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80017aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80017ac:	f002 f87e 	bl	80038ac <HAL_RCC_GetPCLK1Freq>
 80017b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	4a81      	ldr	r2, [pc, #516]	@ (80019bc <HAL_I2C_Init+0x274>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d807      	bhi.n	80017cc <HAL_I2C_Init+0x84>
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4a80      	ldr	r2, [pc, #512]	@ (80019c0 <HAL_I2C_Init+0x278>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	bf94      	ite	ls
 80017c4:	2301      	movls	r3, #1
 80017c6:	2300      	movhi	r3, #0
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	e006      	b.n	80017da <HAL_I2C_Init+0x92>
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	4a7d      	ldr	r2, [pc, #500]	@ (80019c4 <HAL_I2C_Init+0x27c>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	bf94      	ite	ls
 80017d4:	2301      	movls	r3, #1
 80017d6:	2300      	movhi	r3, #0
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e0e7      	b.n	80019b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	4a78      	ldr	r2, [pc, #480]	@ (80019c8 <HAL_I2C_Init+0x280>)
 80017e6:	fba2 2303 	umull	r2, r3, r2, r3
 80017ea:	0c9b      	lsrs	r3, r3, #18
 80017ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	68ba      	ldr	r2, [r7, #8]
 80017fe:	430a      	orrs	r2, r1
 8001800:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	6a1b      	ldr	r3, [r3, #32]
 8001808:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	4a6a      	ldr	r2, [pc, #424]	@ (80019bc <HAL_I2C_Init+0x274>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d802      	bhi.n	800181c <HAL_I2C_Init+0xd4>
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	3301      	adds	r3, #1
 800181a:	e009      	b.n	8001830 <HAL_I2C_Init+0xe8>
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001822:	fb02 f303 	mul.w	r3, r2, r3
 8001826:	4a69      	ldr	r2, [pc, #420]	@ (80019cc <HAL_I2C_Init+0x284>)
 8001828:	fba2 2303 	umull	r2, r3, r2, r3
 800182c:	099b      	lsrs	r3, r3, #6
 800182e:	3301      	adds	r3, #1
 8001830:	687a      	ldr	r2, [r7, #4]
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	430b      	orrs	r3, r1
 8001836:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	69db      	ldr	r3, [r3, #28]
 800183e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001842:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	495c      	ldr	r1, [pc, #368]	@ (80019bc <HAL_I2C_Init+0x274>)
 800184c:	428b      	cmp	r3, r1
 800184e:	d819      	bhi.n	8001884 <HAL_I2C_Init+0x13c>
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	1e59      	subs	r1, r3, #1
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fbb1 f3f3 	udiv	r3, r1, r3
 800185e:	1c59      	adds	r1, r3, #1
 8001860:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001864:	400b      	ands	r3, r1
 8001866:	2b00      	cmp	r3, #0
 8001868:	d00a      	beq.n	8001880 <HAL_I2C_Init+0x138>
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1e59      	subs	r1, r3, #1
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	fbb1 f3f3 	udiv	r3, r1, r3
 8001878:	3301      	adds	r3, #1
 800187a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800187e:	e051      	b.n	8001924 <HAL_I2C_Init+0x1dc>
 8001880:	2304      	movs	r3, #4
 8001882:	e04f      	b.n	8001924 <HAL_I2C_Init+0x1dc>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d111      	bne.n	80018b0 <HAL_I2C_Init+0x168>
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	1e58      	subs	r0, r3, #1
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6859      	ldr	r1, [r3, #4]
 8001894:	460b      	mov	r3, r1
 8001896:	005b      	lsls	r3, r3, #1
 8001898:	440b      	add	r3, r1
 800189a:	fbb0 f3f3 	udiv	r3, r0, r3
 800189e:	3301      	adds	r3, #1
 80018a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	bf0c      	ite	eq
 80018a8:	2301      	moveq	r3, #1
 80018aa:	2300      	movne	r3, #0
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	e012      	b.n	80018d6 <HAL_I2C_Init+0x18e>
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	1e58      	subs	r0, r3, #1
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6859      	ldr	r1, [r3, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	440b      	add	r3, r1
 80018be:	0099      	lsls	r1, r3, #2
 80018c0:	440b      	add	r3, r1
 80018c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80018c6:	3301      	adds	r3, #1
 80018c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	bf0c      	ite	eq
 80018d0:	2301      	moveq	r3, #1
 80018d2:	2300      	movne	r3, #0
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <HAL_I2C_Init+0x196>
 80018da:	2301      	movs	r3, #1
 80018dc:	e022      	b.n	8001924 <HAL_I2C_Init+0x1dc>
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d10e      	bne.n	8001904 <HAL_I2C_Init+0x1bc>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	1e58      	subs	r0, r3, #1
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6859      	ldr	r1, [r3, #4]
 80018ee:	460b      	mov	r3, r1
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	440b      	add	r3, r1
 80018f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80018f8:	3301      	adds	r3, #1
 80018fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001902:	e00f      	b.n	8001924 <HAL_I2C_Init+0x1dc>
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	1e58      	subs	r0, r3, #1
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6859      	ldr	r1, [r3, #4]
 800190c:	460b      	mov	r3, r1
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	440b      	add	r3, r1
 8001912:	0099      	lsls	r1, r3, #2
 8001914:	440b      	add	r3, r1
 8001916:	fbb0 f3f3 	udiv	r3, r0, r3
 800191a:	3301      	adds	r3, #1
 800191c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001920:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001924:	6879      	ldr	r1, [r7, #4]
 8001926:	6809      	ldr	r1, [r1, #0]
 8001928:	4313      	orrs	r3, r2
 800192a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	69da      	ldr	r2, [r3, #28]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	430a      	orrs	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001952:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	6911      	ldr	r1, [r2, #16]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	68d2      	ldr	r2, [r2, #12]
 800195e:	4311      	orrs	r1, r2
 8001960:	687a      	ldr	r2, [r7, #4]
 8001962:	6812      	ldr	r2, [r2, #0]
 8001964:	430b      	orrs	r3, r1
 8001966:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	695a      	ldr	r2, [r3, #20]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	699b      	ldr	r3, [r3, #24]
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	f042 0201 	orr.w	r2, r2, #1
 8001992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2220      	movs	r2, #32
 800199e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2200      	movs	r2, #0
 80019a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	000186a0 	.word	0x000186a0
 80019c0:	001e847f 	.word	0x001e847f
 80019c4:	003d08ff 	.word	0x003d08ff
 80019c8:	431bde83 	.word	0x431bde83
 80019cc:	10624dd3 	.word	0x10624dd3

080019d0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b088      	sub	sp, #32
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4618      	mov	r0, r3
 80019de:	f004 fb06 	bl	8005fee <USB_ReadInterrupts>
 80019e2:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80019e4:	69bb      	ldr	r3, [r7, #24]
 80019e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 fabb 	bl	8001f6a <PCD_EP_ISR_Handler>

    return;
 80019f4:	e119      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a08:	b29a      	uxth	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a12:	b292      	uxth	r2, r2
 8001a14:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f005 fdbc 	bl	8007596 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	6878      	ldr	r0, [r7, #4]
 8001a22:	f000 f905 	bl	8001c30 <HAL_PCD_SetAddress>

    return;
 8001a26:	e100      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00c      	beq.n	8001a4c <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001a44:	b292      	uxth	r2, r2
 8001a46:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001a4a:	e0ee      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001a4c:	69bb      	ldr	r3, [r7, #24]
 8001a4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d00c      	beq.n	8001a70 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001a5e:	b29a      	uxth	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001a68:	b292      	uxth	r2, r2
 8001a6a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001a6e:	e0dc      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001a70:	69bb      	ldr	r3, [r7, #24]
 8001a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d027      	beq.n	8001aca <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f022 0204 	bic.w	r2, r2, #4
 8001a8c:	b292      	uxth	r2, r2
 8001a8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f022 0208 	bic.w	r2, r2, #8
 8001aa4:	b292      	uxth	r2, r2
 8001aa6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f005 fdac 	bl	8007608 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001ac2:	b292      	uxth	r2, r2
 8001ac4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001ac8:	e0af      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001aca:	69bb      	ldr	r3, [r7, #24]
 8001acc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f000 8083 	beq.w	8001bdc <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	77fb      	strb	r3, [r7, #31]
 8001ada:	e010      	b.n	8001afe <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	7ffb      	ldrb	r3, [r7, #31]
 8001ae4:	009b      	lsls	r3, r3, #2
 8001ae6:	441a      	add	r2, r3
 8001ae8:	7ffb      	ldrb	r3, [r7, #31]
 8001aea:	8812      	ldrh	r2, [r2, #0]
 8001aec:	b292      	uxth	r2, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	3320      	adds	r3, #32
 8001af2:	443b      	add	r3, r7
 8001af4:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001af8:	7ffb      	ldrb	r3, [r7, #31]
 8001afa:	3301      	adds	r3, #1
 8001afc:	77fb      	strb	r3, [r7, #31]
 8001afe:	7ffb      	ldrb	r3, [r7, #31]
 8001b00:	2b07      	cmp	r3, #7
 8001b02:	d9eb      	bls.n	8001adc <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001b0c:	b29a      	uxth	r2, r3
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f042 0201 	orr.w	r2, r2, #1
 8001b16:	b292      	uxth	r2, r2
 8001b18:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001b24:	b29a      	uxth	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f022 0201 	bic.w	r2, r2, #1
 8001b2e:	b292      	uxth	r2, r2
 8001b30:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001b34:	bf00      	nop
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d0f6      	beq.n	8001b36 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b50:	b29a      	uxth	r2, r3
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b5a:	b292      	uxth	r2, r2
 8001b5c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001b60:	2300      	movs	r3, #0
 8001b62:	77fb      	strb	r3, [r7, #31]
 8001b64:	e00f      	b.n	8001b86 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001b66:	7ffb      	ldrb	r3, [r7, #31]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	6812      	ldr	r2, [r2, #0]
 8001b6c:	4611      	mov	r1, r2
 8001b6e:	7ffa      	ldrb	r2, [r7, #31]
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	440a      	add	r2, r1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	3320      	adds	r3, #32
 8001b78:	443b      	add	r3, r7
 8001b7a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001b7e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001b80:	7ffb      	ldrb	r3, [r7, #31]
 8001b82:	3301      	adds	r3, #1
 8001b84:	77fb      	strb	r3, [r7, #31]
 8001b86:	7ffb      	ldrb	r3, [r7, #31]
 8001b88:	2b07      	cmp	r3, #7
 8001b8a:	d9ec      	bls.n	8001b66 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f042 0208 	orr.w	r2, r2, #8
 8001b9e:	b292      	uxth	r2, r2
 8001ba0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bb6:	b292      	uxth	r2, r2
 8001bb8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001bc4:	b29a      	uxth	r2, r3
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f042 0204 	orr.w	r2, r2, #4
 8001bce:	b292      	uxth	r2, r2
 8001bd0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f005 fcfd 	bl	80075d4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001bda:	e026      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00f      	beq.n	8001c06 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001bee:	b29a      	uxth	r2, r3
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001bf8:	b292      	uxth	r2, r2
 8001bfa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	f005 fcbb 	bl	800757a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001c04:	e011      	b.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00c      	beq.n	8001c2a <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c22:	b292      	uxth	r2, r2
 8001c24:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001c28:	bf00      	nop
  }
}
 8001c2a:	3720      	adds	r7, #32
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	460b      	mov	r3, r1
 8001c3a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c42:	2b01      	cmp	r3, #1
 8001c44:	d101      	bne.n	8001c4a <HAL_PCD_SetAddress+0x1a>
 8001c46:	2302      	movs	r3, #2
 8001c48:	e012      	b.n	8001c70 <HAL_PCD_SetAddress+0x40>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	78fa      	ldrb	r2, [r7, #3]
 8001c56:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	78fa      	ldrb	r2, [r7, #3]
 8001c5e:	4611      	mov	r1, r2
 8001c60:	4618      	mov	r0, r3
 8001c62:	f004 f9b1 	bl	8005fc8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001c6e:	2300      	movs	r3, #0
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3708      	adds	r7, #8
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}

08001c78 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b084      	sub	sp, #16
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
 8001c80:	4608      	mov	r0, r1
 8001c82:	4611      	mov	r1, r2
 8001c84:	461a      	mov	r2, r3
 8001c86:	4603      	mov	r3, r0
 8001c88:	70fb      	strb	r3, [r7, #3]
 8001c8a:	460b      	mov	r3, r1
 8001c8c:	803b      	strh	r3, [r7, #0]
 8001c8e:	4613      	mov	r3, r2
 8001c90:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001c92:	2300      	movs	r3, #0
 8001c94:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001c96:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	da0e      	bge.n	8001cbc <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c9e:	78fb      	ldrb	r3, [r7, #3]
 8001ca0:	f003 0207 	and.w	r2, r3, #7
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	3310      	adds	r3, #16
 8001cae:	687a      	ldr	r2, [r7, #4]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	705a      	strb	r2, [r3, #1]
 8001cba:	e00e      	b.n	8001cda <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001cbc:	78fb      	ldrb	r3, [r7, #3]
 8001cbe:	f003 0207 	and.w	r2, r3, #7
 8001cc2:	4613      	mov	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	4413      	add	r3, r2
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	4413      	add	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001cda:	78fb      	ldrb	r3, [r7, #3]
 8001cdc:	f003 0307 	and.w	r3, r3, #7
 8001ce0:	b2da      	uxtb	r2, r3
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001ce6:	883a      	ldrh	r2, [r7, #0]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	78ba      	ldrb	r2, [r7, #2]
 8001cf0:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001cf2:	78bb      	ldrb	r3, [r7, #2]
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	d102      	bne.n	8001cfe <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d101      	bne.n	8001d0c <HAL_PCD_EP_Open+0x94>
 8001d08:	2302      	movs	r3, #2
 8001d0a:	e00e      	b.n	8001d2a <HAL_PCD_EP_Open+0xb2>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2201      	movs	r2, #1
 8001d10:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	68f9      	ldr	r1, [r7, #12]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f002 f8e6 	bl	8003eec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8001d28:	7afb      	ldrb	r3, [r7, #11]
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	3710      	adds	r7, #16
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b086      	sub	sp, #24
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	60f8      	str	r0, [r7, #12]
 8001d3a:	607a      	str	r2, [r7, #4]
 8001d3c:	603b      	str	r3, [r7, #0]
 8001d3e:	460b      	mov	r3, r1
 8001d40:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001d42:	7afb      	ldrb	r3, [r7, #11]
 8001d44:	f003 0207 	and.w	r2, r3, #7
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	00db      	lsls	r3, r3, #3
 8001d50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	4413      	add	r3, r2
 8001d58:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	687a      	ldr	r2, [r7, #4]
 8001d5e:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	2200      	movs	r2, #0
 8001d70:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001d72:	7afb      	ldrb	r3, [r7, #11]
 8001d74:	f003 0307 	and.w	r3, r3, #7
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6979      	ldr	r1, [r7, #20]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f002 fc71 	bl	800466c <USB_EPStartXfer>

  return HAL_OK;
 8001d8a:	2300      	movs	r3, #0
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3718      	adds	r7, #24
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	607a      	str	r2, [r7, #4]
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	460b      	mov	r3, r1
 8001da2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001da4:	7afb      	ldrb	r3, [r7, #11]
 8001da6:	f003 0207 	and.w	r2, r3, #7
 8001daa:	4613      	mov	r3, r2
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	00db      	lsls	r3, r3, #3
 8001db2:	3310      	adds	r3, #16
 8001db4:	68fa      	ldr	r2, [r7, #12]
 8001db6:	4413      	add	r3, r2
 8001db8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001dba:	697b      	ldr	r3, [r7, #20]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	2201      	movs	r2, #1
 8001dca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	683a      	ldr	r2, [r7, #0]
 8001dd2:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	2201      	movs	r2, #1
 8001dde:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001de0:	7afb      	ldrb	r3, [r7, #11]
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6979      	ldr	r1, [r7, #20]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 fc3a 	bl	800466c <USB_EPStartXfer>

  return HAL_OK;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3718      	adds	r7, #24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}

08001e02 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001e02:	b580      	push	{r7, lr}
 8001e04:	b084      	sub	sp, #16
 8001e06:	af00      	add	r7, sp, #0
 8001e08:	6078      	str	r0, [r7, #4]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001e0e:	78fb      	ldrb	r3, [r7, #3]
 8001e10:	f003 0307 	and.w	r3, r3, #7
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	7912      	ldrb	r2, [r2, #4]
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d901      	bls.n	8001e20 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e04c      	b.n	8001eba <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001e20:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	da0e      	bge.n	8001e46 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	f003 0207 	and.w	r2, r3, #7
 8001e2e:	4613      	mov	r3, r2
 8001e30:	009b      	lsls	r3, r3, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	00db      	lsls	r3, r3, #3
 8001e36:	3310      	adds	r3, #16
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2201      	movs	r2, #1
 8001e42:	705a      	strb	r2, [r3, #1]
 8001e44:	e00c      	b.n	8001e60 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001e46:	78fa      	ldrb	r2, [r7, #3]
 8001e48:	4613      	mov	r3, r2
 8001e4a:	009b      	lsls	r3, r3, #2
 8001e4c:	4413      	add	r3, r2
 8001e4e:	00db      	lsls	r3, r3, #3
 8001e50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	4413      	add	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2201      	movs	r2, #1
 8001e64:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001e66:	78fb      	ldrb	r3, [r7, #3]
 8001e68:	f003 0307 	and.w	r3, r3, #7
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d101      	bne.n	8001e80 <HAL_PCD_EP_SetStall+0x7e>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e01c      	b.n	8001eba <HAL_PCD_EP_SetStall+0xb8>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68f9      	ldr	r1, [r7, #12]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 ff9d 	bl	8005dce <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8001e94:	78fb      	ldrb	r3, [r7, #3]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d108      	bne.n	8001eb0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4610      	mov	r0, r2
 8001eac:	f004 f8ae 	bl	800600c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b084      	sub	sp, #16
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001ece:	78fb      	ldrb	r3, [r7, #3]
 8001ed0:	f003 030f 	and.w	r3, r3, #15
 8001ed4:	687a      	ldr	r2, [r7, #4]
 8001ed6:	7912      	ldrb	r2, [r2, #4]
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d901      	bls.n	8001ee0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e040      	b.n	8001f62 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001ee0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	da0e      	bge.n	8001f06 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ee8:	78fb      	ldrb	r3, [r7, #3]
 8001eea:	f003 0207 	and.w	r2, r3, #7
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	00db      	lsls	r3, r3, #3
 8001ef6:	3310      	adds	r3, #16
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	4413      	add	r3, r2
 8001efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2201      	movs	r2, #1
 8001f02:	705a      	strb	r2, [r3, #1]
 8001f04:	e00e      	b.n	8001f24 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f06:	78fb      	ldrb	r3, [r7, #3]
 8001f08:	f003 0207 	and.w	r2, r3, #7
 8001f0c:	4613      	mov	r3, r2
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f18:	687a      	ldr	r2, [r7, #4]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	2200      	movs	r2, #0
 8001f28:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f2a:	78fb      	ldrb	r3, [r7, #3]
 8001f2c:	f003 0307 	and.w	r3, r3, #7
 8001f30:	b2da      	uxtb	r2, r3
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d101      	bne.n	8001f44 <HAL_PCD_EP_ClrStall+0x82>
 8001f40:	2302      	movs	r3, #2
 8001f42:	e00e      	b.n	8001f62 <HAL_PCD_EP_ClrStall+0xa0>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68f9      	ldr	r1, [r7, #12]
 8001f52:	4618      	mov	r0, r3
 8001f54:	f003 ff8b 	bl	8005e6e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001f60:	2300      	movs	r3, #0
}
 8001f62:	4618      	mov	r0, r3
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}

08001f6a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b096      	sub	sp, #88	@ 0x58
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001f72:	e3bb      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f7c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001f80:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	f003 030f 	and.w	r3, r3, #15
 8001f8a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8001f8e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	f040 8175 	bne.w	8002282 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001f98:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001f9c:	f003 0310 	and.w	r3, r3, #16
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d14e      	bne.n	8002042 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fb4:	81fb      	strh	r3, [r7, #14]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	89fb      	ldrh	r3, [r7, #14]
 8001fbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001fc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001fc4:	b29b      	uxth	r3, r3
 8001fc6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	3310      	adds	r3, #16
 8001fcc:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	461a      	mov	r2, r3
 8001fda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3302      	adds	r3, #2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	6812      	ldr	r2, [r2, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001ff0:	881b      	ldrh	r3, [r3, #0]
 8001ff2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ff8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001ffa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001ffc:	695a      	ldr	r2, [r3, #20]
 8001ffe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002000:	69db      	ldr	r3, [r3, #28]
 8002002:	441a      	add	r2, r3
 8002004:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002006:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002008:	2100      	movs	r1, #0
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f005 fa9b 	bl	8007546 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	7b5b      	ldrb	r3, [r3, #13]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 8368 	beq.w	80026ec <PCD_EP_ISR_Handler+0x782>
 800201c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	2b00      	cmp	r3, #0
 8002022:	f040 8363 	bne.w	80026ec <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	7b5b      	ldrb	r3, [r3, #13]
 800202a:	b2db      	uxtb	r3, r3
 800202c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002030:	b2da      	uxtb	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	735a      	strb	r2, [r3, #13]
 8002040:	e354      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002048:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8002054:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002058:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800205c:	2b00      	cmp	r3, #0
 800205e:	d034      	beq.n	80020ca <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002068:	b29b      	uxth	r3, r3
 800206a:	461a      	mov	r2, r3
 800206c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	00db      	lsls	r3, r3, #3
 8002072:	4413      	add	r3, r2
 8002074:	3306      	adds	r3, #6
 8002076:	005b      	lsls	r3, r3, #1
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	4413      	add	r3, r2
 800207e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002082:	881b      	ldrh	r3, [r3, #0]
 8002084:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6818      	ldr	r0, [r3, #0]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8002096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002098:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800209a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800209c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800209e:	b29b      	uxth	r3, r3
 80020a0:	f004 f805 	bl	80060ae <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	b29a      	uxth	r2, r3
 80020ac:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80020b0:	4013      	ands	r3, r2
 80020b2:	823b      	strh	r3, [r7, #16]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	8a3a      	ldrh	r2, [r7, #16]
 80020ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020be:	b292      	uxth	r2, r2
 80020c0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f005 fa12 	bl	80074ec <HAL_PCD_SetupStageCallback>
 80020c8:	e310      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80020ca:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f280 830c 	bge.w	80026ec <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	881b      	ldrh	r3, [r3, #0]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80020e0:	4013      	ands	r3, r2
 80020e2:	83fb      	strh	r3, [r7, #30]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	8bfa      	ldrh	r2, [r7, #30]
 80020ea:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80020ee:	b292      	uxth	r2, r2
 80020f0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	461a      	mov	r2, r3
 80020fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	00db      	lsls	r3, r3, #3
 8002104:	4413      	add	r3, r2
 8002106:	3306      	adds	r3, #6
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	6812      	ldr	r2, [r2, #0]
 800210e:	4413      	add	r3, r2
 8002110:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002114:	881b      	ldrh	r3, [r3, #0]
 8002116:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800211a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800211c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800211e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002120:	69db      	ldr	r3, [r3, #28]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d019      	beq.n	800215a <PCD_EP_ISR_Handler+0x1f0>
 8002126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d015      	beq.n	800215a <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6818      	ldr	r0, [r3, #0]
 8002132:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002134:	6959      	ldr	r1, [r3, #20]
 8002136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002138:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800213a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800213c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800213e:	b29b      	uxth	r3, r3
 8002140:	f003 ffb5 	bl	80060ae <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002144:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002146:	695a      	ldr	r2, [r3, #20]
 8002148:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800214a:	69db      	ldr	r3, [r3, #28]
 800214c:	441a      	add	r2, r3
 800214e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002150:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002152:	2100      	movs	r1, #0
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f005 f9db 	bl	8007510 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	881b      	ldrh	r3, [r3, #0]
 8002160:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8002164:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002168:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800216c:	2b00      	cmp	r3, #0
 800216e:	f040 82bd 	bne.w	80026ec <PCD_EP_ISR_Handler+0x782>
 8002172:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002176:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800217a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800217e:	f000 82b5 	beq.w	80026ec <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002190:	b29b      	uxth	r3, r3
 8002192:	461a      	mov	r2, r3
 8002194:	69bb      	ldr	r3, [r7, #24]
 8002196:	4413      	add	r3, r2
 8002198:	61bb      	str	r3, [r7, #24]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80021a0:	617b      	str	r3, [r7, #20]
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021ac:	b29a      	uxth	r2, r3
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	801a      	strh	r2, [r3, #0]
 80021b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b4:	691b      	ldr	r3, [r3, #16]
 80021b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80021b8:	d91d      	bls.n	80021f6 <PCD_EP_ISR_Handler+0x28c>
 80021ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021bc:	691b      	ldr	r3, [r3, #16]
 80021be:	095b      	lsrs	r3, r3, #5
 80021c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80021c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021c4:	691b      	ldr	r3, [r3, #16]
 80021c6:	f003 031f 	and.w	r3, r3, #31
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <PCD_EP_ISR_Handler+0x26a>
 80021ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021d0:	3b01      	subs	r3, #1
 80021d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	b29a      	uxth	r2, r3
 80021da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021dc:	b29b      	uxth	r3, r3
 80021de:	029b      	lsls	r3, r3, #10
 80021e0:	b29b      	uxth	r3, r3
 80021e2:	4313      	orrs	r3, r2
 80021e4:	b29b      	uxth	r3, r3
 80021e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80021ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	801a      	strh	r2, [r3, #0]
 80021f4:	e026      	b.n	8002244 <PCD_EP_ISR_Handler+0x2da>
 80021f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d10a      	bne.n	8002214 <PCD_EP_ISR_Handler+0x2aa>
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	881b      	ldrh	r3, [r3, #0]
 8002202:	b29b      	uxth	r3, r3
 8002204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800220c:	b29a      	uxth	r2, r3
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	801a      	strh	r2, [r3, #0]
 8002212:	e017      	b.n	8002244 <PCD_EP_ISR_Handler+0x2da>
 8002214:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002216:	691b      	ldr	r3, [r3, #16]
 8002218:	085b      	lsrs	r3, r3, #1
 800221a:	647b      	str	r3, [r7, #68]	@ 0x44
 800221c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800221e:	691b      	ldr	r3, [r3, #16]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	2b00      	cmp	r3, #0
 8002226:	d002      	beq.n	800222e <PCD_EP_ISR_Handler+0x2c4>
 8002228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800222a:	3301      	adds	r3, #1
 800222c:	647b      	str	r3, [r7, #68]	@ 0x44
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	b29a      	uxth	r2, r3
 8002234:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002236:	b29b      	uxth	r3, r3
 8002238:	029b      	lsls	r3, r3, #10
 800223a:	b29b      	uxth	r3, r3
 800223c:	4313      	orrs	r3, r2
 800223e:	b29a      	uxth	r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	881b      	ldrh	r3, [r3, #0]
 800224a:	b29b      	uxth	r3, r3
 800224c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002250:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002254:	827b      	strh	r3, [r7, #18]
 8002256:	8a7b      	ldrh	r3, [r7, #18]
 8002258:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800225c:	827b      	strh	r3, [r7, #18]
 800225e:	8a7b      	ldrh	r3, [r7, #18]
 8002260:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002264:	827b      	strh	r3, [r7, #18]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	8a7b      	ldrh	r3, [r7, #18]
 800226c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002270:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002274:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002278:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800227c:	b29b      	uxth	r3, r3
 800227e:	8013      	strh	r3, [r2, #0]
 8002280:	e234      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	461a      	mov	r2, r3
 8002288:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002296:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 800229a:	2b00      	cmp	r3, #0
 800229c:	f280 80fc 	bge.w	8002498 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	461a      	mov	r2, r3
 80022a6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80022aa:	009b      	lsls	r3, r3, #2
 80022ac:	4413      	add	r3, r2
 80022ae:	881b      	ldrh	r3, [r3, #0]
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80022b6:	4013      	ands	r3, r2
 80022b8:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	461a      	mov	r2, r3
 80022c2:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	4413      	add	r3, r2
 80022ca:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80022ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022d2:	b292      	uxth	r2, r2
 80022d4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80022d6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80022da:	4613      	mov	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80022e6:	687a      	ldr	r2, [r7, #4]
 80022e8:	4413      	add	r3, r2
 80022ea:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80022ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ee:	7b1b      	ldrb	r3, [r3, #12]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d125      	bne.n	8002340 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	461a      	mov	r2, r3
 8002300:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	00db      	lsls	r3, r3, #3
 8002306:	4413      	add	r3, r2
 8002308:	3306      	adds	r3, #6
 800230a:	005b      	lsls	r3, r3, #1
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6812      	ldr	r2, [r2, #0]
 8002310:	4413      	add	r3, r2
 8002312:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002316:	881b      	ldrh	r3, [r3, #0]
 8002318:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800231c:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002320:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002324:	2b00      	cmp	r3, #0
 8002326:	f000 8092 	beq.w	800244e <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6818      	ldr	r0, [r3, #0]
 800232e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002330:	6959      	ldr	r1, [r3, #20]
 8002332:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002334:	88da      	ldrh	r2, [r3, #6]
 8002336:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800233a:	f003 feb8 	bl	80060ae <USB_ReadPMA>
 800233e:	e086      	b.n	800244e <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002340:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002342:	78db      	ldrb	r3, [r3, #3]
 8002344:	2b02      	cmp	r3, #2
 8002346:	d10a      	bne.n	800235e <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002348:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800234c:	461a      	mov	r2, r3
 800234e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f000 f9d9 	bl	8002708 <HAL_PCD_EP_DB_Receive>
 8002356:	4603      	mov	r3, r0
 8002358:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800235c:	e077      	b.n	800244e <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	461a      	mov	r2, r3
 8002364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	009b      	lsls	r3, r3, #2
 800236a:	4413      	add	r3, r2
 800236c:	881b      	ldrh	r3, [r3, #0]
 800236e:	b29b      	uxth	r3, r3
 8002370:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002374:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002378:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	461a      	mov	r2, r3
 8002382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	441a      	add	r2, r3
 800238a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 800238e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002392:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002396:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800239a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800239e:	b29b      	uxth	r3, r3
 80023a0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	461a      	mov	r2, r3
 80023a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	009b      	lsls	r3, r3, #2
 80023ae:	4413      	add	r3, r2
 80023b0:	881b      	ldrh	r3, [r3, #0]
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d024      	beq.n	8002406 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023c4:	b29b      	uxth	r3, r3
 80023c6:	461a      	mov	r2, r3
 80023c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	00db      	lsls	r3, r3, #3
 80023ce:	4413      	add	r3, r2
 80023d0:	3302      	adds	r3, #2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	6812      	ldr	r2, [r2, #0]
 80023d8:	4413      	add	r3, r2
 80023da:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023de:	881b      	ldrh	r3, [r3, #0]
 80023e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80023e4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80023e8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d02e      	beq.n	800244e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023f6:	6959      	ldr	r1, [r3, #20]
 80023f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023fa:	891a      	ldrh	r2, [r3, #8]
 80023fc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002400:	f003 fe55 	bl	80060ae <USB_ReadPMA>
 8002404:	e023      	b.n	800244e <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800240e:	b29b      	uxth	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4413      	add	r3, r2
 800241a:	3306      	adds	r3, #6
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	687a      	ldr	r2, [r7, #4]
 8002420:	6812      	ldr	r2, [r2, #0]
 8002422:	4413      	add	r3, r2
 8002424:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002428:	881b      	ldrh	r3, [r3, #0]
 800242a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800242e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002432:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002436:	2b00      	cmp	r3, #0
 8002438:	d009      	beq.n	800244e <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6818      	ldr	r0, [r3, #0]
 800243e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002440:	6959      	ldr	r1, [r3, #20]
 8002442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002444:	895a      	ldrh	r2, [r3, #10]
 8002446:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800244a:	f003 fe30 	bl	80060ae <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800244e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002450:	69da      	ldr	r2, [r3, #28]
 8002452:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002456:	441a      	add	r2, r3
 8002458:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800245a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800245c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002464:	441a      	add	r2, r3
 8002466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002468:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800246a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d005      	beq.n	800247e <PCD_EP_ISR_Handler+0x514>
 8002472:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002476:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	429a      	cmp	r2, r3
 800247c:	d206      	bcs.n	800248c <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800247e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	4619      	mov	r1, r3
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f005 f843 	bl	8007510 <HAL_PCD_DataOutStageCallback>
 800248a:	e005      	b.n	8002498 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002492:	4618      	mov	r0, r3
 8002494:	f002 f8ea 	bl	800466c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8002498:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800249c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 8123 	beq.w	80026ec <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80024a6:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80024aa:	4613      	mov	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	00db      	lsls	r3, r3, #3
 80024b2:	3310      	adds	r3, #16
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	4413      	add	r3, r2
 80024b8:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	4413      	add	r3, r2
 80024c8:	881b      	ldrh	r3, [r3, #0]
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80024d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024d4:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80024e2:	009b      	lsls	r3, r3, #2
 80024e4:	441a      	add	r2, r3
 80024e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80024ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80024ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80024f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024f8:	78db      	ldrb	r3, [r3, #3]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	f040 80a2 	bne.w	8002644 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002500:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002502:	2200      	movs	r2, #0
 8002504:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002506:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002508:	7b1b      	ldrb	r3, [r3, #12]
 800250a:	2b00      	cmp	r3, #0
 800250c:	f000 8093 	beq.w	8002636 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002510:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002518:	2b00      	cmp	r3, #0
 800251a:	d046      	beq.n	80025aa <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800251c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800251e:	785b      	ldrb	r3, [r3, #1]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d126      	bne.n	8002572 <PCD_EP_ISR_Handler+0x608>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	627b      	str	r3, [r7, #36]	@ 0x24
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002532:	b29b      	uxth	r3, r3
 8002534:	461a      	mov	r2, r3
 8002536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002538:	4413      	add	r3, r2
 800253a:	627b      	str	r3, [r7, #36]	@ 0x24
 800253c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	011a      	lsls	r2, r3, #4
 8002542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002544:	4413      	add	r3, r2
 8002546:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800254a:	623b      	str	r3, [r7, #32]
 800254c:	6a3b      	ldr	r3, [r7, #32]
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	b29b      	uxth	r3, r3
 8002552:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002556:	b29a      	uxth	r2, r3
 8002558:	6a3b      	ldr	r3, [r7, #32]
 800255a:	801a      	strh	r2, [r3, #0]
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	b29b      	uxth	r3, r3
 8002562:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002566:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800256a:	b29a      	uxth	r2, r3
 800256c:	6a3b      	ldr	r3, [r7, #32]
 800256e:	801a      	strh	r2, [r3, #0]
 8002570:	e061      	b.n	8002636 <PCD_EP_ISR_Handler+0x6cc>
 8002572:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002574:	785b      	ldrb	r3, [r3, #1]
 8002576:	2b01      	cmp	r3, #1
 8002578:	d15d      	bne.n	8002636 <PCD_EP_ISR_Handler+0x6cc>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002588:	b29b      	uxth	r3, r3
 800258a:	461a      	mov	r2, r3
 800258c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800258e:	4413      	add	r3, r2
 8002590:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	011a      	lsls	r2, r3, #4
 8002598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259a:	4413      	add	r3, r2
 800259c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80025a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025a4:	2200      	movs	r2, #0
 80025a6:	801a      	strh	r2, [r3, #0]
 80025a8:	e045      	b.n	8002636 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80025b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025b2:	785b      	ldrb	r3, [r3, #1]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d126      	bne.n	8002606 <PCD_EP_ISR_Handler+0x69c>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	461a      	mov	r2, r3
 80025ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025cc:	4413      	add	r3, r2
 80025ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80025d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	011a      	lsls	r2, r3, #4
 80025d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80025d8:	4413      	add	r3, r2
 80025da:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80025de:	633b      	str	r3, [r7, #48]	@ 0x30
 80025e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025e2:	881b      	ldrh	r3, [r3, #0]
 80025e4:	b29b      	uxth	r3, r3
 80025e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025ea:	b29a      	uxth	r2, r3
 80025ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025ee:	801a      	strh	r2, [r3, #0]
 80025f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	b29b      	uxth	r3, r3
 80025f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025fe:	b29a      	uxth	r2, r3
 8002600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002602:	801a      	strh	r2, [r3, #0]
 8002604:	e017      	b.n	8002636 <PCD_EP_ISR_Handler+0x6cc>
 8002606:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002608:	785b      	ldrb	r3, [r3, #1]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d113      	bne.n	8002636 <PCD_EP_ISR_Handler+0x6cc>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002616:	b29b      	uxth	r3, r3
 8002618:	461a      	mov	r2, r3
 800261a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800261c:	4413      	add	r3, r2
 800261e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002622:	781b      	ldrb	r3, [r3, #0]
 8002624:	011a      	lsls	r2, r3, #4
 8002626:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002628:	4413      	add	r3, r2
 800262a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800262e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002630:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002632:	2200      	movs	r2, #0
 8002634:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002636:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	4619      	mov	r1, r3
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f004 ff82 	bl	8007546 <HAL_PCD_DataInStageCallback>
 8002642:	e053      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002644:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002648:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264c:	2b00      	cmp	r3, #0
 800264e:	d146      	bne.n	80026de <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002658:	b29b      	uxth	r3, r3
 800265a:	461a      	mov	r2, r3
 800265c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	4413      	add	r3, r2
 8002664:	3302      	adds	r3, #2
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	4413      	add	r3, r2
 800266e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002678:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800267c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800267e:	699a      	ldr	r2, [r3, #24]
 8002680:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002684:	429a      	cmp	r2, r3
 8002686:	d907      	bls.n	8002698 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8002688:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800268a:	699a      	ldr	r2, [r3, #24]
 800268c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002690:	1ad2      	subs	r2, r2, r3
 8002692:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002694:	619a      	str	r2, [r3, #24]
 8002696:	e002      	b.n	800269e <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002698:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800269a:	2200      	movs	r2, #0
 800269c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800269e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d106      	bne.n	80026b4 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	4619      	mov	r1, r3
 80026ac:	6878      	ldr	r0, [r7, #4]
 80026ae:	f004 ff4a 	bl	8007546 <HAL_PCD_DataInStageCallback>
 80026b2:	e01b      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80026b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026b6:	695a      	ldr	r2, [r3, #20]
 80026b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80026bc:	441a      	add	r2, r3
 80026be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80026c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026c4:	69da      	ldr	r2, [r3, #28]
 80026c6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80026ca:	441a      	add	r2, r3
 80026cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026ce:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026d6:	4618      	mov	r0, r3
 80026d8:	f001 ffc8 	bl	800466c <USB_EPStartXfer>
 80026dc:	e006      	b.n	80026ec <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80026de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026e2:	461a      	mov	r2, r3
 80026e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f91b 	bl	8002922 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	b21b      	sxth	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f6ff ac3b 	blt.w	8001f74 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3758      	adds	r7, #88	@ 0x58
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}

08002708 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b088      	sub	sp, #32
 800270c:	af00      	add	r7, sp, #0
 800270e:	60f8      	str	r0, [r7, #12]
 8002710:	60b9      	str	r1, [r7, #8]
 8002712:	4613      	mov	r3, r2
 8002714:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002716:	88fb      	ldrh	r3, [r7, #6]
 8002718:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800271c:	2b00      	cmp	r3, #0
 800271e:	d07e      	beq.n	800281e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002728:	b29b      	uxth	r3, r3
 800272a:	461a      	mov	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	4413      	add	r3, r2
 8002734:	3302      	adds	r3, #2
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	68fa      	ldr	r2, [r7, #12]
 800273a:	6812      	ldr	r2, [r2, #0]
 800273c:	4413      	add	r3, r2
 800273e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002742:	881b      	ldrh	r3, [r3, #0]
 8002744:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002748:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	699a      	ldr	r2, [r3, #24]
 800274e:	8b7b      	ldrh	r3, [r7, #26]
 8002750:	429a      	cmp	r2, r3
 8002752:	d306      	bcc.n	8002762 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	699a      	ldr	r2, [r3, #24]
 8002758:	8b7b      	ldrh	r3, [r7, #26]
 800275a:	1ad2      	subs	r2, r2, r3
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	619a      	str	r2, [r3, #24]
 8002760:	e002      	b.n	8002768 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2200      	movs	r2, #0
 8002766:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d123      	bne.n	80027b8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	461a      	mov	r2, r3
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	009b      	lsls	r3, r3, #2
 800277c:	4413      	add	r3, r2
 800277e:	881b      	ldrh	r3, [r3, #0]
 8002780:	b29b      	uxth	r3, r3
 8002782:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800278a:	833b      	strh	r3, [r7, #24]
 800278c:	8b3b      	ldrh	r3, [r7, #24]
 800278e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002792:	833b      	strh	r3, [r7, #24]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	441a      	add	r2, r3
 80027a2:	8b3b      	ldrh	r3, [r7, #24]
 80027a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80027b4:	b29b      	uxth	r3, r3
 80027b6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80027b8:	88fb      	ldrh	r3, [r7, #6]
 80027ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d01f      	beq.n	8002802 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	461a      	mov	r2, r3
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	781b      	ldrb	r3, [r3, #0]
 80027cc:	009b      	lsls	r3, r3, #2
 80027ce:	4413      	add	r3, r2
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	b29b      	uxth	r3, r3
 80027d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027dc:	82fb      	strh	r3, [r7, #22]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	441a      	add	r2, r3
 80027ec:	8afb      	ldrh	r3, [r7, #22]
 80027ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80027fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80027fe:	b29b      	uxth	r3, r3
 8002800:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002802:	8b7b      	ldrh	r3, [r7, #26]
 8002804:	2b00      	cmp	r3, #0
 8002806:	f000 8087 	beq.w	8002918 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	6818      	ldr	r0, [r3, #0]
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	6959      	ldr	r1, [r3, #20]
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	891a      	ldrh	r2, [r3, #8]
 8002816:	8b7b      	ldrh	r3, [r7, #26]
 8002818:	f003 fc49 	bl	80060ae <USB_ReadPMA>
 800281c:	e07c      	b.n	8002918 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002826:	b29b      	uxth	r3, r3
 8002828:	461a      	mov	r2, r3
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	781b      	ldrb	r3, [r3, #0]
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	4413      	add	r3, r2
 8002832:	3306      	adds	r3, #6
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	68fa      	ldr	r2, [r7, #12]
 8002838:	6812      	ldr	r2, [r2, #0]
 800283a:	4413      	add	r3, r2
 800283c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002846:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	699a      	ldr	r2, [r3, #24]
 800284c:	8b7b      	ldrh	r3, [r7, #26]
 800284e:	429a      	cmp	r2, r3
 8002850:	d306      	bcc.n	8002860 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	699a      	ldr	r2, [r3, #24]
 8002856:	8b7b      	ldrh	r3, [r7, #26]
 8002858:	1ad2      	subs	r2, r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	619a      	str	r2, [r3, #24]
 800285e:	e002      	b.n	8002866 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002860:	68bb      	ldr	r3, [r7, #8]
 8002862:	2200      	movs	r2, #0
 8002864:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d123      	bne.n	80028b6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	461a      	mov	r2, r3
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	781b      	ldrb	r3, [r3, #0]
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4413      	add	r3, r2
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	b29b      	uxth	r3, r3
 8002880:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002884:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002888:	83fb      	strh	r3, [r7, #30]
 800288a:	8bfb      	ldrh	r3, [r7, #30]
 800288c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002890:	83fb      	strh	r3, [r7, #30]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	461a      	mov	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	441a      	add	r2, r3
 80028a0:	8bfb      	ldrh	r3, [r7, #30]
 80028a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80028a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80028aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b2:	b29b      	uxth	r3, r3
 80028b4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80028b6:	88fb      	ldrh	r3, [r7, #6]
 80028b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d11f      	bne.n	8002900 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	4413      	add	r3, r2
 80028ce:	881b      	ldrh	r3, [r3, #0]
 80028d0:	b29b      	uxth	r3, r3
 80028d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80028d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028da:	83bb      	strh	r3, [r7, #28]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	461a      	mov	r2, r3
 80028e2:	68bb      	ldr	r3, [r7, #8]
 80028e4:	781b      	ldrb	r3, [r3, #0]
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	441a      	add	r2, r3
 80028ea:	8bbb      	ldrh	r3, [r7, #28]
 80028ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80028f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80028f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028f8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002900:	8b7b      	ldrh	r3, [r7, #26]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d008      	beq.n	8002918 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	6959      	ldr	r1, [r3, #20]
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	895a      	ldrh	r2, [r3, #10]
 8002912:	8b7b      	ldrh	r3, [r7, #26]
 8002914:	f003 fbcb 	bl	80060ae <USB_ReadPMA>
    }
  }

  return count;
 8002918:	8b7b      	ldrh	r3, [r7, #26]
}
 800291a:	4618      	mov	r0, r3
 800291c:	3720      	adds	r7, #32
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}

08002922 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b0a4      	sub	sp, #144	@ 0x90
 8002926:	af00      	add	r7, sp, #0
 8002928:	60f8      	str	r0, [r7, #12]
 800292a:	60b9      	str	r1, [r7, #8]
 800292c:	4613      	mov	r3, r2
 800292e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002930:	88fb      	ldrh	r3, [r7, #6]
 8002932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002936:	2b00      	cmp	r3, #0
 8002938:	f000 81dd 	beq.w	8002cf6 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002944:	b29b      	uxth	r3, r3
 8002946:	461a      	mov	r2, r3
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	00db      	lsls	r3, r3, #3
 800294e:	4413      	add	r3, r2
 8002950:	3302      	adds	r3, #2
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	6812      	ldr	r2, [r2, #0]
 8002958:	4413      	add	r3, r2
 800295a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800295e:	881b      	ldrh	r3, [r3, #0]
 8002960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002964:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	699a      	ldr	r2, [r3, #24]
 800296c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002970:	429a      	cmp	r2, r3
 8002972:	d907      	bls.n	8002984 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	699a      	ldr	r2, [r3, #24]
 8002978:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800297c:	1ad2      	subs	r2, r2, r3
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	619a      	str	r2, [r3, #24]
 8002982:	e002      	b.n	800298a <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	2200      	movs	r2, #0
 8002988:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	2b00      	cmp	r3, #0
 8002990:	f040 80b9 	bne.w	8002b06 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	785b      	ldrb	r3, [r3, #1]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d126      	bne.n	80029ea <HAL_PCD_EP_DB_Transmit+0xc8>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	461a      	mov	r2, r3
 80029ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029b0:	4413      	add	r3, r2
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029b4:	68bb      	ldr	r3, [r7, #8]
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	011a      	lsls	r2, r3, #4
 80029ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029bc:	4413      	add	r3, r2
 80029be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80029c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c6:	881b      	ldrh	r3, [r3, #0]
 80029c8:	b29b      	uxth	r3, r3
 80029ca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029d2:	801a      	strh	r2, [r3, #0]
 80029d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	b29b      	uxth	r3, r3
 80029da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029e6:	801a      	strh	r2, [r3, #0]
 80029e8:	e01a      	b.n	8002a20 <HAL_PCD_EP_DB_Transmit+0xfe>
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	785b      	ldrb	r3, [r3, #1]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d116      	bne.n	8002a20 <HAL_PCD_EP_DB_Transmit+0xfe>
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	461a      	mov	r2, r3
 8002a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a06:	4413      	add	r3, r2
 8002a08:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	011a      	lsls	r2, r3, #4
 8002a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a12:	4413      	add	r3, r2
 8002a14:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002a18:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	785b      	ldrb	r3, [r3, #1]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d126      	bne.n	8002a7c <HAL_PCD_EP_DB_Transmit+0x15a>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	61fb      	str	r3, [r7, #28]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	461a      	mov	r2, r3
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	4413      	add	r3, r2
 8002a44:	61fb      	str	r3, [r7, #28]
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	781b      	ldrb	r3, [r3, #0]
 8002a4a:	011a      	lsls	r2, r3, #4
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	4413      	add	r3, r2
 8002a50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002a54:	61bb      	str	r3, [r7, #24]
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	881b      	ldrh	r3, [r3, #0]
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	801a      	strh	r2, [r3, #0]
 8002a66:	69bb      	ldr	r3, [r7, #24]
 8002a68:	881b      	ldrh	r3, [r3, #0]
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a74:	b29a      	uxth	r2, r3
 8002a76:	69bb      	ldr	r3, [r7, #24]
 8002a78:	801a      	strh	r2, [r3, #0]
 8002a7a:	e017      	b.n	8002aac <HAL_PCD_EP_DB_Transmit+0x18a>
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	785b      	ldrb	r3, [r3, #1]
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d113      	bne.n	8002aac <HAL_PCD_EP_DB_Transmit+0x18a>
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a8c:	b29b      	uxth	r3, r3
 8002a8e:	461a      	mov	r2, r3
 8002a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a92:	4413      	add	r3, r2
 8002a94:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	011a      	lsls	r2, r3, #4
 8002a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9e:	4413      	add	r3, r2
 8002aa0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002aa4:	623b      	str	r3, [r7, #32]
 8002aa6:	6a3b      	ldr	r3, [r7, #32]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f004 fd47 	bl	8007546 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	f000 82fc 	beq.w	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	4413      	add	r3, r2
 8002ad2:	881b      	ldrh	r3, [r3, #0]
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ada:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ade:	82fb      	strh	r3, [r7, #22]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	781b      	ldrb	r3, [r3, #0]
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	441a      	add	r2, r3
 8002aee:	8afb      	ldrh	r3, [r7, #22]
 8002af0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002af4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002af8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b00:	b29b      	uxth	r3, r3
 8002b02:	8013      	strh	r3, [r2, #0]
 8002b04:	e2da      	b.n	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002b06:	88fb      	ldrh	r3, [r7, #6]
 8002b08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d021      	beq.n	8002b54 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	461a      	mov	r2, r3
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	881b      	ldrh	r3, [r3, #0]
 8002b20:	b29b      	uxth	r3, r3
 8002b22:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b2a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	461a      	mov	r2, r3
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	441a      	add	r2, r3
 8002b3c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002b40:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b44:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b48:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b4c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	f040 82ae 	bne.w	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	695a      	ldr	r2, [r3, #20]
 8002b64:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002b68:	441a      	add	r2, r3
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	69da      	ldr	r2, [r3, #28]
 8002b72:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002b76:	441a      	add	r2, r3
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b7c:	68bb      	ldr	r3, [r7, #8]
 8002b7e:	6a1a      	ldr	r2, [r3, #32]
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d30b      	bcc.n	8002ba0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	691b      	ldr	r3, [r3, #16]
 8002b8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	6a1a      	ldr	r2, [r3, #32]
 8002b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b98:	1ad2      	subs	r2, r2, r3
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	621a      	str	r2, [r3, #32]
 8002b9e:	e017      	b.n	8002bd0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d108      	bne.n	8002bba <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002ba8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002bac:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002bb8:	e00a      	b.n	8002bd0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	6a1b      	ldr	r3, [r3, #32]
 8002bc6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	785b      	ldrb	r3, [r3, #1]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d165      	bne.n	8002ca4 <HAL_PCD_EP_DB_Transmit+0x382>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	461a      	mov	r2, r3
 8002bea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bec:	4413      	add	r3, r2
 8002bee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	781b      	ldrb	r3, [r3, #0]
 8002bf4:	011a      	lsls	r2, r3, #4
 8002bf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002bf8:	4413      	add	r3, r2
 8002bfa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002bfe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c02:	881b      	ldrh	r3, [r3, #0]
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c0a:	b29a      	uxth	r2, r3
 8002c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c0e:	801a      	strh	r2, [r3, #0]
 8002c10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c14:	2b3e      	cmp	r3, #62	@ 0x3e
 8002c16:	d91d      	bls.n	8002c54 <HAL_PCD_EP_DB_Transmit+0x332>
 8002c18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c1c:	095b      	lsrs	r3, r3, #5
 8002c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c20:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c24:	f003 031f 	and.w	r3, r3, #31
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d102      	bne.n	8002c32 <HAL_PCD_EP_DB_Transmit+0x310>
 8002c2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	b29a      	uxth	r2, r3
 8002c38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	029b      	lsls	r3, r3, #10
 8002c3e:	b29b      	uxth	r3, r3
 8002c40:	4313      	orrs	r3, r2
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c50:	801a      	strh	r2, [r3, #0]
 8002c52:	e044      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002c54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d10a      	bne.n	8002c72 <HAL_PCD_EP_DB_Transmit+0x350>
 8002c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c6e:	801a      	strh	r2, [r3, #0]
 8002c70:	e035      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c76:	085b      	lsrs	r3, r3, #1
 8002c78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d002      	beq.n	8002c8c <HAL_PCD_EP_DB_Transmit+0x36a>
 8002c86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c88:	3301      	adds	r3, #1
 8002c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c8e:	881b      	ldrh	r3, [r3, #0]
 8002c90:	b29a      	uxth	r2, r3
 8002c92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	029b      	lsls	r3, r3, #10
 8002c98:	b29b      	uxth	r3, r3
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	b29a      	uxth	r2, r3
 8002c9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ca0:	801a      	strh	r2, [r3, #0]
 8002ca2:	e01c      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	785b      	ldrb	r3, [r3, #1]
 8002ca8:	2b01      	cmp	r3, #1
 8002caa:	d118      	bne.n	8002cde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002cc0:	4413      	add	r3, r2
 8002cc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	011a      	lsls	r2, r3, #4
 8002cca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ccc:	4413      	add	r3, r2
 8002cce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002cd2:	643b      	str	r3, [r7, #64]	@ 0x40
 8002cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002cdc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	6959      	ldr	r1, [r3, #20]
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	891a      	ldrh	r2, [r3, #8]
 8002cea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	f003 f997 	bl	8006022 <USB_WritePMA>
 8002cf4:	e1e2      	b.n	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	461a      	mov	r2, r3
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	00db      	lsls	r3, r3, #3
 8002d08:	4413      	add	r3, r2
 8002d0a:	3306      	adds	r3, #6
 8002d0c:	005b      	lsls	r3, r3, #1
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	6812      	ldr	r2, [r2, #0]
 8002d12:	4413      	add	r3, r2
 8002d14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002d18:	881b      	ldrh	r3, [r3, #0]
 8002d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d1e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	699a      	ldr	r2, [r3, #24]
 8002d26:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d307      	bcc.n	8002d3e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	699a      	ldr	r2, [r3, #24]
 8002d32:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002d36:	1ad2      	subs	r2, r2, r3
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	619a      	str	r2, [r3, #24]
 8002d3c:	e002      	b.n	8002d44 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002d3e:	68bb      	ldr	r3, [r7, #8]
 8002d40:	2200      	movs	r2, #0
 8002d42:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f040 80c0 	bne.w	8002ece <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	785b      	ldrb	r3, [r3, #1]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d126      	bne.n	8002da4 <HAL_PCD_EP_DB_Transmit+0x482>
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d64:	b29b      	uxth	r3, r3
 8002d66:	461a      	mov	r2, r3
 8002d68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d6a:	4413      	add	r3, r2
 8002d6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	011a      	lsls	r2, r3, #4
 8002d74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002d76:	4413      	add	r3, r2
 8002d78:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	b29b      	uxth	r3, r3
 8002d84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d88:	b29a      	uxth	r2, r3
 8002d8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d8c:	801a      	strh	r2, [r3, #0]
 8002d8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d90:	881b      	ldrh	r3, [r3, #0]
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d9c:	b29a      	uxth	r2, r3
 8002d9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002da0:	801a      	strh	r2, [r3, #0]
 8002da2:	e01a      	b.n	8002dda <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	785b      	ldrb	r3, [r3, #1]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d116      	bne.n	8002dda <HAL_PCD_EP_DB_Transmit+0x4b8>
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	667b      	str	r3, [r7, #100]	@ 0x64
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dc0:	4413      	add	r3, r2
 8002dc2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	011a      	lsls	r2, r3, #4
 8002dca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002dcc:	4413      	add	r3, r2
 8002dce:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002dd2:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	677b      	str	r3, [r7, #116]	@ 0x74
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	785b      	ldrb	r3, [r3, #1]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d12b      	bne.n	8002e40 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002df6:	b29b      	uxth	r3, r3
 8002df8:	461a      	mov	r2, r3
 8002dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002dfc:	4413      	add	r3, r2
 8002dfe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	011a      	lsls	r2, r3, #4
 8002e06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002e08:	4413      	add	r3, r2
 8002e0a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e24:	801a      	strh	r2, [r3, #0]
 8002e26:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	b29b      	uxth	r3, r3
 8002e2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e36:	b29a      	uxth	r2, r3
 8002e38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e3c:	801a      	strh	r2, [r3, #0]
 8002e3e:	e017      	b.n	8002e70 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	785b      	ldrb	r3, [r3, #1]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d113      	bne.n	8002e70 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	461a      	mov	r2, r3
 8002e54:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e56:	4413      	add	r3, r2
 8002e58:	677b      	str	r3, [r7, #116]	@ 0x74
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	781b      	ldrb	r3, [r3, #0]
 8002e5e:	011a      	lsls	r2, r3, #4
 8002e60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002e62:	4413      	add	r3, r2
 8002e64:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e68:	673b      	str	r3, [r7, #112]	@ 0x70
 8002e6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	4619      	mov	r1, r3
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f004 fb65 	bl	8007546 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002e7c:	88fb      	ldrh	r3, [r7, #6]
 8002e7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	f040 811a 	bne.w	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	68bb      	ldr	r3, [r7, #8]
 8002e90:	781b      	ldrb	r3, [r3, #0]
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	4413      	add	r3, r2
 8002e96:	881b      	ldrh	r3, [r3, #0]
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ea2:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	461a      	mov	r2, r3
 8002eac:	68bb      	ldr	r3, [r7, #8]
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	441a      	add	r2, r3
 8002eb4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002eb8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ebc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ec0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ec4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	8013      	strh	r3, [r2, #0]
 8002ecc:	e0f6      	b.n	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002ece:	88fb      	ldrh	r3, [r7, #6]
 8002ed0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d121      	bne.n	8002f1c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	461a      	mov	r2, r3
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	4413      	add	r3, r2
 8002ee6:	881b      	ldrh	r3, [r3, #0]
 8002ee8:	b29b      	uxth	r3, r3
 8002eea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002eee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ef2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	461a      	mov	r2, r3
 8002efc:	68bb      	ldr	r3, [r7, #8]
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	441a      	add	r2, r3
 8002f04:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002f08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002f0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002f10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f18:	b29b      	uxth	r3, r3
 8002f1a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	f040 80ca 	bne.w	80030bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	695a      	ldr	r2, [r3, #20]
 8002f2c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f30:	441a      	add	r2, r3
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002f36:	68bb      	ldr	r3, [r7, #8]
 8002f38:	69da      	ldr	r2, [r3, #28]
 8002f3a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f3e:	441a      	add	r2, r3
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002f44:	68bb      	ldr	r3, [r7, #8]
 8002f46:	6a1a      	ldr	r2, [r3, #32]
 8002f48:	68bb      	ldr	r3, [r7, #8]
 8002f4a:	691b      	ldr	r3, [r3, #16]
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d30b      	bcc.n	8002f68 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002f50:	68bb      	ldr	r3, [r7, #8]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002f58:	68bb      	ldr	r3, [r7, #8]
 8002f5a:	6a1a      	ldr	r2, [r3, #32]
 8002f5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f60:	1ad2      	subs	r2, r2, r3
 8002f62:	68bb      	ldr	r3, [r7, #8]
 8002f64:	621a      	str	r2, [r3, #32]
 8002f66:	e017      	b.n	8002f98 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002f68:	68bb      	ldr	r3, [r7, #8]
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d108      	bne.n	8002f82 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002f70:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f74:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f80:	e00a      	b.n	8002f98 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	2200      	movs	r2, #0
 8002f94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	785b      	ldrb	r3, [r3, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d165      	bne.n	8003072 <HAL_PCD_EP_DB_Transmit+0x750>
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fba:	4413      	add	r3, r2
 8002fbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	011a      	lsls	r2, r3, #4
 8002fc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002fc6:	4413      	add	r3, r2
 8002fc8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002fcc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fce:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fd0:	881b      	ldrh	r3, [r3, #0]
 8002fd2:	b29b      	uxth	r3, r3
 8002fd4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002fd8:	b29a      	uxth	r2, r3
 8002fda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002fdc:	801a      	strh	r2, [r3, #0]
 8002fde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fe2:	2b3e      	cmp	r3, #62	@ 0x3e
 8002fe4:	d91d      	bls.n	8003022 <HAL_PCD_EP_DB_Transmit+0x700>
 8002fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fea:	095b      	lsrs	r3, r3, #5
 8002fec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ff2:	f003 031f 	and.w	r3, r3, #31
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d102      	bne.n	8003000 <HAL_PCD_EP_DB_Transmit+0x6de>
 8002ffa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003000:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	b29a      	uxth	r2, r3
 8003006:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003008:	b29b      	uxth	r3, r3
 800300a:	029b      	lsls	r3, r3, #10
 800300c:	b29b      	uxth	r3, r3
 800300e:	4313      	orrs	r3, r2
 8003010:	b29b      	uxth	r3, r3
 8003012:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003016:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800301a:	b29a      	uxth	r2, r3
 800301c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800301e:	801a      	strh	r2, [r3, #0]
 8003020:	e041      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003022:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10a      	bne.n	8003040 <HAL_PCD_EP_DB_Transmit+0x71e>
 800302a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800302c:	881b      	ldrh	r3, [r3, #0]
 800302e:	b29b      	uxth	r3, r3
 8003030:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003034:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003038:	b29a      	uxth	r2, r3
 800303a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800303c:	801a      	strh	r2, [r3, #0]
 800303e:	e032      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003040:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003044:	085b      	lsrs	r3, r3, #1
 8003046:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003048:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800304c:	f003 0301 	and.w	r3, r3, #1
 8003050:	2b00      	cmp	r3, #0
 8003052:	d002      	beq.n	800305a <HAL_PCD_EP_DB_Transmit+0x738>
 8003054:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003056:	3301      	adds	r3, #1
 8003058:	66bb      	str	r3, [r7, #104]	@ 0x68
 800305a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800305c:	881b      	ldrh	r3, [r3, #0]
 800305e:	b29a      	uxth	r2, r3
 8003060:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003062:	b29b      	uxth	r3, r3
 8003064:	029b      	lsls	r3, r3, #10
 8003066:	b29b      	uxth	r3, r3
 8003068:	4313      	orrs	r3, r2
 800306a:	b29a      	uxth	r2, r3
 800306c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800306e:	801a      	strh	r2, [r3, #0]
 8003070:	e019      	b.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8003072:	68bb      	ldr	r3, [r7, #8]
 8003074:	785b      	ldrb	r3, [r3, #1]
 8003076:	2b01      	cmp	r3, #1
 8003078:	d115      	bne.n	80030a6 <HAL_PCD_EP_DB_Transmit+0x784>
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003082:	b29b      	uxth	r3, r3
 8003084:	461a      	mov	r2, r3
 8003086:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003088:	4413      	add	r3, r2
 800308a:	657b      	str	r3, [r7, #84]	@ 0x54
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	011a      	lsls	r2, r3, #4
 8003092:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003094:	4413      	add	r3, r2
 8003096:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800309a:	653b      	str	r3, [r7, #80]	@ 0x50
 800309c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030a0:	b29a      	uxth	r2, r3
 80030a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030a4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6818      	ldr	r0, [r3, #0]
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	6959      	ldr	r1, [r3, #20]
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	895a      	ldrh	r2, [r3, #10]
 80030b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f002 ffb3 	bl	8006022 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	461a      	mov	r2, r3
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	781b      	ldrb	r3, [r3, #0]
 80030c6:	009b      	lsls	r3, r3, #2
 80030c8:	4413      	add	r3, r2
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	b29b      	uxth	r3, r3
 80030ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80030d6:	82bb      	strh	r3, [r7, #20]
 80030d8:	8abb      	ldrh	r3, [r7, #20]
 80030da:	f083 0310 	eor.w	r3, r3, #16
 80030de:	82bb      	strh	r3, [r7, #20]
 80030e0:	8abb      	ldrh	r3, [r7, #20]
 80030e2:	f083 0320 	eor.w	r3, r3, #32
 80030e6:	82bb      	strh	r3, [r7, #20]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	441a      	add	r2, r3
 80030f6:	8abb      	ldrh	r3, [r7, #20]
 80030f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80030fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003100:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003108:	b29b      	uxth	r3, r3
 800310a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800310c:	2300      	movs	r3, #0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3790      	adds	r7, #144	@ 0x90
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003126:	2301      	movs	r3, #1
 8003128:	e272      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	2b00      	cmp	r3, #0
 8003134:	f000 8087 	beq.w	8003246 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003138:	4b92      	ldr	r3, [pc, #584]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 030c 	and.w	r3, r3, #12
 8003140:	2b04      	cmp	r3, #4
 8003142:	d00c      	beq.n	800315e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003144:	4b8f      	ldr	r3, [pc, #572]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 030c 	and.w	r3, r3, #12
 800314c:	2b08      	cmp	r3, #8
 800314e:	d112      	bne.n	8003176 <HAL_RCC_OscConfig+0x5e>
 8003150:	4b8c      	ldr	r3, [pc, #560]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003158:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800315c:	d10b      	bne.n	8003176 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800315e:	4b89      	ldr	r3, [pc, #548]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d06c      	beq.n	8003244 <HAL_RCC_OscConfig+0x12c>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	2b00      	cmp	r3, #0
 8003170:	d168      	bne.n	8003244 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e24c      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800317e:	d106      	bne.n	800318e <HAL_RCC_OscConfig+0x76>
 8003180:	4b80      	ldr	r3, [pc, #512]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4a7f      	ldr	r2, [pc, #508]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003186:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800318a:	6013      	str	r3, [r2, #0]
 800318c:	e02e      	b.n	80031ec <HAL_RCC_OscConfig+0xd4>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10c      	bne.n	80031b0 <HAL_RCC_OscConfig+0x98>
 8003196:	4b7b      	ldr	r3, [pc, #492]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a7a      	ldr	r2, [pc, #488]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 800319c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031a0:	6013      	str	r3, [r2, #0]
 80031a2:	4b78      	ldr	r3, [pc, #480]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a77      	ldr	r2, [pc, #476]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031a8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	e01d      	b.n	80031ec <HAL_RCC_OscConfig+0xd4>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80031b8:	d10c      	bne.n	80031d4 <HAL_RCC_OscConfig+0xbc>
 80031ba:	4b72      	ldr	r3, [pc, #456]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a71      	ldr	r2, [pc, #452]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031c4:	6013      	str	r3, [r2, #0]
 80031c6:	4b6f      	ldr	r3, [pc, #444]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a6e      	ldr	r2, [pc, #440]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031d0:	6013      	str	r3, [r2, #0]
 80031d2:	e00b      	b.n	80031ec <HAL_RCC_OscConfig+0xd4>
 80031d4:	4b6b      	ldr	r3, [pc, #428]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a6a      	ldr	r2, [pc, #424]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031de:	6013      	str	r3, [r2, #0]
 80031e0:	4b68      	ldr	r3, [pc, #416]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a67      	ldr	r2, [pc, #412]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80031e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ea:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d013      	beq.n	800321c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7fd fb88 	bl	8000908 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7fd fb84 	bl	8000908 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	@ 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e200      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800320e:	4b5d      	ldr	r3, [pc, #372]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d0f0      	beq.n	80031fc <HAL_RCC_OscConfig+0xe4>
 800321a:	e014      	b.n	8003246 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321c:	f7fd fb74 	bl	8000908 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003224:	f7fd fb70 	bl	8000908 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b64      	cmp	r3, #100	@ 0x64
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e1ec      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003236:	4b53      	ldr	r3, [pc, #332]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x10c>
 8003242:	e000      	b.n	8003246 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003244:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0302 	and.w	r3, r3, #2
 800324e:	2b00      	cmp	r3, #0
 8003250:	d063      	beq.n	800331a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003252:	4b4c      	ldr	r3, [pc, #304]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 030c 	and.w	r3, r3, #12
 800325a:	2b00      	cmp	r3, #0
 800325c:	d00b      	beq.n	8003276 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800325e:	4b49      	ldr	r3, [pc, #292]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 030c 	and.w	r3, r3, #12
 8003266:	2b08      	cmp	r3, #8
 8003268:	d11c      	bne.n	80032a4 <HAL_RCC_OscConfig+0x18c>
 800326a:	4b46      	ldr	r3, [pc, #280]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d116      	bne.n	80032a4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003276:	4b43      	ldr	r3, [pc, #268]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d005      	beq.n	800328e <HAL_RCC_OscConfig+0x176>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	691b      	ldr	r3, [r3, #16]
 8003286:	2b01      	cmp	r3, #1
 8003288:	d001      	beq.n	800328e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e1c0      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800328e:	4b3d      	ldr	r3, [pc, #244]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	00db      	lsls	r3, r3, #3
 800329c:	4939      	ldr	r1, [pc, #228]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032a2:	e03a      	b.n	800331a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	691b      	ldr	r3, [r3, #16]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d020      	beq.n	80032ee <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032ac:	4b36      	ldr	r3, [pc, #216]	@ (8003388 <HAL_RCC_OscConfig+0x270>)
 80032ae:	2201      	movs	r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032b2:	f7fd fb29 	bl	8000908 <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032ba:	f7fd fb25 	bl	8000908 <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e1a1      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032cc:	4b2d      	ldr	r3, [pc, #180]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0f0      	beq.n	80032ba <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d8:	4b2a      	ldr	r3, [pc, #168]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	695b      	ldr	r3, [r3, #20]
 80032e4:	00db      	lsls	r3, r3, #3
 80032e6:	4927      	ldr	r1, [pc, #156]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 80032e8:	4313      	orrs	r3, r2
 80032ea:	600b      	str	r3, [r1, #0]
 80032ec:	e015      	b.n	800331a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032ee:	4b26      	ldr	r3, [pc, #152]	@ (8003388 <HAL_RCC_OscConfig+0x270>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032f4:	f7fd fb08 	bl	8000908 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032fc:	f7fd fb04 	bl	8000908 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e180      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800330e:	4b1d      	ldr	r3, [pc, #116]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f0      	bne.n	80032fc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 0308 	and.w	r3, r3, #8
 8003322:	2b00      	cmp	r3, #0
 8003324:	d03a      	beq.n	800339c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d019      	beq.n	8003362 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800332e:	4b17      	ldr	r3, [pc, #92]	@ (800338c <HAL_RCC_OscConfig+0x274>)
 8003330:	2201      	movs	r2, #1
 8003332:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003334:	f7fd fae8 	bl	8000908 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800333c:	f7fd fae4 	bl	8000908 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e160      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800334e:	4b0d      	ldr	r3, [pc, #52]	@ (8003384 <HAL_RCC_OscConfig+0x26c>)
 8003350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003352:	f003 0302 	and.w	r3, r3, #2
 8003356:	2b00      	cmp	r3, #0
 8003358:	d0f0      	beq.n	800333c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800335a:	2001      	movs	r0, #1
 800335c:	f000 face 	bl	80038fc <RCC_Delay>
 8003360:	e01c      	b.n	800339c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003362:	4b0a      	ldr	r3, [pc, #40]	@ (800338c <HAL_RCC_OscConfig+0x274>)
 8003364:	2200      	movs	r2, #0
 8003366:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003368:	f7fd face 	bl	8000908 <HAL_GetTick>
 800336c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800336e:	e00f      	b.n	8003390 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003370:	f7fd faca 	bl	8000908 <HAL_GetTick>
 8003374:	4602      	mov	r2, r0
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	1ad3      	subs	r3, r2, r3
 800337a:	2b02      	cmp	r3, #2
 800337c:	d908      	bls.n	8003390 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800337e:	2303      	movs	r3, #3
 8003380:	e146      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
 8003382:	bf00      	nop
 8003384:	40021000 	.word	0x40021000
 8003388:	42420000 	.word	0x42420000
 800338c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003390:	4b92      	ldr	r3, [pc, #584]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	f003 0302 	and.w	r3, r3, #2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d1e9      	bne.n	8003370 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0304 	and.w	r3, r3, #4
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	f000 80a6 	beq.w	80034f6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033aa:	2300      	movs	r3, #0
 80033ac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ae:	4b8b      	ldr	r3, [pc, #556]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80033b0:	69db      	ldr	r3, [r3, #28]
 80033b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10d      	bne.n	80033d6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033ba:	4b88      	ldr	r3, [pc, #544]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80033bc:	69db      	ldr	r3, [r3, #28]
 80033be:	4a87      	ldr	r2, [pc, #540]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80033c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033c4:	61d3      	str	r3, [r2, #28]
 80033c6:	4b85      	ldr	r3, [pc, #532]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80033c8:	69db      	ldr	r3, [r3, #28]
 80033ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ce:	60bb      	str	r3, [r7, #8]
 80033d0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d2:	2301      	movs	r3, #1
 80033d4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033d6:	4b82      	ldr	r3, [pc, #520]	@ (80035e0 <HAL_RCC_OscConfig+0x4c8>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d118      	bne.n	8003414 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033e2:	4b7f      	ldr	r3, [pc, #508]	@ (80035e0 <HAL_RCC_OscConfig+0x4c8>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4a7e      	ldr	r2, [pc, #504]	@ (80035e0 <HAL_RCC_OscConfig+0x4c8>)
 80033e8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033ec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033ee:	f7fd fa8b 	bl	8000908 <HAL_GetTick>
 80033f2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033f4:	e008      	b.n	8003408 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f6:	f7fd fa87 	bl	8000908 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	693b      	ldr	r3, [r7, #16]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b64      	cmp	r3, #100	@ 0x64
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e103      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003408:	4b75      	ldr	r3, [pc, #468]	@ (80035e0 <HAL_RCC_OscConfig+0x4c8>)
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0f0      	beq.n	80033f6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	2b01      	cmp	r3, #1
 800341a:	d106      	bne.n	800342a <HAL_RCC_OscConfig+0x312>
 800341c:	4b6f      	ldr	r3, [pc, #444]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 800341e:	6a1b      	ldr	r3, [r3, #32]
 8003420:	4a6e      	ldr	r2, [pc, #440]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003422:	f043 0301 	orr.w	r3, r3, #1
 8003426:	6213      	str	r3, [r2, #32]
 8003428:	e02d      	b.n	8003486 <HAL_RCC_OscConfig+0x36e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10c      	bne.n	800344c <HAL_RCC_OscConfig+0x334>
 8003432:	4b6a      	ldr	r3, [pc, #424]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	4a69      	ldr	r2, [pc, #420]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003438:	f023 0301 	bic.w	r3, r3, #1
 800343c:	6213      	str	r3, [r2, #32]
 800343e:	4b67      	ldr	r3, [pc, #412]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003440:	6a1b      	ldr	r3, [r3, #32]
 8003442:	4a66      	ldr	r2, [pc, #408]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003444:	f023 0304 	bic.w	r3, r3, #4
 8003448:	6213      	str	r3, [r2, #32]
 800344a:	e01c      	b.n	8003486 <HAL_RCC_OscConfig+0x36e>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	2b05      	cmp	r3, #5
 8003452:	d10c      	bne.n	800346e <HAL_RCC_OscConfig+0x356>
 8003454:	4b61      	ldr	r3, [pc, #388]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003456:	6a1b      	ldr	r3, [r3, #32]
 8003458:	4a60      	ldr	r2, [pc, #384]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 800345a:	f043 0304 	orr.w	r3, r3, #4
 800345e:	6213      	str	r3, [r2, #32]
 8003460:	4b5e      	ldr	r3, [pc, #376]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003462:	6a1b      	ldr	r3, [r3, #32]
 8003464:	4a5d      	ldr	r2, [pc, #372]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003466:	f043 0301 	orr.w	r3, r3, #1
 800346a:	6213      	str	r3, [r2, #32]
 800346c:	e00b      	b.n	8003486 <HAL_RCC_OscConfig+0x36e>
 800346e:	4b5b      	ldr	r3, [pc, #364]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003470:	6a1b      	ldr	r3, [r3, #32]
 8003472:	4a5a      	ldr	r2, [pc, #360]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003474:	f023 0301 	bic.w	r3, r3, #1
 8003478:	6213      	str	r3, [r2, #32]
 800347a:	4b58      	ldr	r3, [pc, #352]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 800347c:	6a1b      	ldr	r3, [r3, #32]
 800347e:	4a57      	ldr	r2, [pc, #348]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003480:	f023 0304 	bic.w	r3, r3, #4
 8003484:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d015      	beq.n	80034ba <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800348e:	f7fd fa3b 	bl	8000908 <HAL_GetTick>
 8003492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003494:	e00a      	b.n	80034ac <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003496:	f7fd fa37 	bl	8000908 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e0b1      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ac:	4b4b      	ldr	r3, [pc, #300]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0ee      	beq.n	8003496 <HAL_RCC_OscConfig+0x37e>
 80034b8:	e014      	b.n	80034e4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034ba:	f7fd fa25 	bl	8000908 <HAL_GetTick>
 80034be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c0:	e00a      	b.n	80034d8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034c2:	f7fd fa21 	bl	8000908 <HAL_GetTick>
 80034c6:	4602      	mov	r2, r0
 80034c8:	693b      	ldr	r3, [r7, #16]
 80034ca:	1ad3      	subs	r3, r2, r3
 80034cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e09b      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034d8:	4b40      	ldr	r3, [pc, #256]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80034da:	6a1b      	ldr	r3, [r3, #32]
 80034dc:	f003 0302 	and.w	r3, r3, #2
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1ee      	bne.n	80034c2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034e4:	7dfb      	ldrb	r3, [r7, #23]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d105      	bne.n	80034f6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ea:	4b3c      	ldr	r3, [pc, #240]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80034ec:	69db      	ldr	r3, [r3, #28]
 80034ee:	4a3b      	ldr	r2, [pc, #236]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80034f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034f4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 8087 	beq.w	800360e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003500:	4b36      	ldr	r3, [pc, #216]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	f003 030c 	and.w	r3, r3, #12
 8003508:	2b08      	cmp	r3, #8
 800350a:	d061      	beq.n	80035d0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	2b02      	cmp	r3, #2
 8003512:	d146      	bne.n	80035a2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003514:	4b33      	ldr	r3, [pc, #204]	@ (80035e4 <HAL_RCC_OscConfig+0x4cc>)
 8003516:	2200      	movs	r2, #0
 8003518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800351a:	f7fd f9f5 	bl	8000908 <HAL_GetTick>
 800351e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003520:	e008      	b.n	8003534 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003522:	f7fd f9f1 	bl	8000908 <HAL_GetTick>
 8003526:	4602      	mov	r2, r0
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	1ad3      	subs	r3, r2, r3
 800352c:	2b02      	cmp	r3, #2
 800352e:	d901      	bls.n	8003534 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003530:	2303      	movs	r3, #3
 8003532:	e06d      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003534:	4b29      	ldr	r3, [pc, #164]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800353c:	2b00      	cmp	r3, #0
 800353e:	d1f0      	bne.n	8003522 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a1b      	ldr	r3, [r3, #32]
 8003544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003548:	d108      	bne.n	800355c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800354a:	4b24      	ldr	r3, [pc, #144]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	4921      	ldr	r1, [pc, #132]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003558:	4313      	orrs	r3, r2
 800355a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800355c:	4b1f      	ldr	r3, [pc, #124]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a19      	ldr	r1, [r3, #32]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356c:	430b      	orrs	r3, r1
 800356e:	491b      	ldr	r1, [pc, #108]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003570:	4313      	orrs	r3, r2
 8003572:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003574:	4b1b      	ldr	r3, [pc, #108]	@ (80035e4 <HAL_RCC_OscConfig+0x4cc>)
 8003576:	2201      	movs	r2, #1
 8003578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fd f9c5 	bl	8000908 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003582:	f7fd f9c1 	bl	8000908 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e03d      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003594:	4b11      	ldr	r3, [pc, #68]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f0      	beq.n	8003582 <HAL_RCC_OscConfig+0x46a>
 80035a0:	e035      	b.n	800360e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a2:	4b10      	ldr	r3, [pc, #64]	@ (80035e4 <HAL_RCC_OscConfig+0x4cc>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a8:	f7fd f9ae 	bl	8000908 <HAL_GetTick>
 80035ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035ae:	e008      	b.n	80035c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b0:	f7fd f9aa 	bl	8000908 <HAL_GetTick>
 80035b4:	4602      	mov	r2, r0
 80035b6:	693b      	ldr	r3, [r7, #16]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	2b02      	cmp	r3, #2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e026      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035c2:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <HAL_RCC_OscConfig+0x4c4>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d1f0      	bne.n	80035b0 <HAL_RCC_OscConfig+0x498>
 80035ce:	e01e      	b.n	800360e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	69db      	ldr	r3, [r3, #28]
 80035d4:	2b01      	cmp	r3, #1
 80035d6:	d107      	bne.n	80035e8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e019      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
 80035dc:	40021000 	.word	0x40021000
 80035e0:	40007000 	.word	0x40007000
 80035e4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003618 <HAL_RCC_OscConfig+0x500>)
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a1b      	ldr	r3, [r3, #32]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d106      	bne.n	800360a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003606:	429a      	cmp	r2, r3
 8003608:	d001      	beq.n	800360e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e000      	b.n	8003610 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800360e:	2300      	movs	r3, #0
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	40021000 	.word	0x40021000

0800361c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0d0      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003630:	4b6a      	ldr	r3, [pc, #424]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d910      	bls.n	8003660 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363e:	4b67      	ldr	r3, [pc, #412]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f023 0207 	bic.w	r2, r3, #7
 8003646:	4965      	ldr	r1, [pc, #404]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	4313      	orrs	r3, r2
 800364c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800364e:	4b63      	ldr	r3, [pc, #396]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d001      	beq.n	8003660 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0b8      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d020      	beq.n	80036ae <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b00      	cmp	r3, #0
 8003676:	d005      	beq.n	8003684 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003678:	4b59      	ldr	r3, [pc, #356]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	4a58      	ldr	r2, [pc, #352]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800367e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003682:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0308 	and.w	r3, r3, #8
 800368c:	2b00      	cmp	r3, #0
 800368e:	d005      	beq.n	800369c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003690:	4b53      	ldr	r3, [pc, #332]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	4a52      	ldr	r2, [pc, #328]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003696:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800369a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800369c:	4b50      	ldr	r3, [pc, #320]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	494d      	ldr	r1, [pc, #308]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d040      	beq.n	800373c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d107      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036c2:	4b47      	ldr	r3, [pc, #284]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d115      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e07f      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	685b      	ldr	r3, [r3, #4]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d107      	bne.n	80036ea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036da:	4b41      	ldr	r3, [pc, #260]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d109      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e073      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036ea:	4b3d      	ldr	r3, [pc, #244]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d101      	bne.n	80036fa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e06b      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036fa:	4b39      	ldr	r3, [pc, #228]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f023 0203 	bic.w	r2, r3, #3
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	4936      	ldr	r1, [pc, #216]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003708:	4313      	orrs	r3, r2
 800370a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800370c:	f7fd f8fc 	bl	8000908 <HAL_GetTick>
 8003710:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003712:	e00a      	b.n	800372a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003714:	f7fd f8f8 	bl	8000908 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003722:	4293      	cmp	r3, r2
 8003724:	d901      	bls.n	800372a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e053      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800372a:	4b2d      	ldr	r3, [pc, #180]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f003 020c 	and.w	r2, r3, #12
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	429a      	cmp	r2, r3
 800373a:	d1eb      	bne.n	8003714 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800373c:	4b27      	ldr	r3, [pc, #156]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	429a      	cmp	r2, r3
 8003748:	d210      	bcs.n	800376c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800374a:	4b24      	ldr	r3, [pc, #144]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f023 0207 	bic.w	r2, r3, #7
 8003752:	4922      	ldr	r1, [pc, #136]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	4313      	orrs	r3, r2
 8003758:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800375a:	4b20      	ldr	r3, [pc, #128]	@ (80037dc <HAL_RCC_ClockConfig+0x1c0>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0307 	and.w	r3, r3, #7
 8003762:	683a      	ldr	r2, [r7, #0]
 8003764:	429a      	cmp	r2, r3
 8003766:	d001      	beq.n	800376c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003768:	2301      	movs	r3, #1
 800376a:	e032      	b.n	80037d2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003778:	4b19      	ldr	r3, [pc, #100]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	4916      	ldr	r1, [pc, #88]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003786:	4313      	orrs	r3, r2
 8003788:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0308 	and.w	r3, r3, #8
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003796:	4b12      	ldr	r3, [pc, #72]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	490e      	ldr	r1, [pc, #56]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037a6:	4313      	orrs	r3, r2
 80037a8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037aa:	f000 f821 	bl	80037f0 <HAL_RCC_GetSysClockFreq>
 80037ae:	4602      	mov	r2, r0
 80037b0:	4b0b      	ldr	r3, [pc, #44]	@ (80037e0 <HAL_RCC_ClockConfig+0x1c4>)
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	091b      	lsrs	r3, r3, #4
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	490a      	ldr	r1, [pc, #40]	@ (80037e4 <HAL_RCC_ClockConfig+0x1c8>)
 80037bc:	5ccb      	ldrb	r3, [r1, r3]
 80037be:	fa22 f303 	lsr.w	r3, r2, r3
 80037c2:	4a09      	ldr	r2, [pc, #36]	@ (80037e8 <HAL_RCC_ClockConfig+0x1cc>)
 80037c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037c6:	4b09      	ldr	r3, [pc, #36]	@ (80037ec <HAL_RCC_ClockConfig+0x1d0>)
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7fd f85a 	bl	8000884 <HAL_InitTick>

  return HAL_OK;
 80037d0:	2300      	movs	r3, #0
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3710      	adds	r7, #16
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	40022000 	.word	0x40022000
 80037e0:	40021000 	.word	0x40021000
 80037e4:	08008210 	.word	0x08008210
 80037e8:	20000004 	.word	0x20000004
 80037ec:	20000008 	.word	0x20000008

080037f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b087      	sub	sp, #28
 80037f4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037f6:	2300      	movs	r3, #0
 80037f8:	60fb      	str	r3, [r7, #12]
 80037fa:	2300      	movs	r3, #0
 80037fc:	60bb      	str	r3, [r7, #8]
 80037fe:	2300      	movs	r3, #0
 8003800:	617b      	str	r3, [r7, #20]
 8003802:	2300      	movs	r3, #0
 8003804:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003806:	2300      	movs	r3, #0
 8003808:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800380a:	4b1e      	ldr	r3, [pc, #120]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x94>)
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 030c 	and.w	r3, r3, #12
 8003816:	2b04      	cmp	r3, #4
 8003818:	d002      	beq.n	8003820 <HAL_RCC_GetSysClockFreq+0x30>
 800381a:	2b08      	cmp	r3, #8
 800381c:	d003      	beq.n	8003826 <HAL_RCC_GetSysClockFreq+0x36>
 800381e:	e027      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003820:	4b19      	ldr	r3, [pc, #100]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x98>)
 8003822:	613b      	str	r3, [r7, #16]
      break;
 8003824:	e027      	b.n	8003876 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	0c9b      	lsrs	r3, r3, #18
 800382a:	f003 030f 	and.w	r3, r3, #15
 800382e:	4a17      	ldr	r2, [pc, #92]	@ (800388c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003830:	5cd3      	ldrb	r3, [r2, r3]
 8003832:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d010      	beq.n	8003860 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800383e:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <HAL_RCC_GetSysClockFreq+0x94>)
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	0c5b      	lsrs	r3, r3, #17
 8003844:	f003 0301 	and.w	r3, r3, #1
 8003848:	4a11      	ldr	r2, [pc, #68]	@ (8003890 <HAL_RCC_GetSysClockFreq+0xa0>)
 800384a:	5cd3      	ldrb	r3, [r2, r3]
 800384c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a0d      	ldr	r2, [pc, #52]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x98>)
 8003852:	fb03 f202 	mul.w	r2, r3, r2
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	617b      	str	r3, [r7, #20]
 800385e:	e004      	b.n	800386a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a0c      	ldr	r2, [pc, #48]	@ (8003894 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003864:	fb02 f303 	mul.w	r3, r2, r3
 8003868:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	613b      	str	r3, [r7, #16]
      break;
 800386e:	e002      	b.n	8003876 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <HAL_RCC_GetSysClockFreq+0x98>)
 8003872:	613b      	str	r3, [r7, #16]
      break;
 8003874:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003876:	693b      	ldr	r3, [r7, #16]
}
 8003878:	4618      	mov	r0, r3
 800387a:	371c      	adds	r7, #28
 800387c:	46bd      	mov	sp, r7
 800387e:	bc80      	pop	{r7}
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40021000 	.word	0x40021000
 8003888:	007a1200 	.word	0x007a1200
 800388c:	08008228 	.word	0x08008228
 8003890:	08008238 	.word	0x08008238
 8003894:	003d0900 	.word	0x003d0900

08003898 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800389c:	4b02      	ldr	r3, [pc, #8]	@ (80038a8 <HAL_RCC_GetHCLKFreq+0x10>)
 800389e:	681b      	ldr	r3, [r3, #0]
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr
 80038a8:	20000004 	.word	0x20000004

080038ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80038b0:	f7ff fff2 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038b4:	4602      	mov	r2, r0
 80038b6:	4b05      	ldr	r3, [pc, #20]	@ (80038cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	0a1b      	lsrs	r3, r3, #8
 80038bc:	f003 0307 	and.w	r3, r3, #7
 80038c0:	4903      	ldr	r1, [pc, #12]	@ (80038d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038c2:	5ccb      	ldrb	r3, [r1, r3]
 80038c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	40021000 	.word	0x40021000
 80038d0:	08008220 	.word	0x08008220

080038d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80038d8:	f7ff ffde 	bl	8003898 <HAL_RCC_GetHCLKFreq>
 80038dc:	4602      	mov	r2, r0
 80038de:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	0adb      	lsrs	r3, r3, #11
 80038e4:	f003 0307 	and.w	r3, r3, #7
 80038e8:	4903      	ldr	r1, [pc, #12]	@ (80038f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038ea:	5ccb      	ldrb	r3, [r1, r3]
 80038ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	40021000 	.word	0x40021000
 80038f8:	08008220 	.word	0x08008220

080038fc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003904:	4b0a      	ldr	r3, [pc, #40]	@ (8003930 <RCC_Delay+0x34>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a0a      	ldr	r2, [pc, #40]	@ (8003934 <RCC_Delay+0x38>)
 800390a:	fba2 2303 	umull	r2, r3, r2, r3
 800390e:	0a5b      	lsrs	r3, r3, #9
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	fb02 f303 	mul.w	r3, r2, r3
 8003916:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003918:	bf00      	nop
  }
  while (Delay --);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	1e5a      	subs	r2, r3, #1
 800391e:	60fa      	str	r2, [r7, #12]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1f9      	bne.n	8003918 <RCC_Delay+0x1c>
}
 8003924:	bf00      	nop
 8003926:	bf00      	nop
 8003928:	3714      	adds	r7, #20
 800392a:	46bd      	mov	sp, r7
 800392c:	bc80      	pop	{r7}
 800392e:	4770      	bx	lr
 8003930:	20000004 	.word	0x20000004
 8003934:	10624dd3 	.word	0x10624dd3

08003938 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b088      	sub	sp, #32
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	2300      	movs	r3, #0
 8003946:	61fb      	str	r3, [r7, #28]
 8003948:	2300      	movs	r3, #0
 800394a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	60fb      	str	r3, [r7, #12]
 8003950:	2300      	movs	r3, #0
 8003952:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2b10      	cmp	r3, #16
 8003958:	d00a      	beq.n	8003970 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2b10      	cmp	r3, #16
 800395e:	f200 808a 	bhi.w	8003a76 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d045      	beq.n	80039f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2b02      	cmp	r3, #2
 800396c:	d075      	beq.n	8003a5a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800396e:	e082      	b.n	8003a76 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003970:	4b46      	ldr	r3, [pc, #280]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003976:	4b45      	ldr	r3, [pc, #276]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800397e:	2b00      	cmp	r3, #0
 8003980:	d07b      	beq.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	0c9b      	lsrs	r3, r3, #18
 8003986:	f003 030f 	and.w	r3, r3, #15
 800398a:	4a41      	ldr	r2, [pc, #260]	@ (8003a90 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800398c:	5cd3      	ldrb	r3, [r2, r3]
 800398e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003996:	2b00      	cmp	r3, #0
 8003998:	d015      	beq.n	80039c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800399a:	4b3c      	ldr	r3, [pc, #240]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	0c5b      	lsrs	r3, r3, #17
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	4a3b      	ldr	r2, [pc, #236]	@ (8003a94 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80039a6:	5cd3      	ldrb	r3, [r2, r3]
 80039a8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80039b4:	4a38      	ldr	r2, [pc, #224]	@ (8003a98 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80039b6:	697b      	ldr	r3, [r7, #20]
 80039b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	fb02 f303 	mul.w	r3, r2, r3
 80039c2:	61fb      	str	r3, [r7, #28]
 80039c4:	e004      	b.n	80039d0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	4a34      	ldr	r2, [pc, #208]	@ (8003a9c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80039ca:	fb02 f303 	mul.w	r3, r2, r3
 80039ce:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80039d0:	4b2e      	ldr	r3, [pc, #184]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039dc:	d102      	bne.n	80039e4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	61bb      	str	r3, [r7, #24]
      break;
 80039e2:	e04a      	b.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	005b      	lsls	r3, r3, #1
 80039e8:	4a2d      	ldr	r2, [pc, #180]	@ (8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039ea:	fba2 2303 	umull	r2, r3, r2, r3
 80039ee:	085b      	lsrs	r3, r3, #1
 80039f0:	61bb      	str	r3, [r7, #24]
      break;
 80039f2:	e042      	b.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80039f4:	4b25      	ldr	r3, [pc, #148]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039f6:	6a1b      	ldr	r3, [r3, #32]
 80039f8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a04:	d108      	bne.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f003 0302 	and.w	r3, r3, #2
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003a10:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a14:	61bb      	str	r3, [r7, #24]
 8003a16:	e01f      	b.n	8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a22:	d109      	bne.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003a24:	4b19      	ldr	r3, [pc, #100]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003a30:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003a34:	61bb      	str	r3, [r7, #24]
 8003a36:	e00f      	b.n	8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a42:	d11c      	bne.n	8003a7e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a44:	4b11      	ldr	r3, [pc, #68]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d016      	beq.n	8003a7e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003a50:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003a54:	61bb      	str	r3, [r7, #24]
      break;
 8003a56:	e012      	b.n	8003a7e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a58:	e011      	b.n	8003a7e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003a5a:	f7ff ff3b 	bl	80038d4 <HAL_RCC_GetPCLK2Freq>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	4b0a      	ldr	r3, [pc, #40]	@ (8003a8c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	0b9b      	lsrs	r3, r3, #14
 8003a66:	f003 0303 	and.w	r3, r3, #3
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	005b      	lsls	r3, r3, #1
 8003a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a72:	61bb      	str	r3, [r7, #24]
      break;
 8003a74:	e004      	b.n	8003a80 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a76:	bf00      	nop
 8003a78:	e002      	b.n	8003a80 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a7a:	bf00      	nop
 8003a7c:	e000      	b.n	8003a80 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a7e:	bf00      	nop
    }
  }
  return (frequency);
 8003a80:	69bb      	ldr	r3, [r7, #24]
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3720      	adds	r7, #32
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	0800823c 	.word	0x0800823c
 8003a94:	0800824c 	.word	0x0800824c
 8003a98:	007a1200 	.word	0x007a1200
 8003a9c:	003d0900 	.word	0x003d0900
 8003aa0:	aaaaaaab 	.word	0xaaaaaaab

08003aa4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e042      	b.n	8003b3c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d106      	bne.n	8003ad0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f7fc fe52 	bl	8000774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2224      	movs	r2, #36	@ 0x24
 8003ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	68da      	ldr	r2, [r3, #12]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ae6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ae8:	6878      	ldr	r0, [r7, #4]
 8003aea:	f000 f971 	bl	8003dd0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	691a      	ldr	r2, [r3, #16]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003afc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003b0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68da      	ldr	r2, [r3, #12]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003b1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2220      	movs	r2, #32
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2200      	movs	r2, #0
 8003b38:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003b3a:	2300      	movs	r3, #0
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}

08003b44 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08a      	sub	sp, #40	@ 0x28
 8003b48:	af02      	add	r7, sp, #8
 8003b4a:	60f8      	str	r0, [r7, #12]
 8003b4c:	60b9      	str	r1, [r7, #8]
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	4613      	mov	r3, r2
 8003b52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d175      	bne.n	8003c50 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d002      	beq.n	8003b70 <HAL_UART_Transmit+0x2c>
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	e06e      	b.n	8003c52 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2221      	movs	r2, #33	@ 0x21
 8003b7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b82:	f7fc fec1 	bl	8000908 <HAL_GetTick>
 8003b86:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	88fa      	ldrh	r2, [r7, #6]
 8003b8c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	88fa      	ldrh	r2, [r7, #6]
 8003b92:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b9c:	d108      	bne.n	8003bb0 <HAL_UART_Transmit+0x6c>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d104      	bne.n	8003bb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	61bb      	str	r3, [r7, #24]
 8003bae:	e003      	b.n	8003bb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003bb8:	e02e      	b.n	8003c18 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	2180      	movs	r1, #128	@ 0x80
 8003bc4:	68f8      	ldr	r0, [r7, #12]
 8003bc6:	f000 f848 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d005      	beq.n	8003bdc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2220      	movs	r2, #32
 8003bd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003bd8:	2303      	movs	r3, #3
 8003bda:	e03a      	b.n	8003c52 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003bdc:	69fb      	ldr	r3, [r7, #28]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d10b      	bne.n	8003bfa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	881b      	ldrh	r3, [r3, #0]
 8003be6:	461a      	mov	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003bf0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	3302      	adds	r3, #2
 8003bf6:	61bb      	str	r3, [r7, #24]
 8003bf8:	e007      	b.n	8003c0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	781a      	ldrb	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	3301      	adds	r3, #1
 8003c08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	3b01      	subs	r3, #1
 8003c12:	b29a      	uxth	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d1cb      	bne.n	8003bba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	2140      	movs	r1, #64	@ 0x40
 8003c2c:	68f8      	ldr	r0, [r7, #12]
 8003c2e:	f000 f814 	bl	8003c5a <UART_WaitOnFlagUntilTimeout>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d005      	beq.n	8003c44 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	2220      	movs	r2, #32
 8003c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e006      	b.n	8003c52 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2220      	movs	r2, #32
 8003c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	e000      	b.n	8003c52 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003c50:	2302      	movs	r3, #2
  }
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3720      	adds	r7, #32
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}

08003c5a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c5a:	b580      	push	{r7, lr}
 8003c5c:	b086      	sub	sp, #24
 8003c5e:	af00      	add	r7, sp, #0
 8003c60:	60f8      	str	r0, [r7, #12]
 8003c62:	60b9      	str	r1, [r7, #8]
 8003c64:	603b      	str	r3, [r7, #0]
 8003c66:	4613      	mov	r3, r2
 8003c68:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c6a:	e03b      	b.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6c:	6a3b      	ldr	r3, [r7, #32]
 8003c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c72:	d037      	beq.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c74:	f7fc fe48 	bl	8000908 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	6a3a      	ldr	r2, [r7, #32]
 8003c80:	429a      	cmp	r2, r3
 8003c82:	d302      	bcc.n	8003c8a <UART_WaitOnFlagUntilTimeout+0x30>
 8003c84:	6a3b      	ldr	r3, [r7, #32]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d101      	bne.n	8003c8e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c8a:	2303      	movs	r3, #3
 8003c8c:	e03a      	b.n	8003d04 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68db      	ldr	r3, [r3, #12]
 8003c94:	f003 0304 	and.w	r3, r3, #4
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d023      	beq.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c9c:	68bb      	ldr	r3, [r7, #8]
 8003c9e:	2b80      	cmp	r3, #128	@ 0x80
 8003ca0:	d020      	beq.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	2b40      	cmp	r3, #64	@ 0x40
 8003ca6:	d01d      	beq.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0308 	and.w	r3, r3, #8
 8003cb2:	2b08      	cmp	r3, #8
 8003cb4:	d116      	bne.n	8003ce4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	685b      	ldr	r3, [r3, #4]
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ccc:	68f8      	ldr	r0, [r7, #12]
 8003cce:	f000 f81d 	bl	8003d0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2208      	movs	r2, #8
 8003cd6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2200      	movs	r2, #0
 8003cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e00f      	b.n	8003d04 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	4013      	ands	r3, r2
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	bf0c      	ite	eq
 8003cf4:	2301      	moveq	r3, #1
 8003cf6:	2300      	movne	r3, #0
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	79fb      	ldrb	r3, [r7, #7]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d0b4      	beq.n	8003c6c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3718      	adds	r7, #24
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b095      	sub	sp, #84	@ 0x54
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	330c      	adds	r3, #12
 8003d1a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d1e:	e853 3f00 	ldrex	r3, [r3]
 8003d22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	330c      	adds	r3, #12
 8003d32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d34:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d3c:	e841 2300 	strex	r3, r2, [r1]
 8003d40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1e5      	bne.n	8003d14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	3314      	adds	r3, #20
 8003d4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d50:	6a3b      	ldr	r3, [r7, #32]
 8003d52:	e853 3f00 	ldrex	r3, [r3]
 8003d56:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	f023 0301 	bic.w	r3, r3, #1
 8003d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	3314      	adds	r3, #20
 8003d66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d70:	e841 2300 	strex	r3, r2, [r1]
 8003d74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1e5      	bne.n	8003d48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d80:	2b01      	cmp	r3, #1
 8003d82:	d119      	bne.n	8003db8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	330c      	adds	r3, #12
 8003d8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	e853 3f00 	ldrex	r3, [r3]
 8003d92:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	f023 0310 	bic.w	r3, r3, #16
 8003d9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	330c      	adds	r3, #12
 8003da2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003da4:	61ba      	str	r2, [r7, #24]
 8003da6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da8:	6979      	ldr	r1, [r7, #20]
 8003daa:	69ba      	ldr	r2, [r7, #24]
 8003dac:	e841 2300 	strex	r3, r2, [r1]
 8003db0:	613b      	str	r3, [r7, #16]
   return(result);
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d1e5      	bne.n	8003d84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2220      	movs	r2, #32
 8003dbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003dc6:	bf00      	nop
 8003dc8:	3754      	adds	r7, #84	@ 0x54
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bc80      	pop	{r7}
 8003dce:	4770      	bx	lr

08003dd0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b084      	sub	sp, #16
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	691b      	ldr	r3, [r3, #16]
 8003dde:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	430a      	orrs	r2, r1
 8003dec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	689a      	ldr	r2, [r3, #8]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003e0a:	f023 030c 	bic.w	r3, r3, #12
 8003e0e:	687a      	ldr	r2, [r7, #4]
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	68b9      	ldr	r1, [r7, #8]
 8003e14:	430b      	orrs	r3, r1
 8003e16:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699a      	ldr	r2, [r3, #24]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4a2c      	ldr	r2, [pc, #176]	@ (8003ee4 <UART_SetConfig+0x114>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d103      	bne.n	8003e40 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e38:	f7ff fd4c 	bl	80038d4 <HAL_RCC_GetPCLK2Freq>
 8003e3c:	60f8      	str	r0, [r7, #12]
 8003e3e:	e002      	b.n	8003e46 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003e40:	f7ff fd34 	bl	80038ac <HAL_RCC_GetPCLK1Freq>
 8003e44:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	4413      	add	r3, r2
 8003e4e:	009a      	lsls	r2, r3, #2
 8003e50:	441a      	add	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	009b      	lsls	r3, r3, #2
 8003e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e5c:	4a22      	ldr	r2, [pc, #136]	@ (8003ee8 <UART_SetConfig+0x118>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	095b      	lsrs	r3, r3, #5
 8003e64:	0119      	lsls	r1, r3, #4
 8003e66:	68fa      	ldr	r2, [r7, #12]
 8003e68:	4613      	mov	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4413      	add	r3, r2
 8003e6e:	009a      	lsls	r2, r3, #2
 8003e70:	441a      	add	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003ee8 <UART_SetConfig+0x118>)
 8003e7e:	fba3 0302 	umull	r0, r3, r3, r2
 8003e82:	095b      	lsrs	r3, r3, #5
 8003e84:	2064      	movs	r0, #100	@ 0x64
 8003e86:	fb00 f303 	mul.w	r3, r0, r3
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	3332      	adds	r3, #50	@ 0x32
 8003e90:	4a15      	ldr	r2, [pc, #84]	@ (8003ee8 <UART_SetConfig+0x118>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e9c:	4419      	add	r1, r3
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	4613      	mov	r3, r2
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	4413      	add	r3, r2
 8003ea6:	009a      	lsls	r2, r3, #2
 8003ea8:	441a      	add	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee8 <UART_SetConfig+0x118>)
 8003eb6:	fba3 0302 	umull	r0, r3, r3, r2
 8003eba:	095b      	lsrs	r3, r3, #5
 8003ebc:	2064      	movs	r0, #100	@ 0x64
 8003ebe:	fb00 f303 	mul.w	r3, r0, r3
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	011b      	lsls	r3, r3, #4
 8003ec6:	3332      	adds	r3, #50	@ 0x32
 8003ec8:	4a07      	ldr	r2, [pc, #28]	@ (8003ee8 <UART_SetConfig+0x118>)
 8003eca:	fba2 2303 	umull	r2, r3, r2, r3
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	f003 020f 	and.w	r2, r3, #15
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	440a      	add	r2, r1
 8003eda:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003edc:	bf00      	nop
 8003ede:	3710      	adds	r7, #16
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	40013800 	.word	0x40013800
 8003ee8:	51eb851f 	.word	0x51eb851f

08003eec <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b09d      	sub	sp, #116	@ 0x74
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	4413      	add	r3, r2
 8003f06:	881b      	ldrh	r3, [r3, #0]
 8003f08:	b29b      	uxth	r3, r3
 8003f0a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f12:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	78db      	ldrb	r3, [r3, #3]
 8003f1a:	2b03      	cmp	r3, #3
 8003f1c:	d81f      	bhi.n	8003f5e <USB_ActivateEndpoint+0x72>
 8003f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f24 <USB_ActivateEndpoint+0x38>)
 8003f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f24:	08003f35 	.word	0x08003f35
 8003f28:	08003f51 	.word	0x08003f51
 8003f2c:	08003f67 	.word	0x08003f67
 8003f30:	08003f43 	.word	0x08003f43
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003f34:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f38:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f3c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f40:	e012      	b.n	8003f68 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003f42:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f46:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003f4a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f4e:	e00b      	b.n	8003f68 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003f50:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f54:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f58:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8003f5c:	e004      	b.n	8003f68 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8003f64:	e000      	b.n	8003f68 <USB_ActivateEndpoint+0x7c>
      break;
 8003f66:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003f68:	687a      	ldr	r2, [r7, #4]
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	441a      	add	r2, r3
 8003f72:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8003f76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003f7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003f7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003f82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	009b      	lsls	r3, r3, #2
 8003f92:	4413      	add	r3, r2
 8003f94:	881b      	ldrh	r3, [r3, #0]
 8003f96:	b29b      	uxth	r3, r3
 8003f98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003f9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	7812      	ldrb	r2, [r2, #0]
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	441a      	add	r2, r3
 8003fb6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8003fba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003fbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003fc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fca:	b29b      	uxth	r3, r3
 8003fcc:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	7b1b      	ldrb	r3, [r3, #12]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	f040 8178 	bne.w	80042c8 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	785b      	ldrb	r3, [r3, #1]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 8084 	beq.w	80040ea <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	61bb      	str	r3, [r7, #24]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	461a      	mov	r2, r3
 8003ff0:	69bb      	ldr	r3, [r7, #24]
 8003ff2:	4413      	add	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	011a      	lsls	r2, r3, #4
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	4413      	add	r3, r2
 8004000:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	88db      	ldrh	r3, [r3, #6]
 800400a:	085b      	lsrs	r3, r3, #1
 800400c:	b29b      	uxth	r3, r3
 800400e:	005b      	lsls	r3, r3, #1
 8004010:	b29a      	uxth	r2, r3
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	4413      	add	r3, r2
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	827b      	strh	r3, [r7, #18]
 8004024:	8a7b      	ldrh	r3, [r7, #18]
 8004026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402a:	2b00      	cmp	r3, #0
 800402c:	d01b      	beq.n	8004066 <USB_ActivateEndpoint+0x17a>
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	4413      	add	r3, r2
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	b29b      	uxth	r3, r3
 800403c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004040:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004044:	823b      	strh	r3, [r7, #16]
 8004046:	687a      	ldr	r2, [r7, #4]
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	441a      	add	r2, r3
 8004050:	8a3b      	ldrh	r3, [r7, #16]
 8004052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800405a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800405e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004062:	b29b      	uxth	r3, r3
 8004064:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	78db      	ldrb	r3, [r3, #3]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d020      	beq.n	80040b0 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	781b      	ldrb	r3, [r3, #0]
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	4413      	add	r3, r2
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	b29b      	uxth	r3, r3
 800407c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004080:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004084:	81bb      	strh	r3, [r7, #12]
 8004086:	89bb      	ldrh	r3, [r7, #12]
 8004088:	f083 0320 	eor.w	r3, r3, #32
 800408c:	81bb      	strh	r3, [r7, #12]
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	441a      	add	r2, r3
 8004098:	89bb      	ldrh	r3, [r7, #12]
 800409a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800409e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	8013      	strh	r3, [r2, #0]
 80040ae:	e2d5      	b.n	800465c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	4413      	add	r3, r2
 80040ba:	881b      	ldrh	r3, [r3, #0]
 80040bc:	b29b      	uxth	r3, r3
 80040be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040c6:	81fb      	strh	r3, [r7, #14]
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	441a      	add	r2, r3
 80040d2:	89fb      	ldrh	r3, [r7, #14]
 80040d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040dc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	8013      	strh	r3, [r2, #0]
 80040e8:	e2b8      	b.n	800465c <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	633b      	str	r3, [r7, #48]	@ 0x30
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040f4:	b29b      	uxth	r3, r3
 80040f6:	461a      	mov	r2, r3
 80040f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80040fa:	4413      	add	r3, r2
 80040fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	781b      	ldrb	r3, [r3, #0]
 8004102:	011a      	lsls	r2, r3, #4
 8004104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004106:	4413      	add	r3, r2
 8004108:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800410c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	88db      	ldrh	r3, [r3, #6]
 8004112:	085b      	lsrs	r3, r3, #1
 8004114:	b29b      	uxth	r3, r3
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	b29a      	uxth	r2, r3
 800411a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004128:	b29b      	uxth	r3, r3
 800412a:	461a      	mov	r2, r3
 800412c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800412e:	4413      	add	r3, r2
 8004130:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	011a      	lsls	r2, r3, #4
 8004138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800413a:	4413      	add	r3, r2
 800413c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	881b      	ldrh	r3, [r3, #0]
 8004146:	b29b      	uxth	r3, r3
 8004148:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800414c:	b29a      	uxth	r2, r3
 800414e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004150:	801a      	strh	r2, [r3, #0]
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	2b3e      	cmp	r3, #62	@ 0x3e
 8004158:	d91d      	bls.n	8004196 <USB_ActivateEndpoint+0x2aa>
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	691b      	ldr	r3, [r3, #16]
 800415e:	095b      	lsrs	r3, r3, #5
 8004160:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f003 031f 	and.w	r3, r3, #31
 800416a:	2b00      	cmp	r3, #0
 800416c:	d102      	bne.n	8004174 <USB_ActivateEndpoint+0x288>
 800416e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004170:	3b01      	subs	r3, #1
 8004172:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004174:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004176:	881b      	ldrh	r3, [r3, #0]
 8004178:	b29a      	uxth	r2, r3
 800417a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800417c:	b29b      	uxth	r3, r3
 800417e:	029b      	lsls	r3, r3, #10
 8004180:	b29b      	uxth	r3, r3
 8004182:	4313      	orrs	r3, r2
 8004184:	b29b      	uxth	r3, r3
 8004186:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800418a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800418e:	b29a      	uxth	r2, r3
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	801a      	strh	r2, [r3, #0]
 8004194:	e026      	b.n	80041e4 <USB_ActivateEndpoint+0x2f8>
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d10a      	bne.n	80041b4 <USB_ActivateEndpoint+0x2c8>
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80041a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	801a      	strh	r2, [r3, #0]
 80041b2:	e017      	b.n	80041e4 <USB_ActivateEndpoint+0x2f8>
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	085b      	lsrs	r3, r3, #1
 80041ba:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	691b      	ldr	r3, [r3, #16]
 80041c0:	f003 0301 	and.w	r3, r3, #1
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d002      	beq.n	80041ce <USB_ActivateEndpoint+0x2e2>
 80041c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041ca:	3301      	adds	r3, #1
 80041cc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80041ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	b29a      	uxth	r2, r3
 80041d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	029b      	lsls	r3, r3, #10
 80041da:	b29b      	uxth	r3, r3
 80041dc:	4313      	orrs	r3, r2
 80041de:	b29a      	uxth	r2, r3
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	009b      	lsls	r3, r3, #2
 80041ec:	4413      	add	r3, r2
 80041ee:	881b      	ldrh	r3, [r3, #0]
 80041f0:	847b      	strh	r3, [r7, #34]	@ 0x22
 80041f2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80041f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d01b      	beq.n	8004234 <USB_ActivateEndpoint+0x348>
 80041fc:	687a      	ldr	r2, [r7, #4]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	4413      	add	r3, r2
 8004206:	881b      	ldrh	r3, [r3, #0]
 8004208:	b29b      	uxth	r3, r3
 800420a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800420e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004212:	843b      	strh	r3, [r7, #32]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	009b      	lsls	r3, r3, #2
 800421c:	441a      	add	r2, r3
 800421e:	8c3b      	ldrh	r3, [r7, #32]
 8004220:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004224:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004228:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800422c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004230:	b29b      	uxth	r3, r3
 8004232:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d124      	bne.n	8004286 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	4413      	add	r3, r2
 8004246:	881b      	ldrh	r3, [r3, #0]
 8004248:	b29b      	uxth	r3, r3
 800424a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800424e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004252:	83bb      	strh	r3, [r7, #28]
 8004254:	8bbb      	ldrh	r3, [r7, #28]
 8004256:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800425a:	83bb      	strh	r3, [r7, #28]
 800425c:	8bbb      	ldrh	r3, [r7, #28]
 800425e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004262:	83bb      	strh	r3, [r7, #28]
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	009b      	lsls	r3, r3, #2
 800426c:	441a      	add	r2, r3
 800426e:	8bbb      	ldrh	r3, [r7, #28]
 8004270:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004274:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004278:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800427c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004280:	b29b      	uxth	r3, r3
 8004282:	8013      	strh	r3, [r2, #0]
 8004284:	e1ea      	b.n	800465c <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004286:	687a      	ldr	r2, [r7, #4]
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	009b      	lsls	r3, r3, #2
 800428e:	4413      	add	r3, r2
 8004290:	881b      	ldrh	r3, [r3, #0]
 8004292:	b29b      	uxth	r3, r3
 8004294:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004298:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800429c:	83fb      	strh	r3, [r7, #30]
 800429e:	8bfb      	ldrh	r3, [r7, #30]
 80042a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80042a4:	83fb      	strh	r3, [r7, #30]
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	781b      	ldrb	r3, [r3, #0]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	441a      	add	r2, r3
 80042b0:	8bfb      	ldrh	r3, [r7, #30]
 80042b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80042ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c2:	b29b      	uxth	r3, r3
 80042c4:	8013      	strh	r3, [r2, #0]
 80042c6:	e1c9      	b.n	800465c <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	78db      	ldrb	r3, [r3, #3]
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d11e      	bne.n	800430e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	881b      	ldrh	r3, [r3, #0]
 80042dc:	b29b      	uxth	r3, r3
 80042de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042e6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	781b      	ldrb	r3, [r3, #0]
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	441a      	add	r2, r3
 80042f4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80042f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80042fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004300:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004304:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004308:	b29b      	uxth	r3, r3
 800430a:	8013      	strh	r3, [r2, #0]
 800430c:	e01d      	b.n	800434a <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	781b      	ldrb	r3, [r3, #0]
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4413      	add	r3, r2
 8004318:	881b      	ldrh	r3, [r3, #0]
 800431a:	b29b      	uxth	r3, r3
 800431c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004320:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004324:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	781b      	ldrb	r3, [r3, #0]
 800432e:	009b      	lsls	r3, r3, #2
 8004330:	441a      	add	r2, r3
 8004332:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004336:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800433a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800433e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004342:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004346:	b29b      	uxth	r3, r3
 8004348:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004354:	b29b      	uxth	r3, r3
 8004356:	461a      	mov	r2, r3
 8004358:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800435a:	4413      	add	r3, r2
 800435c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	781b      	ldrb	r3, [r3, #0]
 8004362:	011a      	lsls	r2, r3, #4
 8004364:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004366:	4413      	add	r3, r2
 8004368:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800436c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	891b      	ldrh	r3, [r3, #8]
 8004372:	085b      	lsrs	r3, r3, #1
 8004374:	b29b      	uxth	r3, r3
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800437c:	801a      	strh	r2, [r3, #0]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	657b      	str	r3, [r7, #84]	@ 0x54
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004388:	b29b      	uxth	r3, r3
 800438a:	461a      	mov	r2, r3
 800438c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438e:	4413      	add	r3, r2
 8004390:	657b      	str	r3, [r7, #84]	@ 0x54
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	781b      	ldrb	r3, [r3, #0]
 8004396:	011a      	lsls	r2, r3, #4
 8004398:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800439a:	4413      	add	r3, r2
 800439c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 80043a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80043a2:	683b      	ldr	r3, [r7, #0]
 80043a4:	895b      	ldrh	r3, [r3, #10]
 80043a6:	085b      	lsrs	r3, r3, #1
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	005b      	lsls	r3, r3, #1
 80043ac:	b29a      	uxth	r2, r3
 80043ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043b0:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	785b      	ldrb	r3, [r3, #1]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f040 8093 	bne.w	80044e2 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	4413      	add	r3, r2
 80043c6:	881b      	ldrh	r3, [r3, #0]
 80043c8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80043cc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80043d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d01b      	beq.n	8004410 <USB_ActivateEndpoint+0x524>
 80043d8:	687a      	ldr	r2, [r7, #4]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ee:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80043f0:	687a      	ldr	r2, [r7, #4]
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	781b      	ldrb	r3, [r3, #0]
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	441a      	add	r2, r3
 80043fa:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80043fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004404:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800440c:	b29b      	uxth	r3, r3
 800440e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	781b      	ldrb	r3, [r3, #0]
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	881b      	ldrh	r3, [r3, #0]
 800441c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800441e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004424:	2b00      	cmp	r3, #0
 8004426:	d01b      	beq.n	8004460 <USB_ActivateEndpoint+0x574>
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	009b      	lsls	r3, r3, #2
 8004430:	4413      	add	r3, r2
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	b29b      	uxth	r3, r3
 8004436:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800443a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800443e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8004440:	687a      	ldr	r2, [r7, #4]
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	009b      	lsls	r3, r3, #2
 8004448:	441a      	add	r2, r3
 800444a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800444c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004450:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004454:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004458:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800445c:	b29b      	uxth	r3, r3
 800445e:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	781b      	ldrb	r3, [r3, #0]
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	4413      	add	r3, r2
 800446a:	881b      	ldrh	r3, [r3, #0]
 800446c:	b29b      	uxth	r3, r3
 800446e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004472:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004476:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004478:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800447a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800447e:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004480:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004482:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004486:	873b      	strh	r3, [r7, #56]	@ 0x38
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	009b      	lsls	r3, r3, #2
 8004490:	441a      	add	r2, r3
 8004492:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8004494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800449c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	881b      	ldrh	r3, [r3, #0]
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044be:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044c0:	687a      	ldr	r2, [r7, #4]
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	441a      	add	r2, r3
 80044ca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044dc:	b29b      	uxth	r3, r3
 80044de:	8013      	strh	r3, [r2, #0]
 80044e0:	e0bc      	b.n	800465c <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80044f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80044f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d01d      	beq.n	800453a <USB_ActivateEndpoint+0x64e>
 80044fe:	687a      	ldr	r2, [r7, #4]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	4413      	add	r3, r2
 8004508:	881b      	ldrh	r3, [r3, #0]
 800450a:	b29b      	uxth	r3, r3
 800450c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004510:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004514:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	009b      	lsls	r3, r3, #2
 8004520:	441a      	add	r2, r3
 8004522:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004526:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800452a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800452e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004536:	b29b      	uxth	r3, r3
 8004538:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	009b      	lsls	r3, r3, #2
 8004542:	4413      	add	r3, r2
 8004544:	881b      	ldrh	r3, [r3, #0]
 8004546:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800454a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800454e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	d01d      	beq.n	8004592 <USB_ActivateEndpoint+0x6a6>
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	b29b      	uxth	r3, r3
 8004564:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004568:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800456c:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	781b      	ldrb	r3, [r3, #0]
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	441a      	add	r2, r3
 800457a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800457e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004582:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004586:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800458a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800458e:	b29b      	uxth	r3, r3
 8004590:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	78db      	ldrb	r3, [r3, #3]
 8004596:	2b01      	cmp	r3, #1
 8004598:	d024      	beq.n	80045e4 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	781b      	ldrb	r3, [r3, #0]
 80045a0:	009b      	lsls	r3, r3, #2
 80045a2:	4413      	add	r3, r2
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	b29b      	uxth	r3, r3
 80045a8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045b0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045b4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045b8:	f083 0320 	eor.w	r3, r3, #32
 80045bc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80045c0:	687a      	ldr	r2, [r7, #4]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	781b      	ldrb	r3, [r3, #0]
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	441a      	add	r2, r3
 80045ca:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80045ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045de:	b29b      	uxth	r3, r3
 80045e0:	8013      	strh	r3, [r2, #0]
 80045e2:	e01d      	b.n	8004620 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	4413      	add	r3, r2
 80045ee:	881b      	ldrh	r3, [r3, #0]
 80045f0:	b29b      	uxth	r3, r3
 80045f2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045fa:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	781b      	ldrb	r3, [r3, #0]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	441a      	add	r2, r3
 8004608:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800460c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004610:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004614:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800461c:	b29b      	uxth	r3, r3
 800461e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	4413      	add	r3, r2
 800462a:	881b      	ldrh	r3, [r3, #0]
 800462c:	b29b      	uxth	r3, r3
 800462e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004632:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004636:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800463a:	687a      	ldr	r2, [r7, #4]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	781b      	ldrb	r3, [r3, #0]
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	441a      	add	r2, r3
 8004644:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004648:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800464c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004650:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004658:	b29b      	uxth	r3, r3
 800465a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800465c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004660:	4618      	mov	r0, r3
 8004662:	3774      	adds	r7, #116	@ 0x74
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr
 800466a:	bf00      	nop

0800466c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b0c2      	sub	sp, #264	@ 0x108
 8004670:	af00      	add	r7, sp, #0
 8004672:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004676:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800467a:	6018      	str	r0, [r3, #0]
 800467c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004680:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004684:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004686:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800468a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	785b      	ldrb	r3, [r3, #1]
 8004692:	2b01      	cmp	r3, #1
 8004694:	f040 86b7 	bne.w	8005406 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004698:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800469c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	699a      	ldr	r2, [r3, #24]
 80046a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d908      	bls.n	80046c6 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80046b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	691b      	ldr	r3, [r3, #16]
 80046c0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80046c4:	e007      	b.n	80046d6 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80046c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80046d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	7b1b      	ldrb	r3, [r3, #12]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d13a      	bne.n	800475c <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80046e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	6959      	ldr	r1, [r3, #20]
 80046f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80046f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	88da      	ldrh	r2, [r3, #6]
 80046fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004702:	b29b      	uxth	r3, r3
 8004704:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004708:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800470c:	6800      	ldr	r0, [r0, #0]
 800470e:	f001 fc88 	bl	8006022 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004712:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004716:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004722:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800472c:	b29b      	uxth	r3, r3
 800472e:	461a      	mov	r2, r3
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	4413      	add	r3, r2
 8004734:	613b      	str	r3, [r7, #16]
 8004736:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800473a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	781b      	ldrb	r3, [r3, #0]
 8004742:	011a      	lsls	r2, r3, #4
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	4413      	add	r3, r2
 8004748:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004752:	b29a      	uxth	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	801a      	strh	r2, [r3, #0]
 8004758:	f000 be1f 	b.w	800539a <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800475c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004760:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	78db      	ldrb	r3, [r3, #3]
 8004768:	2b02      	cmp	r3, #2
 800476a:	f040 8462 	bne.w	8005032 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800476e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004772:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	6a1a      	ldr	r2, [r3, #32]
 800477a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800477e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	429a      	cmp	r2, r3
 8004788:	f240 83df 	bls.w	8004f4a <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800478c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004790:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800479a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4413      	add	r3, r2
 80047a6:	881b      	ldrh	r3, [r3, #0]
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b2:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 80047b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80047ba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80047c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	441a      	add	r2, r3
 80047d0:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80047d4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047d8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047dc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80047e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80047e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80047ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	6a1a      	ldr	r2, [r3, #32]
 80047f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f8:	1ad2      	subs	r2, r2, r3
 80047fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80047fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004806:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800480a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800480e:	681a      	ldr	r2, [r3, #0]
 8004810:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004814:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4413      	add	r3, r2
 8004820:	881b      	ldrh	r3, [r3, #0]
 8004822:	b29b      	uxth	r3, r3
 8004824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004828:	2b00      	cmp	r3, #0
 800482a:	f000 81c7 	beq.w	8004bbc <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800482e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004832:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	633b      	str	r3, [r7, #48]	@ 0x30
 800483a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800483e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	785b      	ldrb	r3, [r3, #1]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d177      	bne.n	800493a <USB_EPStartXfer+0x2ce>
 800484a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800484e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004856:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800485a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004864:	b29b      	uxth	r3, r3
 8004866:	461a      	mov	r2, r3
 8004868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486a:	4413      	add	r3, r2
 800486c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800486e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004872:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	011a      	lsls	r2, r3, #4
 800487c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487e:	4413      	add	r3, r2
 8004880:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004884:	627b      	str	r3, [r7, #36]	@ 0x24
 8004886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004888:	881b      	ldrh	r3, [r3, #0]
 800488a:	b29b      	uxth	r3, r3
 800488c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004890:	b29a      	uxth	r2, r3
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	801a      	strh	r2, [r3, #0]
 8004896:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800489a:	2b3e      	cmp	r3, #62	@ 0x3e
 800489c:	d921      	bls.n	80048e2 <USB_EPStartXfer+0x276>
 800489e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80048a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048ac:	f003 031f 	and.w	r3, r3, #31
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d104      	bne.n	80048be <USB_EPStartXfer+0x252>
 80048b4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80048b8:	3b01      	subs	r3, #1
 80048ba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	881b      	ldrh	r3, [r3, #0]
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80048c8:	b29b      	uxth	r3, r3
 80048ca:	029b      	lsls	r3, r3, #10
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	4313      	orrs	r3, r2
 80048d0:	b29b      	uxth	r3, r3
 80048d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048da:	b29a      	uxth	r2, r3
 80048dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048de:	801a      	strh	r2, [r3, #0]
 80048e0:	e050      	b.n	8004984 <USB_EPStartXfer+0x318>
 80048e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10a      	bne.n	8004900 <USB_EPStartXfer+0x294>
 80048ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ec:	881b      	ldrh	r3, [r3, #0]
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fc:	801a      	strh	r2, [r3, #0]
 80048fe:	e041      	b.n	8004984 <USB_EPStartXfer+0x318>
 8004900:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004904:	085b      	lsrs	r3, r3, #1
 8004906:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800490a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800490e:	f003 0301 	and.w	r3, r3, #1
 8004912:	2b00      	cmp	r3, #0
 8004914:	d004      	beq.n	8004920 <USB_EPStartXfer+0x2b4>
 8004916:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800491a:	3301      	adds	r3, #1
 800491c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004922:	881b      	ldrh	r3, [r3, #0]
 8004924:	b29a      	uxth	r2, r3
 8004926:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800492a:	b29b      	uxth	r3, r3
 800492c:	029b      	lsls	r3, r3, #10
 800492e:	b29b      	uxth	r3, r3
 8004930:	4313      	orrs	r3, r2
 8004932:	b29a      	uxth	r2, r3
 8004934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004936:	801a      	strh	r2, [r3, #0]
 8004938:	e024      	b.n	8004984 <USB_EPStartXfer+0x318>
 800493a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800493e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	785b      	ldrb	r3, [r3, #1]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d11c      	bne.n	8004984 <USB_EPStartXfer+0x318>
 800494a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800494e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004958:	b29b      	uxth	r3, r3
 800495a:	461a      	mov	r2, r3
 800495c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495e:	4413      	add	r3, r2
 8004960:	633b      	str	r3, [r7, #48]	@ 0x30
 8004962:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004966:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	781b      	ldrb	r3, [r3, #0]
 800496e:	011a      	lsls	r2, r3, #4
 8004970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004972:	4413      	add	r3, r2
 8004974:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800497a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800497e:	b29a      	uxth	r2, r3
 8004980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004982:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	895b      	ldrh	r3, [r3, #10]
 8004990:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6959      	ldr	r1, [r3, #20]
 80049a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80049aa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80049ae:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80049b2:	6800      	ldr	r0, [r0, #0]
 80049b4:	f001 fb35 	bl	8006022 <USB_WritePMA>
            ep->xfer_buff += len;
 80049b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80049bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049c8:	441a      	add	r2, r3
 80049ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80049ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80049d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80049da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	6a1a      	ldr	r2, [r3, #32]
 80049e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80049e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	d90f      	bls.n	8004a12 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80049f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80049f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	6a1a      	ldr	r2, [r3, #32]
 80049fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a02:	1ad2      	subs	r2, r2, r3
 8004a04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	621a      	str	r2, [r3, #32]
 8004a10:	e00e      	b.n	8004a30 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8004a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6a1b      	ldr	r3, [r3, #32]
 8004a1e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004a22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	785b      	ldrb	r3, [r3, #1]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d177      	bne.n	8004b30 <USB_EPStartXfer+0x4c4>
 8004a40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	61bb      	str	r3, [r7, #24]
 8004a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004a5a:	b29b      	uxth	r3, r3
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	4413      	add	r3, r2
 8004a62:	61bb      	str	r3, [r7, #24]
 8004a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004a68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	011a      	lsls	r2, r3, #4
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	4413      	add	r3, r2
 8004a76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004a7a:	617b      	str	r3, [r7, #20]
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	881b      	ldrh	r3, [r3, #0]
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	801a      	strh	r2, [r3, #0]
 8004a8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a90:	2b3e      	cmp	r3, #62	@ 0x3e
 8004a92:	d921      	bls.n	8004ad8 <USB_EPStartXfer+0x46c>
 8004a94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a98:	095b      	lsrs	r3, r3, #5
 8004a9a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa2:	f003 031f 	and.w	r3, r3, #31
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d104      	bne.n	8004ab4 <USB_EPStartXfer+0x448>
 8004aaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	881b      	ldrh	r3, [r3, #0]
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	029b      	lsls	r3, r3, #10
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	b29b      	uxth	r3, r3
 8004ac8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004acc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ad0:	b29a      	uxth	r2, r3
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	801a      	strh	r2, [r3, #0]
 8004ad6:	e056      	b.n	8004b86 <USB_EPStartXfer+0x51a>
 8004ad8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10a      	bne.n	8004af6 <USB_EPStartXfer+0x48a>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	881b      	ldrh	r3, [r3, #0]
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004aea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	697b      	ldr	r3, [r7, #20]
 8004af2:	801a      	strh	r2, [r3, #0]
 8004af4:	e047      	b.n	8004b86 <USB_EPStartXfer+0x51a>
 8004af6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004afa:	085b      	lsrs	r3, r3, #1
 8004afc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004b00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d004      	beq.n	8004b16 <USB_EPStartXfer+0x4aa>
 8004b0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b10:	3301      	adds	r3, #1
 8004b12:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	881b      	ldrh	r3, [r3, #0]
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	029b      	lsls	r3, r3, #10
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	4313      	orrs	r3, r2
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	801a      	strh	r2, [r3, #0]
 8004b2e:	e02a      	b.n	8004b86 <USB_EPStartXfer+0x51a>
 8004b30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	785b      	ldrb	r3, [r3, #1]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d122      	bne.n	8004b86 <USB_EPStartXfer+0x51a>
 8004b40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	623b      	str	r3, [r7, #32]
 8004b4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	4413      	add	r3, r2
 8004b62:	623b      	str	r3, [r7, #32]
 8004b64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	781b      	ldrb	r3, [r3, #0]
 8004b70:	011a      	lsls	r2, r3, #4
 8004b72:	6a3b      	ldr	r3, [r7, #32]
 8004b74:	4413      	add	r3, r2
 8004b76:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004b7a:	61fb      	str	r3, [r7, #28]
 8004b7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b80:	b29a      	uxth	r2, r3
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	891b      	ldrh	r3, [r3, #8]
 8004b92:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004b9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	6959      	ldr	r1, [r3, #20]
 8004ba2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004bac:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004bb0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004bb4:	6800      	ldr	r0, [r0, #0]
 8004bb6:	f001 fa34 	bl	8006022 <USB_WritePMA>
 8004bba:	e3ee      	b.n	800539a <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004bbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	785b      	ldrb	r3, [r3, #1]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d177      	bne.n	8004cbc <USB_EPStartXfer+0x650>
 8004bcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bdc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	461a      	mov	r2, r3
 8004bea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004bec:	4413      	add	r3, r2
 8004bee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004bf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	011a      	lsls	r2, r3, #4
 8004bfe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c00:	4413      	add	r3, r2
 8004c02:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004c06:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c16:	801a      	strh	r2, [r3, #0]
 8004c18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c1c:	2b3e      	cmp	r3, #62	@ 0x3e
 8004c1e:	d921      	bls.n	8004c64 <USB_EPStartXfer+0x5f8>
 8004c20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c24:	095b      	lsrs	r3, r3, #5
 8004c26:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c2e:	f003 031f 	and.w	r3, r3, #31
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d104      	bne.n	8004c40 <USB_EPStartXfer+0x5d4>
 8004c36:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c3a:	3b01      	subs	r3, #1
 8004c3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c42:	881b      	ldrh	r3, [r3, #0]
 8004c44:	b29a      	uxth	r2, r3
 8004c46:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	029b      	lsls	r3, r3, #10
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	4313      	orrs	r3, r2
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c58:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c60:	801a      	strh	r2, [r3, #0]
 8004c62:	e056      	b.n	8004d12 <USB_EPStartXfer+0x6a6>
 8004c64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10a      	bne.n	8004c82 <USB_EPStartXfer+0x616>
 8004c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c6e:	881b      	ldrh	r3, [r3, #0]
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c7e:	801a      	strh	r2, [r3, #0]
 8004c80:	e047      	b.n	8004d12 <USB_EPStartXfer+0x6a6>
 8004c82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c86:	085b      	lsrs	r3, r3, #1
 8004c88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004c8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c90:	f003 0301 	and.w	r3, r3, #1
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d004      	beq.n	8004ca2 <USB_EPStartXfer+0x636>
 8004c98:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004ca2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ca4:	881b      	ldrh	r3, [r3, #0]
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004cac:	b29b      	uxth	r3, r3
 8004cae:	029b      	lsls	r3, r3, #10
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	4313      	orrs	r3, r2
 8004cb4:	b29a      	uxth	r2, r3
 8004cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cb8:	801a      	strh	r2, [r3, #0]
 8004cba:	e02a      	b.n	8004d12 <USB_EPStartXfer+0x6a6>
 8004cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	785b      	ldrb	r3, [r3, #1]
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	d122      	bne.n	8004d12 <USB_EPStartXfer+0x6a6>
 8004ccc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cdc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	461a      	mov	r2, r3
 8004cea:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004cec:	4413      	add	r3, r2
 8004cee:	653b      	str	r3, [r7, #80]	@ 0x50
 8004cf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	781b      	ldrb	r3, [r3, #0]
 8004cfc:	011a      	lsls	r2, r3, #4
 8004cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d00:	4413      	add	r3, r2
 8004d02:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004d06:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d10:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	891b      	ldrh	r3, [r3, #8]
 8004d1e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6959      	ldr	r1, [r3, #20]
 8004d2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004d38:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004d3c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004d40:	6800      	ldr	r0, [r0, #0]
 8004d42:	f001 f96e 	bl	8006022 <USB_WritePMA>
            ep->xfer_buff += len;
 8004d46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	695a      	ldr	r2, [r3, #20]
 8004d52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d56:	441a      	add	r2, r3
 8004d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004d64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	6a1a      	ldr	r2, [r3, #32]
 8004d70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	691b      	ldr	r3, [r3, #16]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d90f      	bls.n	8004da0 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 8004d80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	6a1a      	ldr	r2, [r3, #32]
 8004d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d90:	1ad2      	subs	r2, r2, r3
 8004d92:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d96:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	621a      	str	r2, [r3, #32]
 8004d9e:	e00e      	b.n	8004dbe <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8004da0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004da4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2200      	movs	r2, #0
 8004dbc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004dbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004dca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	785b      	ldrb	r3, [r3, #1]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d177      	bne.n	8004eca <USB_EPStartXfer+0x85e>
 8004dda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dde:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004de6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	461a      	mov	r2, r3
 8004df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfa:	4413      	add	r3, r2
 8004dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004dfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	781b      	ldrb	r3, [r3, #0]
 8004e0a:	011a      	lsls	r2, r3, #4
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e0e:	4413      	add	r3, r2
 8004e10:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e18:	881b      	ldrh	r3, [r3, #0]
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e24:	801a      	strh	r2, [r3, #0]
 8004e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e2a:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e2c:	d921      	bls.n	8004e72 <USB_EPStartXfer+0x806>
 8004e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e32:	095b      	lsrs	r3, r3, #5
 8004e34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e3c:	f003 031f 	and.w	r3, r3, #31
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d104      	bne.n	8004e4e <USB_EPStartXfer+0x7e2>
 8004e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e50:	881b      	ldrh	r3, [r3, #0]
 8004e52:	b29a      	uxth	r2, r3
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e58:	b29b      	uxth	r3, r3
 8004e5a:	029b      	lsls	r3, r3, #10
 8004e5c:	b29b      	uxth	r3, r3
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e6a:	b29a      	uxth	r2, r3
 8004e6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e6e:	801a      	strh	r2, [r3, #0]
 8004e70:	e050      	b.n	8004f14 <USB_EPStartXfer+0x8a8>
 8004e72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10a      	bne.n	8004e90 <USB_EPStartXfer+0x824>
 8004e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e7c:	881b      	ldrh	r3, [r3, #0]
 8004e7e:	b29b      	uxth	r3, r3
 8004e80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e88:	b29a      	uxth	r2, r3
 8004e8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e8c:	801a      	strh	r2, [r3, #0]
 8004e8e:	e041      	b.n	8004f14 <USB_EPStartXfer+0x8a8>
 8004e90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e94:	085b      	lsrs	r3, r3, #1
 8004e96:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e9e:	f003 0301 	and.w	r3, r3, #1
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d004      	beq.n	8004eb0 <USB_EPStartXfer+0x844>
 8004ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eaa:	3301      	adds	r3, #1
 8004eac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	029b      	lsls	r3, r3, #10
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	4313      	orrs	r3, r2
 8004ec2:	b29a      	uxth	r2, r3
 8004ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ec6:	801a      	strh	r2, [r3, #0]
 8004ec8:	e024      	b.n	8004f14 <USB_EPStartXfer+0x8a8>
 8004eca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ece:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	785b      	ldrb	r3, [r3, #1]
 8004ed6:	2b01      	cmp	r3, #1
 8004ed8:	d11c      	bne.n	8004f14 <USB_EPStartXfer+0x8a8>
 8004eda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ede:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	461a      	mov	r2, r3
 8004eec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004eee:	4413      	add	r3, r2
 8004ef0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004ef2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ef6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	011a      	lsls	r2, r3, #4
 8004f00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004f02:	4413      	add	r3, r2
 8004f04:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004f08:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f0e:	b29a      	uxth	r2, r3
 8004f10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f12:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004f14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	895b      	ldrh	r3, [r3, #10]
 8004f20:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6959      	ldr	r1, [r3, #20]
 8004f30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f3a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004f3e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004f42:	6800      	ldr	r0, [r0, #0]
 8004f44:	f001 f86d 	bl	8006022 <USB_WritePMA>
 8004f48:	e227      	b.n	800539a <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8004f4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004f5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f5e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	009b      	lsls	r3, r3, #2
 8004f72:	4413      	add	r3, r2
 8004f74:	881b      	ldrh	r3, [r3, #0]
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004f7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f80:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004f84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f88:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f8c:	681a      	ldr	r2, [r3, #0]
 8004f8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	009b      	lsls	r3, r3, #2
 8004f9c:	441a      	add	r2, r3
 8004f9e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004fa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004fa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004faa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb2:	b29b      	uxth	r3, r3
 8004fb4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004fb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fd6:	4413      	add	r3, r2
 8004fd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	011a      	lsls	r2, r3, #4
 8004fe8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fea:	4413      	add	r3, r2
 8004fec:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004ff0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ff2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff6:	b29a      	uxth	r2, r3
 8004ff8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004ffa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004ffc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005000:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	891b      	ldrh	r3, [r3, #8]
 8005008:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800500c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005010:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6959      	ldr	r1, [r3, #20]
 8005018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800501c:	b29b      	uxth	r3, r3
 800501e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005022:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005026:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800502a:	6800      	ldr	r0, [r0, #0]
 800502c:	f000 fff9 	bl	8006022 <USB_WritePMA>
 8005030:	e1b3      	b.n	800539a <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005032:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005036:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6a1a      	ldr	r2, [r3, #32]
 800503e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005042:	1ad2      	subs	r2, r2, r3
 8005044:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005048:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005054:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800505e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	781b      	ldrb	r3, [r3, #0]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	4413      	add	r3, r2
 800506a:	881b      	ldrh	r3, [r3, #0]
 800506c:	b29b      	uxth	r3, r3
 800506e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005072:	2b00      	cmp	r3, #0
 8005074:	f000 80c6 	beq.w	8005204 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005078:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800507c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	673b      	str	r3, [r7, #112]	@ 0x70
 8005084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	785b      	ldrb	r3, [r3, #1]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d177      	bne.n	8005184 <USB_EPStartXfer+0xb18>
 8005094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005098:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	461a      	mov	r2, r3
 80050b2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050b4:	4413      	add	r3, r2
 80050b6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80050b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	011a      	lsls	r2, r3, #4
 80050c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80050c8:	4413      	add	r3, r2
 80050ca:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80050ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80050d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050d2:	881b      	ldrh	r3, [r3, #0]
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050da:	b29a      	uxth	r2, r3
 80050dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80050de:	801a      	strh	r2, [r3, #0]
 80050e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80050e6:	d921      	bls.n	800512c <USB_EPStartXfer+0xac0>
 80050e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80050f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050f6:	f003 031f 	and.w	r3, r3, #31
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d104      	bne.n	8005108 <USB_EPStartXfer+0xa9c>
 80050fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005102:	3b01      	subs	r3, #1
 8005104:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800510a:	881b      	ldrh	r3, [r3, #0]
 800510c:	b29a      	uxth	r2, r3
 800510e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005112:	b29b      	uxth	r3, r3
 8005114:	029b      	lsls	r3, r3, #10
 8005116:	b29b      	uxth	r3, r3
 8005118:	4313      	orrs	r3, r2
 800511a:	b29b      	uxth	r3, r3
 800511c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005120:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005124:	b29a      	uxth	r2, r3
 8005126:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005128:	801a      	strh	r2, [r3, #0]
 800512a:	e050      	b.n	80051ce <USB_EPStartXfer+0xb62>
 800512c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005130:	2b00      	cmp	r3, #0
 8005132:	d10a      	bne.n	800514a <USB_EPStartXfer+0xade>
 8005134:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005136:	881b      	ldrh	r3, [r3, #0]
 8005138:	b29b      	uxth	r3, r3
 800513a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800513e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005142:	b29a      	uxth	r2, r3
 8005144:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005146:	801a      	strh	r2, [r3, #0]
 8005148:	e041      	b.n	80051ce <USB_EPStartXfer+0xb62>
 800514a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800514e:	085b      	lsrs	r3, r3, #1
 8005150:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005158:	f003 0301 	and.w	r3, r3, #1
 800515c:	2b00      	cmp	r3, #0
 800515e:	d004      	beq.n	800516a <USB_EPStartXfer+0xafe>
 8005160:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005164:	3301      	adds	r3, #1
 8005166:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800516a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800516c:	881b      	ldrh	r3, [r3, #0]
 800516e:	b29a      	uxth	r2, r3
 8005170:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005174:	b29b      	uxth	r3, r3
 8005176:	029b      	lsls	r3, r3, #10
 8005178:	b29b      	uxth	r3, r3
 800517a:	4313      	orrs	r3, r2
 800517c:	b29a      	uxth	r2, r3
 800517e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005180:	801a      	strh	r2, [r3, #0]
 8005182:	e024      	b.n	80051ce <USB_EPStartXfer+0xb62>
 8005184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	785b      	ldrb	r3, [r3, #1]
 8005190:	2b01      	cmp	r3, #1
 8005192:	d11c      	bne.n	80051ce <USB_EPStartXfer+0xb62>
 8005194:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005198:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	461a      	mov	r2, r3
 80051a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051a8:	4413      	add	r3, r2
 80051aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80051ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	781b      	ldrb	r3, [r3, #0]
 80051b8:	011a      	lsls	r2, r3, #4
 80051ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80051bc:	4413      	add	r3, r2
 80051be:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80051c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80051c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c8:	b29a      	uxth	r2, r3
 80051ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80051cc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80051ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	895b      	ldrh	r3, [r3, #10]
 80051da:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80051de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6959      	ldr	r1, [r3, #20]
 80051ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ee:	b29b      	uxth	r3, r3
 80051f0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80051f4:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80051f8:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80051fc:	6800      	ldr	r0, [r0, #0]
 80051fe:	f000 ff10 	bl	8006022 <USB_WritePMA>
 8005202:	e0ca      	b.n	800539a <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005204:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005208:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	785b      	ldrb	r3, [r3, #1]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d177      	bne.n	8005304 <USB_EPStartXfer+0xc98>
 8005214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005218:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005220:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005224:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800522e:	b29b      	uxth	r3, r3
 8005230:	461a      	mov	r2, r3
 8005232:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005234:	4413      	add	r3, r2
 8005236:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005238:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800523c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	011a      	lsls	r2, r3, #4
 8005246:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005248:	4413      	add	r3, r2
 800524a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800524e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005250:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800525a:	b29a      	uxth	r2, r3
 800525c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800525e:	801a      	strh	r2, [r3, #0]
 8005260:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005264:	2b3e      	cmp	r3, #62	@ 0x3e
 8005266:	d921      	bls.n	80052ac <USB_EPStartXfer+0xc40>
 8005268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800526c:	095b      	lsrs	r3, r3, #5
 800526e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005276:	f003 031f 	and.w	r3, r3, #31
 800527a:	2b00      	cmp	r3, #0
 800527c:	d104      	bne.n	8005288 <USB_EPStartXfer+0xc1c>
 800527e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005282:	3b01      	subs	r3, #1
 8005284:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005288:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	b29a      	uxth	r2, r3
 800528e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005292:	b29b      	uxth	r3, r3
 8005294:	029b      	lsls	r3, r3, #10
 8005296:	b29b      	uxth	r3, r3
 8005298:	4313      	orrs	r3, r2
 800529a:	b29b      	uxth	r3, r3
 800529c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052a8:	801a      	strh	r2, [r3, #0]
 80052aa:	e05c      	b.n	8005366 <USB_EPStartXfer+0xcfa>
 80052ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d10a      	bne.n	80052ca <USB_EPStartXfer+0xc5e>
 80052b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052b6:	881b      	ldrh	r3, [r3, #0]
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052c6:	801a      	strh	r2, [r3, #0]
 80052c8:	e04d      	b.n	8005366 <USB_EPStartXfer+0xcfa>
 80052ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052ce:	085b      	lsrs	r3, r3, #1
 80052d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80052d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052d8:	f003 0301 	and.w	r3, r3, #1
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d004      	beq.n	80052ea <USB_EPStartXfer+0xc7e>
 80052e0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80052e4:	3301      	adds	r3, #1
 80052e6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80052ea:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052ec:	881b      	ldrh	r3, [r3, #0]
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80052f4:	b29b      	uxth	r3, r3
 80052f6:	029b      	lsls	r3, r3, #10
 80052f8:	b29b      	uxth	r3, r3
 80052fa:	4313      	orrs	r3, r2
 80052fc:	b29a      	uxth	r2, r3
 80052fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005300:	801a      	strh	r2, [r3, #0]
 8005302:	e030      	b.n	8005366 <USB_EPStartXfer+0xcfa>
 8005304:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005308:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	785b      	ldrb	r3, [r3, #1]
 8005310:	2b01      	cmp	r3, #1
 8005312:	d128      	bne.n	8005366 <USB_EPStartXfer+0xcfa>
 8005314:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005318:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005322:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005326:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005330:	b29b      	uxth	r3, r3
 8005332:	461a      	mov	r2, r3
 8005334:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005338:	4413      	add	r3, r2
 800533a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800533e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005342:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	011a      	lsls	r2, r3, #4
 800534c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005350:	4413      	add	r3, r2
 8005352:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005356:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800535a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800535e:	b29a      	uxth	r2, r3
 8005360:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005364:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800536a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	891b      	ldrh	r3, [r3, #8]
 8005372:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800537a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6959      	ldr	r1, [r3, #20]
 8005382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005386:	b29b      	uxth	r3, r3
 8005388:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800538c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005390:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005394:	6800      	ldr	r0, [r0, #0]
 8005396:	f000 fe44 	bl	8006022 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800539a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800539e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	4413      	add	r3, r2
 80053b4:	881b      	ldrh	r3, [r3, #0]
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053c0:	817b      	strh	r3, [r7, #10]
 80053c2:	897b      	ldrh	r3, [r7, #10]
 80053c4:	f083 0310 	eor.w	r3, r3, #16
 80053c8:	817b      	strh	r3, [r7, #10]
 80053ca:	897b      	ldrh	r3, [r7, #10]
 80053cc:	f083 0320 	eor.w	r3, r3, #32
 80053d0:	817b      	strh	r3, [r7, #10]
 80053d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	441a      	add	r2, r3
 80053ec:	897b      	ldrh	r3, [r7, #10]
 80053ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80053f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80053f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053fe:	b29b      	uxth	r3, r3
 8005400:	8013      	strh	r3, [r2, #0]
 8005402:	f000 bcde 	b.w	8005dc2 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005406:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800540a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	7b1b      	ldrb	r3, [r3, #12]
 8005412:	2b00      	cmp	r3, #0
 8005414:	f040 80bb 	bne.w	800558e <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005418:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800541c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	699a      	ldr	r2, [r3, #24]
 8005424:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005428:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	429a      	cmp	r2, r3
 8005432:	d917      	bls.n	8005464 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005434:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005438:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8005444:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005448:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	699a      	ldr	r2, [r3, #24]
 8005450:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005454:	1ad2      	subs	r2, r2, r3
 8005456:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800545a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	619a      	str	r2, [r3, #24]
 8005462:	e00e      	b.n	8005482 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8005464:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005468:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	699b      	ldr	r3, [r3, #24]
 8005470:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8005474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2200      	movs	r2, #0
 8005480:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005482:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005486:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005490:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005494:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800549e:	b29b      	uxth	r3, r3
 80054a0:	461a      	mov	r2, r3
 80054a2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054a6:	4413      	add	r3, r2
 80054a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80054ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	011a      	lsls	r2, r3, #4
 80054ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80054be:	4413      	add	r3, r2
 80054c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80054c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80054c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054cc:	881b      	ldrh	r3, [r3, #0]
 80054ce:	b29b      	uxth	r3, r3
 80054d0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80054da:	801a      	strh	r2, [r3, #0]
 80054dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e0:	2b3e      	cmp	r3, #62	@ 0x3e
 80054e2:	d924      	bls.n	800552e <USB_EPStartXfer+0xec2>
 80054e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054e8:	095b      	lsrs	r3, r3, #5
 80054ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80054ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054f2:	f003 031f 	and.w	r3, r3, #31
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d104      	bne.n	8005504 <USB_EPStartXfer+0xe98>
 80054fa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 80054fe:	3b01      	subs	r3, #1
 8005500:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005504:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	b29a      	uxth	r2, r3
 800550c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005510:	b29b      	uxth	r3, r3
 8005512:	029b      	lsls	r3, r3, #10
 8005514:	b29b      	uxth	r3, r3
 8005516:	4313      	orrs	r3, r2
 8005518:	b29b      	uxth	r3, r3
 800551a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800551e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005522:	b29a      	uxth	r2, r3
 8005524:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005528:	801a      	strh	r2, [r3, #0]
 800552a:	f000 bc10 	b.w	8005d4e <USB_EPStartXfer+0x16e2>
 800552e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10c      	bne.n	8005550 <USB_EPStartXfer+0xee4>
 8005536:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	b29b      	uxth	r3, r3
 800553e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005546:	b29a      	uxth	r2, r3
 8005548:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800554c:	801a      	strh	r2, [r3, #0]
 800554e:	e3fe      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
 8005550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005554:	085b      	lsrs	r3, r3, #1
 8005556:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800555a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d004      	beq.n	8005570 <USB_EPStartXfer+0xf04>
 8005566:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800556a:	3301      	adds	r3, #1
 800556c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005570:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005574:	881b      	ldrh	r3, [r3, #0]
 8005576:	b29a      	uxth	r2, r3
 8005578:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800557c:	b29b      	uxth	r3, r3
 800557e:	029b      	lsls	r3, r3, #10
 8005580:	b29b      	uxth	r3, r3
 8005582:	4313      	orrs	r3, r2
 8005584:	b29a      	uxth	r2, r3
 8005586:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800558a:	801a      	strh	r2, [r3, #0]
 800558c:	e3df      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800558e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005592:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	78db      	ldrb	r3, [r3, #3]
 800559a:	2b02      	cmp	r3, #2
 800559c:	f040 8218 	bne.w	80059d0 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80055a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	785b      	ldrb	r3, [r3, #1]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f040 809d 	bne.w	80056ec <USB_EPStartXfer+0x1080>
 80055b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80055ce:	b29b      	uxth	r3, r3
 80055d0:	461a      	mov	r2, r3
 80055d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055d6:	4413      	add	r3, r2
 80055d8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	011a      	lsls	r2, r3, #4
 80055ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80055ee:	4413      	add	r3, r2
 80055f0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80055f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80055f8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80055fc:	881b      	ldrh	r3, [r3, #0]
 80055fe:	b29b      	uxth	r3, r3
 8005600:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005604:	b29a      	uxth	r2, r3
 8005606:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800560a:	801a      	strh	r2, [r3, #0]
 800560c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005610:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	691b      	ldr	r3, [r3, #16]
 8005618:	2b3e      	cmp	r3, #62	@ 0x3e
 800561a:	d92b      	bls.n	8005674 <USB_EPStartXfer+0x1008>
 800561c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005620:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	691b      	ldr	r3, [r3, #16]
 8005628:	095b      	lsrs	r3, r3, #5
 800562a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800562e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005632:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
 800563a:	f003 031f 	and.w	r3, r3, #31
 800563e:	2b00      	cmp	r3, #0
 8005640:	d104      	bne.n	800564c <USB_EPStartXfer+0xfe0>
 8005642:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005646:	3b01      	subs	r3, #1
 8005648:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800564c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005650:	881b      	ldrh	r3, [r3, #0]
 8005652:	b29a      	uxth	r2, r3
 8005654:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005658:	b29b      	uxth	r3, r3
 800565a:	029b      	lsls	r3, r3, #10
 800565c:	b29b      	uxth	r3, r3
 800565e:	4313      	orrs	r3, r2
 8005660:	b29b      	uxth	r3, r3
 8005662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800566a:	b29a      	uxth	r2, r3
 800566c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005670:	801a      	strh	r2, [r3, #0]
 8005672:	e070      	b.n	8005756 <USB_EPStartXfer+0x10ea>
 8005674:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005678:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	691b      	ldr	r3, [r3, #16]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10c      	bne.n	800569e <USB_EPStartXfer+0x1032>
 8005684:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005688:	881b      	ldrh	r3, [r3, #0]
 800568a:	b29b      	uxth	r3, r3
 800568c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005690:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005694:	b29a      	uxth	r2, r3
 8005696:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800569a:	801a      	strh	r2, [r3, #0]
 800569c:	e05b      	b.n	8005756 <USB_EPStartXfer+0x10ea>
 800569e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	691b      	ldr	r3, [r3, #16]
 80056aa:	085b      	lsrs	r3, r3, #1
 80056ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	691b      	ldr	r3, [r3, #16]
 80056bc:	f003 0301 	and.w	r3, r3, #1
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d004      	beq.n	80056ce <USB_EPStartXfer+0x1062>
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c8:	3301      	adds	r3, #1
 80056ca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80056ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056d2:	881b      	ldrh	r3, [r3, #0]
 80056d4:	b29a      	uxth	r2, r3
 80056d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056da:	b29b      	uxth	r3, r3
 80056dc:	029b      	lsls	r3, r3, #10
 80056de:	b29b      	uxth	r3, r3
 80056e0:	4313      	orrs	r3, r2
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80056e8:	801a      	strh	r2, [r3, #0]
 80056ea:	e034      	b.n	8005756 <USB_EPStartXfer+0x10ea>
 80056ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	785b      	ldrb	r3, [r3, #1]
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	d12c      	bne.n	8005756 <USB_EPStartXfer+0x10ea>
 80056fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005700:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800570a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800570e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005718:	b29b      	uxth	r3, r3
 800571a:	461a      	mov	r2, r3
 800571c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005720:	4413      	add	r3, r2
 8005722:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005726:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800572a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	781b      	ldrb	r3, [r3, #0]
 8005732:	011a      	lsls	r2, r3, #4
 8005734:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005738:	4413      	add	r3, r2
 800573a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800573e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005746:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	691b      	ldr	r3, [r3, #16]
 800574e:	b29a      	uxth	r2, r3
 8005750:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005754:	801a      	strh	r2, [r3, #0]
 8005756:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800575a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	785b      	ldrb	r3, [r3, #1]
 8005770:	2b00      	cmp	r3, #0
 8005772:	f040 809d 	bne.w	80058b0 <USB_EPStartXfer+0x1244>
 8005776:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800577a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005784:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005788:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005792:	b29b      	uxth	r3, r3
 8005794:	461a      	mov	r2, r3
 8005796:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800579a:	4413      	add	r3, r2
 800579c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	011a      	lsls	r2, r3, #4
 80057ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057b2:	4413      	add	r3, r2
 80057b4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80057b8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80057bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057c0:	881b      	ldrh	r3, [r3, #0]
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057ce:	801a      	strh	r2, [r3, #0]
 80057d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80057de:	d92b      	bls.n	8005838 <USB_EPStartXfer+0x11cc>
 80057e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	691b      	ldr	r3, [r3, #16]
 80057ec:	095b      	lsrs	r3, r3, #5
 80057ee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80057f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80057f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	2b00      	cmp	r3, #0
 8005804:	d104      	bne.n	8005810 <USB_EPStartXfer+0x11a4>
 8005806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800580a:	3b01      	subs	r3, #1
 800580c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005810:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005814:	881b      	ldrh	r3, [r3, #0]
 8005816:	b29a      	uxth	r2, r3
 8005818:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800581c:	b29b      	uxth	r3, r3
 800581e:	029b      	lsls	r3, r3, #10
 8005820:	b29b      	uxth	r3, r3
 8005822:	4313      	orrs	r3, r2
 8005824:	b29b      	uxth	r3, r3
 8005826:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800582a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800582e:	b29a      	uxth	r2, r3
 8005830:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005834:	801a      	strh	r2, [r3, #0]
 8005836:	e069      	b.n	800590c <USB_EPStartXfer+0x12a0>
 8005838:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800583c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	2b00      	cmp	r3, #0
 8005846:	d10c      	bne.n	8005862 <USB_EPStartXfer+0x11f6>
 8005848:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	b29b      	uxth	r3, r3
 8005850:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005854:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005858:	b29a      	uxth	r2, r3
 800585a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800585e:	801a      	strh	r2, [r3, #0]
 8005860:	e054      	b.n	800590c <USB_EPStartXfer+0x12a0>
 8005862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005866:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	691b      	ldr	r3, [r3, #16]
 800586e:	085b      	lsrs	r3, r3, #1
 8005870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005874:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005878:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	691b      	ldr	r3, [r3, #16]
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	d004      	beq.n	8005892 <USB_EPStartXfer+0x1226>
 8005888:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800588c:	3301      	adds	r3, #1
 800588e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005892:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	b29a      	uxth	r2, r3
 800589a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800589e:	b29b      	uxth	r3, r3
 80058a0:	029b      	lsls	r3, r3, #10
 80058a2:	b29b      	uxth	r3, r3
 80058a4:	4313      	orrs	r3, r2
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058ac:	801a      	strh	r2, [r3, #0]
 80058ae:	e02d      	b.n	800590c <USB_EPStartXfer+0x12a0>
 80058b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	785b      	ldrb	r3, [r3, #1]
 80058bc:	2b01      	cmp	r3, #1
 80058be:	d125      	bne.n	800590c <USB_EPStartXfer+0x12a0>
 80058c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	461a      	mov	r2, r3
 80058d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058d6:	4413      	add	r3, r2
 80058d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80058dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	011a      	lsls	r2, r3, #4
 80058ea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058ee:	4413      	add	r3, r2
 80058f0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80058f4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80058f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	b29a      	uxth	r2, r3
 8005906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800590a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800590c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005910:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	69db      	ldr	r3, [r3, #28]
 8005918:	2b00      	cmp	r3, #0
 800591a:	f000 8218 	beq.w	8005d4e <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800591e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005922:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800592c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	009b      	lsls	r3, r3, #2
 8005936:	4413      	add	r3, r2
 8005938:	881b      	ldrh	r3, [r3, #0]
 800593a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800593e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005942:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d005      	beq.n	8005956 <USB_EPStartXfer+0x12ea>
 800594a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800594e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10d      	bne.n	8005972 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005956:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800595a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800595e:	2b00      	cmp	r3, #0
 8005960:	f040 81f5 	bne.w	8005d4e <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005964:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	f040 81ee 	bne.w	8005d4e <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005972:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005976:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005980:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	781b      	ldrb	r3, [r3, #0]
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	881b      	ldrh	r3, [r3, #0]
 800598e:	b29b      	uxth	r3, r3
 8005990:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005994:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005998:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800599c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059a4:	681a      	ldr	r2, [r3, #0]
 80059a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	781b      	ldrb	r3, [r3, #0]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	441a      	add	r2, r3
 80059b6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80059ba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80059be:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80059c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80059c6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80059ca:	b29b      	uxth	r3, r3
 80059cc:	8013      	strh	r3, [r2, #0]
 80059ce:	e1be      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80059d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	78db      	ldrb	r3, [r3, #3]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	f040 81b4 	bne.w	8005d4a <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80059e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	699a      	ldr	r2, [r3, #24]
 80059ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d917      	bls.n	8005a2e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 80059fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8005a0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	699a      	ldr	r2, [r3, #24]
 8005a1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a1e:	1ad2      	subs	r2, r2, r3
 8005a20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	619a      	str	r2, [r3, #24]
 8005a2c:	e00e      	b.n	8005a4c <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8005a2e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a32:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8005a3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005a4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	785b      	ldrb	r3, [r3, #1]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	f040 8085 	bne.w	8005b68 <USB_EPStartXfer+0x14fc>
 8005a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a70:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a82:	4413      	add	r3, r2
 8005a84:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	781b      	ldrb	r3, [r3, #0]
 8005a94:	011a      	lsls	r2, r3, #4
 8005a96:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a9a:	4413      	add	r3, r2
 8005a9c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005aa0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005aa4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005aa8:	881b      	ldrh	r3, [r3, #0]
 8005aaa:	b29b      	uxth	r3, r3
 8005aac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ab6:	801a      	strh	r2, [r3, #0]
 8005ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005abc:	2b3e      	cmp	r3, #62	@ 0x3e
 8005abe:	d923      	bls.n	8005b08 <USB_EPStartXfer+0x149c>
 8005ac0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ac4:	095b      	lsrs	r3, r3, #5
 8005ac6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005aca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ace:	f003 031f 	and.w	r3, r3, #31
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d104      	bne.n	8005ae0 <USB_EPStartXfer+0x1474>
 8005ad6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ada:	3b01      	subs	r3, #1
 8005adc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005ae0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005ae4:	881b      	ldrh	r3, [r3, #0]
 8005ae6:	b29a      	uxth	r2, r3
 8005ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	029b      	lsls	r3, r3, #10
 8005af0:	b29b      	uxth	r3, r3
 8005af2:	4313      	orrs	r3, r2
 8005af4:	b29b      	uxth	r3, r3
 8005af6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005afa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b04:	801a      	strh	r2, [r3, #0]
 8005b06:	e060      	b.n	8005bca <USB_EPStartXfer+0x155e>
 8005b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10c      	bne.n	8005b2a <USB_EPStartXfer+0x14be>
 8005b10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b14:	881b      	ldrh	r3, [r3, #0]
 8005b16:	b29b      	uxth	r3, r3
 8005b18:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b1c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b20:	b29a      	uxth	r2, r3
 8005b22:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b26:	801a      	strh	r2, [r3, #0]
 8005b28:	e04f      	b.n	8005bca <USB_EPStartXfer+0x155e>
 8005b2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b2e:	085b      	lsrs	r3, r3, #1
 8005b30:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d004      	beq.n	8005b4a <USB_EPStartXfer+0x14de>
 8005b40:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b44:	3301      	adds	r3, #1
 8005b46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005b4a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b4e:	881b      	ldrh	r3, [r3, #0]
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b56:	b29b      	uxth	r3, r3
 8005b58:	029b      	lsls	r3, r3, #10
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	b29a      	uxth	r2, r3
 8005b60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005b64:	801a      	strh	r2, [r3, #0]
 8005b66:	e030      	b.n	8005bca <USB_EPStartXfer+0x155e>
 8005b68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	785b      	ldrb	r3, [r3, #1]
 8005b74:	2b01      	cmp	r3, #1
 8005b76:	d128      	bne.n	8005bca <USB_EPStartXfer+0x155e>
 8005b78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005b86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b8a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b94:	b29b      	uxth	r3, r3
 8005b96:	461a      	mov	r2, r3
 8005b98:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005b9c:	4413      	add	r3, r2
 8005b9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005ba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ba6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	781b      	ldrb	r3, [r3, #0]
 8005bae:	011a      	lsls	r2, r3, #4
 8005bb0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005bba:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005bbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bc2:	b29a      	uxth	r2, r3
 8005bc4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005bc8:	801a      	strh	r2, [r3, #0]
 8005bca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005bd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	785b      	ldrb	r3, [r3, #1]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f040 8085 	bne.w	8005cf4 <USB_EPStartXfer+0x1688>
 8005bea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bfc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c06:	b29b      	uxth	r3, r3
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005c0e:	4413      	add	r3, r2
 8005c10:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005c14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	011a      	lsls	r2, r3, #4
 8005c22:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005c26:	4413      	add	r3, r2
 8005c28:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005c2c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005c30:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c34:	881b      	ldrh	r3, [r3, #0]
 8005c36:	b29b      	uxth	r3, r3
 8005c38:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c3c:	b29a      	uxth	r2, r3
 8005c3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c42:	801a      	strh	r2, [r3, #0]
 8005c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c48:	2b3e      	cmp	r3, #62	@ 0x3e
 8005c4a:	d923      	bls.n	8005c94 <USB_EPStartXfer+0x1628>
 8005c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c50:	095b      	lsrs	r3, r3, #5
 8005c52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c5a:	f003 031f 	and.w	r3, r3, #31
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d104      	bne.n	8005c6c <USB_EPStartXfer+0x1600>
 8005c62:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c66:	3b01      	subs	r3, #1
 8005c68:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005c6c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c70:	881b      	ldrh	r3, [r3, #0]
 8005c72:	b29a      	uxth	r2, r3
 8005c74:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	029b      	lsls	r3, r3, #10
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c8a:	b29a      	uxth	r2, r3
 8005c8c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005c90:	801a      	strh	r2, [r3, #0]
 8005c92:	e05c      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
 8005c94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10c      	bne.n	8005cb6 <USB_EPStartXfer+0x164a>
 8005c9c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	b29b      	uxth	r3, r3
 8005ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cb2:	801a      	strh	r2, [r3, #0]
 8005cb4:	e04b      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
 8005cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cba:	085b      	lsrs	r3, r3, #1
 8005cbc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cc4:	f003 0301 	and.w	r3, r3, #1
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d004      	beq.n	8005cd6 <USB_EPStartXfer+0x166a>
 8005ccc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005cd0:	3301      	adds	r3, #1
 8005cd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005cd6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	b29a      	uxth	r2, r3
 8005cde:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	029b      	lsls	r3, r3, #10
 8005ce6:	b29b      	uxth	r3, r3
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	b29a      	uxth	r2, r3
 8005cec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005cf0:	801a      	strh	r2, [r3, #0]
 8005cf2:	e02c      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
 8005cf4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cf8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	785b      	ldrb	r3, [r3, #1]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d124      	bne.n	8005d4e <USB_EPStartXfer+0x16e2>
 8005d04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d08:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	461a      	mov	r2, r3
 8005d16:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d1a:	4413      	add	r3, r2
 8005d1c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	781b      	ldrb	r3, [r3, #0]
 8005d2c:	011a      	lsls	r2, r3, #4
 8005d2e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005d32:	4413      	add	r3, r2
 8005d34:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005d38:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005d3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005d46:	801a      	strh	r2, [r3, #0]
 8005d48:	e001      	b.n	8005d4e <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e03a      	b.n	8005dc4 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005d4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	881b      	ldrh	r3, [r3, #0]
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d74:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d78:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005d7c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005d80:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d84:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005d88:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005d8c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8005d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	781b      	ldrb	r3, [r3, #0]
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	441a      	add	r2, r3
 8005daa:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005dae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005db2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005db6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005dbe:	b29b      	uxth	r3, r3
 8005dc0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b085      	sub	sp, #20
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	6078      	str	r0, [r7, #4]
 8005dd6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	785b      	ldrb	r3, [r3, #1]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d020      	beq.n	8005e22 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005de0:	687a      	ldr	r2, [r7, #4]
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	009b      	lsls	r3, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	881b      	ldrh	r3, [r3, #0]
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005df2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005df6:	81bb      	strh	r3, [r7, #12]
 8005df8:	89bb      	ldrh	r3, [r7, #12]
 8005dfa:	f083 0310 	eor.w	r3, r3, #16
 8005dfe:	81bb      	strh	r3, [r7, #12]
 8005e00:	687a      	ldr	r2, [r7, #4]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	009b      	lsls	r3, r3, #2
 8005e08:	441a      	add	r2, r3
 8005e0a:	89bb      	ldrh	r3, [r7, #12]
 8005e0c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e10:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e1c:	b29b      	uxth	r3, r3
 8005e1e:	8013      	strh	r3, [r2, #0]
 8005e20:	e01f      	b.n	8005e62 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	009b      	lsls	r3, r3, #2
 8005e2a:	4413      	add	r3, r2
 8005e2c:	881b      	ldrh	r3, [r3, #0]
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e38:	81fb      	strh	r3, [r7, #14]
 8005e3a:	89fb      	ldrh	r3, [r7, #14]
 8005e3c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005e40:	81fb      	strh	r3, [r7, #14]
 8005e42:	687a      	ldr	r2, [r7, #4]
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	441a      	add	r2, r3
 8005e4c:	89fb      	ldrh	r3, [r7, #14]
 8005e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3714      	adds	r7, #20
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bc80      	pop	{r7}
 8005e6c:	4770      	bx	lr

08005e6e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005e6e:	b480      	push	{r7}
 8005e70:	b087      	sub	sp, #28
 8005e72:	af00      	add	r7, sp, #0
 8005e74:	6078      	str	r0, [r7, #4]
 8005e76:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	7b1b      	ldrb	r3, [r3, #12]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f040 809d 	bne.w	8005fbc <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	785b      	ldrb	r3, [r3, #1]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d04c      	beq.n	8005f24 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	009b      	lsls	r3, r3, #2
 8005e92:	4413      	add	r3, r2
 8005e94:	881b      	ldrh	r3, [r3, #0]
 8005e96:	823b      	strh	r3, [r7, #16]
 8005e98:	8a3b      	ldrh	r3, [r7, #16]
 8005e9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d01b      	beq.n	8005eda <USB_EPClearStall+0x6c>
 8005ea2:	687a      	ldr	r2, [r7, #4]
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	009b      	lsls	r3, r3, #2
 8005eaa:	4413      	add	r3, r2
 8005eac:	881b      	ldrh	r3, [r3, #0]
 8005eae:	b29b      	uxth	r3, r3
 8005eb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eb8:	81fb      	strh	r3, [r7, #14]
 8005eba:	687a      	ldr	r2, [r7, #4]
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	781b      	ldrb	r3, [r3, #0]
 8005ec0:	009b      	lsls	r3, r3, #2
 8005ec2:	441a      	add	r2, r3
 8005ec4:	89fb      	ldrh	r3, [r7, #14]
 8005ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ed2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005eda:	683b      	ldr	r3, [r7, #0]
 8005edc:	78db      	ldrb	r3, [r3, #3]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d06c      	beq.n	8005fbc <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ef4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ef8:	81bb      	strh	r3, [r7, #12]
 8005efa:	89bb      	ldrh	r3, [r7, #12]
 8005efc:	f083 0320 	eor.w	r3, r3, #32
 8005f00:	81bb      	strh	r3, [r7, #12]
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	781b      	ldrb	r3, [r3, #0]
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	441a      	add	r2, r3
 8005f0c:	89bb      	ldrh	r3, [r7, #12]
 8005f0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	8013      	strh	r3, [r2, #0]
 8005f22:	e04b      	b.n	8005fbc <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	781b      	ldrb	r3, [r3, #0]
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	4413      	add	r3, r2
 8005f2e:	881b      	ldrh	r3, [r3, #0]
 8005f30:	82fb      	strh	r3, [r7, #22]
 8005f32:	8afb      	ldrh	r3, [r7, #22]
 8005f34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01b      	beq.n	8005f74 <USB_EPClearStall+0x106>
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	881b      	ldrh	r3, [r3, #0]
 8005f48:	b29b      	uxth	r3, r3
 8005f4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f52:	82bb      	strh	r3, [r7, #20]
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	781b      	ldrb	r3, [r3, #0]
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	441a      	add	r2, r3
 8005f5e:	8abb      	ldrh	r3, [r7, #20]
 8005f60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f70:	b29b      	uxth	r3, r3
 8005f72:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	781b      	ldrb	r3, [r3, #0]
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	881b      	ldrh	r3, [r3, #0]
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f8a:	827b      	strh	r3, [r7, #18]
 8005f8c:	8a7b      	ldrh	r3, [r7, #18]
 8005f8e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005f92:	827b      	strh	r3, [r7, #18]
 8005f94:	8a7b      	ldrh	r3, [r7, #18]
 8005f96:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8005f9a:	827b      	strh	r3, [r7, #18]
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	441a      	add	r2, r3
 8005fa6:	8a7b      	ldrh	r3, [r7, #18]
 8005fa8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005fac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005fb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	371c      	adds	r7, #28
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bc80      	pop	{r7}
 8005fc6:	4770      	bx	lr

08005fc8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8005fd4:	78fb      	ldrb	r3, [r7, #3]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d103      	bne.n	8005fe2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2280      	movs	r2, #128	@ 0x80
 8005fde:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr

08005fee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b085      	sub	sp, #20
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006000:	68fb      	ldr	r3, [r7, #12]
}
 8006002:	4618      	mov	r0, r3
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	bc80      	pop	{r7}
 800600a:	4770      	bx	lr

0800600c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	370c      	adds	r7, #12
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr

08006022 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006022:	b480      	push	{r7}
 8006024:	b08b      	sub	sp, #44	@ 0x2c
 8006026:	af00      	add	r7, sp, #0
 8006028:	60f8      	str	r0, [r7, #12]
 800602a:	60b9      	str	r1, [r7, #8]
 800602c:	4611      	mov	r1, r2
 800602e:	461a      	mov	r2, r3
 8006030:	460b      	mov	r3, r1
 8006032:	80fb      	strh	r3, [r7, #6]
 8006034:	4613      	mov	r3, r2
 8006036:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006038:	88bb      	ldrh	r3, [r7, #4]
 800603a:	3301      	adds	r3, #1
 800603c:	085b      	lsrs	r3, r3, #1
 800603e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006044:	68bb      	ldr	r3, [r7, #8]
 8006046:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006048:	88fb      	ldrh	r3, [r7, #6]
 800604a:	005a      	lsls	r2, r3, #1
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	4413      	add	r3, r2
 8006050:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006054:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	627b      	str	r3, [r7, #36]	@ 0x24
 800605a:	e01f      	b.n	800609c <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8006062:	69fb      	ldr	r3, [r7, #28]
 8006064:	3301      	adds	r3, #1
 8006066:	781b      	ldrb	r3, [r3, #0]
 8006068:	b21b      	sxth	r3, r3
 800606a:	021b      	lsls	r3, r3, #8
 800606c:	b21a      	sxth	r2, r3
 800606e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006072:	4313      	orrs	r3, r2
 8006074:	b21b      	sxth	r3, r3
 8006076:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	8a7a      	ldrh	r2, [r7, #18]
 800607c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	3302      	adds	r3, #2
 8006082:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	3302      	adds	r3, #2
 8006088:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	3301      	adds	r3, #1
 800608e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8006090:	69fb      	ldr	r3, [r7, #28]
 8006092:	3301      	adds	r3, #1
 8006094:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8006096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006098:	3b01      	subs	r3, #1
 800609a:	627b      	str	r3, [r7, #36]	@ 0x24
 800609c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1dc      	bne.n	800605c <USB_WritePMA+0x3a>
  }
}
 80060a2:	bf00      	nop
 80060a4:	bf00      	nop
 80060a6:	372c      	adds	r7, #44	@ 0x2c
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bc80      	pop	{r7}
 80060ac:	4770      	bx	lr

080060ae <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80060ae:	b480      	push	{r7}
 80060b0:	b08b      	sub	sp, #44	@ 0x2c
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	60f8      	str	r0, [r7, #12]
 80060b6:	60b9      	str	r1, [r7, #8]
 80060b8:	4611      	mov	r1, r2
 80060ba:	461a      	mov	r2, r3
 80060bc:	460b      	mov	r3, r1
 80060be:	80fb      	strh	r3, [r7, #6]
 80060c0:	4613      	mov	r3, r2
 80060c2:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80060c4:	88bb      	ldrh	r3, [r7, #4]
 80060c6:	085b      	lsrs	r3, r3, #1
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80060d4:	88fb      	ldrh	r3, [r7, #6]
 80060d6:	005a      	lsls	r2, r3, #1
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80060e0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80060e2:	69bb      	ldr	r3, [r7, #24]
 80060e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80060e6:	e01b      	b.n	8006120 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80060e8:	6a3b      	ldr	r3, [r7, #32]
 80060ea:	881b      	ldrh	r3, [r3, #0]
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80060f0:	6a3b      	ldr	r3, [r7, #32]
 80060f2:	3302      	adds	r3, #2
 80060f4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80060f6:	693b      	ldr	r3, [r7, #16]
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	69fb      	ldr	r3, [r7, #28]
 80060fc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80060fe:	69fb      	ldr	r3, [r7, #28]
 8006100:	3301      	adds	r3, #1
 8006102:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	0a1b      	lsrs	r3, r3, #8
 8006108:	b2da      	uxtb	r2, r3
 800610a:	69fb      	ldr	r3, [r7, #28]
 800610c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	3301      	adds	r3, #1
 8006112:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006114:	6a3b      	ldr	r3, [r7, #32]
 8006116:	3302      	adds	r3, #2
 8006118:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800611a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800611c:	3b01      	subs	r3, #1
 800611e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006122:	2b00      	cmp	r3, #0
 8006124:	d1e0      	bne.n	80060e8 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006126:	88bb      	ldrh	r3, [r7, #4]
 8006128:	f003 0301 	and.w	r3, r3, #1
 800612c:	b29b      	uxth	r3, r3
 800612e:	2b00      	cmp	r3, #0
 8006130:	d007      	beq.n	8006142 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006132:	6a3b      	ldr	r3, [r7, #32]
 8006134:	881b      	ldrh	r3, [r3, #0]
 8006136:	b29b      	uxth	r3, r3
 8006138:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	b2da      	uxtb	r2, r3
 800613e:	69fb      	ldr	r3, [r7, #28]
 8006140:	701a      	strb	r2, [r3, #0]
  }
}
 8006142:	bf00      	nop
 8006144:	372c      	adds	r7, #44	@ 0x2c
 8006146:	46bd      	mov	sp, r7
 8006148:	bc80      	pop	{r7}
 800614a:	4770      	bx	lr

0800614c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800614c:	b480      	push	{r7}
 800614e:	b083      	sub	sp, #12
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	bc80      	pop	{r7}
 800615e:	4770      	bx	lr

08006160 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800616c:	2302      	movs	r3, #2
 800616e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00c      	beq.n	8006194 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	78fa      	ldrb	r2, [r7, #3]
 8006184:	4611      	mov	r1, r2
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	4798      	blx	r3
 800618a:	4603      	mov	r3, r0
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8006190:	2300      	movs	r3, #0
 8006192:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8006194:	7bfb      	ldrb	r3, [r7, #15]
}
 8006196:	4618      	mov	r0, r3
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}

0800619e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800619e:	b580      	push	{r7, lr}
 80061a0:	b082      	sub	sp, #8
 80061a2:	af00      	add	r7, sp, #0
 80061a4:	6078      	str	r0, [r7, #4]
 80061a6:	460b      	mov	r3, r1
 80061a8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	78fa      	ldrb	r2, [r7, #3]
 80061b4:	4611      	mov	r1, r2
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	4798      	blx	r3

  return USBD_OK;
 80061ba:	2300      	movs	r3, #0
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3708      	adds	r7, #8
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}

080061c4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80061d4:	6839      	ldr	r1, [r7, #0]
 80061d6:	4618      	mov	r0, r3
 80061d8:	f000 fed7 	bl	8006f8a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2201      	movs	r2, #1
 80061e0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80061ea:	461a      	mov	r2, r3
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80061f8:	f003 031f 	and.w	r3, r3, #31
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d016      	beq.n	800622e <USBD_LL_SetupStage+0x6a>
 8006200:	2b02      	cmp	r3, #2
 8006202:	d81c      	bhi.n	800623e <USBD_LL_SetupStage+0x7a>
 8006204:	2b00      	cmp	r3, #0
 8006206:	d002      	beq.n	800620e <USBD_LL_SetupStage+0x4a>
 8006208:	2b01      	cmp	r3, #1
 800620a:	d008      	beq.n	800621e <USBD_LL_SetupStage+0x5a>
 800620c:	e017      	b.n	800623e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006214:	4619      	mov	r1, r3
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f9ca 	bl	80065b0 <USBD_StdDevReq>
      break;
 800621c:	e01a      	b.n	8006254 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006224:	4619      	mov	r1, r3
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f000 fa2c 	bl	8006684 <USBD_StdItfReq>
      break;
 800622c:	e012      	b.n	8006254 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006234:	4619      	mov	r1, r3
 8006236:	6878      	ldr	r0, [r7, #4]
 8006238:	f000 fa6c 	bl	8006714 <USBD_StdEPReq>
      break;
 800623c:	e00a      	b.n	8006254 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006244:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006248:	b2db      	uxtb	r3, r3
 800624a:	4619      	mov	r1, r3
 800624c:	6878      	ldr	r0, [r7, #4]
 800624e:	f001 fa0f 	bl	8007670 <USBD_LL_StallEP>
      break;
 8006252:	bf00      	nop
  }

  return USBD_OK;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}

0800625e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800625e:	b580      	push	{r7, lr}
 8006260:	b086      	sub	sp, #24
 8006262:	af00      	add	r7, sp, #0
 8006264:	60f8      	str	r0, [r7, #12]
 8006266:	460b      	mov	r3, r1
 8006268:	607a      	str	r2, [r7, #4]
 800626a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800626c:	7afb      	ldrb	r3, [r7, #11]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d14b      	bne.n	800630a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8006278:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006280:	2b03      	cmp	r3, #3
 8006282:	d134      	bne.n	80062ee <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	68da      	ldr	r2, [r3, #12]
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	691b      	ldr	r3, [r3, #16]
 800628c:	429a      	cmp	r2, r3
 800628e:	d919      	bls.n	80062c4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	68da      	ldr	r2, [r3, #12]
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	691b      	ldr	r3, [r3, #16]
 8006298:	1ad2      	subs	r2, r2, r3
 800629a:	697b      	ldr	r3, [r7, #20]
 800629c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	68da      	ldr	r2, [r3, #12]
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d203      	bcs.n	80062b2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	e002      	b.n	80062b8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	461a      	mov	r2, r3
 80062ba:	6879      	ldr	r1, [r7, #4]
 80062bc:	68f8      	ldr	r0, [r7, #12]
 80062be:	f000 fedc 	bl	800707a <USBD_CtlContinueRx>
 80062c2:	e038      	b.n	8006336 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80062ca:	691b      	ldr	r3, [r3, #16]
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00a      	beq.n	80062e6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80062d6:	2b03      	cmp	r3, #3
 80062d8:	d105      	bne.n	80062e6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	68f8      	ldr	r0, [r7, #12]
 80062e4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 fed9 	bl	800709e <USBD_CtlSendStatus>
 80062ec:	e023      	b.n	8006336 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80062f4:	2b05      	cmp	r3, #5
 80062f6:	d11e      	bne.n	8006336 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006300:	2100      	movs	r1, #0
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f001 f9b4 	bl	8007670 <USBD_LL_StallEP>
 8006308:	e015      	b.n	8006336 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d00d      	beq.n	8006332 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800631c:	2b03      	cmp	r3, #3
 800631e:	d108      	bne.n	8006332 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006326:	699b      	ldr	r3, [r3, #24]
 8006328:	7afa      	ldrb	r2, [r7, #11]
 800632a:	4611      	mov	r1, r2
 800632c:	68f8      	ldr	r0, [r7, #12]
 800632e:	4798      	blx	r3
 8006330:	e001      	b.n	8006336 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006332:	2302      	movs	r3, #2
 8006334:	e000      	b.n	8006338 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006336:	2300      	movs	r3, #0
}
 8006338:	4618      	mov	r0, r3
 800633a:	3718      	adds	r7, #24
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b086      	sub	sp, #24
 8006344:	af00      	add	r7, sp, #0
 8006346:	60f8      	str	r0, [r7, #12]
 8006348:	460b      	mov	r3, r1
 800634a:	607a      	str	r2, [r7, #4]
 800634c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800634e:	7afb      	ldrb	r3, [r7, #11]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d17f      	bne.n	8006454 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	3314      	adds	r3, #20
 8006358:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006360:	2b02      	cmp	r3, #2
 8006362:	d15c      	bne.n	800641e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	697b      	ldr	r3, [r7, #20]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	429a      	cmp	r2, r3
 800636e:	d915      	bls.n	800639c <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8006370:	697b      	ldr	r3, [r7, #20]
 8006372:	68da      	ldr	r2, [r3, #12]
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	691b      	ldr	r3, [r3, #16]
 8006378:	1ad2      	subs	r2, r2, r3
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	b29b      	uxth	r3, r3
 8006384:	461a      	mov	r2, r3
 8006386:	6879      	ldr	r1, [r7, #4]
 8006388:	68f8      	ldr	r0, [r7, #12]
 800638a:	f000 fe64 	bl	8007056 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800638e:	2300      	movs	r3, #0
 8006390:	2200      	movs	r2, #0
 8006392:	2100      	movs	r1, #0
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f001 fa16 	bl	80077c6 <USBD_LL_PrepareReceive>
 800639a:	e04e      	b.n	800643a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	697a      	ldr	r2, [r7, #20]
 80063a2:	6912      	ldr	r2, [r2, #16]
 80063a4:	fbb3 f1f2 	udiv	r1, r3, r2
 80063a8:	fb01 f202 	mul.w	r2, r1, r2
 80063ac:	1a9b      	subs	r3, r3, r2
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d11c      	bne.n	80063ec <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	689a      	ldr	r2, [r3, #8]
 80063b6:	697b      	ldr	r3, [r7, #20]
 80063b8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80063ba:	429a      	cmp	r2, r3
 80063bc:	d316      	bcc.n	80063ec <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	689a      	ldr	r2, [r3, #8]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80063c8:	429a      	cmp	r2, r3
 80063ca:	d20f      	bcs.n	80063ec <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80063cc:	2200      	movs	r2, #0
 80063ce:	2100      	movs	r1, #0
 80063d0:	68f8      	ldr	r0, [r7, #12]
 80063d2:	f000 fe40 	bl	8007056 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2200      	movs	r2, #0
 80063da:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80063de:	2300      	movs	r3, #0
 80063e0:	2200      	movs	r2, #0
 80063e2:	2100      	movs	r1, #0
 80063e4:	68f8      	ldr	r0, [r7, #12]
 80063e6:	f001 f9ee 	bl	80077c6 <USBD_LL_PrepareReceive>
 80063ea:	e026      	b.n	800643a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d00a      	beq.n	800640e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80063fe:	2b03      	cmp	r3, #3
 8006400:	d105      	bne.n	800640e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006408:	68db      	ldr	r3, [r3, #12]
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800640e:	2180      	movs	r1, #128	@ 0x80
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f001 f92d 	bl	8007670 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 fe54 	bl	80070c4 <USBD_CtlReceiveStatus>
 800641c:	e00d      	b.n	800643a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006424:	2b04      	cmp	r3, #4
 8006426:	d004      	beq.n	8006432 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800642e:	2b00      	cmp	r3, #0
 8006430:	d103      	bne.n	800643a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006432:	2180      	movs	r1, #128	@ 0x80
 8006434:	68f8      	ldr	r0, [r7, #12]
 8006436:	f001 f91b 	bl	8007670 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006440:	2b01      	cmp	r3, #1
 8006442:	d11d      	bne.n	8006480 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8006444:	68f8      	ldr	r0, [r7, #12]
 8006446:	f7ff fe81 	bl	800614c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2200      	movs	r2, #0
 800644e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006452:	e015      	b.n	8006480 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00d      	beq.n	800647c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8006466:	2b03      	cmp	r3, #3
 8006468:	d108      	bne.n	800647c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006470:	695b      	ldr	r3, [r3, #20]
 8006472:	7afa      	ldrb	r2, [r7, #11]
 8006474:	4611      	mov	r1, r2
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	4798      	blx	r3
 800647a:	e001      	b.n	8006480 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800647c:	2302      	movs	r3, #2
 800647e:	e000      	b.n	8006482 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3718      	adds	r7, #24
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b082      	sub	sp, #8
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006492:	2340      	movs	r3, #64	@ 0x40
 8006494:	2200      	movs	r2, #0
 8006496:	2100      	movs	r1, #0
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f001 f8c3 	bl	8007624 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2240      	movs	r2, #64	@ 0x40
 80064aa:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80064ae:	2340      	movs	r3, #64	@ 0x40
 80064b0:	2200      	movs	r2, #0
 80064b2:	2180      	movs	r1, #128	@ 0x80
 80064b4:	6878      	ldr	r0, [r7, #4]
 80064b6:	f001 f8b5 	bl	8007624 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2240      	movs	r2, #64	@ 0x40
 80064c4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2201      	movs	r2, #1
 80064ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2200      	movs	r2, #0
 80064e0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d009      	beq.n	8006502 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	687a      	ldr	r2, [r7, #4]
 80064f8:	6852      	ldr	r2, [r2, #4]
 80064fa:	b2d2      	uxtb	r2, r2
 80064fc:	4611      	mov	r1, r2
 80064fe:	6878      	ldr	r0, [r7, #4]
 8006500:	4798      	blx	r3
  }

  return USBD_OK;
 8006502:	2300      	movs	r3, #0
}
 8006504:	4618      	mov	r0, r3
 8006506:	3708      	adds	r7, #8
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800650c:	b480      	push	{r7}
 800650e:	b083      	sub	sp, #12
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	78fa      	ldrb	r2, [r7, #3]
 800651c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	bc80      	pop	{r7}
 8006528:	4770      	bx	lr

0800652a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	2204      	movs	r2, #4
 8006542:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006546:	2300      	movs	r3, #0
}
 8006548:	4618      	mov	r0, r3
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	bc80      	pop	{r7}
 8006550:	4770      	bx	lr

08006552 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006552:	b480      	push	{r7}
 8006554:	b083      	sub	sp, #12
 8006556:	af00      	add	r7, sp, #0
 8006558:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006560:	2b04      	cmp	r3, #4
 8006562:	d105      	bne.n	8006570 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	bc80      	pop	{r7}
 800657a:	4770      	bx	lr

0800657c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b082      	sub	sp, #8
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800658a:	2b03      	cmp	r3, #3
 800658c:	d10b      	bne.n	80065a6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006594:	69db      	ldr	r3, [r3, #28]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d005      	beq.n	80065a6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065a0:	69db      	ldr	r3, [r3, #28]
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	3708      	adds	r7, #8
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}

080065b0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
 80065b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80065ba:	2300      	movs	r3, #0
 80065bc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80065c6:	2b40      	cmp	r3, #64	@ 0x40
 80065c8:	d005      	beq.n	80065d6 <USBD_StdDevReq+0x26>
 80065ca:	2b40      	cmp	r3, #64	@ 0x40
 80065cc:	d84f      	bhi.n	800666e <USBD_StdDevReq+0xbe>
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d009      	beq.n	80065e6 <USBD_StdDevReq+0x36>
 80065d2:	2b20      	cmp	r3, #32
 80065d4:	d14b      	bne.n	800666e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	6839      	ldr	r1, [r7, #0]
 80065e0:	6878      	ldr	r0, [r7, #4]
 80065e2:	4798      	blx	r3
      break;
 80065e4:	e048      	b.n	8006678 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	785b      	ldrb	r3, [r3, #1]
 80065ea:	2b09      	cmp	r3, #9
 80065ec:	d839      	bhi.n	8006662 <USBD_StdDevReq+0xb2>
 80065ee:	a201      	add	r2, pc, #4	@ (adr r2, 80065f4 <USBD_StdDevReq+0x44>)
 80065f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065f4:	08006645 	.word	0x08006645
 80065f8:	08006659 	.word	0x08006659
 80065fc:	08006663 	.word	0x08006663
 8006600:	0800664f 	.word	0x0800664f
 8006604:	08006663 	.word	0x08006663
 8006608:	08006627 	.word	0x08006627
 800660c:	0800661d 	.word	0x0800661d
 8006610:	08006663 	.word	0x08006663
 8006614:	0800663b 	.word	0x0800663b
 8006618:	08006631 	.word	0x08006631
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 f9dc 	bl	80069dc <USBD_GetDescriptor>
          break;
 8006624:	e022      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006626:	6839      	ldr	r1, [r7, #0]
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	f000 fb3f 	bl	8006cac <USBD_SetAddress>
          break;
 800662e:	e01d      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006630:	6839      	ldr	r1, [r7, #0]
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f000 fb7e 	bl	8006d34 <USBD_SetConfig>
          break;
 8006638:	e018      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800663a:	6839      	ldr	r1, [r7, #0]
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 fc07 	bl	8006e50 <USBD_GetConfig>
          break;
 8006642:	e013      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006644:	6839      	ldr	r1, [r7, #0]
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f000 fc37 	bl	8006eba <USBD_GetStatus>
          break;
 800664c:	e00e      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800664e:	6839      	ldr	r1, [r7, #0]
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f000 fc65 	bl	8006f20 <USBD_SetFeature>
          break;
 8006656:	e009      	b.n	800666c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006658:	6839      	ldr	r1, [r7, #0]
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 fc74 	bl	8006f48 <USBD_ClrFeature>
          break;
 8006660:	e004      	b.n	800666c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006662:	6839      	ldr	r1, [r7, #0]
 8006664:	6878      	ldr	r0, [r7, #4]
 8006666:	f000 fcc9 	bl	8006ffc <USBD_CtlError>
          break;
 800666a:	bf00      	nop
      }
      break;
 800666c:	e004      	b.n	8006678 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800666e:	6839      	ldr	r1, [r7, #0]
 8006670:	6878      	ldr	r0, [r7, #4]
 8006672:	f000 fcc3 	bl	8006ffc <USBD_CtlError>
      break;
 8006676:	bf00      	nop
  }

  return ret;
 8006678:	7bfb      	ldrb	r3, [r7, #15]
}
 800667a:	4618      	mov	r0, r3
 800667c:	3710      	adds	r7, #16
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop

08006684 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800668e:	2300      	movs	r3, #0
 8006690:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800669a:	2b40      	cmp	r3, #64	@ 0x40
 800669c:	d005      	beq.n	80066aa <USBD_StdItfReq+0x26>
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d82e      	bhi.n	8006700 <USBD_StdItfReq+0x7c>
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d001      	beq.n	80066aa <USBD_StdItfReq+0x26>
 80066a6:	2b20      	cmp	r3, #32
 80066a8:	d12a      	bne.n	8006700 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066b0:	3b01      	subs	r3, #1
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d81d      	bhi.n	80066f2 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	889b      	ldrh	r3, [r3, #4]
 80066ba:	b2db      	uxtb	r3, r3
 80066bc:	2b01      	cmp	r3, #1
 80066be:	d813      	bhi.n	80066e8 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	6839      	ldr	r1, [r7, #0]
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	4798      	blx	r3
 80066ce:	4603      	mov	r3, r0
 80066d0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	88db      	ldrh	r3, [r3, #6]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d110      	bne.n	80066fc <USBD_StdItfReq+0x78>
 80066da:	7bfb      	ldrb	r3, [r7, #15]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10d      	bne.n	80066fc <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80066e0:	6878      	ldr	r0, [r7, #4]
 80066e2:	f000 fcdc 	bl	800709e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80066e6:	e009      	b.n	80066fc <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80066e8:	6839      	ldr	r1, [r7, #0]
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 fc86 	bl	8006ffc <USBD_CtlError>
          break;
 80066f0:	e004      	b.n	80066fc <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80066f2:	6839      	ldr	r1, [r7, #0]
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 fc81 	bl	8006ffc <USBD_CtlError>
          break;
 80066fa:	e000      	b.n	80066fe <USBD_StdItfReq+0x7a>
          break;
 80066fc:	bf00      	nop
      }
      break;
 80066fe:	e004      	b.n	800670a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8006700:	6839      	ldr	r1, [r7, #0]
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 fc7a 	bl	8006ffc <USBD_CtlError>
      break;
 8006708:	bf00      	nop
  }

  return USBD_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	3710      	adds	r7, #16
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
 800671c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800671e:	2300      	movs	r3, #0
 8006720:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	889b      	ldrh	r3, [r3, #4]
 8006726:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006730:	2b40      	cmp	r3, #64	@ 0x40
 8006732:	d007      	beq.n	8006744 <USBD_StdEPReq+0x30>
 8006734:	2b40      	cmp	r3, #64	@ 0x40
 8006736:	f200 8146 	bhi.w	80069c6 <USBD_StdEPReq+0x2b2>
 800673a:	2b00      	cmp	r3, #0
 800673c:	d00a      	beq.n	8006754 <USBD_StdEPReq+0x40>
 800673e:	2b20      	cmp	r3, #32
 8006740:	f040 8141 	bne.w	80069c6 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	6839      	ldr	r1, [r7, #0]
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	4798      	blx	r3
      break;
 8006752:	e13d      	b.n	80069d0 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800675c:	2b20      	cmp	r3, #32
 800675e:	d10a      	bne.n	8006776 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	6839      	ldr	r1, [r7, #0]
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	4798      	blx	r3
 800676e:	4603      	mov	r3, r0
 8006770:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	e12d      	b.n	80069d2 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	785b      	ldrb	r3, [r3, #1]
 800677a:	2b03      	cmp	r3, #3
 800677c:	d007      	beq.n	800678e <USBD_StdEPReq+0x7a>
 800677e:	2b03      	cmp	r3, #3
 8006780:	f300 811b 	bgt.w	80069ba <USBD_StdEPReq+0x2a6>
 8006784:	2b00      	cmp	r3, #0
 8006786:	d072      	beq.n	800686e <USBD_StdEPReq+0x15a>
 8006788:	2b01      	cmp	r3, #1
 800678a:	d03a      	beq.n	8006802 <USBD_StdEPReq+0xee>
 800678c:	e115      	b.n	80069ba <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006794:	2b02      	cmp	r3, #2
 8006796:	d002      	beq.n	800679e <USBD_StdEPReq+0x8a>
 8006798:	2b03      	cmp	r3, #3
 800679a:	d015      	beq.n	80067c8 <USBD_StdEPReq+0xb4>
 800679c:	e02b      	b.n	80067f6 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800679e:	7bbb      	ldrb	r3, [r7, #14]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00c      	beq.n	80067be <USBD_StdEPReq+0xaa>
 80067a4:	7bbb      	ldrb	r3, [r7, #14]
 80067a6:	2b80      	cmp	r3, #128	@ 0x80
 80067a8:	d009      	beq.n	80067be <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80067aa:	7bbb      	ldrb	r3, [r7, #14]
 80067ac:	4619      	mov	r1, r3
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 ff5e 	bl	8007670 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80067b4:	2180      	movs	r1, #128	@ 0x80
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 ff5a 	bl	8007670 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80067bc:	e020      	b.n	8006800 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80067be:	6839      	ldr	r1, [r7, #0]
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f000 fc1b 	bl	8006ffc <USBD_CtlError>
              break;
 80067c6:	e01b      	b.n	8006800 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	885b      	ldrh	r3, [r3, #2]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10e      	bne.n	80067ee <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80067d0:	7bbb      	ldrb	r3, [r7, #14]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d00b      	beq.n	80067ee <USBD_StdEPReq+0xda>
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	2b80      	cmp	r3, #128	@ 0x80
 80067da:	d008      	beq.n	80067ee <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80067dc:	683b      	ldr	r3, [r7, #0]
 80067de:	88db      	ldrh	r3, [r3, #6]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d104      	bne.n	80067ee <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80067e4:	7bbb      	ldrb	r3, [r7, #14]
 80067e6:	4619      	mov	r1, r3
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 ff41 	bl	8007670 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fc55 	bl	800709e <USBD_CtlSendStatus>

              break;
 80067f4:	e004      	b.n	8006800 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80067f6:	6839      	ldr	r1, [r7, #0]
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fbff 	bl	8006ffc <USBD_CtlError>
              break;
 80067fe:	bf00      	nop
          }
          break;
 8006800:	e0e0      	b.n	80069c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006808:	2b02      	cmp	r3, #2
 800680a:	d002      	beq.n	8006812 <USBD_StdEPReq+0xfe>
 800680c:	2b03      	cmp	r3, #3
 800680e:	d015      	beq.n	800683c <USBD_StdEPReq+0x128>
 8006810:	e026      	b.n	8006860 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006812:	7bbb      	ldrb	r3, [r7, #14]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00c      	beq.n	8006832 <USBD_StdEPReq+0x11e>
 8006818:	7bbb      	ldrb	r3, [r7, #14]
 800681a:	2b80      	cmp	r3, #128	@ 0x80
 800681c:	d009      	beq.n	8006832 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800681e:	7bbb      	ldrb	r3, [r7, #14]
 8006820:	4619      	mov	r1, r3
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	f000 ff24 	bl	8007670 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006828:	2180      	movs	r1, #128	@ 0x80
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 ff20 	bl	8007670 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006830:	e01c      	b.n	800686c <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8006832:	6839      	ldr	r1, [r7, #0]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fbe1 	bl	8006ffc <USBD_CtlError>
              break;
 800683a:	e017      	b.n	800686c <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	885b      	ldrh	r3, [r3, #2]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d112      	bne.n	800686a <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006844:	7bbb      	ldrb	r3, [r7, #14]
 8006846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800684a:	2b00      	cmp	r3, #0
 800684c:	d004      	beq.n	8006858 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800684e:	7bbb      	ldrb	r3, [r7, #14]
 8006850:	4619      	mov	r1, r3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 ff2b 	bl	80076ae <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 fc20 	bl	800709e <USBD_CtlSendStatus>
              }
              break;
 800685e:	e004      	b.n	800686a <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8006860:	6839      	ldr	r1, [r7, #0]
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fbca 	bl	8006ffc <USBD_CtlError>
              break;
 8006868:	e000      	b.n	800686c <USBD_StdEPReq+0x158>
              break;
 800686a:	bf00      	nop
          }
          break;
 800686c:	e0aa      	b.n	80069c4 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006874:	2b02      	cmp	r3, #2
 8006876:	d002      	beq.n	800687e <USBD_StdEPReq+0x16a>
 8006878:	2b03      	cmp	r3, #3
 800687a:	d032      	beq.n	80068e2 <USBD_StdEPReq+0x1ce>
 800687c:	e097      	b.n	80069ae <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800687e:	7bbb      	ldrb	r3, [r7, #14]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d007      	beq.n	8006894 <USBD_StdEPReq+0x180>
 8006884:	7bbb      	ldrb	r3, [r7, #14]
 8006886:	2b80      	cmp	r3, #128	@ 0x80
 8006888:	d004      	beq.n	8006894 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800688a:	6839      	ldr	r1, [r7, #0]
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fbb5 	bl	8006ffc <USBD_CtlError>
                break;
 8006892:	e091      	b.n	80069b8 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006894:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006898:	2b00      	cmp	r3, #0
 800689a:	da0b      	bge.n	80068b4 <USBD_StdEPReq+0x1a0>
 800689c:	7bbb      	ldrb	r3, [r7, #14]
 800689e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	009b      	lsls	r3, r3, #2
 80068aa:	3310      	adds	r3, #16
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	4413      	add	r3, r2
 80068b0:	3304      	adds	r3, #4
 80068b2:	e00b      	b.n	80068cc <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80068b4:	7bbb      	ldrb	r3, [r7, #14]
 80068b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068ba:	4613      	mov	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	009b      	lsls	r3, r3, #2
 80068c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80068c6:	687a      	ldr	r2, [r7, #4]
 80068c8:	4413      	add	r3, r2
 80068ca:	3304      	adds	r3, #4
 80068cc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	2200      	movs	r2, #0
 80068d2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	2202      	movs	r2, #2
 80068d8:	4619      	mov	r1, r3
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fb9f 	bl	800701e <USBD_CtlSendData>
              break;
 80068e0:	e06a      	b.n	80069b8 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80068e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	da11      	bge.n	800690e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80068ea:	7bbb      	ldrb	r3, [r7, #14]
 80068ec:	f003 020f 	and.w	r2, r3, #15
 80068f0:	6879      	ldr	r1, [r7, #4]
 80068f2:	4613      	mov	r3, r2
 80068f4:	009b      	lsls	r3, r3, #2
 80068f6:	4413      	add	r3, r2
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	440b      	add	r3, r1
 80068fc:	3318      	adds	r3, #24
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	2b00      	cmp	r3, #0
 8006902:	d117      	bne.n	8006934 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006904:	6839      	ldr	r1, [r7, #0]
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 fb78 	bl	8006ffc <USBD_CtlError>
                  break;
 800690c:	e054      	b.n	80069b8 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800690e:	7bbb      	ldrb	r3, [r7, #14]
 8006910:	f003 020f 	and.w	r2, r3, #15
 8006914:	6879      	ldr	r1, [r7, #4]
 8006916:	4613      	mov	r3, r2
 8006918:	009b      	lsls	r3, r3, #2
 800691a:	4413      	add	r3, r2
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	440b      	add	r3, r1
 8006920:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	2b00      	cmp	r3, #0
 8006928:	d104      	bne.n	8006934 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800692a:	6839      	ldr	r1, [r7, #0]
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f000 fb65 	bl	8006ffc <USBD_CtlError>
                  break;
 8006932:	e041      	b.n	80069b8 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006934:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006938:	2b00      	cmp	r3, #0
 800693a:	da0b      	bge.n	8006954 <USBD_StdEPReq+0x240>
 800693c:	7bbb      	ldrb	r3, [r7, #14]
 800693e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006942:	4613      	mov	r3, r2
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	4413      	add	r3, r2
 8006948:	009b      	lsls	r3, r3, #2
 800694a:	3310      	adds	r3, #16
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	4413      	add	r3, r2
 8006950:	3304      	adds	r3, #4
 8006952:	e00b      	b.n	800696c <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006954:	7bbb      	ldrb	r3, [r7, #14]
 8006956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800695a:	4613      	mov	r3, r2
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	4413      	add	r3, r2
 8006960:	009b      	lsls	r3, r3, #2
 8006962:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006966:	687a      	ldr	r2, [r7, #4]
 8006968:	4413      	add	r3, r2
 800696a:	3304      	adds	r3, #4
 800696c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800696e:	7bbb      	ldrb	r3, [r7, #14]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d002      	beq.n	800697a <USBD_StdEPReq+0x266>
 8006974:	7bbb      	ldrb	r3, [r7, #14]
 8006976:	2b80      	cmp	r3, #128	@ 0x80
 8006978:	d103      	bne.n	8006982 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2200      	movs	r2, #0
 800697e:	601a      	str	r2, [r3, #0]
 8006980:	e00e      	b.n	80069a0 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006982:	7bbb      	ldrb	r3, [r7, #14]
 8006984:	4619      	mov	r1, r3
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 feb0 	bl	80076ec <USBD_LL_IsStallEP>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	d003      	beq.n	800699a <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2201      	movs	r2, #1
 8006996:	601a      	str	r2, [r3, #0]
 8006998:	e002      	b.n	80069a0 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	2200      	movs	r2, #0
 800699e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	2202      	movs	r2, #2
 80069a4:	4619      	mov	r1, r3
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f000 fb39 	bl	800701e <USBD_CtlSendData>
              break;
 80069ac:	e004      	b.n	80069b8 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 fb23 	bl	8006ffc <USBD_CtlError>
              break;
 80069b6:	bf00      	nop
          }
          break;
 80069b8:	e004      	b.n	80069c4 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80069ba:	6839      	ldr	r1, [r7, #0]
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f000 fb1d 	bl	8006ffc <USBD_CtlError>
          break;
 80069c2:	bf00      	nop
      }
      break;
 80069c4:	e004      	b.n	80069d0 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80069c6:	6839      	ldr	r1, [r7, #0]
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fb17 	bl	8006ffc <USBD_CtlError>
      break;
 80069ce:	bf00      	nop
  }

  return ret;
 80069d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3710      	adds	r7, #16
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
	...

080069dc <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80069e6:	2300      	movs	r3, #0
 80069e8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80069ea:	2300      	movs	r3, #0
 80069ec:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80069ee:	2300      	movs	r3, #0
 80069f0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	885b      	ldrh	r3, [r3, #2]
 80069f6:	0a1b      	lsrs	r3, r3, #8
 80069f8:	b29b      	uxth	r3, r3
 80069fa:	3b01      	subs	r3, #1
 80069fc:	2b06      	cmp	r3, #6
 80069fe:	f200 8128 	bhi.w	8006c52 <USBD_GetDescriptor+0x276>
 8006a02:	a201      	add	r2, pc, #4	@ (adr r2, 8006a08 <USBD_GetDescriptor+0x2c>)
 8006a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a08:	08006a25 	.word	0x08006a25
 8006a0c:	08006a3d 	.word	0x08006a3d
 8006a10:	08006a7d 	.word	0x08006a7d
 8006a14:	08006c53 	.word	0x08006c53
 8006a18:	08006c53 	.word	0x08006c53
 8006a1c:	08006bf3 	.word	0x08006bf3
 8006a20:	08006c1f 	.word	0x08006c1f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	687a      	ldr	r2, [r7, #4]
 8006a2e:	7c12      	ldrb	r2, [r2, #16]
 8006a30:	f107 0108 	add.w	r1, r7, #8
 8006a34:	4610      	mov	r0, r2
 8006a36:	4798      	blx	r3
 8006a38:	60f8      	str	r0, [r7, #12]
      break;
 8006a3a:	e112      	b.n	8006c62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	7c1b      	ldrb	r3, [r3, #16]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d10d      	bne.n	8006a60 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a4c:	f107 0208 	add.w	r2, r7, #8
 8006a50:	4610      	mov	r0, r2
 8006a52:	4798      	blx	r3
 8006a54:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	3301      	adds	r3, #1
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006a5e:	e100      	b.n	8006c62 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a68:	f107 0208 	add.w	r2, r7, #8
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	4798      	blx	r3
 8006a70:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	3301      	adds	r3, #1
 8006a76:	2202      	movs	r2, #2
 8006a78:	701a      	strb	r2, [r3, #0]
      break;
 8006a7a:	e0f2      	b.n	8006c62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	885b      	ldrh	r3, [r3, #2]
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b05      	cmp	r3, #5
 8006a84:	f200 80ac 	bhi.w	8006be0 <USBD_GetDescriptor+0x204>
 8006a88:	a201      	add	r2, pc, #4	@ (adr r2, 8006a90 <USBD_GetDescriptor+0xb4>)
 8006a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a8e:	bf00      	nop
 8006a90:	08006aa9 	.word	0x08006aa9
 8006a94:	08006add 	.word	0x08006add
 8006a98:	08006b11 	.word	0x08006b11
 8006a9c:	08006b45 	.word	0x08006b45
 8006aa0:	08006b79 	.word	0x08006b79
 8006aa4:	08006bad 	.word	0x08006bad
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006aae:	685b      	ldr	r3, [r3, #4]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d00b      	beq.n	8006acc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	7c12      	ldrb	r2, [r2, #16]
 8006ac0:	f107 0108 	add.w	r1, r7, #8
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	4798      	blx	r3
 8006ac8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006aca:	e091      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006acc:	6839      	ldr	r1, [r7, #0]
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f000 fa94 	bl	8006ffc <USBD_CtlError>
            err++;
 8006ad4:	7afb      	ldrb	r3, [r7, #11]
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	72fb      	strb	r3, [r7, #11]
          break;
 8006ada:	e089      	b.n	8006bf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006ae2:	689b      	ldr	r3, [r3, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d00b      	beq.n	8006b00 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	7c12      	ldrb	r2, [r2, #16]
 8006af4:	f107 0108 	add.w	r1, r7, #8
 8006af8:	4610      	mov	r0, r2
 8006afa:	4798      	blx	r3
 8006afc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006afe:	e077      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b00:	6839      	ldr	r1, [r7, #0]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 fa7a 	bl	8006ffc <USBD_CtlError>
            err++;
 8006b08:	7afb      	ldrb	r3, [r7, #11]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	72fb      	strb	r3, [r7, #11]
          break;
 8006b0e:	e06f      	b.n	8006bf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d00b      	beq.n	8006b34 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	7c12      	ldrb	r2, [r2, #16]
 8006b28:	f107 0108 	add.w	r1, r7, #8
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	4798      	blx	r3
 8006b30:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b32:	e05d      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b34:	6839      	ldr	r1, [r7, #0]
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f000 fa60 	bl	8006ffc <USBD_CtlError>
            err++;
 8006b3c:	7afb      	ldrb	r3, [r7, #11]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	72fb      	strb	r3, [r7, #11]
          break;
 8006b42:	e055      	b.n	8006bf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b4a:	691b      	ldr	r3, [r3, #16]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d00b      	beq.n	8006b68 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	7c12      	ldrb	r2, [r2, #16]
 8006b5c:	f107 0108 	add.w	r1, r7, #8
 8006b60:	4610      	mov	r0, r2
 8006b62:	4798      	blx	r3
 8006b64:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b66:	e043      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b68:	6839      	ldr	r1, [r7, #0]
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 fa46 	bl	8006ffc <USBD_CtlError>
            err++;
 8006b70:	7afb      	ldrb	r3, [r7, #11]
 8006b72:	3301      	adds	r3, #1
 8006b74:	72fb      	strb	r3, [r7, #11]
          break;
 8006b76:	e03b      	b.n	8006bf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b7e:	695b      	ldr	r3, [r3, #20]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d00b      	beq.n	8006b9c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	7c12      	ldrb	r2, [r2, #16]
 8006b90:	f107 0108 	add.w	r1, r7, #8
 8006b94:	4610      	mov	r0, r2
 8006b96:	4798      	blx	r3
 8006b98:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b9a:	e029      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b9c:	6839      	ldr	r1, [r7, #0]
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 fa2c 	bl	8006ffc <USBD_CtlError>
            err++;
 8006ba4:	7afb      	ldrb	r3, [r7, #11]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	72fb      	strb	r3, [r7, #11]
          break;
 8006baa:	e021      	b.n	8006bf0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006bb2:	699b      	ldr	r3, [r3, #24]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00b      	beq.n	8006bd0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006bbe:	699b      	ldr	r3, [r3, #24]
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	7c12      	ldrb	r2, [r2, #16]
 8006bc4:	f107 0108 	add.w	r1, r7, #8
 8006bc8:	4610      	mov	r0, r2
 8006bca:	4798      	blx	r3
 8006bcc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006bce:	e00f      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006bd0:	6839      	ldr	r1, [r7, #0]
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f000 fa12 	bl	8006ffc <USBD_CtlError>
            err++;
 8006bd8:	7afb      	ldrb	r3, [r7, #11]
 8006bda:	3301      	adds	r3, #1
 8006bdc:	72fb      	strb	r3, [r7, #11]
          break;
 8006bde:	e007      	b.n	8006bf0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006be0:	6839      	ldr	r1, [r7, #0]
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 fa0a 	bl	8006ffc <USBD_CtlError>
          err++;
 8006be8:	7afb      	ldrb	r3, [r7, #11]
 8006bea:	3301      	adds	r3, #1
 8006bec:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006bee:	e038      	b.n	8006c62 <USBD_GetDescriptor+0x286>
 8006bf0:	e037      	b.n	8006c62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	7c1b      	ldrb	r3, [r3, #16]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d109      	bne.n	8006c0e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c02:	f107 0208 	add.w	r2, r7, #8
 8006c06:	4610      	mov	r0, r2
 8006c08:	4798      	blx	r3
 8006c0a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c0c:	e029      	b.n	8006c62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006c0e:	6839      	ldr	r1, [r7, #0]
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 f9f3 	bl	8006ffc <USBD_CtlError>
        err++;
 8006c16:	7afb      	ldrb	r3, [r7, #11]
 8006c18:	3301      	adds	r3, #1
 8006c1a:	72fb      	strb	r3, [r7, #11]
      break;
 8006c1c:	e021      	b.n	8006c62 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	7c1b      	ldrb	r3, [r3, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10d      	bne.n	8006c42 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c2e:	f107 0208 	add.w	r2, r7, #8
 8006c32:	4610      	mov	r0, r2
 8006c34:	4798      	blx	r3
 8006c36:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	2207      	movs	r2, #7
 8006c3e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c40:	e00f      	b.n	8006c62 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006c42:	6839      	ldr	r1, [r7, #0]
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f000 f9d9 	bl	8006ffc <USBD_CtlError>
        err++;
 8006c4a:	7afb      	ldrb	r3, [r7, #11]
 8006c4c:	3301      	adds	r3, #1
 8006c4e:	72fb      	strb	r3, [r7, #11]
      break;
 8006c50:	e007      	b.n	8006c62 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006c52:	6839      	ldr	r1, [r7, #0]
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 f9d1 	bl	8006ffc <USBD_CtlError>
      err++;
 8006c5a:	7afb      	ldrb	r3, [r7, #11]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	72fb      	strb	r3, [r7, #11]
      break;
 8006c60:	bf00      	nop
  }

  if (err != 0U)
 8006c62:	7afb      	ldrb	r3, [r7, #11]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d11c      	bne.n	8006ca2 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006c68:	893b      	ldrh	r3, [r7, #8]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d011      	beq.n	8006c92 <USBD_GetDescriptor+0x2b6>
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	88db      	ldrh	r3, [r3, #6]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00d      	beq.n	8006c92 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	88da      	ldrh	r2, [r3, #6]
 8006c7a:	893b      	ldrh	r3, [r7, #8]
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	bf28      	it	cs
 8006c80:	4613      	movcs	r3, r2
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006c86:	893b      	ldrh	r3, [r7, #8]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	68f9      	ldr	r1, [r7, #12]
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f000 f9c6 	bl	800701e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	88db      	ldrh	r3, [r3, #6]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d104      	bne.n	8006ca4 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f9ff 	bl	800709e <USBD_CtlSendStatus>
 8006ca0:	e000      	b.n	8006ca4 <USBD_GetDescriptor+0x2c8>
    return;
 8006ca2:	bf00      	nop
    }
  }
}
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop

08006cac <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b084      	sub	sp, #16
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	889b      	ldrh	r3, [r3, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d130      	bne.n	8006d20 <USBD_SetAddress+0x74>
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	88db      	ldrh	r3, [r3, #6]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d12c      	bne.n	8006d20 <USBD_SetAddress+0x74>
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	885b      	ldrh	r3, [r3, #2]
 8006cca:	2b7f      	cmp	r3, #127	@ 0x7f
 8006ccc:	d828      	bhi.n	8006d20 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	885b      	ldrh	r3, [r3, #2]
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cd8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ce0:	2b03      	cmp	r3, #3
 8006ce2:	d104      	bne.n	8006cee <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006ce4:	6839      	ldr	r1, [r7, #0]
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 f988 	bl	8006ffc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cec:	e01d      	b.n	8006d2a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	7bfa      	ldrb	r2, [r7, #15]
 8006cf2:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006cf6:	7bfb      	ldrb	r3, [r7, #15]
 8006cf8:	4619      	mov	r1, r3
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 fd21 	bl	8007742 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006d00:	6878      	ldr	r0, [r7, #4]
 8006d02:	f000 f9cc 	bl	800709e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006d06:	7bfb      	ldrb	r3, [r7, #15]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d004      	beq.n	8006d16 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2202      	movs	r2, #2
 8006d10:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d14:	e009      	b.n	8006d2a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d1e:	e004      	b.n	8006d2a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006d20:	6839      	ldr	r1, [r7, #0]
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f000 f96a 	bl	8006ffc <USBD_CtlError>
  }
}
 8006d28:	bf00      	nop
 8006d2a:	bf00      	nop
 8006d2c:	3710      	adds	r7, #16
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
	...

08006d34 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
 8006d3c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	885b      	ldrh	r3, [r3, #2]
 8006d42:	b2da      	uxtb	r2, r3
 8006d44:	4b41      	ldr	r3, [pc, #260]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006d46:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006d48:	4b40      	ldr	r3, [pc, #256]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d904      	bls.n	8006d5a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	6878      	ldr	r0, [r7, #4]
 8006d54:	f000 f952 	bl	8006ffc <USBD_CtlError>
 8006d58:	e075      	b.n	8006e46 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d002      	beq.n	8006d6a <USBD_SetConfig+0x36>
 8006d64:	2b03      	cmp	r3, #3
 8006d66:	d023      	beq.n	8006db0 <USBD_SetConfig+0x7c>
 8006d68:	e062      	b.n	8006e30 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006d6a:	4b38      	ldr	r3, [pc, #224]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006d6c:	781b      	ldrb	r3, [r3, #0]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d01a      	beq.n	8006da8 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006d72:	4b36      	ldr	r3, [pc, #216]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006d74:	781b      	ldrb	r3, [r3, #0]
 8006d76:	461a      	mov	r2, r3
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2203      	movs	r2, #3
 8006d80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006d84:	4b31      	ldr	r3, [pc, #196]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	4619      	mov	r1, r3
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7ff f9e8 	bl	8006160 <USBD_SetClassConfig>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b02      	cmp	r3, #2
 8006d94:	d104      	bne.n	8006da0 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006d96:	6839      	ldr	r1, [r7, #0]
 8006d98:	6878      	ldr	r0, [r7, #4]
 8006d9a:	f000 f92f 	bl	8006ffc <USBD_CtlError>
            return;
 8006d9e:	e052      	b.n	8006e46 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006da0:	6878      	ldr	r0, [r7, #4]
 8006da2:	f000 f97c 	bl	800709e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006da6:	e04e      	b.n	8006e46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006da8:	6878      	ldr	r0, [r7, #4]
 8006daa:	f000 f978 	bl	800709e <USBD_CtlSendStatus>
        break;
 8006dae:	e04a      	b.n	8006e46 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006db0:	4b26      	ldr	r3, [pc, #152]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006db2:	781b      	ldrb	r3, [r3, #0]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d112      	bne.n	8006dde <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2202      	movs	r2, #2
 8006dbc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8006dc0:	4b22      	ldr	r3, [pc, #136]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006dc2:	781b      	ldrb	r3, [r3, #0]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006dca:	4b20      	ldr	r3, [pc, #128]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	4619      	mov	r1, r3
 8006dd0:	6878      	ldr	r0, [r7, #4]
 8006dd2:	f7ff f9e4 	bl	800619e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f000 f961 	bl	800709e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006ddc:	e033      	b.n	8006e46 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006dde:	4b1b      	ldr	r3, [pc, #108]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006de0:	781b      	ldrb	r3, [r3, #0]
 8006de2:	461a      	mov	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	429a      	cmp	r2, r3
 8006dea:	d01d      	beq.n	8006e28 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff f9d2 	bl	800619e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006dfa:	4b14      	ldr	r3, [pc, #80]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006dfc:	781b      	ldrb	r3, [r3, #0]
 8006dfe:	461a      	mov	r2, r3
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006e04:	4b11      	ldr	r3, [pc, #68]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006e06:	781b      	ldrb	r3, [r3, #0]
 8006e08:	4619      	mov	r1, r3
 8006e0a:	6878      	ldr	r0, [r7, #4]
 8006e0c:	f7ff f9a8 	bl	8006160 <USBD_SetClassConfig>
 8006e10:	4603      	mov	r3, r0
 8006e12:	2b02      	cmp	r3, #2
 8006e14:	d104      	bne.n	8006e20 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006e16:	6839      	ldr	r1, [r7, #0]
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 f8ef 	bl	8006ffc <USBD_CtlError>
            return;
 8006e1e:	e012      	b.n	8006e46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 f93c 	bl	800709e <USBD_CtlSendStatus>
        break;
 8006e26:	e00e      	b.n	8006e46 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 f938 	bl	800709e <USBD_CtlSendStatus>
        break;
 8006e2e:	e00a      	b.n	8006e46 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006e30:	6839      	ldr	r1, [r7, #0]
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f000 f8e2 	bl	8006ffc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006e38:	4b04      	ldr	r3, [pc, #16]	@ (8006e4c <USBD_SetConfig+0x118>)
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f7ff f9ad 	bl	800619e <USBD_ClrClassConfig>
        break;
 8006e44:	bf00      	nop
    }
  }
}
 8006e46:	3708      	adds	r7, #8
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	bd80      	pop	{r7, pc}
 8006e4c:	20000188 	.word	0x20000188

08006e50 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	88db      	ldrh	r3, [r3, #6]
 8006e5e:	2b01      	cmp	r3, #1
 8006e60:	d004      	beq.n	8006e6c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006e62:	6839      	ldr	r1, [r7, #0]
 8006e64:	6878      	ldr	r0, [r7, #4]
 8006e66:	f000 f8c9 	bl	8006ffc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006e6a:	e022      	b.n	8006eb2 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	dc02      	bgt.n	8006e7c <USBD_GetConfig+0x2c>
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	dc03      	bgt.n	8006e82 <USBD_GetConfig+0x32>
 8006e7a:	e015      	b.n	8006ea8 <USBD_GetConfig+0x58>
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d00b      	beq.n	8006e98 <USBD_GetConfig+0x48>
 8006e80:	e012      	b.n	8006ea8 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2200      	movs	r2, #0
 8006e86:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	3308      	adds	r3, #8
 8006e8c:	2201      	movs	r2, #1
 8006e8e:	4619      	mov	r1, r3
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f000 f8c4 	bl	800701e <USBD_CtlSendData>
        break;
 8006e96:	e00c      	b.n	8006eb2 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	3304      	adds	r3, #4
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	4619      	mov	r1, r3
 8006ea0:	6878      	ldr	r0, [r7, #4]
 8006ea2:	f000 f8bc 	bl	800701e <USBD_CtlSendData>
        break;
 8006ea6:	e004      	b.n	8006eb2 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8006ea8:	6839      	ldr	r1, [r7, #0]
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f8a6 	bl	8006ffc <USBD_CtlError>
        break;
 8006eb0:	bf00      	nop
}
 8006eb2:	bf00      	nop
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
 8006ec2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	2b02      	cmp	r3, #2
 8006ece:	d81e      	bhi.n	8006f0e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	88db      	ldrh	r3, [r3, #6]
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d004      	beq.n	8006ee2 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006ed8:	6839      	ldr	r1, [r7, #0]
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f000 f88e 	bl	8006ffc <USBD_CtlError>
        break;
 8006ee0:	e01a      	b.n	8006f18 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	2201      	movs	r2, #1
 8006ee6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d005      	beq.n	8006efe <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	68db      	ldr	r3, [r3, #12]
 8006ef6:	f043 0202 	orr.w	r2, r3, #2
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	330c      	adds	r3, #12
 8006f02:	2202      	movs	r2, #2
 8006f04:	4619      	mov	r1, r3
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 f889 	bl	800701e <USBD_CtlSendData>
      break;
 8006f0c:	e004      	b.n	8006f18 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006f0e:	6839      	ldr	r1, [r7, #0]
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 f873 	bl	8006ffc <USBD_CtlError>
      break;
 8006f16:	bf00      	nop
  }
}
 8006f18:	bf00      	nop
 8006f1a:	3708      	adds	r7, #8
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b082      	sub	sp, #8
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
 8006f28:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	885b      	ldrh	r3, [r3, #2]
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d106      	bne.n	8006f40 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2201      	movs	r2, #1
 8006f36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 f8af 	bl	800709e <USBD_CtlSendStatus>
  }
}
 8006f40:	bf00      	nop
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006f58:	3b01      	subs	r3, #1
 8006f5a:	2b02      	cmp	r3, #2
 8006f5c:	d80b      	bhi.n	8006f76 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	885b      	ldrh	r3, [r3, #2]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d10c      	bne.n	8006f80 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f895 	bl	800709e <USBD_CtlSendStatus>
      }
      break;
 8006f74:	e004      	b.n	8006f80 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006f76:	6839      	ldr	r1, [r7, #0]
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 f83f 	bl	8006ffc <USBD_CtlError>
      break;
 8006f7e:	e000      	b.n	8006f82 <USBD_ClrFeature+0x3a>
      break;
 8006f80:	bf00      	nop
  }
}
 8006f82:	bf00      	nop
 8006f84:	3708      	adds	r7, #8
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
 8006f92:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	781a      	ldrb	r2, [r3, #0]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	785a      	ldrb	r2, [r3, #1]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	3302      	adds	r3, #2
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	3303      	adds	r3, #3
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	021b      	lsls	r3, r3, #8
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	4413      	add	r3, r2
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	3304      	adds	r3, #4
 8006fc2:	781b      	ldrb	r3, [r3, #0]
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	3305      	adds	r3, #5
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	021b      	lsls	r3, r3, #8
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	4413      	add	r3, r2
 8006fd2:	b29a      	uxth	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	3306      	adds	r3, #6
 8006fdc:	781b      	ldrb	r3, [r3, #0]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	3307      	adds	r3, #7
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	021b      	lsls	r3, r3, #8
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	4413      	add	r3, r2
 8006fec:	b29a      	uxth	r2, r3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	80da      	strh	r2, [r3, #6]

}
 8006ff2:	bf00      	nop
 8006ff4:	370c      	adds	r7, #12
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	bc80      	pop	{r7}
 8006ffa:	4770      	bx	lr

08006ffc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
 8007004:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007006:	2180      	movs	r1, #128	@ 0x80
 8007008:	6878      	ldr	r0, [r7, #4]
 800700a:	f000 fb31 	bl	8007670 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800700e:	2100      	movs	r1, #0
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 fb2d 	bl	8007670 <USBD_LL_StallEP>
}
 8007016:	bf00      	nop
 8007018:	3708      	adds	r7, #8
 800701a:	46bd      	mov	sp, r7
 800701c:	bd80      	pop	{r7, pc}

0800701e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800701e:	b580      	push	{r7, lr}
 8007020:	b084      	sub	sp, #16
 8007022:	af00      	add	r7, sp, #0
 8007024:	60f8      	str	r0, [r7, #12]
 8007026:	60b9      	str	r1, [r7, #8]
 8007028:	4613      	mov	r3, r2
 800702a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2202      	movs	r2, #2
 8007030:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007034:	88fa      	ldrh	r2, [r7, #6]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800703a:	88fa      	ldrh	r2, [r7, #6]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007040:	88fb      	ldrh	r3, [r7, #6]
 8007042:	68ba      	ldr	r2, [r7, #8]
 8007044:	2100      	movs	r1, #0
 8007046:	68f8      	ldr	r0, [r7, #12]
 8007048:	f000 fb9a 	bl	8007780 <USBD_LL_Transmit>

  return USBD_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b084      	sub	sp, #16
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	4613      	mov	r3, r2
 8007062:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007064:	88fb      	ldrh	r3, [r7, #6]
 8007066:	68ba      	ldr	r2, [r7, #8]
 8007068:	2100      	movs	r1, #0
 800706a:	68f8      	ldr	r0, [r7, #12]
 800706c:	f000 fb88 	bl	8007780 <USBD_LL_Transmit>

  return USBD_OK;
 8007070:	2300      	movs	r3, #0
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	60f8      	str	r0, [r7, #12]
 8007082:	60b9      	str	r1, [r7, #8]
 8007084:	4613      	mov	r3, r2
 8007086:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007088:	88fb      	ldrh	r3, [r7, #6]
 800708a:	68ba      	ldr	r2, [r7, #8]
 800708c:	2100      	movs	r1, #0
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 fb99 	bl	80077c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007094:	2300      	movs	r3, #0
}
 8007096:	4618      	mov	r0, r3
 8007098:	3710      	adds	r7, #16
 800709a:	46bd      	mov	sp, r7
 800709c:	bd80      	pop	{r7, pc}

0800709e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800709e:	b580      	push	{r7, lr}
 80070a0:	b082      	sub	sp, #8
 80070a2:	af00      	add	r7, sp, #0
 80070a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	2204      	movs	r2, #4
 80070aa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80070ae:	2300      	movs	r3, #0
 80070b0:	2200      	movs	r2, #0
 80070b2:	2100      	movs	r1, #0
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 fb63 	bl	8007780 <USBD_LL_Transmit>

  return USBD_OK;
 80070ba:	2300      	movs	r3, #0
}
 80070bc:	4618      	mov	r0, r3
 80070be:	3708      	adds	r7, #8
 80070c0:	46bd      	mov	sp, r7
 80070c2:	bd80      	pop	{r7, pc}

080070c4 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80070c4:	b580      	push	{r7, lr}
 80070c6:	b082      	sub	sp, #8
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2205      	movs	r2, #5
 80070d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80070d4:	2300      	movs	r3, #0
 80070d6:	2200      	movs	r2, #0
 80070d8:	2100      	movs	r1, #0
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fb73 	bl	80077c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80070e0:	2300      	movs	r3, #0
}
 80070e2:	4618      	mov	r0, r3
 80070e4:	3708      	adds	r7, #8
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}

080070ea <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070ea:	b480      	push	{r7}
 80070ec:	b085      	sub	sp, #20
 80070ee:	af00      	add	r7, sp, #0
 80070f0:	6078      	str	r0, [r7, #4]
 80070f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	689a      	ldr	r2, [r3, #8]
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	683a      	ldr	r2, [r7, #0]
 8007114:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	687a      	ldr	r2, [r7, #4]
 800711a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	1c5a      	adds	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	601a      	str	r2, [r3, #0]
}
 8007126:	bf00      	nop
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	bc80      	pop	{r7}
 800712e:	4770      	bx	lr

08007130 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007130:	b480      	push	{r7}
 8007132:	b085      	sub	sp, #20
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	691b      	ldr	r3, [r3, #16]
 800713c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	687a      	ldr	r2, [r7, #4]
 8007144:	6892      	ldr	r2, [r2, #8]
 8007146:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	689b      	ldr	r3, [r3, #8]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	6852      	ldr	r2, [r2, #4]
 8007150:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	429a      	cmp	r2, r3
 800715a:	d103      	bne.n	8007164 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689a      	ldr	r2, [r3, #8]
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2200      	movs	r2, #0
 8007168:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	1e5a      	subs	r2, r3, #1
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
}
 8007178:	4618      	mov	r0, r3
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	bc80      	pop	{r7}
 8007180:	4770      	bx	lr
	...

08007184 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800718a:	2300      	movs	r3, #0
 800718c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800718e:	4b4f      	ldr	r3, [pc, #316]	@ (80072cc <xTaskIncrementTick+0x148>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2b00      	cmp	r3, #0
 8007194:	f040 8090 	bne.w	80072b8 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007198:	4b4d      	ldr	r3, [pc, #308]	@ (80072d0 <xTaskIncrementTick+0x14c>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3301      	adds	r3, #1
 800719e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80071a0:	4a4b      	ldr	r2, [pc, #300]	@ (80072d0 <xTaskIncrementTick+0x14c>)
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d121      	bne.n	80071f0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80071ac:	4b49      	ldr	r3, [pc, #292]	@ (80072d4 <xTaskIncrementTick+0x150>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d00b      	beq.n	80071ce <xTaskIncrementTick+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80071b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071ba:	f383 8811 	msr	BASEPRI, r3
 80071be:	f3bf 8f6f 	isb	sy
 80071c2:	f3bf 8f4f 	dsb	sy
 80071c6:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80071c8:	bf00      	nop
 80071ca:	bf00      	nop
 80071cc:	e7fd      	b.n	80071ca <xTaskIncrementTick+0x46>
 80071ce:	4b41      	ldr	r3, [pc, #260]	@ (80072d4 <xTaskIncrementTick+0x150>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	4b40      	ldr	r3, [pc, #256]	@ (80072d8 <xTaskIncrementTick+0x154>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a3e      	ldr	r2, [pc, #248]	@ (80072d4 <xTaskIncrementTick+0x150>)
 80071da:	6013      	str	r3, [r2, #0]
 80071dc:	4a3e      	ldr	r2, [pc, #248]	@ (80072d8 <xTaskIncrementTick+0x154>)
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	6013      	str	r3, [r2, #0]
 80071e2:	4b3e      	ldr	r3, [pc, #248]	@ (80072dc <xTaskIncrementTick+0x158>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	3301      	adds	r3, #1
 80071e8:	4a3c      	ldr	r2, [pc, #240]	@ (80072dc <xTaskIncrementTick+0x158>)
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	f000 f8e2 	bl	80073b4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80071f0:	4b3b      	ldr	r3, [pc, #236]	@ (80072e0 <xTaskIncrementTick+0x15c>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	429a      	cmp	r2, r3
 80071f8:	d349      	bcc.n	800728e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071fa:	4b36      	ldr	r3, [pc, #216]	@ (80072d4 <xTaskIncrementTick+0x150>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d104      	bne.n	800720e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007204:	4b36      	ldr	r3, [pc, #216]	@ (80072e0 <xTaskIncrementTick+0x15c>)
 8007206:	f04f 32ff 	mov.w	r2, #4294967295
 800720a:	601a      	str	r2, [r3, #0]
					break;
 800720c:	e03f      	b.n	800728e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800720e:	4b31      	ldr	r3, [pc, #196]	@ (80072d4 <xTaskIncrementTick+0x150>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	68db      	ldr	r3, [r3, #12]
 8007214:	68db      	ldr	r3, [r3, #12]
 8007216:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800721e:	693a      	ldr	r2, [r7, #16]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	429a      	cmp	r2, r3
 8007224:	d203      	bcs.n	800722e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007226:	4a2e      	ldr	r2, [pc, #184]	@ (80072e0 <xTaskIncrementTick+0x15c>)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800722c:	e02f      	b.n	800728e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	3304      	adds	r3, #4
 8007232:	4618      	mov	r0, r3
 8007234:	f7ff ff7c 	bl	8007130 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800723c:	2b00      	cmp	r3, #0
 800723e:	d004      	beq.n	800724a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	3318      	adds	r3, #24
 8007244:	4618      	mov	r0, r3
 8007246:	f7ff ff73 	bl	8007130 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800724e:	4b25      	ldr	r3, [pc, #148]	@ (80072e4 <xTaskIncrementTick+0x160>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	429a      	cmp	r2, r3
 8007254:	d903      	bls.n	800725e <xTaskIncrementTick+0xda>
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800725a:	4a22      	ldr	r2, [pc, #136]	@ (80072e4 <xTaskIncrementTick+0x160>)
 800725c:	6013      	str	r3, [r2, #0]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007262:	4613      	mov	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	4413      	add	r3, r2
 8007268:	009b      	lsls	r3, r3, #2
 800726a:	4a1f      	ldr	r2, [pc, #124]	@ (80072e8 <xTaskIncrementTick+0x164>)
 800726c:	441a      	add	r2, r3
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	3304      	adds	r3, #4
 8007272:	4619      	mov	r1, r3
 8007274:	4610      	mov	r0, r2
 8007276:	f7ff ff38 	bl	80070ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800727a:	68bb      	ldr	r3, [r7, #8]
 800727c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800727e:	4b1b      	ldr	r3, [pc, #108]	@ (80072ec <xTaskIncrementTick+0x168>)
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007284:	429a      	cmp	r2, r3
 8007286:	d3b8      	bcc.n	80071fa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007288:	2301      	movs	r3, #1
 800728a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800728c:	e7b5      	b.n	80071fa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800728e:	4b17      	ldr	r3, [pc, #92]	@ (80072ec <xTaskIncrementTick+0x168>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007294:	4914      	ldr	r1, [pc, #80]	@ (80072e8 <xTaskIncrementTick+0x164>)
 8007296:	4613      	mov	r3, r2
 8007298:	009b      	lsls	r3, r3, #2
 800729a:	4413      	add	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	440b      	add	r3, r1
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d901      	bls.n	80072aa <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80072a6:	2301      	movs	r3, #1
 80072a8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80072aa:	4b11      	ldr	r3, [pc, #68]	@ (80072f0 <xTaskIncrementTick+0x16c>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d007      	beq.n	80072c2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80072b2:	2301      	movs	r3, #1
 80072b4:	617b      	str	r3, [r7, #20]
 80072b6:	e004      	b.n	80072c2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80072b8:	4b0e      	ldr	r3, [pc, #56]	@ (80072f4 <xTaskIncrementTick+0x170>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	3301      	adds	r3, #1
 80072be:	4a0d      	ldr	r2, [pc, #52]	@ (80072f4 <xTaskIncrementTick+0x170>)
 80072c0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80072c2:	697b      	ldr	r3, [r7, #20]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	3718      	adds	r7, #24
 80072c8:	46bd      	mov	sp, r7
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	20000614 	.word	0x20000614
 80072d0:	200005f8 	.word	0x200005f8
 80072d4:	200005f0 	.word	0x200005f0
 80072d8:	200005f4 	.word	0x200005f4
 80072dc:	2000060c 	.word	0x2000060c
 80072e0:	20000610 	.word	0x20000610
 80072e4:	200005fc 	.word	0x200005fc
 80072e8:	20000190 	.word	0x20000190
 80072ec:	2000018c 	.word	0x2000018c
 80072f0:	20000608 	.word	0x20000608
 80072f4:	20000604 	.word	0x20000604

080072f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80072fe:	4b28      	ldr	r3, [pc, #160]	@ (80073a0 <vTaskSwitchContext+0xa8>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007306:	4b27      	ldr	r3, [pc, #156]	@ (80073a4 <vTaskSwitchContext+0xac>)
 8007308:	2201      	movs	r2, #1
 800730a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800730c:	e042      	b.n	8007394 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 800730e:	4b25      	ldr	r3, [pc, #148]	@ (80073a4 <vTaskSwitchContext+0xac>)
 8007310:	2200      	movs	r2, #0
 8007312:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007314:	4b24      	ldr	r3, [pc, #144]	@ (80073a8 <vTaskSwitchContext+0xb0>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	60fb      	str	r3, [r7, #12]
 800731a:	e011      	b.n	8007340 <vTaskSwitchContext+0x48>
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10b      	bne.n	800733a <vTaskSwitchContext+0x42>
	__asm volatile
 8007322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007326:	f383 8811 	msr	BASEPRI, r3
 800732a:	f3bf 8f6f 	isb	sy
 800732e:	f3bf 8f4f 	dsb	sy
 8007332:	607b      	str	r3, [r7, #4]
}
 8007334:	bf00      	nop
 8007336:	bf00      	nop
 8007338:	e7fd      	b.n	8007336 <vTaskSwitchContext+0x3e>
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	3b01      	subs	r3, #1
 800733e:	60fb      	str	r3, [r7, #12]
 8007340:	491a      	ldr	r1, [pc, #104]	@ (80073ac <vTaskSwitchContext+0xb4>)
 8007342:	68fa      	ldr	r2, [r7, #12]
 8007344:	4613      	mov	r3, r2
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4413      	add	r3, r2
 800734a:	009b      	lsls	r3, r3, #2
 800734c:	440b      	add	r3, r1
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d0e3      	beq.n	800731c <vTaskSwitchContext+0x24>
 8007354:	68fa      	ldr	r2, [r7, #12]
 8007356:	4613      	mov	r3, r2
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	4413      	add	r3, r2
 800735c:	009b      	lsls	r3, r3, #2
 800735e:	4a13      	ldr	r2, [pc, #76]	@ (80073ac <vTaskSwitchContext+0xb4>)
 8007360:	4413      	add	r3, r2
 8007362:	60bb      	str	r3, [r7, #8]
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	685b      	ldr	r3, [r3, #4]
 8007368:	685a      	ldr	r2, [r3, #4]
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	605a      	str	r2, [r3, #4]
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	685a      	ldr	r2, [r3, #4]
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	3308      	adds	r3, #8
 8007376:	429a      	cmp	r2, r3
 8007378:	d104      	bne.n	8007384 <vTaskSwitchContext+0x8c>
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	685a      	ldr	r2, [r3, #4]
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	605a      	str	r2, [r3, #4]
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	4a09      	ldr	r2, [pc, #36]	@ (80073b0 <vTaskSwitchContext+0xb8>)
 800738c:	6013      	str	r3, [r2, #0]
 800738e:	4a06      	ldr	r2, [pc, #24]	@ (80073a8 <vTaskSwitchContext+0xb0>)
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6013      	str	r3, [r2, #0]
}
 8007394:	bf00      	nop
 8007396:	3714      	adds	r7, #20
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	20000614 	.word	0x20000614
 80073a4:	20000608 	.word	0x20000608
 80073a8:	200005fc 	.word	0x200005fc
 80073ac:	20000190 	.word	0x20000190
 80073b0:	2000018c 	.word	0x2000018c

080073b4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80073b4:	b480      	push	{r7}
 80073b6:	b083      	sub	sp, #12
 80073b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80073ba:	4b0c      	ldr	r3, [pc, #48]	@ (80073ec <prvResetNextTaskUnblockTime+0x38>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d104      	bne.n	80073ce <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80073c4:	4b0a      	ldr	r3, [pc, #40]	@ (80073f0 <prvResetNextTaskUnblockTime+0x3c>)
 80073c6:	f04f 32ff 	mov.w	r2, #4294967295
 80073ca:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80073cc:	e008      	b.n	80073e0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073ce:	4b07      	ldr	r3, [pc, #28]	@ (80073ec <prvResetNextTaskUnblockTime+0x38>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68db      	ldr	r3, [r3, #12]
 80073d4:	68db      	ldr	r3, [r3, #12]
 80073d6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	4a04      	ldr	r2, [pc, #16]	@ (80073f0 <prvResetNextTaskUnblockTime+0x3c>)
 80073de:	6013      	str	r3, [r2, #0]
}
 80073e0:	bf00      	nop
 80073e2:	370c      	adds	r7, #12
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bc80      	pop	{r7}
 80073e8:	4770      	bx	lr
 80073ea:	bf00      	nop
 80073ec:	200005f0 	.word	0x200005f0
 80073f0:	20000610 	.word	0x20000610

080073f4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80073fa:	4b0b      	ldr	r3, [pc, #44]	@ (8007428 <xTaskGetSchedulerState+0x34>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d102      	bne.n	8007408 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007402:	2301      	movs	r3, #1
 8007404:	607b      	str	r3, [r7, #4]
 8007406:	e008      	b.n	800741a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007408:	4b08      	ldr	r3, [pc, #32]	@ (800742c <xTaskGetSchedulerState+0x38>)
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d102      	bne.n	8007416 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007410:	2302      	movs	r3, #2
 8007412:	607b      	str	r3, [r7, #4]
 8007414:	e001      	b.n	800741a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007416:	2300      	movs	r3, #0
 8007418:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800741a:	687b      	ldr	r3, [r7, #4]
	}
 800741c:	4618      	mov	r0, r3
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	bc80      	pop	{r7}
 8007424:	4770      	bx	lr
 8007426:	bf00      	nop
 8007428:	20000600 	.word	0x20000600
 800742c:	20000614 	.word	0x20000614

08007430 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007430:	4b07      	ldr	r3, [pc, #28]	@ (8007450 <pxCurrentTCBConst2>)
 8007432:	6819      	ldr	r1, [r3, #0]
 8007434:	6808      	ldr	r0, [r1, #0]
 8007436:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800743a:	f380 8809 	msr	PSP, r0
 800743e:	f3bf 8f6f 	isb	sy
 8007442:	f04f 0000 	mov.w	r0, #0
 8007446:	f380 8811 	msr	BASEPRI, r0
 800744a:	f04e 0e0d 	orr.w	lr, lr, #13
 800744e:	4770      	bx	lr

08007450 <pxCurrentTCBConst2>:
 8007450:	2000018c 	.word	0x2000018c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
	...

08007460 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007460:	f3ef 8009 	mrs	r0, PSP
 8007464:	f3bf 8f6f 	isb	sy
 8007468:	4b0d      	ldr	r3, [pc, #52]	@ (80074a0 <pxCurrentTCBConst>)
 800746a:	681a      	ldr	r2, [r3, #0]
 800746c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007470:	6010      	str	r0, [r2, #0]
 8007472:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007476:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800747a:	f380 8811 	msr	BASEPRI, r0
 800747e:	f7ff ff3b 	bl	80072f8 <vTaskSwitchContext>
 8007482:	f04f 0000 	mov.w	r0, #0
 8007486:	f380 8811 	msr	BASEPRI, r0
 800748a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800748e:	6819      	ldr	r1, [r3, #0]
 8007490:	6808      	ldr	r0, [r1, #0]
 8007492:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007496:	f380 8809 	msr	PSP, r0
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	4770      	bx	lr

080074a0 <pxCurrentTCBConst>:
 80074a0:	2000018c 	.word	0x2000018c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80074a4:	bf00      	nop
 80074a6:	bf00      	nop

080074a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
	__asm volatile
 80074ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b2:	f383 8811 	msr	BASEPRI, r3
 80074b6:	f3bf 8f6f 	isb	sy
 80074ba:	f3bf 8f4f 	dsb	sy
 80074be:	607b      	str	r3, [r7, #4]
}
 80074c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80074c2:	f7ff fe5f 	bl	8007184 <xTaskIncrementTick>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d003      	beq.n	80074d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80074cc:	4b06      	ldr	r3, [pc, #24]	@ (80074e8 <xPortSysTickHandler+0x40>)
 80074ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	2300      	movs	r3, #0
 80074d6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80074de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80074e0:	bf00      	nop
 80074e2:	3708      	adds	r7, #8
 80074e4:	46bd      	mov	sp, r7
 80074e6:	bd80      	pop	{r7, pc}
 80074e8:	e000ed04 	.word	0xe000ed04

080074ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	b082      	sub	sp, #8
 80074f0:	af00      	add	r7, sp, #0
 80074f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007500:	4619      	mov	r1, r3
 8007502:	4610      	mov	r0, r2
 8007504:	f7fe fe5e 	bl	80061c4 <USBD_LL_SetupStage>
}
 8007508:	bf00      	nop
 800750a:	3708      	adds	r7, #8
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	460b      	mov	r3, r1
 800751a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007522:	78fa      	ldrb	r2, [r7, #3]
 8007524:	6879      	ldr	r1, [r7, #4]
 8007526:	4613      	mov	r3, r2
 8007528:	009b      	lsls	r3, r3, #2
 800752a:	4413      	add	r3, r2
 800752c:	00db      	lsls	r3, r3, #3
 800752e:	440b      	add	r3, r1
 8007530:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	78fb      	ldrb	r3, [r7, #3]
 8007538:	4619      	mov	r1, r3
 800753a:	f7fe fe90 	bl	800625e <USBD_LL_DataOutStage>
}
 800753e:	bf00      	nop
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}

08007546 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007546:	b580      	push	{r7, lr}
 8007548:	b082      	sub	sp, #8
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	460b      	mov	r3, r1
 8007550:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007558:	78fa      	ldrb	r2, [r7, #3]
 800755a:	6879      	ldr	r1, [r7, #4]
 800755c:	4613      	mov	r3, r2
 800755e:	009b      	lsls	r3, r3, #2
 8007560:	4413      	add	r3, r2
 8007562:	00db      	lsls	r3, r3, #3
 8007564:	440b      	add	r3, r1
 8007566:	3324      	adds	r3, #36	@ 0x24
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	78fb      	ldrb	r3, [r7, #3]
 800756c:	4619      	mov	r1, r3
 800756e:	f7fe fee7 	bl	8006340 <USBD_LL_DataInStage>
}
 8007572:	bf00      	nop
 8007574:	3708      	adds	r7, #8
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800757a:	b580      	push	{r7, lr}
 800757c:	b082      	sub	sp, #8
 800757e:	af00      	add	r7, sp, #0
 8007580:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007588:	4618      	mov	r0, r3
 800758a:	f7fe fff7 	bl	800657c <USBD_LL_SOF>
}
 800758e:	bf00      	nop
 8007590:	3708      	adds	r7, #8
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}

08007596 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b084      	sub	sp, #16
 800759a:	af00      	add	r7, sp, #0
 800759c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800759e:	2301      	movs	r3, #1
 80075a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	799b      	ldrb	r3, [r3, #6]
 80075a6:	2b02      	cmp	r3, #2
 80075a8:	d001      	beq.n	80075ae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80075aa:	f7f9 f80c 	bl	80005c6 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075b4:	7bfa      	ldrb	r2, [r7, #15]
 80075b6:	4611      	mov	r1, r2
 80075b8:	4618      	mov	r0, r3
 80075ba:	f7fe ffa7 	bl	800650c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7fe ff60 	bl	800648a <USBD_LL_Reset>
}
 80075ca:	bf00      	nop
 80075cc:	3710      	adds	r7, #16
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
	...

080075d4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075e2:	4618      	mov	r0, r3
 80075e4:	f7fe ffa1 	bl	800652a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	7a9b      	ldrb	r3, [r3, #10]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d005      	beq.n	80075fc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80075f0:	4b04      	ldr	r3, [pc, #16]	@ (8007604 <HAL_PCD_SuspendCallback+0x30>)
 80075f2:	691b      	ldr	r3, [r3, #16]
 80075f4:	4a03      	ldr	r2, [pc, #12]	@ (8007604 <HAL_PCD_SuspendCallback+0x30>)
 80075f6:	f043 0306 	orr.w	r3, r3, #6
 80075fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80075fc:	bf00      	nop
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}
 8007604:	e000ed00 	.word	0xe000ed00

08007608 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b082      	sub	sp, #8
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007616:	4618      	mov	r0, r3
 8007618:	f7fe ff9b 	bl	8006552 <USBD_LL_Resume>
}
 800761c:	bf00      	nop
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b084      	sub	sp, #16
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	4608      	mov	r0, r1
 800762e:	4611      	mov	r1, r2
 8007630:	461a      	mov	r2, r3
 8007632:	4603      	mov	r3, r0
 8007634:	70fb      	strb	r3, [r7, #3]
 8007636:	460b      	mov	r3, r1
 8007638:	70bb      	strb	r3, [r7, #2]
 800763a:	4613      	mov	r3, r2
 800763c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800763e:	2300      	movs	r3, #0
 8007640:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007642:	2300      	movs	r3, #0
 8007644:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800764c:	78bb      	ldrb	r3, [r7, #2]
 800764e:	883a      	ldrh	r2, [r7, #0]
 8007650:	78f9      	ldrb	r1, [r7, #3]
 8007652:	f7fa fb11 	bl	8001c78 <HAL_PCD_EP_Open>
 8007656:	4603      	mov	r3, r0
 8007658:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800765a:	7bfb      	ldrb	r3, [r7, #15]
 800765c:	4618      	mov	r0, r3
 800765e:	f000 f8d5 	bl	800780c <USBD_Get_USB_Status>
 8007662:	4603      	mov	r3, r0
 8007664:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007666:	7bbb      	ldrb	r3, [r7, #14]
}
 8007668:	4618      	mov	r0, r3
 800766a:	3710      	adds	r7, #16
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	6078      	str	r0, [r7, #4]
 8007678:	460b      	mov	r3, r1
 800767a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007680:	2300      	movs	r3, #0
 8007682:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800768a:	78fa      	ldrb	r2, [r7, #3]
 800768c:	4611      	mov	r1, r2
 800768e:	4618      	mov	r0, r3
 8007690:	f7fa fbb7 	bl	8001e02 <HAL_PCD_EP_SetStall>
 8007694:	4603      	mov	r3, r0
 8007696:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007698:	7bfb      	ldrb	r3, [r7, #15]
 800769a:	4618      	mov	r0, r3
 800769c:	f000 f8b6 	bl	800780c <USBD_Get_USB_Status>
 80076a0:	4603      	mov	r3, r0
 80076a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076a4:	7bbb      	ldrb	r3, [r7, #14]
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3710      	adds	r7, #16
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}

080076ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076ae:	b580      	push	{r7, lr}
 80076b0:	b084      	sub	sp, #16
 80076b2:	af00      	add	r7, sp, #0
 80076b4:	6078      	str	r0, [r7, #4]
 80076b6:	460b      	mov	r3, r1
 80076b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076ba:	2300      	movs	r3, #0
 80076bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80076be:	2300      	movs	r3, #0
 80076c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80076c8:	78fa      	ldrb	r2, [r7, #3]
 80076ca:	4611      	mov	r1, r2
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7fa fbf8 	bl	8001ec2 <HAL_PCD_EP_ClrStall>
 80076d2:	4603      	mov	r3, r0
 80076d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80076d6:	7bfb      	ldrb	r3, [r7, #15]
 80076d8:	4618      	mov	r0, r3
 80076da:	f000 f897 	bl	800780c <USBD_Get_USB_Status>
 80076de:	4603      	mov	r3, r0
 80076e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80076e4:	4618      	mov	r0, r3
 80076e6:	3710      	adds	r7, #16
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}

080076ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076ec:	b480      	push	{r7}
 80076ee:	b085      	sub	sp, #20
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	6078      	str	r0, [r7, #4]
 80076f4:	460b      	mov	r3, r1
 80076f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80076fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007700:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007704:	2b00      	cmp	r3, #0
 8007706:	da0b      	bge.n	8007720 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007708:	78fb      	ldrb	r3, [r7, #3]
 800770a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800770e:	68f9      	ldr	r1, [r7, #12]
 8007710:	4613      	mov	r3, r2
 8007712:	009b      	lsls	r3, r3, #2
 8007714:	4413      	add	r3, r2
 8007716:	00db      	lsls	r3, r3, #3
 8007718:	440b      	add	r3, r1
 800771a:	3312      	adds	r3, #18
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	e00b      	b.n	8007738 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007720:	78fb      	ldrb	r3, [r7, #3]
 8007722:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007726:	68f9      	ldr	r1, [r7, #12]
 8007728:	4613      	mov	r3, r2
 800772a:	009b      	lsls	r3, r3, #2
 800772c:	4413      	add	r3, r2
 800772e:	00db      	lsls	r3, r3, #3
 8007730:	440b      	add	r3, r1
 8007732:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8007736:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007738:	4618      	mov	r0, r3
 800773a:	3714      	adds	r7, #20
 800773c:	46bd      	mov	sp, r7
 800773e:	bc80      	pop	{r7}
 8007740:	4770      	bx	lr

08007742 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007742:	b580      	push	{r7, lr}
 8007744:	b084      	sub	sp, #16
 8007746:	af00      	add	r7, sp, #0
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	460b      	mov	r3, r1
 800774c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800775c:	78fa      	ldrb	r2, [r7, #3]
 800775e:	4611      	mov	r1, r2
 8007760:	4618      	mov	r0, r3
 8007762:	f7fa fa65 	bl	8001c30 <HAL_PCD_SetAddress>
 8007766:	4603      	mov	r3, r0
 8007768:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800776a:	7bfb      	ldrb	r3, [r7, #15]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 f84d 	bl	800780c <USBD_Get_USB_Status>
 8007772:	4603      	mov	r3, r0
 8007774:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007776:	7bbb      	ldrb	r3, [r7, #14]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3710      	adds	r7, #16
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b086      	sub	sp, #24
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	607a      	str	r2, [r7, #4]
 800778a:	461a      	mov	r2, r3
 800778c:	460b      	mov	r3, r1
 800778e:	72fb      	strb	r3, [r7, #11]
 8007790:	4613      	mov	r3, r2
 8007792:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007798:	2300      	movs	r3, #0
 800779a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80077a2:	893b      	ldrh	r3, [r7, #8]
 80077a4:	7af9      	ldrb	r1, [r7, #11]
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	f7fa faf4 	bl	8001d94 <HAL_PCD_EP_Transmit>
 80077ac:	4603      	mov	r3, r0
 80077ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077b0:	7dfb      	ldrb	r3, [r7, #23]
 80077b2:	4618      	mov	r0, r3
 80077b4:	f000 f82a 	bl	800780c <USBD_Get_USB_Status>
 80077b8:	4603      	mov	r3, r0
 80077ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80077bc:	7dbb      	ldrb	r3, [r7, #22]
}
 80077be:	4618      	mov	r0, r3
 80077c0:	3718      	adds	r7, #24
 80077c2:	46bd      	mov	sp, r7
 80077c4:	bd80      	pop	{r7, pc}

080077c6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80077c6:	b580      	push	{r7, lr}
 80077c8:	b086      	sub	sp, #24
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	60f8      	str	r0, [r7, #12]
 80077ce:	607a      	str	r2, [r7, #4]
 80077d0:	461a      	mov	r2, r3
 80077d2:	460b      	mov	r3, r1
 80077d4:	72fb      	strb	r3, [r7, #11]
 80077d6:	4613      	mov	r3, r2
 80077d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077da:	2300      	movs	r3, #0
 80077dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077de:	2300      	movs	r3, #0
 80077e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80077e8:	893b      	ldrh	r3, [r7, #8]
 80077ea:	7af9      	ldrb	r1, [r7, #11]
 80077ec:	687a      	ldr	r2, [r7, #4]
 80077ee:	f7fa faa0 	bl	8001d32 <HAL_PCD_EP_Receive>
 80077f2:	4603      	mov	r3, r0
 80077f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077f6:	7dfb      	ldrb	r3, [r7, #23]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 f807 	bl	800780c <USBD_Get_USB_Status>
 80077fe:	4603      	mov	r3, r0
 8007800:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007802:	7dbb      	ldrb	r3, [r7, #22]
}
 8007804:	4618      	mov	r0, r3
 8007806:	3718      	adds	r7, #24
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	4603      	mov	r3, r0
 8007814:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007816:	2300      	movs	r3, #0
 8007818:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800781a:	79fb      	ldrb	r3, [r7, #7]
 800781c:	2b03      	cmp	r3, #3
 800781e:	d817      	bhi.n	8007850 <USBD_Get_USB_Status+0x44>
 8007820:	a201      	add	r2, pc, #4	@ (adr r2, 8007828 <USBD_Get_USB_Status+0x1c>)
 8007822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007826:	bf00      	nop
 8007828:	08007839 	.word	0x08007839
 800782c:	0800783f 	.word	0x0800783f
 8007830:	08007845 	.word	0x08007845
 8007834:	0800784b 	.word	0x0800784b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]
    break;
 800783c:	e00b      	b.n	8007856 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800783e:	2302      	movs	r3, #2
 8007840:	73fb      	strb	r3, [r7, #15]
    break;
 8007842:	e008      	b.n	8007856 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007844:	2301      	movs	r3, #1
 8007846:	73fb      	strb	r3, [r7, #15]
    break;
 8007848:	e005      	b.n	8007856 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800784a:	2302      	movs	r3, #2
 800784c:	73fb      	strb	r3, [r7, #15]
    break;
 800784e:	e002      	b.n	8007856 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007850:	2302      	movs	r3, #2
 8007852:	73fb      	strb	r3, [r7, #15]
    break;
 8007854:	bf00      	nop
  }
  return usb_status;
 8007856:	7bfb      	ldrb	r3, [r7, #15]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3714      	adds	r7, #20
 800785c:	46bd      	mov	sp, r7
 800785e:	bc80      	pop	{r7}
 8007860:	4770      	bx	lr
 8007862:	bf00      	nop

08007864 <siprintf>:
 8007864:	b40e      	push	{r1, r2, r3}
 8007866:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800786a:	b510      	push	{r4, lr}
 800786c:	2400      	movs	r4, #0
 800786e:	b09d      	sub	sp, #116	@ 0x74
 8007870:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007872:	9002      	str	r0, [sp, #8]
 8007874:	9006      	str	r0, [sp, #24]
 8007876:	9107      	str	r1, [sp, #28]
 8007878:	9104      	str	r1, [sp, #16]
 800787a:	4809      	ldr	r0, [pc, #36]	@ (80078a0 <siprintf+0x3c>)
 800787c:	4909      	ldr	r1, [pc, #36]	@ (80078a4 <siprintf+0x40>)
 800787e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007882:	9105      	str	r1, [sp, #20]
 8007884:	6800      	ldr	r0, [r0, #0]
 8007886:	a902      	add	r1, sp, #8
 8007888:	9301      	str	r3, [sp, #4]
 800788a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800788c:	f000 f9a0 	bl	8007bd0 <_svfiprintf_r>
 8007890:	9b02      	ldr	r3, [sp, #8]
 8007892:	701c      	strb	r4, [r3, #0]
 8007894:	b01d      	add	sp, #116	@ 0x74
 8007896:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800789a:	b003      	add	sp, #12
 800789c:	4770      	bx	lr
 800789e:	bf00      	nop
 80078a0:	20000010 	.word	0x20000010
 80078a4:	ffff0208 	.word	0xffff0208

080078a8 <memset>:
 80078a8:	4603      	mov	r3, r0
 80078aa:	4402      	add	r2, r0
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d100      	bne.n	80078b2 <memset+0xa>
 80078b0:	4770      	bx	lr
 80078b2:	f803 1b01 	strb.w	r1, [r3], #1
 80078b6:	e7f9      	b.n	80078ac <memset+0x4>

080078b8 <__errno>:
 80078b8:	4b01      	ldr	r3, [pc, #4]	@ (80078c0 <__errno+0x8>)
 80078ba:	6818      	ldr	r0, [r3, #0]
 80078bc:	4770      	bx	lr
 80078be:	bf00      	nop
 80078c0:	20000010 	.word	0x20000010

080078c4 <__libc_init_array>:
 80078c4:	b570      	push	{r4, r5, r6, lr}
 80078c6:	2600      	movs	r6, #0
 80078c8:	4d0c      	ldr	r5, [pc, #48]	@ (80078fc <__libc_init_array+0x38>)
 80078ca:	4c0d      	ldr	r4, [pc, #52]	@ (8007900 <__libc_init_array+0x3c>)
 80078cc:	1b64      	subs	r4, r4, r5
 80078ce:	10a4      	asrs	r4, r4, #2
 80078d0:	42a6      	cmp	r6, r4
 80078d2:	d109      	bne.n	80078e8 <__libc_init_array+0x24>
 80078d4:	f000 fc76 	bl	80081c4 <_init>
 80078d8:	2600      	movs	r6, #0
 80078da:	4d0a      	ldr	r5, [pc, #40]	@ (8007904 <__libc_init_array+0x40>)
 80078dc:	4c0a      	ldr	r4, [pc, #40]	@ (8007908 <__libc_init_array+0x44>)
 80078de:	1b64      	subs	r4, r4, r5
 80078e0:	10a4      	asrs	r4, r4, #2
 80078e2:	42a6      	cmp	r6, r4
 80078e4:	d105      	bne.n	80078f2 <__libc_init_array+0x2e>
 80078e6:	bd70      	pop	{r4, r5, r6, pc}
 80078e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80078ec:	4798      	blx	r3
 80078ee:	3601      	adds	r6, #1
 80078f0:	e7ee      	b.n	80078d0 <__libc_init_array+0xc>
 80078f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80078f6:	4798      	blx	r3
 80078f8:	3601      	adds	r6, #1
 80078fa:	e7f2      	b.n	80078e2 <__libc_init_array+0x1e>
 80078fc:	08008284 	.word	0x08008284
 8007900:	08008284 	.word	0x08008284
 8007904:	08008284 	.word	0x08008284
 8007908:	08008288 	.word	0x08008288

0800790c <__retarget_lock_acquire_recursive>:
 800790c:	4770      	bx	lr

0800790e <__retarget_lock_release_recursive>:
 800790e:	4770      	bx	lr

08007910 <memcpy>:
 8007910:	440a      	add	r2, r1
 8007912:	4291      	cmp	r1, r2
 8007914:	f100 33ff 	add.w	r3, r0, #4294967295
 8007918:	d100      	bne.n	800791c <memcpy+0xc>
 800791a:	4770      	bx	lr
 800791c:	b510      	push	{r4, lr}
 800791e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007922:	4291      	cmp	r1, r2
 8007924:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007928:	d1f9      	bne.n	800791e <memcpy+0xe>
 800792a:	bd10      	pop	{r4, pc}

0800792c <_free_r>:
 800792c:	b538      	push	{r3, r4, r5, lr}
 800792e:	4605      	mov	r5, r0
 8007930:	2900      	cmp	r1, #0
 8007932:	d040      	beq.n	80079b6 <_free_r+0x8a>
 8007934:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007938:	1f0c      	subs	r4, r1, #4
 800793a:	2b00      	cmp	r3, #0
 800793c:	bfb8      	it	lt
 800793e:	18e4      	addlt	r4, r4, r3
 8007940:	f000 f8de 	bl	8007b00 <__malloc_lock>
 8007944:	4a1c      	ldr	r2, [pc, #112]	@ (80079b8 <_free_r+0x8c>)
 8007946:	6813      	ldr	r3, [r2, #0]
 8007948:	b933      	cbnz	r3, 8007958 <_free_r+0x2c>
 800794a:	6063      	str	r3, [r4, #4]
 800794c:	6014      	str	r4, [r2, #0]
 800794e:	4628      	mov	r0, r5
 8007950:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007954:	f000 b8da 	b.w	8007b0c <__malloc_unlock>
 8007958:	42a3      	cmp	r3, r4
 800795a:	d908      	bls.n	800796e <_free_r+0x42>
 800795c:	6820      	ldr	r0, [r4, #0]
 800795e:	1821      	adds	r1, r4, r0
 8007960:	428b      	cmp	r3, r1
 8007962:	bf01      	itttt	eq
 8007964:	6819      	ldreq	r1, [r3, #0]
 8007966:	685b      	ldreq	r3, [r3, #4]
 8007968:	1809      	addeq	r1, r1, r0
 800796a:	6021      	streq	r1, [r4, #0]
 800796c:	e7ed      	b.n	800794a <_free_r+0x1e>
 800796e:	461a      	mov	r2, r3
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	b10b      	cbz	r3, 8007978 <_free_r+0x4c>
 8007974:	42a3      	cmp	r3, r4
 8007976:	d9fa      	bls.n	800796e <_free_r+0x42>
 8007978:	6811      	ldr	r1, [r2, #0]
 800797a:	1850      	adds	r0, r2, r1
 800797c:	42a0      	cmp	r0, r4
 800797e:	d10b      	bne.n	8007998 <_free_r+0x6c>
 8007980:	6820      	ldr	r0, [r4, #0]
 8007982:	4401      	add	r1, r0
 8007984:	1850      	adds	r0, r2, r1
 8007986:	4283      	cmp	r3, r0
 8007988:	6011      	str	r1, [r2, #0]
 800798a:	d1e0      	bne.n	800794e <_free_r+0x22>
 800798c:	6818      	ldr	r0, [r3, #0]
 800798e:	685b      	ldr	r3, [r3, #4]
 8007990:	4408      	add	r0, r1
 8007992:	6010      	str	r0, [r2, #0]
 8007994:	6053      	str	r3, [r2, #4]
 8007996:	e7da      	b.n	800794e <_free_r+0x22>
 8007998:	d902      	bls.n	80079a0 <_free_r+0x74>
 800799a:	230c      	movs	r3, #12
 800799c:	602b      	str	r3, [r5, #0]
 800799e:	e7d6      	b.n	800794e <_free_r+0x22>
 80079a0:	6820      	ldr	r0, [r4, #0]
 80079a2:	1821      	adds	r1, r4, r0
 80079a4:	428b      	cmp	r3, r1
 80079a6:	bf01      	itttt	eq
 80079a8:	6819      	ldreq	r1, [r3, #0]
 80079aa:	685b      	ldreq	r3, [r3, #4]
 80079ac:	1809      	addeq	r1, r1, r0
 80079ae:	6021      	streq	r1, [r4, #0]
 80079b0:	6063      	str	r3, [r4, #4]
 80079b2:	6054      	str	r4, [r2, #4]
 80079b4:	e7cb      	b.n	800794e <_free_r+0x22>
 80079b6:	bd38      	pop	{r3, r4, r5, pc}
 80079b8:	20000a34 	.word	0x20000a34

080079bc <sbrk_aligned>:
 80079bc:	b570      	push	{r4, r5, r6, lr}
 80079be:	4e0f      	ldr	r6, [pc, #60]	@ (80079fc <sbrk_aligned+0x40>)
 80079c0:	460c      	mov	r4, r1
 80079c2:	6831      	ldr	r1, [r6, #0]
 80079c4:	4605      	mov	r5, r0
 80079c6:	b911      	cbnz	r1, 80079ce <sbrk_aligned+0x12>
 80079c8:	f000 fba8 	bl	800811c <_sbrk_r>
 80079cc:	6030      	str	r0, [r6, #0]
 80079ce:	4621      	mov	r1, r4
 80079d0:	4628      	mov	r0, r5
 80079d2:	f000 fba3 	bl	800811c <_sbrk_r>
 80079d6:	1c43      	adds	r3, r0, #1
 80079d8:	d103      	bne.n	80079e2 <sbrk_aligned+0x26>
 80079da:	f04f 34ff 	mov.w	r4, #4294967295
 80079de:	4620      	mov	r0, r4
 80079e0:	bd70      	pop	{r4, r5, r6, pc}
 80079e2:	1cc4      	adds	r4, r0, #3
 80079e4:	f024 0403 	bic.w	r4, r4, #3
 80079e8:	42a0      	cmp	r0, r4
 80079ea:	d0f8      	beq.n	80079de <sbrk_aligned+0x22>
 80079ec:	1a21      	subs	r1, r4, r0
 80079ee:	4628      	mov	r0, r5
 80079f0:	f000 fb94 	bl	800811c <_sbrk_r>
 80079f4:	3001      	adds	r0, #1
 80079f6:	d1f2      	bne.n	80079de <sbrk_aligned+0x22>
 80079f8:	e7ef      	b.n	80079da <sbrk_aligned+0x1e>
 80079fa:	bf00      	nop
 80079fc:	20000a30 	.word	0x20000a30

08007a00 <_malloc_r>:
 8007a00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a04:	1ccd      	adds	r5, r1, #3
 8007a06:	f025 0503 	bic.w	r5, r5, #3
 8007a0a:	3508      	adds	r5, #8
 8007a0c:	2d0c      	cmp	r5, #12
 8007a0e:	bf38      	it	cc
 8007a10:	250c      	movcc	r5, #12
 8007a12:	2d00      	cmp	r5, #0
 8007a14:	4606      	mov	r6, r0
 8007a16:	db01      	blt.n	8007a1c <_malloc_r+0x1c>
 8007a18:	42a9      	cmp	r1, r5
 8007a1a:	d904      	bls.n	8007a26 <_malloc_r+0x26>
 8007a1c:	230c      	movs	r3, #12
 8007a1e:	6033      	str	r3, [r6, #0]
 8007a20:	2000      	movs	r0, #0
 8007a22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007afc <_malloc_r+0xfc>
 8007a2a:	f000 f869 	bl	8007b00 <__malloc_lock>
 8007a2e:	f8d8 3000 	ldr.w	r3, [r8]
 8007a32:	461c      	mov	r4, r3
 8007a34:	bb44      	cbnz	r4, 8007a88 <_malloc_r+0x88>
 8007a36:	4629      	mov	r1, r5
 8007a38:	4630      	mov	r0, r6
 8007a3a:	f7ff ffbf 	bl	80079bc <sbrk_aligned>
 8007a3e:	1c43      	adds	r3, r0, #1
 8007a40:	4604      	mov	r4, r0
 8007a42:	d158      	bne.n	8007af6 <_malloc_r+0xf6>
 8007a44:	f8d8 4000 	ldr.w	r4, [r8]
 8007a48:	4627      	mov	r7, r4
 8007a4a:	2f00      	cmp	r7, #0
 8007a4c:	d143      	bne.n	8007ad6 <_malloc_r+0xd6>
 8007a4e:	2c00      	cmp	r4, #0
 8007a50:	d04b      	beq.n	8007aea <_malloc_r+0xea>
 8007a52:	6823      	ldr	r3, [r4, #0]
 8007a54:	4639      	mov	r1, r7
 8007a56:	4630      	mov	r0, r6
 8007a58:	eb04 0903 	add.w	r9, r4, r3
 8007a5c:	f000 fb5e 	bl	800811c <_sbrk_r>
 8007a60:	4581      	cmp	r9, r0
 8007a62:	d142      	bne.n	8007aea <_malloc_r+0xea>
 8007a64:	6821      	ldr	r1, [r4, #0]
 8007a66:	4630      	mov	r0, r6
 8007a68:	1a6d      	subs	r5, r5, r1
 8007a6a:	4629      	mov	r1, r5
 8007a6c:	f7ff ffa6 	bl	80079bc <sbrk_aligned>
 8007a70:	3001      	adds	r0, #1
 8007a72:	d03a      	beq.n	8007aea <_malloc_r+0xea>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	442b      	add	r3, r5
 8007a78:	6023      	str	r3, [r4, #0]
 8007a7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007a7e:	685a      	ldr	r2, [r3, #4]
 8007a80:	bb62      	cbnz	r2, 8007adc <_malloc_r+0xdc>
 8007a82:	f8c8 7000 	str.w	r7, [r8]
 8007a86:	e00f      	b.n	8007aa8 <_malloc_r+0xa8>
 8007a88:	6822      	ldr	r2, [r4, #0]
 8007a8a:	1b52      	subs	r2, r2, r5
 8007a8c:	d420      	bmi.n	8007ad0 <_malloc_r+0xd0>
 8007a8e:	2a0b      	cmp	r2, #11
 8007a90:	d917      	bls.n	8007ac2 <_malloc_r+0xc2>
 8007a92:	1961      	adds	r1, r4, r5
 8007a94:	42a3      	cmp	r3, r4
 8007a96:	6025      	str	r5, [r4, #0]
 8007a98:	bf18      	it	ne
 8007a9a:	6059      	strne	r1, [r3, #4]
 8007a9c:	6863      	ldr	r3, [r4, #4]
 8007a9e:	bf08      	it	eq
 8007aa0:	f8c8 1000 	streq.w	r1, [r8]
 8007aa4:	5162      	str	r2, [r4, r5]
 8007aa6:	604b      	str	r3, [r1, #4]
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	f000 f82f 	bl	8007b0c <__malloc_unlock>
 8007aae:	f104 000b 	add.w	r0, r4, #11
 8007ab2:	1d23      	adds	r3, r4, #4
 8007ab4:	f020 0007 	bic.w	r0, r0, #7
 8007ab8:	1ac2      	subs	r2, r0, r3
 8007aba:	bf1c      	itt	ne
 8007abc:	1a1b      	subne	r3, r3, r0
 8007abe:	50a3      	strne	r3, [r4, r2]
 8007ac0:	e7af      	b.n	8007a22 <_malloc_r+0x22>
 8007ac2:	6862      	ldr	r2, [r4, #4]
 8007ac4:	42a3      	cmp	r3, r4
 8007ac6:	bf0c      	ite	eq
 8007ac8:	f8c8 2000 	streq.w	r2, [r8]
 8007acc:	605a      	strne	r2, [r3, #4]
 8007ace:	e7eb      	b.n	8007aa8 <_malloc_r+0xa8>
 8007ad0:	4623      	mov	r3, r4
 8007ad2:	6864      	ldr	r4, [r4, #4]
 8007ad4:	e7ae      	b.n	8007a34 <_malloc_r+0x34>
 8007ad6:	463c      	mov	r4, r7
 8007ad8:	687f      	ldr	r7, [r7, #4]
 8007ada:	e7b6      	b.n	8007a4a <_malloc_r+0x4a>
 8007adc:	461a      	mov	r2, r3
 8007ade:	685b      	ldr	r3, [r3, #4]
 8007ae0:	42a3      	cmp	r3, r4
 8007ae2:	d1fb      	bne.n	8007adc <_malloc_r+0xdc>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	6053      	str	r3, [r2, #4]
 8007ae8:	e7de      	b.n	8007aa8 <_malloc_r+0xa8>
 8007aea:	230c      	movs	r3, #12
 8007aec:	4630      	mov	r0, r6
 8007aee:	6033      	str	r3, [r6, #0]
 8007af0:	f000 f80c 	bl	8007b0c <__malloc_unlock>
 8007af4:	e794      	b.n	8007a20 <_malloc_r+0x20>
 8007af6:	6005      	str	r5, [r0, #0]
 8007af8:	e7d6      	b.n	8007aa8 <_malloc_r+0xa8>
 8007afa:	bf00      	nop
 8007afc:	20000a34 	.word	0x20000a34

08007b00 <__malloc_lock>:
 8007b00:	4801      	ldr	r0, [pc, #4]	@ (8007b08 <__malloc_lock+0x8>)
 8007b02:	f7ff bf03 	b.w	800790c <__retarget_lock_acquire_recursive>
 8007b06:	bf00      	nop
 8007b08:	20000a2c 	.word	0x20000a2c

08007b0c <__malloc_unlock>:
 8007b0c:	4801      	ldr	r0, [pc, #4]	@ (8007b14 <__malloc_unlock+0x8>)
 8007b0e:	f7ff befe 	b.w	800790e <__retarget_lock_release_recursive>
 8007b12:	bf00      	nop
 8007b14:	20000a2c 	.word	0x20000a2c

08007b18 <__ssputs_r>:
 8007b18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b1c:	461f      	mov	r7, r3
 8007b1e:	688e      	ldr	r6, [r1, #8]
 8007b20:	4682      	mov	sl, r0
 8007b22:	42be      	cmp	r6, r7
 8007b24:	460c      	mov	r4, r1
 8007b26:	4690      	mov	r8, r2
 8007b28:	680b      	ldr	r3, [r1, #0]
 8007b2a:	d82d      	bhi.n	8007b88 <__ssputs_r+0x70>
 8007b2c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b30:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007b34:	d026      	beq.n	8007b84 <__ssputs_r+0x6c>
 8007b36:	6965      	ldr	r5, [r4, #20]
 8007b38:	6909      	ldr	r1, [r1, #16]
 8007b3a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b3e:	eba3 0901 	sub.w	r9, r3, r1
 8007b42:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b46:	1c7b      	adds	r3, r7, #1
 8007b48:	444b      	add	r3, r9
 8007b4a:	106d      	asrs	r5, r5, #1
 8007b4c:	429d      	cmp	r5, r3
 8007b4e:	bf38      	it	cc
 8007b50:	461d      	movcc	r5, r3
 8007b52:	0553      	lsls	r3, r2, #21
 8007b54:	d527      	bpl.n	8007ba6 <__ssputs_r+0x8e>
 8007b56:	4629      	mov	r1, r5
 8007b58:	f7ff ff52 	bl	8007a00 <_malloc_r>
 8007b5c:	4606      	mov	r6, r0
 8007b5e:	b360      	cbz	r0, 8007bba <__ssputs_r+0xa2>
 8007b60:	464a      	mov	r2, r9
 8007b62:	6921      	ldr	r1, [r4, #16]
 8007b64:	f7ff fed4 	bl	8007910 <memcpy>
 8007b68:	89a3      	ldrh	r3, [r4, #12]
 8007b6a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b72:	81a3      	strh	r3, [r4, #12]
 8007b74:	6126      	str	r6, [r4, #16]
 8007b76:	444e      	add	r6, r9
 8007b78:	6026      	str	r6, [r4, #0]
 8007b7a:	463e      	mov	r6, r7
 8007b7c:	6165      	str	r5, [r4, #20]
 8007b7e:	eba5 0509 	sub.w	r5, r5, r9
 8007b82:	60a5      	str	r5, [r4, #8]
 8007b84:	42be      	cmp	r6, r7
 8007b86:	d900      	bls.n	8007b8a <__ssputs_r+0x72>
 8007b88:	463e      	mov	r6, r7
 8007b8a:	4632      	mov	r2, r6
 8007b8c:	4641      	mov	r1, r8
 8007b8e:	6820      	ldr	r0, [r4, #0]
 8007b90:	f000 faaa 	bl	80080e8 <memmove>
 8007b94:	2000      	movs	r0, #0
 8007b96:	68a3      	ldr	r3, [r4, #8]
 8007b98:	1b9b      	subs	r3, r3, r6
 8007b9a:	60a3      	str	r3, [r4, #8]
 8007b9c:	6823      	ldr	r3, [r4, #0]
 8007b9e:	4433      	add	r3, r6
 8007ba0:	6023      	str	r3, [r4, #0]
 8007ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba6:	462a      	mov	r2, r5
 8007ba8:	f000 fad6 	bl	8008158 <_realloc_r>
 8007bac:	4606      	mov	r6, r0
 8007bae:	2800      	cmp	r0, #0
 8007bb0:	d1e0      	bne.n	8007b74 <__ssputs_r+0x5c>
 8007bb2:	4650      	mov	r0, sl
 8007bb4:	6921      	ldr	r1, [r4, #16]
 8007bb6:	f7ff feb9 	bl	800792c <_free_r>
 8007bba:	230c      	movs	r3, #12
 8007bbc:	f8ca 3000 	str.w	r3, [sl]
 8007bc0:	89a3      	ldrh	r3, [r4, #12]
 8007bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bca:	81a3      	strh	r3, [r4, #12]
 8007bcc:	e7e9      	b.n	8007ba2 <__ssputs_r+0x8a>
	...

08007bd0 <_svfiprintf_r>:
 8007bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bd4:	4698      	mov	r8, r3
 8007bd6:	898b      	ldrh	r3, [r1, #12]
 8007bd8:	4607      	mov	r7, r0
 8007bda:	061b      	lsls	r3, r3, #24
 8007bdc:	460d      	mov	r5, r1
 8007bde:	4614      	mov	r4, r2
 8007be0:	b09d      	sub	sp, #116	@ 0x74
 8007be2:	d510      	bpl.n	8007c06 <_svfiprintf_r+0x36>
 8007be4:	690b      	ldr	r3, [r1, #16]
 8007be6:	b973      	cbnz	r3, 8007c06 <_svfiprintf_r+0x36>
 8007be8:	2140      	movs	r1, #64	@ 0x40
 8007bea:	f7ff ff09 	bl	8007a00 <_malloc_r>
 8007bee:	6028      	str	r0, [r5, #0]
 8007bf0:	6128      	str	r0, [r5, #16]
 8007bf2:	b930      	cbnz	r0, 8007c02 <_svfiprintf_r+0x32>
 8007bf4:	230c      	movs	r3, #12
 8007bf6:	603b      	str	r3, [r7, #0]
 8007bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bfc:	b01d      	add	sp, #116	@ 0x74
 8007bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c02:	2340      	movs	r3, #64	@ 0x40
 8007c04:	616b      	str	r3, [r5, #20]
 8007c06:	2300      	movs	r3, #0
 8007c08:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c0a:	2320      	movs	r3, #32
 8007c0c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007c10:	2330      	movs	r3, #48	@ 0x30
 8007c12:	f04f 0901 	mov.w	r9, #1
 8007c16:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c1a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8007db4 <_svfiprintf_r+0x1e4>
 8007c1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007c22:	4623      	mov	r3, r4
 8007c24:	469a      	mov	sl, r3
 8007c26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c2a:	b10a      	cbz	r2, 8007c30 <_svfiprintf_r+0x60>
 8007c2c:	2a25      	cmp	r2, #37	@ 0x25
 8007c2e:	d1f9      	bne.n	8007c24 <_svfiprintf_r+0x54>
 8007c30:	ebba 0b04 	subs.w	fp, sl, r4
 8007c34:	d00b      	beq.n	8007c4e <_svfiprintf_r+0x7e>
 8007c36:	465b      	mov	r3, fp
 8007c38:	4622      	mov	r2, r4
 8007c3a:	4629      	mov	r1, r5
 8007c3c:	4638      	mov	r0, r7
 8007c3e:	f7ff ff6b 	bl	8007b18 <__ssputs_r>
 8007c42:	3001      	adds	r0, #1
 8007c44:	f000 80a7 	beq.w	8007d96 <_svfiprintf_r+0x1c6>
 8007c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c4a:	445a      	add	r2, fp
 8007c4c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c4e:	f89a 3000 	ldrb.w	r3, [sl]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	f000 809f 	beq.w	8007d96 <_svfiprintf_r+0x1c6>
 8007c58:	2300      	movs	r3, #0
 8007c5a:	f04f 32ff 	mov.w	r2, #4294967295
 8007c5e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c62:	f10a 0a01 	add.w	sl, sl, #1
 8007c66:	9304      	str	r3, [sp, #16]
 8007c68:	9307      	str	r3, [sp, #28]
 8007c6a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007c6e:	931a      	str	r3, [sp, #104]	@ 0x68
 8007c70:	4654      	mov	r4, sl
 8007c72:	2205      	movs	r2, #5
 8007c74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c78:	484e      	ldr	r0, [pc, #312]	@ (8007db4 <_svfiprintf_r+0x1e4>)
 8007c7a:	f000 fa5f 	bl	800813c <memchr>
 8007c7e:	9a04      	ldr	r2, [sp, #16]
 8007c80:	b9d8      	cbnz	r0, 8007cba <_svfiprintf_r+0xea>
 8007c82:	06d0      	lsls	r0, r2, #27
 8007c84:	bf44      	itt	mi
 8007c86:	2320      	movmi	r3, #32
 8007c88:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c8c:	0711      	lsls	r1, r2, #28
 8007c8e:	bf44      	itt	mi
 8007c90:	232b      	movmi	r3, #43	@ 0x2b
 8007c92:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c96:	f89a 3000 	ldrb.w	r3, [sl]
 8007c9a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c9c:	d015      	beq.n	8007cca <_svfiprintf_r+0xfa>
 8007c9e:	4654      	mov	r4, sl
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	f04f 0c0a 	mov.w	ip, #10
 8007ca6:	9a07      	ldr	r2, [sp, #28]
 8007ca8:	4621      	mov	r1, r4
 8007caa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007cae:	3b30      	subs	r3, #48	@ 0x30
 8007cb0:	2b09      	cmp	r3, #9
 8007cb2:	d94b      	bls.n	8007d4c <_svfiprintf_r+0x17c>
 8007cb4:	b1b0      	cbz	r0, 8007ce4 <_svfiprintf_r+0x114>
 8007cb6:	9207      	str	r2, [sp, #28]
 8007cb8:	e014      	b.n	8007ce4 <_svfiprintf_r+0x114>
 8007cba:	eba0 0308 	sub.w	r3, r0, r8
 8007cbe:	fa09 f303 	lsl.w	r3, r9, r3
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	46a2      	mov	sl, r4
 8007cc6:	9304      	str	r3, [sp, #16]
 8007cc8:	e7d2      	b.n	8007c70 <_svfiprintf_r+0xa0>
 8007cca:	9b03      	ldr	r3, [sp, #12]
 8007ccc:	1d19      	adds	r1, r3, #4
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	9103      	str	r1, [sp, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	bfbb      	ittet	lt
 8007cd6:	425b      	neglt	r3, r3
 8007cd8:	f042 0202 	orrlt.w	r2, r2, #2
 8007cdc:	9307      	strge	r3, [sp, #28]
 8007cde:	9307      	strlt	r3, [sp, #28]
 8007ce0:	bfb8      	it	lt
 8007ce2:	9204      	strlt	r2, [sp, #16]
 8007ce4:	7823      	ldrb	r3, [r4, #0]
 8007ce6:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ce8:	d10a      	bne.n	8007d00 <_svfiprintf_r+0x130>
 8007cea:	7863      	ldrb	r3, [r4, #1]
 8007cec:	2b2a      	cmp	r3, #42	@ 0x2a
 8007cee:	d132      	bne.n	8007d56 <_svfiprintf_r+0x186>
 8007cf0:	9b03      	ldr	r3, [sp, #12]
 8007cf2:	3402      	adds	r4, #2
 8007cf4:	1d1a      	adds	r2, r3, #4
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	9203      	str	r2, [sp, #12]
 8007cfa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007cfe:	9305      	str	r3, [sp, #20]
 8007d00:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8007db8 <_svfiprintf_r+0x1e8>
 8007d04:	2203      	movs	r2, #3
 8007d06:	4650      	mov	r0, sl
 8007d08:	7821      	ldrb	r1, [r4, #0]
 8007d0a:	f000 fa17 	bl	800813c <memchr>
 8007d0e:	b138      	cbz	r0, 8007d20 <_svfiprintf_r+0x150>
 8007d10:	2240      	movs	r2, #64	@ 0x40
 8007d12:	9b04      	ldr	r3, [sp, #16]
 8007d14:	eba0 000a 	sub.w	r0, r0, sl
 8007d18:	4082      	lsls	r2, r0
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	3401      	adds	r4, #1
 8007d1e:	9304      	str	r3, [sp, #16]
 8007d20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d24:	2206      	movs	r2, #6
 8007d26:	4825      	ldr	r0, [pc, #148]	@ (8007dbc <_svfiprintf_r+0x1ec>)
 8007d28:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007d2c:	f000 fa06 	bl	800813c <memchr>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d036      	beq.n	8007da2 <_svfiprintf_r+0x1d2>
 8007d34:	4b22      	ldr	r3, [pc, #136]	@ (8007dc0 <_svfiprintf_r+0x1f0>)
 8007d36:	bb1b      	cbnz	r3, 8007d80 <_svfiprintf_r+0x1b0>
 8007d38:	9b03      	ldr	r3, [sp, #12]
 8007d3a:	3307      	adds	r3, #7
 8007d3c:	f023 0307 	bic.w	r3, r3, #7
 8007d40:	3308      	adds	r3, #8
 8007d42:	9303      	str	r3, [sp, #12]
 8007d44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d46:	4433      	add	r3, r6
 8007d48:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d4a:	e76a      	b.n	8007c22 <_svfiprintf_r+0x52>
 8007d4c:	460c      	mov	r4, r1
 8007d4e:	2001      	movs	r0, #1
 8007d50:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d54:	e7a8      	b.n	8007ca8 <_svfiprintf_r+0xd8>
 8007d56:	2300      	movs	r3, #0
 8007d58:	f04f 0c0a 	mov.w	ip, #10
 8007d5c:	4619      	mov	r1, r3
 8007d5e:	3401      	adds	r4, #1
 8007d60:	9305      	str	r3, [sp, #20]
 8007d62:	4620      	mov	r0, r4
 8007d64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d68:	3a30      	subs	r2, #48	@ 0x30
 8007d6a:	2a09      	cmp	r2, #9
 8007d6c:	d903      	bls.n	8007d76 <_svfiprintf_r+0x1a6>
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d0c6      	beq.n	8007d00 <_svfiprintf_r+0x130>
 8007d72:	9105      	str	r1, [sp, #20]
 8007d74:	e7c4      	b.n	8007d00 <_svfiprintf_r+0x130>
 8007d76:	4604      	mov	r4, r0
 8007d78:	2301      	movs	r3, #1
 8007d7a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d7e:	e7f0      	b.n	8007d62 <_svfiprintf_r+0x192>
 8007d80:	ab03      	add	r3, sp, #12
 8007d82:	9300      	str	r3, [sp, #0]
 8007d84:	462a      	mov	r2, r5
 8007d86:	4638      	mov	r0, r7
 8007d88:	4b0e      	ldr	r3, [pc, #56]	@ (8007dc4 <_svfiprintf_r+0x1f4>)
 8007d8a:	a904      	add	r1, sp, #16
 8007d8c:	f3af 8000 	nop.w
 8007d90:	1c42      	adds	r2, r0, #1
 8007d92:	4606      	mov	r6, r0
 8007d94:	d1d6      	bne.n	8007d44 <_svfiprintf_r+0x174>
 8007d96:	89ab      	ldrh	r3, [r5, #12]
 8007d98:	065b      	lsls	r3, r3, #25
 8007d9a:	f53f af2d 	bmi.w	8007bf8 <_svfiprintf_r+0x28>
 8007d9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007da0:	e72c      	b.n	8007bfc <_svfiprintf_r+0x2c>
 8007da2:	ab03      	add	r3, sp, #12
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	462a      	mov	r2, r5
 8007da8:	4638      	mov	r0, r7
 8007daa:	4b06      	ldr	r3, [pc, #24]	@ (8007dc4 <_svfiprintf_r+0x1f4>)
 8007dac:	a904      	add	r1, sp, #16
 8007dae:	f000 f87d 	bl	8007eac <_printf_i>
 8007db2:	e7ed      	b.n	8007d90 <_svfiprintf_r+0x1c0>
 8007db4:	0800824e 	.word	0x0800824e
 8007db8:	08008254 	.word	0x08008254
 8007dbc:	08008258 	.word	0x08008258
 8007dc0:	00000000 	.word	0x00000000
 8007dc4:	08007b19 	.word	0x08007b19

08007dc8 <_printf_common>:
 8007dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007dcc:	4616      	mov	r6, r2
 8007dce:	4698      	mov	r8, r3
 8007dd0:	688a      	ldr	r2, [r1, #8]
 8007dd2:	690b      	ldr	r3, [r1, #16]
 8007dd4:	4607      	mov	r7, r0
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	bfb8      	it	lt
 8007dda:	4613      	movlt	r3, r2
 8007ddc:	6033      	str	r3, [r6, #0]
 8007dde:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007de2:	460c      	mov	r4, r1
 8007de4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007de8:	b10a      	cbz	r2, 8007dee <_printf_common+0x26>
 8007dea:	3301      	adds	r3, #1
 8007dec:	6033      	str	r3, [r6, #0]
 8007dee:	6823      	ldr	r3, [r4, #0]
 8007df0:	0699      	lsls	r1, r3, #26
 8007df2:	bf42      	ittt	mi
 8007df4:	6833      	ldrmi	r3, [r6, #0]
 8007df6:	3302      	addmi	r3, #2
 8007df8:	6033      	strmi	r3, [r6, #0]
 8007dfa:	6825      	ldr	r5, [r4, #0]
 8007dfc:	f015 0506 	ands.w	r5, r5, #6
 8007e00:	d106      	bne.n	8007e10 <_printf_common+0x48>
 8007e02:	f104 0a19 	add.w	sl, r4, #25
 8007e06:	68e3      	ldr	r3, [r4, #12]
 8007e08:	6832      	ldr	r2, [r6, #0]
 8007e0a:	1a9b      	subs	r3, r3, r2
 8007e0c:	42ab      	cmp	r3, r5
 8007e0e:	dc2b      	bgt.n	8007e68 <_printf_common+0xa0>
 8007e10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007e14:	6822      	ldr	r2, [r4, #0]
 8007e16:	3b00      	subs	r3, #0
 8007e18:	bf18      	it	ne
 8007e1a:	2301      	movne	r3, #1
 8007e1c:	0692      	lsls	r2, r2, #26
 8007e1e:	d430      	bmi.n	8007e82 <_printf_common+0xba>
 8007e20:	4641      	mov	r1, r8
 8007e22:	4638      	mov	r0, r7
 8007e24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007e28:	47c8      	blx	r9
 8007e2a:	3001      	adds	r0, #1
 8007e2c:	d023      	beq.n	8007e76 <_printf_common+0xae>
 8007e2e:	6823      	ldr	r3, [r4, #0]
 8007e30:	6922      	ldr	r2, [r4, #16]
 8007e32:	f003 0306 	and.w	r3, r3, #6
 8007e36:	2b04      	cmp	r3, #4
 8007e38:	bf14      	ite	ne
 8007e3a:	2500      	movne	r5, #0
 8007e3c:	6833      	ldreq	r3, [r6, #0]
 8007e3e:	f04f 0600 	mov.w	r6, #0
 8007e42:	bf08      	it	eq
 8007e44:	68e5      	ldreq	r5, [r4, #12]
 8007e46:	f104 041a 	add.w	r4, r4, #26
 8007e4a:	bf08      	it	eq
 8007e4c:	1aed      	subeq	r5, r5, r3
 8007e4e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007e52:	bf08      	it	eq
 8007e54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	bfc4      	itt	gt
 8007e5c:	1a9b      	subgt	r3, r3, r2
 8007e5e:	18ed      	addgt	r5, r5, r3
 8007e60:	42b5      	cmp	r5, r6
 8007e62:	d11a      	bne.n	8007e9a <_printf_common+0xd2>
 8007e64:	2000      	movs	r0, #0
 8007e66:	e008      	b.n	8007e7a <_printf_common+0xb2>
 8007e68:	2301      	movs	r3, #1
 8007e6a:	4652      	mov	r2, sl
 8007e6c:	4641      	mov	r1, r8
 8007e6e:	4638      	mov	r0, r7
 8007e70:	47c8      	blx	r9
 8007e72:	3001      	adds	r0, #1
 8007e74:	d103      	bne.n	8007e7e <_printf_common+0xb6>
 8007e76:	f04f 30ff 	mov.w	r0, #4294967295
 8007e7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e7e:	3501      	adds	r5, #1
 8007e80:	e7c1      	b.n	8007e06 <_printf_common+0x3e>
 8007e82:	2030      	movs	r0, #48	@ 0x30
 8007e84:	18e1      	adds	r1, r4, r3
 8007e86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007e8a:	1c5a      	adds	r2, r3, #1
 8007e8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007e90:	4422      	add	r2, r4
 8007e92:	3302      	adds	r3, #2
 8007e94:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007e98:	e7c2      	b.n	8007e20 <_printf_common+0x58>
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	4622      	mov	r2, r4
 8007e9e:	4641      	mov	r1, r8
 8007ea0:	4638      	mov	r0, r7
 8007ea2:	47c8      	blx	r9
 8007ea4:	3001      	adds	r0, #1
 8007ea6:	d0e6      	beq.n	8007e76 <_printf_common+0xae>
 8007ea8:	3601      	adds	r6, #1
 8007eaa:	e7d9      	b.n	8007e60 <_printf_common+0x98>

08007eac <_printf_i>:
 8007eac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb0:	7e0f      	ldrb	r7, [r1, #24]
 8007eb2:	4691      	mov	r9, r2
 8007eb4:	2f78      	cmp	r7, #120	@ 0x78
 8007eb6:	4680      	mov	r8, r0
 8007eb8:	460c      	mov	r4, r1
 8007eba:	469a      	mov	sl, r3
 8007ebc:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ebe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ec2:	d807      	bhi.n	8007ed4 <_printf_i+0x28>
 8007ec4:	2f62      	cmp	r7, #98	@ 0x62
 8007ec6:	d80a      	bhi.n	8007ede <_printf_i+0x32>
 8007ec8:	2f00      	cmp	r7, #0
 8007eca:	f000 80d1 	beq.w	8008070 <_printf_i+0x1c4>
 8007ece:	2f58      	cmp	r7, #88	@ 0x58
 8007ed0:	f000 80b8 	beq.w	8008044 <_printf_i+0x198>
 8007ed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ed8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007edc:	e03a      	b.n	8007f54 <_printf_i+0xa8>
 8007ede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007ee2:	2b15      	cmp	r3, #21
 8007ee4:	d8f6      	bhi.n	8007ed4 <_printf_i+0x28>
 8007ee6:	a101      	add	r1, pc, #4	@ (adr r1, 8007eec <_printf_i+0x40>)
 8007ee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007eec:	08007f45 	.word	0x08007f45
 8007ef0:	08007f59 	.word	0x08007f59
 8007ef4:	08007ed5 	.word	0x08007ed5
 8007ef8:	08007ed5 	.word	0x08007ed5
 8007efc:	08007ed5 	.word	0x08007ed5
 8007f00:	08007ed5 	.word	0x08007ed5
 8007f04:	08007f59 	.word	0x08007f59
 8007f08:	08007ed5 	.word	0x08007ed5
 8007f0c:	08007ed5 	.word	0x08007ed5
 8007f10:	08007ed5 	.word	0x08007ed5
 8007f14:	08007ed5 	.word	0x08007ed5
 8007f18:	08008057 	.word	0x08008057
 8007f1c:	08007f83 	.word	0x08007f83
 8007f20:	08008011 	.word	0x08008011
 8007f24:	08007ed5 	.word	0x08007ed5
 8007f28:	08007ed5 	.word	0x08007ed5
 8007f2c:	08008079 	.word	0x08008079
 8007f30:	08007ed5 	.word	0x08007ed5
 8007f34:	08007f83 	.word	0x08007f83
 8007f38:	08007ed5 	.word	0x08007ed5
 8007f3c:	08007ed5 	.word	0x08007ed5
 8007f40:	08008019 	.word	0x08008019
 8007f44:	6833      	ldr	r3, [r6, #0]
 8007f46:	1d1a      	adds	r2, r3, #4
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	6032      	str	r2, [r6, #0]
 8007f4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007f50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007f54:	2301      	movs	r3, #1
 8007f56:	e09c      	b.n	8008092 <_printf_i+0x1e6>
 8007f58:	6833      	ldr	r3, [r6, #0]
 8007f5a:	6820      	ldr	r0, [r4, #0]
 8007f5c:	1d19      	adds	r1, r3, #4
 8007f5e:	6031      	str	r1, [r6, #0]
 8007f60:	0606      	lsls	r6, r0, #24
 8007f62:	d501      	bpl.n	8007f68 <_printf_i+0xbc>
 8007f64:	681d      	ldr	r5, [r3, #0]
 8007f66:	e003      	b.n	8007f70 <_printf_i+0xc4>
 8007f68:	0645      	lsls	r5, r0, #25
 8007f6a:	d5fb      	bpl.n	8007f64 <_printf_i+0xb8>
 8007f6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007f70:	2d00      	cmp	r5, #0
 8007f72:	da03      	bge.n	8007f7c <_printf_i+0xd0>
 8007f74:	232d      	movs	r3, #45	@ 0x2d
 8007f76:	426d      	negs	r5, r5
 8007f78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f7c:	230a      	movs	r3, #10
 8007f7e:	4858      	ldr	r0, [pc, #352]	@ (80080e0 <_printf_i+0x234>)
 8007f80:	e011      	b.n	8007fa6 <_printf_i+0xfa>
 8007f82:	6821      	ldr	r1, [r4, #0]
 8007f84:	6833      	ldr	r3, [r6, #0]
 8007f86:	0608      	lsls	r0, r1, #24
 8007f88:	f853 5b04 	ldr.w	r5, [r3], #4
 8007f8c:	d402      	bmi.n	8007f94 <_printf_i+0xe8>
 8007f8e:	0649      	lsls	r1, r1, #25
 8007f90:	bf48      	it	mi
 8007f92:	b2ad      	uxthmi	r5, r5
 8007f94:	2f6f      	cmp	r7, #111	@ 0x6f
 8007f96:	6033      	str	r3, [r6, #0]
 8007f98:	bf14      	ite	ne
 8007f9a:	230a      	movne	r3, #10
 8007f9c:	2308      	moveq	r3, #8
 8007f9e:	4850      	ldr	r0, [pc, #320]	@ (80080e0 <_printf_i+0x234>)
 8007fa0:	2100      	movs	r1, #0
 8007fa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007fa6:	6866      	ldr	r6, [r4, #4]
 8007fa8:	2e00      	cmp	r6, #0
 8007faa:	60a6      	str	r6, [r4, #8]
 8007fac:	db05      	blt.n	8007fba <_printf_i+0x10e>
 8007fae:	6821      	ldr	r1, [r4, #0]
 8007fb0:	432e      	orrs	r6, r5
 8007fb2:	f021 0104 	bic.w	r1, r1, #4
 8007fb6:	6021      	str	r1, [r4, #0]
 8007fb8:	d04b      	beq.n	8008052 <_printf_i+0x1a6>
 8007fba:	4616      	mov	r6, r2
 8007fbc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007fc0:	fb03 5711 	mls	r7, r3, r1, r5
 8007fc4:	5dc7      	ldrb	r7, [r0, r7]
 8007fc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007fca:	462f      	mov	r7, r5
 8007fcc:	42bb      	cmp	r3, r7
 8007fce:	460d      	mov	r5, r1
 8007fd0:	d9f4      	bls.n	8007fbc <_printf_i+0x110>
 8007fd2:	2b08      	cmp	r3, #8
 8007fd4:	d10b      	bne.n	8007fee <_printf_i+0x142>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	07df      	lsls	r7, r3, #31
 8007fda:	d508      	bpl.n	8007fee <_printf_i+0x142>
 8007fdc:	6923      	ldr	r3, [r4, #16]
 8007fde:	6861      	ldr	r1, [r4, #4]
 8007fe0:	4299      	cmp	r1, r3
 8007fe2:	bfde      	ittt	le
 8007fe4:	2330      	movle	r3, #48	@ 0x30
 8007fe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007fea:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007fee:	1b92      	subs	r2, r2, r6
 8007ff0:	6122      	str	r2, [r4, #16]
 8007ff2:	464b      	mov	r3, r9
 8007ff4:	4621      	mov	r1, r4
 8007ff6:	4640      	mov	r0, r8
 8007ff8:	f8cd a000 	str.w	sl, [sp]
 8007ffc:	aa03      	add	r2, sp, #12
 8007ffe:	f7ff fee3 	bl	8007dc8 <_printf_common>
 8008002:	3001      	adds	r0, #1
 8008004:	d14a      	bne.n	800809c <_printf_i+0x1f0>
 8008006:	f04f 30ff 	mov.w	r0, #4294967295
 800800a:	b004      	add	sp, #16
 800800c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008010:	6823      	ldr	r3, [r4, #0]
 8008012:	f043 0320 	orr.w	r3, r3, #32
 8008016:	6023      	str	r3, [r4, #0]
 8008018:	2778      	movs	r7, #120	@ 0x78
 800801a:	4832      	ldr	r0, [pc, #200]	@ (80080e4 <_printf_i+0x238>)
 800801c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008020:	6823      	ldr	r3, [r4, #0]
 8008022:	6831      	ldr	r1, [r6, #0]
 8008024:	061f      	lsls	r7, r3, #24
 8008026:	f851 5b04 	ldr.w	r5, [r1], #4
 800802a:	d402      	bmi.n	8008032 <_printf_i+0x186>
 800802c:	065f      	lsls	r7, r3, #25
 800802e:	bf48      	it	mi
 8008030:	b2ad      	uxthmi	r5, r5
 8008032:	6031      	str	r1, [r6, #0]
 8008034:	07d9      	lsls	r1, r3, #31
 8008036:	bf44      	itt	mi
 8008038:	f043 0320 	orrmi.w	r3, r3, #32
 800803c:	6023      	strmi	r3, [r4, #0]
 800803e:	b11d      	cbz	r5, 8008048 <_printf_i+0x19c>
 8008040:	2310      	movs	r3, #16
 8008042:	e7ad      	b.n	8007fa0 <_printf_i+0xf4>
 8008044:	4826      	ldr	r0, [pc, #152]	@ (80080e0 <_printf_i+0x234>)
 8008046:	e7e9      	b.n	800801c <_printf_i+0x170>
 8008048:	6823      	ldr	r3, [r4, #0]
 800804a:	f023 0320 	bic.w	r3, r3, #32
 800804e:	6023      	str	r3, [r4, #0]
 8008050:	e7f6      	b.n	8008040 <_printf_i+0x194>
 8008052:	4616      	mov	r6, r2
 8008054:	e7bd      	b.n	8007fd2 <_printf_i+0x126>
 8008056:	6833      	ldr	r3, [r6, #0]
 8008058:	6825      	ldr	r5, [r4, #0]
 800805a:	1d18      	adds	r0, r3, #4
 800805c:	6961      	ldr	r1, [r4, #20]
 800805e:	6030      	str	r0, [r6, #0]
 8008060:	062e      	lsls	r6, r5, #24
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	d501      	bpl.n	800806a <_printf_i+0x1be>
 8008066:	6019      	str	r1, [r3, #0]
 8008068:	e002      	b.n	8008070 <_printf_i+0x1c4>
 800806a:	0668      	lsls	r0, r5, #25
 800806c:	d5fb      	bpl.n	8008066 <_printf_i+0x1ba>
 800806e:	8019      	strh	r1, [r3, #0]
 8008070:	2300      	movs	r3, #0
 8008072:	4616      	mov	r6, r2
 8008074:	6123      	str	r3, [r4, #16]
 8008076:	e7bc      	b.n	8007ff2 <_printf_i+0x146>
 8008078:	6833      	ldr	r3, [r6, #0]
 800807a:	2100      	movs	r1, #0
 800807c:	1d1a      	adds	r2, r3, #4
 800807e:	6032      	str	r2, [r6, #0]
 8008080:	681e      	ldr	r6, [r3, #0]
 8008082:	6862      	ldr	r2, [r4, #4]
 8008084:	4630      	mov	r0, r6
 8008086:	f000 f859 	bl	800813c <memchr>
 800808a:	b108      	cbz	r0, 8008090 <_printf_i+0x1e4>
 800808c:	1b80      	subs	r0, r0, r6
 800808e:	6060      	str	r0, [r4, #4]
 8008090:	6863      	ldr	r3, [r4, #4]
 8008092:	6123      	str	r3, [r4, #16]
 8008094:	2300      	movs	r3, #0
 8008096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800809a:	e7aa      	b.n	8007ff2 <_printf_i+0x146>
 800809c:	4632      	mov	r2, r6
 800809e:	4649      	mov	r1, r9
 80080a0:	4640      	mov	r0, r8
 80080a2:	6923      	ldr	r3, [r4, #16]
 80080a4:	47d0      	blx	sl
 80080a6:	3001      	adds	r0, #1
 80080a8:	d0ad      	beq.n	8008006 <_printf_i+0x15a>
 80080aa:	6823      	ldr	r3, [r4, #0]
 80080ac:	079b      	lsls	r3, r3, #30
 80080ae:	d413      	bmi.n	80080d8 <_printf_i+0x22c>
 80080b0:	68e0      	ldr	r0, [r4, #12]
 80080b2:	9b03      	ldr	r3, [sp, #12]
 80080b4:	4298      	cmp	r0, r3
 80080b6:	bfb8      	it	lt
 80080b8:	4618      	movlt	r0, r3
 80080ba:	e7a6      	b.n	800800a <_printf_i+0x15e>
 80080bc:	2301      	movs	r3, #1
 80080be:	4632      	mov	r2, r6
 80080c0:	4649      	mov	r1, r9
 80080c2:	4640      	mov	r0, r8
 80080c4:	47d0      	blx	sl
 80080c6:	3001      	adds	r0, #1
 80080c8:	d09d      	beq.n	8008006 <_printf_i+0x15a>
 80080ca:	3501      	adds	r5, #1
 80080cc:	68e3      	ldr	r3, [r4, #12]
 80080ce:	9903      	ldr	r1, [sp, #12]
 80080d0:	1a5b      	subs	r3, r3, r1
 80080d2:	42ab      	cmp	r3, r5
 80080d4:	dcf2      	bgt.n	80080bc <_printf_i+0x210>
 80080d6:	e7eb      	b.n	80080b0 <_printf_i+0x204>
 80080d8:	2500      	movs	r5, #0
 80080da:	f104 0619 	add.w	r6, r4, #25
 80080de:	e7f5      	b.n	80080cc <_printf_i+0x220>
 80080e0:	0800825f 	.word	0x0800825f
 80080e4:	08008270 	.word	0x08008270

080080e8 <memmove>:
 80080e8:	4288      	cmp	r0, r1
 80080ea:	b510      	push	{r4, lr}
 80080ec:	eb01 0402 	add.w	r4, r1, r2
 80080f0:	d902      	bls.n	80080f8 <memmove+0x10>
 80080f2:	4284      	cmp	r4, r0
 80080f4:	4623      	mov	r3, r4
 80080f6:	d807      	bhi.n	8008108 <memmove+0x20>
 80080f8:	1e43      	subs	r3, r0, #1
 80080fa:	42a1      	cmp	r1, r4
 80080fc:	d008      	beq.n	8008110 <memmove+0x28>
 80080fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008102:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008106:	e7f8      	b.n	80080fa <memmove+0x12>
 8008108:	4601      	mov	r1, r0
 800810a:	4402      	add	r2, r0
 800810c:	428a      	cmp	r2, r1
 800810e:	d100      	bne.n	8008112 <memmove+0x2a>
 8008110:	bd10      	pop	{r4, pc}
 8008112:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008116:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800811a:	e7f7      	b.n	800810c <memmove+0x24>

0800811c <_sbrk_r>:
 800811c:	b538      	push	{r3, r4, r5, lr}
 800811e:	2300      	movs	r3, #0
 8008120:	4d05      	ldr	r5, [pc, #20]	@ (8008138 <_sbrk_r+0x1c>)
 8008122:	4604      	mov	r4, r0
 8008124:	4608      	mov	r0, r1
 8008126:	602b      	str	r3, [r5, #0]
 8008128:	f7f8 fabe 	bl	80006a8 <_sbrk>
 800812c:	1c43      	adds	r3, r0, #1
 800812e:	d102      	bne.n	8008136 <_sbrk_r+0x1a>
 8008130:	682b      	ldr	r3, [r5, #0]
 8008132:	b103      	cbz	r3, 8008136 <_sbrk_r+0x1a>
 8008134:	6023      	str	r3, [r4, #0]
 8008136:	bd38      	pop	{r3, r4, r5, pc}
 8008138:	20000a28 	.word	0x20000a28

0800813c <memchr>:
 800813c:	4603      	mov	r3, r0
 800813e:	b510      	push	{r4, lr}
 8008140:	b2c9      	uxtb	r1, r1
 8008142:	4402      	add	r2, r0
 8008144:	4293      	cmp	r3, r2
 8008146:	4618      	mov	r0, r3
 8008148:	d101      	bne.n	800814e <memchr+0x12>
 800814a:	2000      	movs	r0, #0
 800814c:	e003      	b.n	8008156 <memchr+0x1a>
 800814e:	7804      	ldrb	r4, [r0, #0]
 8008150:	3301      	adds	r3, #1
 8008152:	428c      	cmp	r4, r1
 8008154:	d1f6      	bne.n	8008144 <memchr+0x8>
 8008156:	bd10      	pop	{r4, pc}

08008158 <_realloc_r>:
 8008158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800815c:	4607      	mov	r7, r0
 800815e:	4614      	mov	r4, r2
 8008160:	460d      	mov	r5, r1
 8008162:	b921      	cbnz	r1, 800816e <_realloc_r+0x16>
 8008164:	4611      	mov	r1, r2
 8008166:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800816a:	f7ff bc49 	b.w	8007a00 <_malloc_r>
 800816e:	b92a      	cbnz	r2, 800817c <_realloc_r+0x24>
 8008170:	f7ff fbdc 	bl	800792c <_free_r>
 8008174:	4625      	mov	r5, r4
 8008176:	4628      	mov	r0, r5
 8008178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800817c:	f000 f81a 	bl	80081b4 <_malloc_usable_size_r>
 8008180:	4284      	cmp	r4, r0
 8008182:	4606      	mov	r6, r0
 8008184:	d802      	bhi.n	800818c <_realloc_r+0x34>
 8008186:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800818a:	d8f4      	bhi.n	8008176 <_realloc_r+0x1e>
 800818c:	4621      	mov	r1, r4
 800818e:	4638      	mov	r0, r7
 8008190:	f7ff fc36 	bl	8007a00 <_malloc_r>
 8008194:	4680      	mov	r8, r0
 8008196:	b908      	cbnz	r0, 800819c <_realloc_r+0x44>
 8008198:	4645      	mov	r5, r8
 800819a:	e7ec      	b.n	8008176 <_realloc_r+0x1e>
 800819c:	42b4      	cmp	r4, r6
 800819e:	4622      	mov	r2, r4
 80081a0:	4629      	mov	r1, r5
 80081a2:	bf28      	it	cs
 80081a4:	4632      	movcs	r2, r6
 80081a6:	f7ff fbb3 	bl	8007910 <memcpy>
 80081aa:	4629      	mov	r1, r5
 80081ac:	4638      	mov	r0, r7
 80081ae:	f7ff fbbd 	bl	800792c <_free_r>
 80081b2:	e7f1      	b.n	8008198 <_realloc_r+0x40>

080081b4 <_malloc_usable_size_r>:
 80081b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80081b8:	1f18      	subs	r0, r3, #4
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	bfbc      	itt	lt
 80081be:	580b      	ldrlt	r3, [r1, r0]
 80081c0:	18c0      	addlt	r0, r0, r3
 80081c2:	4770      	bx	lr

080081c4 <_init>:
 80081c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081c6:	bf00      	nop
 80081c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ca:	bc08      	pop	{r3}
 80081cc:	469e      	mov	lr, r3
 80081ce:	4770      	bx	lr

080081d0 <_fini>:
 80081d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081d2:	bf00      	nop
 80081d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081d6:	bc08      	pop	{r3}
 80081d8:	469e      	mov	lr, r3
 80081da:	4770      	bx	lr
