// Seed: 4197944757
module module_0 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wor id_8,
    input wire id_9,
    output supply0 id_10,
    output tri0 id_11,
    input supply1 id_12,
    output uwire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input supply0 id_17,
    input tri0 id_18,
    input wor id_19,
    input tri id_20,
    input tri0 id_21
    , id_28,
    input tri id_22,
    input supply1 id_23,
    input uwire id_24,
    input tri0 id_25,
    input wor id_26
);
  assign id_14 = 1;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
    , id_17,
    output supply1 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input tri0 id_10
    , id_18,
    output wor id_11,
    output wire id_12,
    input supply0 id_13,
    output logic id_14,
    output tri id_15
);
  wire id_19;
  module_0(
      id_4,
      id_10,
      id_6,
      id_5,
      id_1,
      id_6,
      id_7,
      id_11,
      id_9,
      id_8,
      id_4,
      id_15,
      id_13,
      id_4,
      id_4,
      id_10,
      id_5,
      id_7,
      id_10,
      id_8,
      id_9,
      id_5,
      id_10,
      id_5,
      id_0,
      id_9,
      id_13
  ); id_20(
      .id_0(id_13), .id_1(1), .id_2(id_0), .id_3(id_9), .id_4(1'b0)
  );
  final id_14 <= 1;
endmodule
