
PCF1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d5cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c0  0800d760  0800d760  0001d760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800df20  0800df20  0001df20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800df24  0800df24  0001df24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  0800df28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001770  200001e0  0800e104  000201e0  2**3
                  ALLOC
  7 ._user_heap_stack 00000100  20001950  0800e104  00021950  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   00031b7b  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004a9d  00000000  00000000  00051d87  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00011ea5  00000000  00000000  00056824  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000014c8  00000000  00000000  000686d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000013c0  00000000  00000000  00069b98  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00027ccb  00000000  00000000  0006af58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000139d0  00000000  00000000  00092c23  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000d3e9d  00000000  00000000  000a65f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0017a490  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004dfc  00000000  00000000  0017a50c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d744 	.word	0x0800d744

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800d744 	.word	0x0800d744

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f092 0f00 	teq	r2, #0
 800058a:	bf14      	ite	ne
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	4770      	bxeq	lr
 8000592:	b530      	push	{r4, r5, lr}
 8000594:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000598:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800059c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a0:	e720      	b.n	80003e4 <__adddf3+0x138>
 80005a2:	bf00      	nop

080005a4 <__aeabi_ul2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	e00a      	b.n	80005ca <__aeabi_l2d+0x16>

080005b4 <__aeabi_l2d>:
 80005b4:	ea50 0201 	orrs.w	r2, r0, r1
 80005b8:	bf08      	it	eq
 80005ba:	4770      	bxeq	lr
 80005bc:	b530      	push	{r4, r5, lr}
 80005be:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005c2:	d502      	bpl.n	80005ca <__aeabi_l2d+0x16>
 80005c4:	4240      	negs	r0, r0
 80005c6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ca:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ce:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d6:	f43f aedc 	beq.w	8000392 <__adddf3+0xe6>
 80005da:	f04f 0203 	mov.w	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005f2:	f1c2 0320 	rsb	r3, r2, #32
 80005f6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005fa:	fa20 f002 	lsr.w	r0, r0, r2
 80005fe:	fa01 fe03 	lsl.w	lr, r1, r3
 8000602:	ea40 000e 	orr.w	r0, r0, lr
 8000606:	fa21 f102 	lsr.w	r1, r1, r2
 800060a:	4414      	add	r4, r2
 800060c:	e6c1      	b.n	8000392 <__adddf3+0xe6>
 800060e:	bf00      	nop

08000610 <__aeabi_dmul>:
 8000610:	b570      	push	{r4, r5, r6, lr}
 8000612:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000616:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800061a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061e:	bf1d      	ittte	ne
 8000620:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000624:	ea94 0f0c 	teqne	r4, ip
 8000628:	ea95 0f0c 	teqne	r5, ip
 800062c:	f000 f8de 	bleq	80007ec <__aeabi_dmul+0x1dc>
 8000630:	442c      	add	r4, r5
 8000632:	ea81 0603 	eor.w	r6, r1, r3
 8000636:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800063a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000642:	bf18      	it	ne
 8000644:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800064c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000650:	d038      	beq.n	80006c4 <__aeabi_dmul+0xb4>
 8000652:	fba0 ce02 	umull	ip, lr, r0, r2
 8000656:	f04f 0500 	mov.w	r5, #0
 800065a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000662:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000666:	f04f 0600 	mov.w	r6, #0
 800066a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066e:	f09c 0f00 	teq	ip, #0
 8000672:	bf18      	it	ne
 8000674:	f04e 0e01 	orrne.w	lr, lr, #1
 8000678:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800067c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000680:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000684:	d204      	bcs.n	8000690 <__aeabi_dmul+0x80>
 8000686:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800068a:	416d      	adcs	r5, r5
 800068c:	eb46 0606 	adc.w	r6, r6, r6
 8000690:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000694:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000698:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800069c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a8:	bf88      	it	hi
 80006aa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ae:	d81e      	bhi.n	80006ee <__aeabi_dmul+0xde>
 80006b0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b4:	bf08      	it	eq
 80006b6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ba:	f150 0000 	adcs.w	r0, r0, #0
 80006be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c8:	ea46 0101 	orr.w	r1, r6, r1
 80006cc:	ea40 0002 	orr.w	r0, r0, r2
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d8:	bfc2      	ittt	gt
 80006da:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006de:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	popgt	{r4, r5, r6, pc}
 80006e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e8:	f04f 0e00 	mov.w	lr, #0
 80006ec:	3c01      	subs	r4, #1
 80006ee:	f300 80ab 	bgt.w	8000848 <__aeabi_dmul+0x238>
 80006f2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f6:	bfde      	ittt	le
 80006f8:	2000      	movle	r0, #0
 80006fa:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fe:	bd70      	pople	{r4, r5, r6, pc}
 8000700:	f1c4 0400 	rsb	r4, r4, #0
 8000704:	3c20      	subs	r4, #32
 8000706:	da35      	bge.n	8000774 <__aeabi_dmul+0x164>
 8000708:	340c      	adds	r4, #12
 800070a:	dc1b      	bgt.n	8000744 <__aeabi_dmul+0x134>
 800070c:	f104 0414 	add.w	r4, r4, #20
 8000710:	f1c4 0520 	rsb	r5, r4, #32
 8000714:	fa00 f305 	lsl.w	r3, r0, r5
 8000718:	fa20 f004 	lsr.w	r0, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea40 0002 	orr.w	r0, r0, r2
 8000724:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000728:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800072c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000730:	fa21 f604 	lsr.w	r6, r1, r4
 8000734:	eb42 0106 	adc.w	r1, r2, r6
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 040c 	rsb	r4, r4, #12
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f304 	lsl.w	r3, r0, r4
 8000750:	fa20 f005 	lsr.w	r0, r0, r5
 8000754:	fa01 f204 	lsl.w	r2, r1, r4
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000760:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000764:	f141 0100 	adc.w	r1, r1, #0
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 0520 	rsb	r5, r4, #32
 8000778:	fa00 f205 	lsl.w	r2, r0, r5
 800077c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000780:	fa20 f304 	lsr.w	r3, r0, r4
 8000784:	fa01 f205 	lsl.w	r2, r1, r5
 8000788:	ea43 0302 	orr.w	r3, r3, r2
 800078c:	fa21 f004 	lsr.w	r0, r1, r4
 8000790:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000794:	fa21 f204 	lsr.w	r2, r1, r4
 8000798:	ea20 0002 	bic.w	r0, r0, r2
 800079c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f094 0f00 	teq	r4, #0
 80007b0:	d10f      	bne.n	80007d2 <__aeabi_dmul+0x1c2>
 80007b2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b6:	0040      	lsls	r0, r0, #1
 80007b8:	eb41 0101 	adc.w	r1, r1, r1
 80007bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3c01      	subeq	r4, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1a6>
 80007c6:	ea41 0106 	orr.w	r1, r1, r6
 80007ca:	f095 0f00 	teq	r5, #0
 80007ce:	bf18      	it	ne
 80007d0:	4770      	bxne	lr
 80007d2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d6:	0052      	lsls	r2, r2, #1
 80007d8:	eb43 0303 	adc.w	r3, r3, r3
 80007dc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3d01      	subeq	r5, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1c6>
 80007e6:	ea43 0306 	orr.w	r3, r3, r6
 80007ea:	4770      	bx	lr
 80007ec:	ea94 0f0c 	teq	r4, ip
 80007f0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f4:	bf18      	it	ne
 80007f6:	ea95 0f0c 	teqne	r5, ip
 80007fa:	d00c      	beq.n	8000816 <__aeabi_dmul+0x206>
 80007fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000800:	bf18      	it	ne
 8000802:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000806:	d1d1      	bne.n	80007ac <__aeabi_dmul+0x19c>
 8000808:	ea81 0103 	eor.w	r1, r1, r3
 800080c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800081a:	bf06      	itte	eq
 800081c:	4610      	moveq	r0, r2
 800081e:	4619      	moveq	r1, r3
 8000820:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000824:	d019      	beq.n	800085a <__aeabi_dmul+0x24a>
 8000826:	ea94 0f0c 	teq	r4, ip
 800082a:	d102      	bne.n	8000832 <__aeabi_dmul+0x222>
 800082c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000830:	d113      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000832:	ea95 0f0c 	teq	r5, ip
 8000836:	d105      	bne.n	8000844 <__aeabi_dmul+0x234>
 8000838:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800083c:	bf1c      	itt	ne
 800083e:	4610      	movne	r0, r2
 8000840:	4619      	movne	r1, r3
 8000842:	d10a      	bne.n	800085a <__aeabi_dmul+0x24a>
 8000844:	ea81 0103 	eor.w	r1, r1, r3
 8000848:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800084c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000850:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000854:	f04f 0000 	mov.w	r0, #0
 8000858:	bd70      	pop	{r4, r5, r6, pc}
 800085a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000862:	bd70      	pop	{r4, r5, r6, pc}

08000864 <__aeabi_ddiv>:
 8000864:	b570      	push	{r4, r5, r6, lr}
 8000866:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800086a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000872:	bf1d      	ittte	ne
 8000874:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000878:	ea94 0f0c 	teqne	r4, ip
 800087c:	ea95 0f0c 	teqne	r5, ip
 8000880:	f000 f8a7 	bleq	80009d2 <__aeabi_ddiv+0x16e>
 8000884:	eba4 0405 	sub.w	r4, r4, r5
 8000888:	ea81 0e03 	eor.w	lr, r1, r3
 800088c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000890:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000894:	f000 8088 	beq.w	80009a8 <__aeabi_ddiv+0x144>
 8000898:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800089c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008ac:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008bc:	429d      	cmp	r5, r3
 80008be:	bf08      	it	eq
 80008c0:	4296      	cmpeq	r6, r2
 80008c2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ca:	d202      	bcs.n	80008d2 <__aeabi_ddiv+0x6e>
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	1ab6      	subs	r6, r6, r2
 80008d4:	eb65 0503 	sbc.w	r5, r5, r3
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008e2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000940:	ea55 0e06 	orrs.w	lr, r5, r6
 8000944:	d018      	beq.n	8000978 <__aeabi_ddiv+0x114>
 8000946:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800094a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000952:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000956:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800095a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000962:	d1c0      	bne.n	80008e6 <__aeabi_ddiv+0x82>
 8000964:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000968:	d10b      	bne.n	8000982 <__aeabi_ddiv+0x11e>
 800096a:	ea41 0100 	orr.w	r1, r1, r0
 800096e:	f04f 0000 	mov.w	r0, #0
 8000972:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000976:	e7b6      	b.n	80008e6 <__aeabi_ddiv+0x82>
 8000978:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800097c:	bf04      	itt	eq
 800097e:	4301      	orreq	r1, r0
 8000980:	2000      	moveq	r0, #0
 8000982:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000986:	bf88      	it	hi
 8000988:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800098c:	f63f aeaf 	bhi.w	80006ee <__aeabi_dmul+0xde>
 8000990:	ebb5 0c03 	subs.w	ip, r5, r3
 8000994:	bf04      	itt	eq
 8000996:	ebb6 0c02 	subseq.w	ip, r6, r2
 800099a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099e:	f150 0000 	adcs.w	r0, r0, #0
 80009a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	pop	{r4, r5, r6, pc}
 80009a8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009ac:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b4:	bfc2      	ittt	gt
 80009b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009be:	bd70      	popgt	{r4, r5, r6, pc}
 80009c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c4:	f04f 0e00 	mov.w	lr, #0
 80009c8:	3c01      	subs	r4, #1
 80009ca:	e690      	b.n	80006ee <__aeabi_dmul+0xde>
 80009cc:	ea45 0e06 	orr.w	lr, r5, r6
 80009d0:	e68d      	b.n	80006ee <__aeabi_dmul+0xde>
 80009d2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d6:	ea94 0f0c 	teq	r4, ip
 80009da:	bf08      	it	eq
 80009dc:	ea95 0f0c 	teqeq	r5, ip
 80009e0:	f43f af3b 	beq.w	800085a <__aeabi_dmul+0x24a>
 80009e4:	ea94 0f0c 	teq	r4, ip
 80009e8:	d10a      	bne.n	8000a00 <__aeabi_ddiv+0x19c>
 80009ea:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ee:	f47f af34 	bne.w	800085a <__aeabi_dmul+0x24a>
 80009f2:	ea95 0f0c 	teq	r5, ip
 80009f6:	f47f af25 	bne.w	8000844 <__aeabi_dmul+0x234>
 80009fa:	4610      	mov	r0, r2
 80009fc:	4619      	mov	r1, r3
 80009fe:	e72c      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a00:	ea95 0f0c 	teq	r5, ip
 8000a04:	d106      	bne.n	8000a14 <__aeabi_ddiv+0x1b0>
 8000a06:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a0a:	f43f aefd 	beq.w	8000808 <__aeabi_dmul+0x1f8>
 8000a0e:	4610      	mov	r0, r2
 8000a10:	4619      	mov	r1, r3
 8000a12:	e722      	b.n	800085a <__aeabi_dmul+0x24a>
 8000a14:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a18:	bf18      	it	ne
 8000a1a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1e:	f47f aec5 	bne.w	80007ac <__aeabi_dmul+0x19c>
 8000a22:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a26:	f47f af0d 	bne.w	8000844 <__aeabi_dmul+0x234>
 8000a2a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2e:	f47f aeeb 	bne.w	8000808 <__aeabi_dmul+0x1f8>
 8000a32:	e712      	b.n	800085a <__aeabi_dmul+0x24a>

08000a34 <__gedf2>:
 8000a34:	f04f 3cff 	mov.w	ip, #4294967295
 8000a38:	e006      	b.n	8000a48 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__ledf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	e002      	b.n	8000a48 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__cmpdf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a58:	bf18      	it	ne
 8000a5a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5e:	d01b      	beq.n	8000a98 <__cmpdf2+0x54>
 8000a60:	b001      	add	sp, #4
 8000a62:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a66:	bf0c      	ite	eq
 8000a68:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a6c:	ea91 0f03 	teqne	r1, r3
 8000a70:	bf02      	ittt	eq
 8000a72:	ea90 0f02 	teqeq	r0, r2
 8000a76:	2000      	moveq	r0, #0
 8000a78:	4770      	bxeq	lr
 8000a7a:	f110 0f00 	cmn.w	r0, #0
 8000a7e:	ea91 0f03 	teq	r1, r3
 8000a82:	bf58      	it	pl
 8000a84:	4299      	cmppl	r1, r3
 8000a86:	bf08      	it	eq
 8000a88:	4290      	cmpeq	r0, r2
 8000a8a:	bf2c      	ite	cs
 8000a8c:	17d8      	asrcs	r0, r3, #31
 8000a8e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a92:	f040 0001 	orr.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d102      	bne.n	8000aa8 <__cmpdf2+0x64>
 8000aa2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa6:	d107      	bne.n	8000ab8 <__cmpdf2+0x74>
 8000aa8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	d1d6      	bne.n	8000a60 <__cmpdf2+0x1c>
 8000ab2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab6:	d0d3      	beq.n	8000a60 <__cmpdf2+0x1c>
 8000ab8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdrcmple>:
 8000ac0:	4684      	mov	ip, r0
 8000ac2:	4610      	mov	r0, r2
 8000ac4:	4662      	mov	r2, ip
 8000ac6:	468c      	mov	ip, r1
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4663      	mov	r3, ip
 8000acc:	e000      	b.n	8000ad0 <__aeabi_cdcmpeq>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_cdcmpeq>:
 8000ad0:	b501      	push	{r0, lr}
 8000ad2:	f7ff ffb7 	bl	8000a44 <__cmpdf2>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	bf48      	it	mi
 8000ada:	f110 0f00 	cmnmi.w	r0, #0
 8000ade:	bd01      	pop	{r0, pc}

08000ae0 <__aeabi_dcmpeq>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff fff4 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000ae8:	bf0c      	ite	eq
 8000aea:	2001      	moveq	r0, #1
 8000aec:	2000      	movne	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmplt>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffea 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000afc:	bf34      	ite	cc
 8000afe:	2001      	movcc	r0, #1
 8000b00:	2000      	movcs	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmple>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffe0 	bl	8000ad0 <__aeabi_cdcmpeq>
 8000b10:	bf94      	ite	ls
 8000b12:	2001      	movls	r0, #1
 8000b14:	2000      	movhi	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpge>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffce 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b24:	bf94      	ite	ls
 8000b26:	2001      	movls	r0, #1
 8000b28:	2000      	movhi	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmpgt>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffc4 	bl	8000ac0 <__aeabi_cdrcmple>
 8000b38:	bf34      	ite	cc
 8000b3a:	2001      	movcc	r0, #1
 8000b3c:	2000      	movcs	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpun>:
 8000b44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x10>
 8000b4e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b52:	d10a      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b54:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	d102      	bne.n	8000b64 <__aeabi_dcmpun+0x20>
 8000b5e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b62:	d102      	bne.n	8000b6a <__aeabi_dcmpun+0x26>
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	f04f 0001 	mov.w	r0, #1
 8000b6e:	4770      	bx	lr

08000b70 <__aeabi_d2iz>:
 8000b70:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d215      	bcs.n	8000ba6 <__aeabi_d2iz+0x36>
 8000b7a:	d511      	bpl.n	8000ba0 <__aeabi_d2iz+0x30>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d912      	bls.n	8000bac <__aeabi_d2iz+0x3c>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b96:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d105      	bne.n	8000bb8 <__aeabi_d2iz+0x48>
 8000bac:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	bf08      	it	eq
 8000bb2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_d2uiz>:
 8000bc0:	004a      	lsls	r2, r1, #1
 8000bc2:	d211      	bcs.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d211      	bcs.n	8000bee <__aeabi_d2uiz+0x2e>
 8000bca:	d50d      	bpl.n	8000be8 <__aeabi_d2uiz+0x28>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d40e      	bmi.n	8000bf4 <__aeabi_d2uiz+0x34>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	fa23 f002 	lsr.w	r0, r3, r2
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d102      	bne.n	8000bfa <__aeabi_d2uiz+0x3a>
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	4770      	bx	lr
 8000bfa:	f04f 0000 	mov.w	r0, #0
 8000bfe:	4770      	bx	lr

08000c00 <__aeabi_d2f>:
 8000c00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c08:	bf24      	itt	cs
 8000c0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c12:	d90d      	bls.n	8000c30 <__aeabi_d2f+0x30>
 8000c14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c28:	bf08      	it	eq
 8000c2a:	f020 0001 	biceq.w	r0, r0, #1
 8000c2e:	4770      	bx	lr
 8000c30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c34:	d121      	bne.n	8000c7a <__aeabi_d2f+0x7a>
 8000c36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c3a:	bfbc      	itt	lt
 8000c3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c40:	4770      	bxlt	lr
 8000c42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c4a:	f1c2 0218 	rsb	r2, r2, #24
 8000c4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c56:	fa20 f002 	lsr.w	r0, r0, r2
 8000c5a:	bf18      	it	ne
 8000c5c:	f040 0001 	orrne.w	r0, r0, #1
 8000c60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c6c:	ea40 000c 	orr.w	r0, r0, ip
 8000c70:	fa23 f302 	lsr.w	r3, r3, r2
 8000c74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c78:	e7cc      	b.n	8000c14 <__aeabi_d2f+0x14>
 8000c7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7e:	d107      	bne.n	8000c90 <__aeabi_d2f+0x90>
 8000c80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c84:	bf1e      	ittt	ne
 8000c86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8e:	4770      	bxne	lr
 8000c90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop

08000ca0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca0:	b510      	push	{r4, lr}
 8000ca2:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000);
 8000ca4:	4b07      	ldr	r3, [pc, #28]	; (8000cc4 <HAL_InitTick+0x24>)
 8000ca6:	6818      	ldr	r0, [r3, #0]
 8000ca8:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <HAL_InitTick+0x28>)
 8000caa:	fba3 3000 	umull	r3, r0, r3, r0
 8000cae:	0980      	lsrs	r0, r0, #6
 8000cb0:	f000 ff18 	bl	8001ae4 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	4621      	mov	r1, r4
 8000cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000cbc:	f000 fed4 	bl	8001a68 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000cc0:	2000      	movs	r0, #0
 8000cc2:	bd10      	pop	{r4, pc}
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	10624dd3 	.word	0x10624dd3

08000ccc <HAL_Init>:
{
 8000ccc:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cce:	4a07      	ldr	r2, [pc, #28]	; (8000cec <HAL_Init+0x20>)
 8000cd0:	6813      	ldr	r3, [r2, #0]
 8000cd2:	f043 0310 	orr.w	r3, r3, #16
 8000cd6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd8:	2003      	movs	r0, #3
 8000cda:	f000 feb3 	bl	8001a44 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cde:	200f      	movs	r0, #15
 8000ce0:	f7ff ffde 	bl	8000ca0 <HAL_InitTick>
  HAL_MspInit();
 8000ce4:	f001 fe3e 	bl	8002964 <HAL_MspInit>
}
 8000ce8:	2000      	movs	r0, #0
 8000cea:	bd08      	pop	{r3, pc}
 8000cec:	40022000 	.word	0x40022000

08000cf0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000cf0:	4a02      	ldr	r2, [pc, #8]	; (8000cfc <HAL_IncTick+0xc>)
 8000cf2:	6813      	ldr	r3, [r2, #0]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	6013      	str	r3, [r2, #0]
 8000cf8:	4770      	bx	lr
 8000cfa:	bf00      	nop
 8000cfc:	20000260 	.word	0x20000260

08000d00 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000d00:	4b01      	ldr	r3, [pc, #4]	; (8000d08 <HAL_GetTick+0x8>)
 8000d02:	6818      	ldr	r0, [r3, #0]
}
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	20000260 	.word	0x20000260

08000d0c <ADC_ConversionStop_Disable>:
  * @brief  Stop ADC conversion and disable the selected ADC
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000d0c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled:                             */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000d0e:	6803      	ldr	r3, [r0, #0]
 8000d10:	689a      	ldr	r2, [r3, #8]
 8000d12:	f012 0f01 	tst.w	r2, #1
 8000d16:	d101      	bne.n	8000d1c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000d18:	2000      	movs	r0, #0
}
 8000d1a:	bd38      	pop	{r3, r4, r5, pc}
 8000d1c:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8000d1e:	689a      	ldr	r2, [r3, #8]
 8000d20:	f022 0201 	bic.w	r2, r2, #1
 8000d24:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8000d26:	f7ff ffeb 	bl	8000d00 <HAL_GetTick>
 8000d2a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000d2c:	6823      	ldr	r3, [r4, #0]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	f013 0f01 	tst.w	r3, #1
 8000d34:	d00e      	beq.n	8000d54 <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d36:	f7ff ffe3 	bl	8000d00 <HAL_GetTick>
 8000d3a:	1b40      	subs	r0, r0, r5
 8000d3c:	2802      	cmp	r0, #2
 8000d3e:	d9f5      	bls.n	8000d2c <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d40:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000d42:	f043 0310 	orr.w	r3, r3, #16
 8000d46:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d48:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d4a:	f043 0301 	orr.w	r3, r3, #1
 8000d4e:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 8000d50:	2001      	movs	r0, #1
 8000d52:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8000d54:	2000      	movs	r0, #0
 8000d56:	bd38      	pop	{r3, r4, r5, pc}

08000d58 <ADC_Enable>:
{
 8000d58:	b530      	push	{r4, r5, lr}
 8000d5a:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000d60:	6803      	ldr	r3, [r0, #0]
 8000d62:	689a      	ldr	r2, [r3, #8]
 8000d64:	f012 0f01 	tst.w	r2, #1
 8000d68:	d12e      	bne.n	8000dc8 <ADC_Enable+0x70>
    __HAL_ADC_ENABLE(hadc);
 8000d6a:	689a      	ldr	r2, [r3, #8]
 8000d6c:	f042 0201 	orr.w	r2, r2, #1
 8000d70:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000d72:	4b17      	ldr	r3, [pc, #92]	; (8000dd0 <ADC_Enable+0x78>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a17      	ldr	r2, [pc, #92]	; (8000dd4 <ADC_Enable+0x7c>)
 8000d78:	fba2 2303 	umull	r2, r3, r2, r3
 8000d7c:	0c9b      	lsrs	r3, r3, #18
 8000d7e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8000d80:	e002      	b.n	8000d88 <ADC_Enable+0x30>
      wait_loop_index--;
 8000d82:	9b01      	ldr	r3, [sp, #4]
 8000d84:	3b01      	subs	r3, #1
 8000d86:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0)
 8000d88:	9b01      	ldr	r3, [sp, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d1f9      	bne.n	8000d82 <ADC_Enable+0x2a>
 8000d8e:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8000d90:	f7ff ffb6 	bl	8000d00 <HAL_GetTick>
 8000d94:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000d96:	6823      	ldr	r3, [r4, #0]
 8000d98:	689b      	ldr	r3, [r3, #8]
 8000d9a:	f013 0f01 	tst.w	r3, #1
 8000d9e:	d111      	bne.n	8000dc4 <ADC_Enable+0x6c>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000da0:	f7ff ffae 	bl	8000d00 <HAL_GetTick>
 8000da4:	1b40      	subs	r0, r0, r5
 8000da6:	2802      	cmp	r0, #2
 8000da8:	d9f5      	bls.n	8000d96 <ADC_Enable+0x3e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000daa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dac:	f043 0310 	orr.w	r3, r3, #16
 8000db0:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000db2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000db4:	f043 0301 	orr.w	r3, r3, #1
 8000db8:	62e3      	str	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8000dc0:	2001      	movs	r0, #1
 8000dc2:	e002      	b.n	8000dca <ADC_Enable+0x72>
  return HAL_OK;
 8000dc4:	2000      	movs	r0, #0
 8000dc6:	e000      	b.n	8000dca <ADC_Enable+0x72>
 8000dc8:	2000      	movs	r0, #0
}
 8000dca:	b003      	add	sp, #12
 8000dcc:	bd30      	pop	{r4, r5, pc}
 8000dce:	bf00      	nop
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	431bde83 	.word	0x431bde83

08000dd8 <HAL_ADC_Init>:
  if(hadc == NULL)
 8000dd8:	2800      	cmp	r0, #0
 8000dda:	d07f      	beq.n	8000edc <HAL_ADC_Init+0x104>
{
 8000ddc:	b538      	push	{r3, r4, r5, lr}
 8000dde:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000de0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d04a      	beq.n	8000e7c <HAL_ADC_Init+0xa4>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000de6:	4620      	mov	r0, r4
 8000de8:	f7ff ff90 	bl	8000d0c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000dec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000dee:	f013 0310 	ands.w	r3, r3, #16
 8000df2:	d16d      	bne.n	8000ed0 <HAL_ADC_Init+0xf8>
 8000df4:	2800      	cmp	r0, #0
 8000df6:	d16b      	bne.n	8000ed0 <HAL_ADC_Init+0xf8>
    ADC_STATE_CLR_SET(hadc->State,
 8000df8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000dfa:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8000dfe:	f022 0202 	bic.w	r2, r2, #2
 8000e02:	f042 0202 	orr.w	r2, r2, #2
 8000e06:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8000e08:	6862      	ldr	r2, [r4, #4]
                hadc->Init.ExternalTrigConv                      |
 8000e0a:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                             |
 8000e0c:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode) );
 8000e0e:	68e5      	ldr	r5, [r4, #12]
                hadc->Init.ExternalTrigConv                      |
 8000e10:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e14:	68a1      	ldr	r1, [r4, #8]
 8000e16:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000e1a:	d038      	beq.n	8000e8e <HAL_ADC_Init+0xb6>
 8000e1c:	2901      	cmp	r1, #1
 8000e1e:	d033      	beq.n	8000e88 <HAL_ADC_Init+0xb0>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000e20:	6961      	ldr	r1, [r4, #20]
 8000e22:	2901      	cmp	r1, #1
 8000e24:	d036      	beq.n	8000e94 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8000e26:	6825      	ldr	r5, [r4, #0]
 8000e28:	6869      	ldr	r1, [r5, #4]
 8000e2a:	f421 4169 	bic.w	r1, r1, #59648	; 0xe900
 8000e2e:	430b      	orrs	r3, r1
 8000e30:	606b      	str	r3, [r5, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8000e32:	6821      	ldr	r1, [r4, #0]
 8000e34:	688d      	ldr	r5, [r1, #8]
 8000e36:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <HAL_ADC_Init+0x108>)
 8000e38:	402b      	ands	r3, r5
 8000e3a:	4313      	orrs	r3, r2
 8000e3c:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000e3e:	68a3      	ldr	r3, [r4, #8]
 8000e40:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000e44:	d037      	beq.n	8000eb6 <HAL_ADC_Init+0xde>
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d035      	beq.n	8000eb6 <HAL_ADC_Init+0xde>
  uint32_t tmp_sqr1 = 0;
 8000e4a:	2300      	movs	r3, #0
    MODIFY_REG(hadc->Instance->SQR1,
 8000e4c:	6825      	ldr	r5, [r4, #0]
 8000e4e:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 8000e50:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 8000e54:	430b      	orrs	r3, r1
 8000e56:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	6899      	ldr	r1, [r3, #8]
 8000e5c:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <HAL_ADC_Init+0x10c>)
 8000e5e:	400b      	ands	r3, r1
 8000e60:	429a      	cmp	r2, r3
 8000e62:	d02c      	beq.n	8000ebe <HAL_ADC_Init+0xe6>
      ADC_STATE_CLR_SET(hadc->State,
 8000e64:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e66:	f023 0312 	bic.w	r3, r3, #18
 8000e6a:	f043 0310 	orr.w	r3, r3, #16
 8000e6e:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e70:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e72:	f043 0301 	orr.w	r3, r3, #1
 8000e76:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
 8000e7a:	bd38      	pop	{r3, r4, r5, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8000e7c:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8000e7e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 8000e82:	f008 f957 	bl	8009134 <HAL_ADC_MspInit>
 8000e86:	e7ae      	b.n	8000de6 <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000e88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e8c:	e7c8      	b.n	8000e20 <HAL_ADC_Init+0x48>
 8000e8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e92:	e7c5      	b.n	8000e20 <HAL_ADC_Init+0x48>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000e94:	b935      	cbnz	r5, 8000ea4 <HAL_ADC_Init+0xcc>
                  ADC_CR1_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion) );
 8000e96:	69a1      	ldr	r1, [r4, #24]
 8000e98:	3901      	subs	r1, #1
      tmp_cr1 |= (ADC_CR1_DISCEN                                           |
 8000e9a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
 8000e9e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ea2:	e7c0      	b.n	8000e26 <HAL_ADC_Init+0x4e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ea4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000ea6:	f041 0120 	orr.w	r1, r1, #32
 8000eaa:	62a1      	str	r1, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eac:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000eae:	f041 0101 	orr.w	r1, r1, #1
 8000eb2:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000eb4:	e7b7      	b.n	8000e26 <HAL_ADC_Init+0x4e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000eb6:	6923      	ldr	r3, [r4, #16]
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	051b      	lsls	r3, r3, #20
 8000ebc:	e7c6      	b.n	8000e4c <HAL_ADC_Init+0x74>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8000ec2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ec4:	f023 0303 	bic.w	r3, r3, #3
 8000ec8:	f043 0301 	orr.w	r3, r3, #1
 8000ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8000ece:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000ed2:	f043 0310 	orr.w	r3, r3, #16
 8000ed6:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8000ed8:	2001      	movs	r0, #1
 8000eda:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000edc:	2001      	movs	r0, #1
 8000ede:	4770      	bx	lr
 8000ee0:	ffe1f7fd 	.word	0xffe1f7fd
 8000ee4:	ff1f0efe 	.word	0xff1f0efe

08000ee8 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000ee8:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d102      	bne.n	8000ef6 <HAL_ADC_Start+0xe>
 8000ef0:	2302      	movs	r3, #2
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	4770      	bx	lr
{
 8000ef6:	b510      	push	{r4, lr}
 8000ef8:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000efa:	2301      	movs	r3, #1
 8000efc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000f00:	f7ff ff2a 	bl	8000d58 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000f04:	4603      	mov	r3, r0
 8000f06:	bb58      	cbnz	r0, 8000f60 <HAL_ADC_Start+0x78>
    ADC_STATE_CLR_SET(hadc->State,
 8000f08:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f0a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f0e:	f022 0201 	bic.w	r2, r2, #1
 8000f12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f16:	62a2      	str	r2, [r4, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f18:	6822      	ldr	r2, [r4, #0]
 8000f1a:	6851      	ldr	r1, [r2, #4]
 8000f1c:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8000f20:	d005      	beq.n	8000f2e <HAL_ADC_Start+0x46>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f22:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f24:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8000f28:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8000f2c:	62a1      	str	r1, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f2e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f30:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 8000f34:	d016      	beq.n	8000f64 <HAL_ADC_Start+0x7c>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000f38:	f021 0106 	bic.w	r1, r1, #6
 8000f3c:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000f3e:	2100      	movs	r1, #0
 8000f40:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000f44:	f06f 0102 	mvn.w	r1, #2
 8000f48:	6011      	str	r1, [r2, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8000f4a:	6821      	ldr	r1, [r4, #0]
 8000f4c:	688a      	ldr	r2, [r1, #8]
 8000f4e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000f52:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000f56:	d008      	beq.n	8000f6a <HAL_ADC_Start+0x82>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000f58:	688a      	ldr	r2, [r1, #8]
 8000f5a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000f5e:	608a      	str	r2, [r1, #8]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	bd10      	pop	{r4, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 8000f64:	2100      	movs	r1, #0
 8000f66:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000f68:	e7e9      	b.n	8000f3e <HAL_ADC_Start+0x56>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000f6a:	688a      	ldr	r2, [r1, #8]
 8000f6c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000f70:	608a      	str	r2, [r1, #8]
 8000f72:	e7f5      	b.n	8000f60 <HAL_ADC_Start+0x78>

08000f74 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000f74:	6803      	ldr	r3, [r0, #0]
 8000f76:	689b      	ldr	r3, [r3, #8]
 8000f78:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000f7c:	d008      	beq.n	8000f90 <HAL_ADC_PollForConversion+0x1c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f7e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f80:	f043 0320 	orr.w	r3, r3, #32
 8000f84:	6283      	str	r3, [r0, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8000f86:	2300      	movs	r3, #0
 8000f88:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	4770      	bx	lr
{
 8000f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f94:	460c      	mov	r4, r1
 8000f96:	4606      	mov	r6, r0
  tickstart = HAL_GetTick();
 8000f98:	f7ff feb2 	bl	8000d00 <HAL_GetTick>
 8000f9c:	4680      	mov	r8, r0
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000f9e:	6833      	ldr	r3, [r6, #0]
 8000fa0:	685a      	ldr	r2, [r3, #4]
 8000fa2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000fa6:	d103      	bne.n	8000fb0 <HAL_ADC_PollForConversion+0x3c>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000fa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000faa:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 8000fae:	d01d      	beq.n	8000fec <HAL_ADC_PollForConversion+0x78>
    Conversion_Timeout_CPU_cycles_max = ADC_CLOCK_PRESCALER_RANGE() ;
 8000fb0:	4a50      	ldr	r2, [pc, #320]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8000fb2:	6852      	ldr	r2, [r2, #4]
 8000fb4:	f412 4f40 	tst.w	r2, #49152	; 0xc000
 8000fb8:	d131      	bne.n	800101e <HAL_ADC_PollForConversion+0xaa>
 8000fba:	4a4e      	ldr	r2, [pc, #312]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8000fbc:	6852      	ldr	r2, [r2, #4]
 8000fbe:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 8000fc2:	d133      	bne.n	800102c <HAL_ADC_PollForConversion+0xb8>
 8000fc4:	2002      	movs	r0, #2
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8000fc6:	6919      	ldr	r1, [r3, #16]
 8000fc8:	4a4b      	ldr	r2, [pc, #300]	; (80010f8 <HAL_ADC_PollForConversion+0x184>)
 8000fca:	4211      	tst	r1, r2
 8000fcc:	d132      	bne.n	8001034 <HAL_ADC_PollForConversion+0xc0>
 8000fce:	68d9      	ldr	r1, [r3, #12]
 8000fd0:	f102 425c 	add.w	r2, r2, #3690987520	; 0xdc000000
 8000fd4:	4211      	tst	r1, r2
 8000fd6:	d12d      	bne.n	8001034 <HAL_ADC_PollForConversion+0xc0>
 8000fd8:	6919      	ldr	r1, [r3, #16]
 8000fda:	4a48      	ldr	r2, [pc, #288]	; (80010fc <HAL_ADC_PollForConversion+0x188>)
 8000fdc:	4211      	tst	r1, r2
 8000fde:	d13c      	bne.n	800105a <HAL_ADC_PollForConversion+0xe6>
 8000fe0:	68da      	ldr	r2, [r3, #12]
 8000fe2:	4b47      	ldr	r3, [pc, #284]	; (8001100 <HAL_ADC_PollForConversion+0x18c>)
 8000fe4:	421a      	tst	r2, r3
 8000fe6:	d03a      	beq.n	800105e <HAL_ADC_PollForConversion+0xea>
 8000fe8:	2729      	movs	r7, #41	; 0x29
 8000fea:	e03d      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000fec:	6833      	ldr	r3, [r6, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f013 0f02 	tst.w	r3, #2
 8000ff4:	d155      	bne.n	80010a2 <HAL_ADC_PollForConversion+0x12e>
      if(Timeout != HAL_MAX_DELAY)
 8000ff6:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000ffa:	d0f7      	beq.n	8000fec <HAL_ADC_PollForConversion+0x78>
        if((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ffc:	b12c      	cbz	r4, 800100a <HAL_ADC_PollForConversion+0x96>
 8000ffe:	f7ff fe7f 	bl	8000d00 <HAL_GetTick>
 8001002:	eba0 0008 	sub.w	r0, r0, r8
 8001006:	4284      	cmp	r4, r0
 8001008:	d2f0      	bcs.n	8000fec <HAL_ADC_PollForConversion+0x78>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800100a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 800100c:	f043 0304 	orr.w	r3, r3, #4
 8001010:	62b3      	str	r3, [r6, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001012:	2300      	movs	r3, #0
 8001014:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
          return HAL_TIMEOUT;
 8001018:	2003      	movs	r0, #3
 800101a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    Conversion_Timeout_CPU_cycles_max = ADC_CLOCK_PRESCALER_RANGE() ;
 800101e:	4a35      	ldr	r2, [pc, #212]	; (80010f4 <HAL_ADC_PollForConversion+0x180>)
 8001020:	6852      	ldr	r2, [r2, #4]
 8001022:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 8001026:	d103      	bne.n	8001030 <HAL_ADC_PollForConversion+0xbc>
 8001028:	2020      	movs	r0, #32
 800102a:	e7cc      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
 800102c:	2020      	movs	r0, #32
 800102e:	e7ca      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
 8001030:	2080      	movs	r0, #128	; 0x80
 8001032:	e7c8      	b.n	8000fc6 <HAL_ADC_PollForConversion+0x52>
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8001034:	6919      	ldr	r1, [r3, #16]
 8001036:	4a31      	ldr	r2, [pc, #196]	; (80010fc <HAL_ADC_PollForConversion+0x188>)
 8001038:	4211      	tst	r1, r2
 800103a:	d104      	bne.n	8001046 <HAL_ADC_PollForConversion+0xd2>
 800103c:	68d9      	ldr	r1, [r3, #12]
 800103e:	f102 426e 	add.w	r2, r2, #3992977408	; 0xee000000
 8001042:	4211      	tst	r1, r2
 8001044:	d00d      	beq.n	8001062 <HAL_ADC_PollForConversion+0xee>
 8001046:	6919      	ldr	r1, [r3, #16]
 8001048:	4a2e      	ldr	r2, [pc, #184]	; (8001104 <HAL_ADC_PollForConversion+0x190>)
 800104a:	400a      	ands	r2, r1
 800104c:	b95a      	cbnz	r2, 8001066 <HAL_ADC_PollForConversion+0xf2>
 800104e:	68da      	ldr	r2, [r3, #12]
 8001050:	4b2c      	ldr	r3, [pc, #176]	; (8001104 <HAL_ADC_PollForConversion+0x190>)
 8001052:	4013      	ands	r3, r2
 8001054:	b163      	cbz	r3, 8001070 <HAL_ADC_PollForConversion+0xfc>
 8001056:	27fc      	movs	r7, #252	; 0xfc
 8001058:	e006      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 800105a:	2729      	movs	r7, #41	; 0x29
 800105c:	e004      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 800105e:	2714      	movs	r7, #20
 8001060:	e002      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 8001062:	2754      	movs	r7, #84	; 0x54
 8001064:	e000      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
 8001066:	27fc      	movs	r7, #252	; 0xfc
 8001068:	fb07 f700 	mul.w	r7, r7, r0
  uint32_t Conversion_Timeout_CPU_cycles = 0;
 800106c:	2500      	movs	r5, #0
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800106e:	e002      	b.n	8001076 <HAL_ADC_PollForConversion+0x102>
    Conversion_Timeout_CPU_cycles_max *= ADC_CONVCYCLES_MAX_RANGE(hadc);
 8001070:	2754      	movs	r7, #84	; 0x54
 8001072:	e7f9      	b.n	8001068 <HAL_ADC_PollForConversion+0xf4>
      Conversion_Timeout_CPU_cycles ++;
 8001074:	3501      	adds	r5, #1
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001076:	42bd      	cmp	r5, r7
 8001078:	d213      	bcs.n	80010a2 <HAL_ADC_PollForConversion+0x12e>
      if(Timeout != HAL_MAX_DELAY)
 800107a:	f1b4 3fff 	cmp.w	r4, #4294967295
 800107e:	d0f9      	beq.n	8001074 <HAL_ADC_PollForConversion+0x100>
        if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001080:	b12c      	cbz	r4, 800108e <HAL_ADC_PollForConversion+0x11a>
 8001082:	f7ff fe3d 	bl	8000d00 <HAL_GetTick>
 8001086:	eba0 0008 	sub.w	r0, r0, r8
 800108a:	4284      	cmp	r4, r0
 800108c:	d2f2      	bcs.n	8001074 <HAL_ADC_PollForConversion+0x100>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800108e:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8001090:	f043 0304 	orr.w	r3, r3, #4
 8001094:	62b3      	str	r3, [r6, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8001096:	2300      	movs	r3, #0
 8001098:	f886 3024 	strb.w	r3, [r6, #36]	; 0x24
          return HAL_TIMEOUT;
 800109c:	2003      	movs	r0, #3
 800109e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010a2:	6833      	ldr	r3, [r6, #0]
 80010a4:	f06f 0212 	mvn.w	r2, #18
 80010a8:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010aa:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010b0:	62b3      	str	r3, [r6, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010b2:	6833      	ldr	r3, [r6, #0]
 80010b4:	689b      	ldr	r3, [r3, #8]
 80010b6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80010ba:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80010be:	d002      	beq.n	80010c6 <HAL_ADC_PollForConversion+0x152>
  return HAL_OK;
 80010c0:	2000      	movs	r0, #0
 80010c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80010c6:	68f3      	ldr	r3, [r6, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80010c8:	b973      	cbnz	r3, 80010e8 <HAL_ADC_PollForConversion+0x174>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80010ca:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010d0:	62b3      	str	r3, [r6, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80010d2:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010d4:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80010d8:	d109      	bne.n	80010ee <HAL_ADC_PollForConversion+0x17a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80010da:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	62b3      	str	r3, [r6, #40]	; 0x28
  return HAL_OK;
 80010e2:	2000      	movs	r0, #0
 80010e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010e8:	2000      	movs	r0, #0
 80010ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010ee:	2000      	movs	r0, #0
}
 80010f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010f4:	40021000 	.word	0x40021000
 80010f8:	24924924 	.word	0x24924924
 80010fc:	12492492 	.word	0x12492492
 8001100:	00492492 	.word	0x00492492
 8001104:	00249249 	.word	0x00249249

08001108 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001108:	6803      	ldr	r3, [r0, #0]
 800110a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 800110c:	4770      	bx	lr
	...

08001110 <HAL_ADC_ConfigChannel>:
{ 
 8001110:	b430      	push	{r4, r5}
 8001112:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0;
 8001114:	2300      	movs	r3, #0
 8001116:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001118:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 800111c:	2b01      	cmp	r3, #1
 800111e:	d07f      	beq.n	8001220 <HAL_ADC_ConfigChannel+0x110>
 8001120:	2301      	movs	r3, #1
 8001122:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7)
 8001126:	684b      	ldr	r3, [r1, #4]
 8001128:	2b06      	cmp	r3, #6
 800112a:	d82c      	bhi.n	8001186 <HAL_ADC_ConfigChannel+0x76>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800112c:	6805      	ldr	r5, [r0, #0]
 800112e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001130:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001134:	3b05      	subs	r3, #5
 8001136:	241f      	movs	r4, #31
 8001138:	409c      	lsls	r4, r3
 800113a:	ea22 0204 	bic.w	r2, r2, r4
 800113e:	680c      	ldr	r4, [r1, #0]
 8001140:	fa04 f303 	lsl.w	r3, r4, r3
 8001144:	4313      	orrs	r3, r2
 8001146:	636b      	str	r3, [r5, #52]	; 0x34
  if (sConfig->Channel > ADC_CHANNEL_10)
 8001148:	680b      	ldr	r3, [r1, #0]
 800114a:	2b0a      	cmp	r3, #10
 800114c:	d93b      	bls.n	80011c6 <HAL_ADC_ConfigChannel+0xb6>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800114e:	6805      	ldr	r5, [r0, #0]
 8001150:	68ea      	ldr	r2, [r5, #12]
 8001152:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001156:	3b1e      	subs	r3, #30
 8001158:	2407      	movs	r4, #7
 800115a:	409c      	lsls	r4, r3
 800115c:	ea22 0204 	bic.w	r2, r2, r4
 8001160:	688c      	ldr	r4, [r1, #8]
 8001162:	fa04 f303 	lsl.w	r3, r4, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	60eb      	str	r3, [r5, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800116a:	680b      	ldr	r3, [r1, #0]
 800116c:	f1a3 0210 	sub.w	r2, r3, #16
 8001170:	2a01      	cmp	r2, #1
 8001172:	d936      	bls.n	80011e2 <HAL_ADC_ConfigChannel+0xd2>
  else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8001174:	2b12      	cmp	r3, #18
 8001176:	d04d      	beq.n	8001214 <HAL_ADC_ConfigChannel+0x104>
  __HAL_UNLOCK(hadc);
 8001178:	2300      	movs	r3, #0
 800117a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  return tmp_hal_status;
 800117e:	4618      	mov	r0, r3
}
 8001180:	b002      	add	sp, #8
 8001182:	bc30      	pop	{r4, r5}
 8001184:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 8001186:	2b0c      	cmp	r3, #12
 8001188:	d80e      	bhi.n	80011a8 <HAL_ADC_ConfigChannel+0x98>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800118a:	6805      	ldr	r5, [r0, #0]
 800118c:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800118e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001192:	3b23      	subs	r3, #35	; 0x23
 8001194:	241f      	movs	r4, #31
 8001196:	409c      	lsls	r4, r3
 8001198:	ea22 0204 	bic.w	r2, r2, r4
 800119c:	680c      	ldr	r4, [r1, #0]
 800119e:	fa04 f303 	lsl.w	r3, r4, r3
 80011a2:	4313      	orrs	r3, r2
 80011a4:	632b      	str	r3, [r5, #48]	; 0x30
 80011a6:	e7cf      	b.n	8001148 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80011a8:	6805      	ldr	r5, [r0, #0]
 80011aa:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80011ac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80011b0:	3b41      	subs	r3, #65	; 0x41
 80011b2:	241f      	movs	r4, #31
 80011b4:	409c      	lsls	r4, r3
 80011b6:	ea22 0204 	bic.w	r2, r2, r4
 80011ba:	680c      	ldr	r4, [r1, #0]
 80011bc:	fa04 f303 	lsl.w	r3, r4, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	62eb      	str	r3, [r5, #44]	; 0x2c
 80011c4:	e7c0      	b.n	8001148 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011c6:	6805      	ldr	r5, [r0, #0]
 80011c8:	692a      	ldr	r2, [r5, #16]
 80011ca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80011ce:	2407      	movs	r4, #7
 80011d0:	409c      	lsls	r4, r3
 80011d2:	ea22 0204 	bic.w	r2, r2, r4
 80011d6:	688c      	ldr	r4, [r1, #8]
 80011d8:	fa04 f303 	lsl.w	r3, r4, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	612b      	str	r3, [r5, #16]
 80011e0:	e7c3      	b.n	800116a <HAL_ADC_ConfigChannel+0x5a>
    SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80011e2:	6802      	ldr	r2, [r0, #0]
 80011e4:	6893      	ldr	r3, [r2, #8]
 80011e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80011ea:	6093      	str	r3, [r2, #8]
    if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80011ec:	680b      	ldr	r3, [r1, #0]
 80011ee:	2b10      	cmp	r3, #16
 80011f0:	d1c2      	bne.n	8001178 <HAL_ADC_ConfigChannel+0x68>
      wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80011f2:	4b0c      	ldr	r3, [pc, #48]	; (8001224 <HAL_ADC_ConfigChannel+0x114>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a0c      	ldr	r2, [pc, #48]	; (8001228 <HAL_ADC_ConfigChannel+0x118>)
 80011f8:	fba2 2303 	umull	r2, r3, r2, r3
 80011fc:	0c9b      	lsrs	r3, r3, #18
 80011fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001202:	005a      	lsls	r2, r3, #1
 8001204:	9201      	str	r2, [sp, #4]
      while(wait_loop_index != 0)
 8001206:	9b01      	ldr	r3, [sp, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d0b5      	beq.n	8001178 <HAL_ADC_ConfigChannel+0x68>
        wait_loop_index--;
 800120c:	9b01      	ldr	r3, [sp, #4]
 800120e:	3b01      	subs	r3, #1
 8001210:	9301      	str	r3, [sp, #4]
 8001212:	e7f8      	b.n	8001206 <HAL_ADC_ConfigChannel+0xf6>
    SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_VBAT);
 8001214:	4a05      	ldr	r2, [pc, #20]	; (800122c <HAL_ADC_ConfigChannel+0x11c>)
 8001216:	6813      	ldr	r3, [r2, #0]
 8001218:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	e7ab      	b.n	8001178 <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 8001220:	2002      	movs	r0, #2
 8001222:	e7ad      	b.n	8001180 <HAL_ADC_ConfigChannel+0x70>
 8001224:	20000008 	.word	0x20000008
 8001228:	431bde83 	.word	0x431bde83
 800122c:	40010000 	.word	0x40010000

08001230 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001230:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  
  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 8001232:	694b      	ldr	r3, [r1, #20]
 8001234:	2201      	movs	r2, #1
 8001236:	fa02 f303 	lsl.w	r3, r2, r3

  /* Initialisation mode for the filter */
  hcan->Instance->FMR |= (uint32_t)CAN_FMR_FINIT;
 800123a:	6804      	ldr	r4, [r0, #0]
 800123c:	f8d4 2200 	ldr.w	r2, [r4, #512]	; 0x200
 8001240:	f042 0201 	orr.w	r2, r2, #1
 8001244:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200
  
  /* Filter Deactivation */
  hcan->Instance->FA1R &= ~(uint32_t)filternbrbitpos;
 8001248:	6805      	ldr	r5, [r0, #0]
 800124a:	f8d5 421c 	ldr.w	r4, [r5, #540]	; 0x21c
 800124e:	43da      	mvns	r2, r3
 8001250:	4014      	ands	r4, r2
 8001252:	f8c5 421c 	str.w	r4, [r5, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001256:	69cc      	ldr	r4, [r1, #28]
 8001258:	b9c4      	cbnz	r4, 800128c <HAL_CAN_ConfigFilter+0x5c>
  {
    /* 16-bit scale for the filter */
    hcan->Instance->FS1R &= ~(uint32_t)filternbrbitpos;
 800125a:	6805      	ldr	r5, [r0, #0]
 800125c:	f8d5 420c 	ldr.w	r4, [r5, #524]	; 0x20c
 8001260:	4014      	ands	r4, r2
 8001262:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001266:	6806      	ldr	r6, [r0, #0]
 8001268:	694c      	ldr	r4, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 800126a:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 800126c:	888d      	ldrh	r5, [r1, #4]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 800126e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 8001272:	3448      	adds	r4, #72	; 0x48
 8001274:	f846 5034 	str.w	r5, [r6, r4, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001278:	6804      	ldr	r4, [r0, #0]
 800127a:	694e      	ldr	r6, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 800127c:	688f      	ldr	r7, [r1, #8]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 800127e:	880d      	ldrh	r5, [r1, #0]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001280:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 8001284:	3648      	adds	r6, #72	; 0x48
 8001286:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800128a:	6065      	str	r5, [r4, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800128c:	69cc      	ldr	r4, [r1, #28]
 800128e:	2c01      	cmp	r4, #1
 8001290:	d020      	beq.n	80012d4 <HAL_CAN_ConfigFilter+0xa4>
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001292:	698c      	ldr	r4, [r1, #24]
 8001294:	2c00      	cmp	r4, #0
 8001296:	d137      	bne.n	8001308 <HAL_CAN_ConfigFilter+0xd8>
  {
    /*Id/Mask mode for the filter*/
    hcan->Instance->FM1R &= ~(uint32_t)filternbrbitpos;
 8001298:	6805      	ldr	r5, [r0, #0]
 800129a:	f8d5 4204 	ldr.w	r4, [r5, #516]	; 0x204
 800129e:	4014      	ands	r4, r2
 80012a0:	f8c5 4204 	str.w	r4, [r5, #516]	; 0x204
    /*Identifier list mode for the filter*/
    hcan->Instance->FM1R |= (uint32_t)filternbrbitpos;
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80012a4:	690c      	ldr	r4, [r1, #16]
 80012a6:	b92c      	cbnz	r4, 80012b4 <HAL_CAN_ConfigFilter+0x84>
  {
    /* FIFO 0 assignation for the filter */
    hcan->Instance->FFA1R &= ~(uint32_t)filternbrbitpos;
 80012a8:	6804      	ldr	r4, [r0, #0]
 80012aa:	f8d4 5214 	ldr.w	r5, [r4, #532]	; 0x214
 80012ae:	402a      	ands	r2, r5
 80012b0:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
  }

  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO1)
 80012b4:	690a      	ldr	r2, [r1, #16]
 80012b6:	2a01      	cmp	r2, #1
 80012b8:	d02d      	beq.n	8001316 <HAL_CAN_ConfigFilter+0xe6>
    /* FIFO 1 assignation for the filter */
    hcan->Instance->FFA1R |= (uint32_t)filternbrbitpos;
  }
  
  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80012ba:	6a0a      	ldr	r2, [r1, #32]
 80012bc:	2a01      	cmp	r2, #1
 80012be:	d031      	beq.n	8001324 <HAL_CAN_ConfigFilter+0xf4>
  {
    hcan->Instance->FA1R |= filternbrbitpos;
  }

  /* Leave the initialisation mode for the filter */
  hcan->Instance->FMR &= ~((uint32_t)CAN_FMR_FINIT);
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80012c6:	f023 0301 	bic.w	r3, r3, #1
 80012ca:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  
  /* Return function status */
  return HAL_OK;
}
 80012ce:	2000      	movs	r0, #0
 80012d0:	bcf0      	pop	{r4, r5, r6, r7}
 80012d2:	4770      	bx	lr
    hcan->Instance->FS1R |= filternbrbitpos;
 80012d4:	6805      	ldr	r5, [r0, #0]
 80012d6:	f8d5 420c 	ldr.w	r4, [r5, #524]	; 0x20c
 80012da:	431c      	orrs	r4, r3
 80012dc:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80012e0:	6806      	ldr	r6, [r0, #0]
 80012e2:	694c      	ldr	r4, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 80012e4:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 80012e6:	888d      	ldrh	r5, [r1, #4]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 80012e8:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 = 
 80012ec:	3448      	adds	r4, #72	; 0x48
 80012ee:	f846 5034 	str.w	r5, [r6, r4, lsl #3]
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80012f2:	6804      	ldr	r4, [r0, #0]
 80012f4:	694e      	ldr	r6, [r1, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80012f6:	688f      	ldr	r7, [r1, #8]
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012f8:	898d      	ldrh	r5, [r1, #12]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80012fa:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 = 
 80012fe:	3648      	adds	r6, #72	; 0x48
 8001300:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 8001304:	6065      	str	r5, [r4, #4]
 8001306:	e7c4      	b.n	8001292 <HAL_CAN_ConfigFilter+0x62>
    hcan->Instance->FM1R |= (uint32_t)filternbrbitpos;
 8001308:	6805      	ldr	r5, [r0, #0]
 800130a:	f8d5 4204 	ldr.w	r4, [r5, #516]	; 0x204
 800130e:	431c      	orrs	r4, r3
 8001310:	f8c5 4204 	str.w	r4, [r5, #516]	; 0x204
 8001314:	e7c6      	b.n	80012a4 <HAL_CAN_ConfigFilter+0x74>
    hcan->Instance->FFA1R |= (uint32_t)filternbrbitpos;
 8001316:	6804      	ldr	r4, [r0, #0]
 8001318:	f8d4 2214 	ldr.w	r2, [r4, #532]	; 0x214
 800131c:	431a      	orrs	r2, r3
 800131e:	f8c4 2214 	str.w	r2, [r4, #532]	; 0x214
 8001322:	e7ca      	b.n	80012ba <HAL_CAN_ConfigFilter+0x8a>
    hcan->Instance->FA1R |= filternbrbitpos;
 8001324:	6802      	ldr	r2, [r0, #0]
 8001326:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 800132a:	430b      	orrs	r3, r1
 800132c:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8001330:	e7c6      	b.n	80012c0 <HAL_CAN_ConfigFilter+0x90>

08001332 <HAL_CAN_Init>:
  if(hcan == NULL)
 8001332:	2800      	cmp	r0, #0
 8001334:	f000 80b7 	beq.w	80014a6 <HAL_CAN_Init+0x174>
{
 8001338:	b538      	push	{r3, r4, r5, lr}
 800133a:	4604      	mov	r4, r0
  if(hcan->State == HAL_CAN_STATE_RESET)
 800133c:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001340:	b303      	cbz	r3, 8001384 <HAL_CAN_Init+0x52>
  hcan->State = HAL_CAN_STATE_BUSY;
 8001342:	2302      	movs	r3, #2
 8001344:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  hcan->Instance->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 8001348:	6822      	ldr	r2, [r4, #0]
 800134a:	6813      	ldr	r3, [r2, #0]
 800134c:	f023 0302 	bic.w	r3, r3, #2
 8001350:	6013      	str	r3, [r2, #0]
  hcan->Instance->MCR |= CAN_MCR_INRQ ;
 8001352:	6822      	ldr	r2, [r4, #0]
 8001354:	6813      	ldr	r3, [r2, #0]
 8001356:	f043 0301 	orr.w	r3, r3, #1
 800135a:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();   
 800135c:	f7ff fcd0 	bl	8000d00 <HAL_GetTick>
 8001360:	4605      	mov	r5, r0
  while((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001362:	6823      	ldr	r3, [r4, #0]
 8001364:	685a      	ldr	r2, [r3, #4]
 8001366:	f012 0f01 	tst.w	r2, #1
 800136a:	d110      	bne.n	800138e <HAL_CAN_Init+0x5c>
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 800136c:	f7ff fcc8 	bl	8000d00 <HAL_GetTick>
 8001370:	1b40      	subs	r0, r0, r5
 8001372:	280a      	cmp	r0, #10
 8001374:	d9f5      	bls.n	8001362 <HAL_CAN_Init+0x30>
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001376:	2003      	movs	r0, #3
 8001378:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
      __HAL_UNLOCK(hcan);
 800137c:	2300      	movs	r3, #0
 800137e:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
      return HAL_TIMEOUT;
 8001382:	bd38      	pop	{r3, r4, r5, pc}
    hcan->Lock = HAL_UNLOCKED;
 8001384:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_CAN_MspInit(hcan);
 8001388:	f007 fefa 	bl	8009180 <HAL_CAN_MspInit>
 800138c:	e7d9      	b.n	8001342 <HAL_CAN_Init+0x10>
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800138e:	685a      	ldr	r2, [r3, #4]
 8001390:	f012 0201 	ands.w	r2, r2, #1
 8001394:	d07b      	beq.n	800148e <HAL_CAN_Init+0x15c>
    if (hcan->Init.TTCM == ENABLE)
 8001396:	69a2      	ldr	r2, [r4, #24]
 8001398:	2a01      	cmp	r2, #1
 800139a:	d050      	beq.n	800143e <HAL_CAN_Init+0x10c>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013a2:	601a      	str	r2, [r3, #0]
    if (hcan->Init.ABOM == ENABLE)
 80013a4:	69e3      	ldr	r3, [r4, #28]
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d04e      	beq.n	8001448 <HAL_CAN_Init+0x116>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 80013aa:	6822      	ldr	r2, [r4, #0]
 80013ac:	6813      	ldr	r3, [r2, #0]
 80013ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013b2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.AWUM == ENABLE)
 80013b4:	6a23      	ldr	r3, [r4, #32]
 80013b6:	2b01      	cmp	r3, #1
 80013b8:	d04c      	beq.n	8001454 <HAL_CAN_Init+0x122>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 80013ba:	6822      	ldr	r2, [r4, #0]
 80013bc:	6813      	ldr	r3, [r2, #0]
 80013be:	f023 0320 	bic.w	r3, r3, #32
 80013c2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.NART == ENABLE)
 80013c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d04a      	beq.n	8001460 <HAL_CAN_Init+0x12e>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_NART;
 80013ca:	6822      	ldr	r2, [r4, #0]
 80013cc:	6813      	ldr	r3, [r2, #0]
 80013ce:	f023 0310 	bic.w	r3, r3, #16
 80013d2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.RFLM == ENABLE)
 80013d4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d048      	beq.n	800146c <HAL_CAN_Init+0x13a>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 80013da:	6822      	ldr	r2, [r4, #0]
 80013dc:	6813      	ldr	r3, [r2, #0]
 80013de:	f023 0308 	bic.w	r3, r3, #8
 80013e2:	6013      	str	r3, [r2, #0]
    if (hcan->Init.TXFP == ENABLE)
 80013e4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80013e6:	2b01      	cmp	r3, #1
 80013e8:	d046      	beq.n	8001478 <HAL_CAN_Init+0x146>
      hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 80013ea:	6822      	ldr	r2, [r4, #0]
 80013ec:	6813      	ldr	r3, [r2, #0]
 80013ee:	f023 0304 	bic.w	r3, r3, #4
 80013f2:	6013      	str	r3, [r2, #0]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 80013f4:	6821      	ldr	r1, [r4, #0]
 80013f6:	68a3      	ldr	r3, [r4, #8]
                ((uint32_t)hcan->Init.SJW) | \
 80013f8:	68e2      	ldr	r2, [r4, #12]
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 80013fa:	4313      	orrs	r3, r2
                ((uint32_t)hcan->Init.BS1) | \
 80013fc:	6922      	ldr	r2, [r4, #16]
                ((uint32_t)hcan->Init.SJW) | \
 80013fe:	4313      	orrs	r3, r2
                ((uint32_t)hcan->Init.BS2) | \
 8001400:	6962      	ldr	r2, [r4, #20]
                ((uint32_t)hcan->Init.BS1) | \
 8001402:	4313      	orrs	r3, r2
               ((uint32_t)hcan->Init.Prescaler - 1);
 8001404:	6862      	ldr	r2, [r4, #4]
 8001406:	3a01      	subs	r2, #1
                ((uint32_t)hcan->Init.BS2) | \
 8001408:	4313      	orrs	r3, r2
    hcan->Instance->BTR = (uint32_t)((uint32_t)hcan->Init.Mode) | \
 800140a:	61cb      	str	r3, [r1, #28]
    hcan->Instance->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 800140c:	6822      	ldr	r2, [r4, #0]
 800140e:	6813      	ldr	r3, [r2, #0]
 8001410:	f023 0301 	bic.w	r3, r3, #1
 8001414:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();   
 8001416:	f7ff fc73 	bl	8000d00 <HAL_GetTick>
 800141a:	4605      	mov	r5, r0
    while((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 800141c:	6821      	ldr	r1, [r4, #0]
 800141e:	684a      	ldr	r2, [r1, #4]
 8001420:	f012 0201 	ands.w	r2, r2, #1
 8001424:	d02e      	beq.n	8001484 <HAL_CAN_Init+0x152>
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001426:	f7ff fc6b 	bl	8000d00 <HAL_GetTick>
 800142a:	1b40      	subs	r0, r0, r5
 800142c:	280a      	cmp	r0, #10
 800142e:	d9f5      	bls.n	800141c <HAL_CAN_Init+0xea>
         hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001430:	2003      	movs	r0, #3
 8001432:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
       __HAL_UNLOCK(hcan);
 8001436:	2300      	movs	r3, #0
 8001438:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
         return HAL_TIMEOUT;
 800143c:	bd38      	pop	{r3, r4, r5, pc}
      hcan->Instance->MCR |= CAN_MCR_TTCM;
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001444:	601a      	str	r2, [r3, #0]
 8001446:	e7ad      	b.n	80013a4 <HAL_CAN_Init+0x72>
      hcan->Instance->MCR |= CAN_MCR_ABOM;
 8001448:	6822      	ldr	r2, [r4, #0]
 800144a:	6813      	ldr	r3, [r2, #0]
 800144c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001450:	6013      	str	r3, [r2, #0]
 8001452:	e7af      	b.n	80013b4 <HAL_CAN_Init+0x82>
      hcan->Instance->MCR |= CAN_MCR_AWUM;
 8001454:	6822      	ldr	r2, [r4, #0]
 8001456:	6813      	ldr	r3, [r2, #0]
 8001458:	f043 0320 	orr.w	r3, r3, #32
 800145c:	6013      	str	r3, [r2, #0]
 800145e:	e7b1      	b.n	80013c4 <HAL_CAN_Init+0x92>
      hcan->Instance->MCR |= CAN_MCR_NART;
 8001460:	6822      	ldr	r2, [r4, #0]
 8001462:	6813      	ldr	r3, [r2, #0]
 8001464:	f043 0310 	orr.w	r3, r3, #16
 8001468:	6013      	str	r3, [r2, #0]
 800146a:	e7b3      	b.n	80013d4 <HAL_CAN_Init+0xa2>
      hcan->Instance->MCR |= CAN_MCR_RFLM;
 800146c:	6822      	ldr	r2, [r4, #0]
 800146e:	6813      	ldr	r3, [r2, #0]
 8001470:	f043 0308 	orr.w	r3, r3, #8
 8001474:	6013      	str	r3, [r2, #0]
 8001476:	e7b5      	b.n	80013e4 <HAL_CAN_Init+0xb2>
      hcan->Instance->MCR |= CAN_MCR_TXFP;
 8001478:	6822      	ldr	r2, [r4, #0]
 800147a:	6813      	ldr	r3, [r2, #0]
 800147c:	f043 0304 	orr.w	r3, r3, #4
 8001480:	6013      	str	r3, [r2, #0]
 8001482:	e7b7      	b.n	80013f4 <HAL_CAN_Init+0xc2>
    if ((hcan->Instance->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8001484:	684b      	ldr	r3, [r1, #4]
 8001486:	f013 0f01 	tst.w	r3, #1
 800148a:	d100      	bne.n	800148e <HAL_CAN_Init+0x15c>
      status = CAN_INITSTATUS_SUCCESS;
 800148c:	2201      	movs	r2, #1
  if(status == CAN_INITSTATUS_SUCCESS)
 800148e:	b922      	cbnz	r2, 800149a <HAL_CAN_Init+0x168>
    hcan->State = HAL_CAN_STATE_ERROR;
 8001490:	2304      	movs	r3, #4
 8001492:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_ERROR;
 8001496:	2001      	movs	r0, #1
 8001498:	bd38      	pop	{r3, r4, r5, pc}
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800149a:	2000      	movs	r0, #0
 800149c:	63e0      	str	r0, [r4, #60]	; 0x3c
    hcan->State = HAL_CAN_STATE_READY;
 800149e:	2301      	movs	r3, #1
 80014a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 80014a4:	bd38      	pop	{r3, r4, r5, pc}
     return HAL_ERROR;
 80014a6:	2001      	movs	r0, #1
 80014a8:	4770      	bx	lr
	...

080014ac <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.  
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 80014ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));
  
  /* Process locked */
  __HAL_LOCK(hcan);
 80014ae:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	f000 80d0 	beq.w	8001658 <HAL_CAN_Transmit+0x1ac>
 80014b8:	2301      	movs	r3, #1
 80014ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  
  if(hcan->State == HAL_CAN_STATE_BUSY_RX) 
 80014be:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80014c2:	b2db      	uxtb	r3, r3
 80014c4:	2b22      	cmp	r3, #34	; 0x22
 80014c6:	d011      	beq.n	80014ec <HAL_CAN_Transmit+0x40>
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 80014c8:	2312      	movs	r3, #18
 80014ca:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }
  
  /* Select one empty transmit mailbox */
  if ((hcan->Instance->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 80014ce:	6803      	ldr	r3, [r0, #0]
 80014d0:	689a      	ldr	r2, [r3, #8]
 80014d2:	f012 6f80 	tst.w	r2, #67108864	; 0x4000000
 80014d6:	d10d      	bne.n	80014f4 <HAL_CAN_Transmit+0x48>
  {
    transmitmailbox = 0;
  }
  else if ((hcan->Instance->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 80014d8:	689a      	ldr	r2, [r3, #8]
 80014da:	f012 6f00 	tst.w	r2, #134217728	; 0x8000000
 80014de:	d164      	bne.n	80015aa <HAL_CAN_Transmit+0xfe>
  {
    transmitmailbox = 1;
  }
  else if ((hcan->Instance->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 80014e6:	d162      	bne.n	80015ae <HAL_CAN_Transmit+0x102>
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 80014e8:	2504      	movs	r5, #4
 80014ea:	e004      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 80014ec:	2332      	movs	r3, #50	; 0x32
 80014ee:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80014f2:	e7ec      	b.n	80014ce <HAL_CAN_Transmit+0x22>
    transmitmailbox = 0;
 80014f4:	2500      	movs	r5, #0
  {
    transmitmailbox = 2;
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 80014f6:	2d04      	cmp	r5, #4
 80014f8:	f000 80a6 	beq.w	8001648 <HAL_CAN_Transmit+0x19c>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80014fc:	f105 0218 	add.w	r2, r5, #24
 8001500:	0112      	lsls	r2, r2, #4
 8001502:	589c      	ldr	r4, [r3, r2]
 8001504:	f004 0401 	and.w	r4, r4, #1
 8001508:	509c      	str	r4, [r3, r2]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 800150a:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800150c:	6893      	ldr	r3, [r2, #8]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d14f      	bne.n	80015b2 <HAL_CAN_Transmit+0x106>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));  
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21) | \
 8001512:	6806      	ldr	r6, [r0, #0]
 8001514:	f105 0318 	add.w	r3, r5, #24
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	58f4      	ldr	r4, [r6, r3]
 800151c:	6817      	ldr	r7, [r2, #0]
                                                  hcan->pTxMsg->RTR);
 800151e:	68d2      	ldr	r2, [r2, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << 21) | \
 8001520:	ea42 5247 	orr.w	r2, r2, r7, lsl #21
 8001524:	4322      	orrs	r2, r4
 8001526:	50f2      	str	r2, [r6, r3]
 8001528:	460e      	mov	r6, r1
 800152a:	4604      	mov	r4, r0
                                                  hcan->pTxMsg->IDE | \
                                                  hcan->pTxMsg->RTR);
    }
    
    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 800152c:	6b02      	ldr	r2, [r0, #48]	; 0x30
 800152e:	6913      	ldr	r3, [r2, #16]
 8001530:	f003 030f 	and.w	r3, r3, #15
 8001534:	6113      	str	r3, [r2, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0U;
 8001536:	6803      	ldr	r3, [r0, #0]
 8001538:	f105 0118 	add.w	r1, r5, #24
 800153c:	0109      	lsls	r1, r1, #4
 800153e:	440b      	add	r3, r1
 8001540:	685a      	ldr	r2, [r3, #4]
 8001542:	f022 020f 	bic.w	r2, r2, #15
 8001546:	605a      	str	r2, [r3, #4]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001548:	6803      	ldr	r3, [r0, #0]
 800154a:	440b      	add	r3, r1
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001550:	6900      	ldr	r0, [r0, #16]
 8001552:	4302      	orrs	r2, r0
 8001554:	605a      	str	r2, [r3, #4]

    /* Set up the data field */
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 8001556:	6822      	ldr	r2, [r4, #0]
 8001558:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800155a:	7dc7      	ldrb	r7, [r0, #23]
                                             ((uint32_t)hcan->pTxMsg->Data[2] << 16) |
 800155c:	7d83      	ldrb	r3, [r0, #22]
 800155e:	041b      	lsls	r3, r3, #16
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 8001560:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
                                             ((uint32_t)hcan->pTxMsg->Data[1] << 8) | 
 8001564:	7d47      	ldrb	r7, [r0, #21]
                                             ((uint32_t)hcan->pTxMsg->Data[2] << 16) |
 8001566:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
                                             ((uint32_t)hcan->pTxMsg->Data[0]));
 800156a:	7d00      	ldrb	r0, [r0, #20]
                                             ((uint32_t)hcan->pTxMsg->Data[1] << 8) | 
 800156c:	4303      	orrs	r3, r0
    hcan->Instance->sTxMailBox[transmitmailbox].TDLR = (((uint32_t)hcan->pTxMsg->Data[3] << 24) | 
 800156e:	012f      	lsls	r7, r5, #4
 8001570:	443a      	add	r2, r7
 8001572:	f8c2 3188 	str.w	r3, [r2, #392]	; 0x188
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001576:	6822      	ldr	r2, [r4, #0]
 8001578:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800157a:	f890 e01b 	ldrb.w	lr, [r0, #27]
                                             ((uint32_t)hcan->pTxMsg->Data[6] << 16) |
 800157e:	7e83      	ldrb	r3, [r0, #26]
 8001580:	041b      	lsls	r3, r3, #16
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001582:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
                                             ((uint32_t)hcan->pTxMsg->Data[5] << 8) |
 8001586:	f890 e019 	ldrb.w	lr, [r0, #25]
                                             ((uint32_t)hcan->pTxMsg->Data[6] << 16) |
 800158a:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
                                             ((uint32_t)hcan->pTxMsg->Data[4]));
 800158e:	7e00      	ldrb	r0, [r0, #24]
                                             ((uint32_t)hcan->pTxMsg->Data[5] << 8) |
 8001590:	4303      	orrs	r3, r0
    hcan->Instance->sTxMailBox[transmitmailbox].TDHR = (((uint32_t)hcan->pTxMsg->Data[7] << 24) | 
 8001592:	443a      	add	r2, r7
 8001594:	f8c2 318c 	str.w	r3, [r2, #396]	; 0x18c
    /* Request transmission */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR |= CAN_TI0R_TXRQ;
 8001598:	6822      	ldr	r2, [r4, #0]
 800159a:	5853      	ldr	r3, [r2, r1]
 800159c:	f043 0301 	orr.w	r3, r3, #1
 80015a0:	5053      	str	r3, [r2, r1]
  
    /* Get tick */
    tickstart = HAL_GetTick();   
 80015a2:	f7ff fbad 	bl	8000d00 <HAL_GetTick>
 80015a6:	4607      	mov	r7, r0
  
    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80015a8:	e02c      	b.n	8001604 <HAL_CAN_Transmit+0x158>
    transmitmailbox = 1;
 80015aa:	2501      	movs	r5, #1
 80015ac:	e7a3      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
    transmitmailbox = 2;
 80015ae:	2502      	movs	r5, #2
 80015b0:	e7a1      	b.n	80014f6 <HAL_CAN_Transmit+0x4a>
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3) | \
 80015b2:	6807      	ldr	r7, [r0, #0]
 80015b4:	f105 0418 	add.w	r4, r5, #24
 80015b8:	0124      	lsls	r4, r4, #4
 80015ba:	f857 e004 	ldr.w	lr, [r7, r4]
 80015be:	6856      	ldr	r6, [r2, #4]
 80015c0:	ea43 03c6 	orr.w	r3, r3, r6, lsl #3
                                                  hcan->pTxMsg->RTR);
 80015c4:	68d2      	ldr	r2, [r2, #12]
                                                  hcan->pTxMsg->IDE | \
 80015c6:	4313      	orrs	r3, r2
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << 3) | \
 80015c8:	ea43 030e 	orr.w	r3, r3, lr
 80015cc:	513b      	str	r3, [r7, r4]
 80015ce:	e7ab      	b.n	8001528 <HAL_CAN_Transmit+0x7c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80015d0:	b126      	cbz	r6, 80015dc <HAL_CAN_Transmit+0x130>
 80015d2:	f7ff fb95 	bl	8000d00 <HAL_GetTick>
 80015d6:	1bc0      	subs	r0, r0, r7
 80015d8:	4286      	cmp	r6, r0
 80015da:	d213      	bcs.n	8001604 <HAL_CAN_Transmit+0x158>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 80015dc:	2003      	movs	r0, #3
 80015de:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 80015e2:	2300      	movs	r3, #0
 80015e4:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
          return HAL_TIMEOUT;
 80015e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 80015ea:	2d01      	cmp	r5, #1
 80015ec:	d014      	beq.n	8001618 <HAL_CAN_Transmit+0x16c>
 80015ee:	6823      	ldr	r3, [r4, #0]
 80015f0:	689a      	ldr	r2, [r3, #8]
 80015f2:	4b1a      	ldr	r3, [pc, #104]	; (800165c <HAL_CAN_Transmit+0x1b0>)
 80015f4:	4393      	bics	r3, r2
 80015f6:	bf14      	ite	ne
 80015f8:	2301      	movne	r3, #1
 80015fa:	2300      	moveq	r3, #0
 80015fc:	b1a3      	cbz	r3, 8001628 <HAL_CAN_Transmit+0x17c>
      if(Timeout != HAL_MAX_DELAY)
 80015fe:	f1b6 3fff 	cmp.w	r6, #4294967295
 8001602:	d1e5      	bne.n	80015d0 <HAL_CAN_Transmit+0x124>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001604:	2d00      	cmp	r5, #0
 8001606:	d1f0      	bne.n	80015ea <HAL_CAN_Transmit+0x13e>
 8001608:	6823      	ldr	r3, [r4, #0]
 800160a:	689a      	ldr	r2, [r3, #8]
 800160c:	4b14      	ldr	r3, [pc, #80]	; (8001660 <HAL_CAN_Transmit+0x1b4>)
 800160e:	4393      	bics	r3, r2
 8001610:	bf14      	ite	ne
 8001612:	2301      	movne	r3, #1
 8001614:	2300      	moveq	r3, #0
 8001616:	e7f1      	b.n	80015fc <HAL_CAN_Transmit+0x150>
 8001618:	6823      	ldr	r3, [r4, #0]
 800161a:	689a      	ldr	r2, [r3, #8]
 800161c:	4b11      	ldr	r3, [pc, #68]	; (8001664 <HAL_CAN_Transmit+0x1b8>)
 800161e:	4393      	bics	r3, r2
 8001620:	bf14      	ite	ne
 8001622:	2301      	movne	r3, #1
 8001624:	2300      	moveq	r3, #0
 8001626:	e7e9      	b.n	80015fc <HAL_CAN_Transmit+0x150>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 8001628:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2b32      	cmp	r3, #50	; 0x32
 8001630:	d006      	beq.n	8001640 <HAL_CAN_Transmit+0x194>
      hcan->State = HAL_CAN_STATE_BUSY_RX;
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 8001632:	2301      	movs	r3, #1
 8001634:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }
    
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001638:	2000      	movs	r0, #0
 800163a:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    
    /* Return function status */
    return HAL_OK;
 800163e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001640:	2322      	movs	r3, #34	; 0x22
 8001642:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8001646:	e7f7      	b.n	8001638 <HAL_CAN_Transmit+0x18c>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR; 
 8001648:	2304      	movs	r3, #4
 800164a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    
    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 800164e:	2300      	movs	r3, #0
 8001650:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 8001654:	2001      	movs	r0, #1
 8001656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hcan);
 8001658:	2002      	movs	r0, #2
  }
}
 800165a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800165c:	10030000 	.word	0x10030000
 8001660:	04000003 	.word	0x04000003
 8001664:	08000300 	.word	0x08000300

08001668 <HAL_CAN_Receive_IT>:
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));
  
  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 8001668:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800166c:	b2db      	uxtb	r3, r3
 800166e:	2b01      	cmp	r3, #1
 8001670:	d006      	beq.n	8001680 <HAL_CAN_Receive_IT+0x18>
 8001672:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b12      	cmp	r3, #18
 800167a:	d001      	beq.n	8001680 <HAL_CAN_Receive_IT+0x18>
    }
    
  }
  else
  {
    return HAL_BUSY;
 800167c:	2002      	movs	r0, #2
 800167e:	4770      	bx	lr
    __HAL_LOCK(hcan);
 8001680:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001684:	2b01      	cmp	r3, #1
 8001686:	d03d      	beq.n	8001704 <HAL_CAN_Receive_IT+0x9c>
{
 8001688:	b410      	push	{r4}
    __HAL_LOCK(hcan);
 800168a:	2301      	movs	r3, #1
 800168c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    if(hcan->State == HAL_CAN_STATE_BUSY_TX) 
 8001690:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001694:	b2db      	uxtb	r3, r3
 8001696:	2b12      	cmp	r3, #18
 8001698:	d029      	beq.n	80016ee <HAL_CAN_Receive_IT+0x86>
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 800169a:	2322      	movs	r3, #34	; 0x22
 800169c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80016a0:	2200      	movs	r2, #0
 80016a2:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG);
 80016a4:	6804      	ldr	r4, [r0, #0]
 80016a6:	6963      	ldr	r3, [r4, #20]
 80016a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80016ac:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EPV);
 80016ae:	6804      	ldr	r4, [r0, #0]
 80016b0:	6963      	ldr	r3, [r4, #20]
 80016b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80016b6:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_BOF);
 80016b8:	6804      	ldr	r4, [r0, #0]
 80016ba:	6963      	ldr	r3, [r4, #20]
 80016bc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80016c0:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_LEC);
 80016c2:	6804      	ldr	r4, [r0, #0]
 80016c4:	6963      	ldr	r3, [r4, #20]
 80016c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80016ca:	6163      	str	r3, [r4, #20]
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_ERR);
 80016cc:	6804      	ldr	r4, [r0, #0]
 80016ce:	6963      	ldr	r3, [r4, #20]
 80016d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d4:	6163      	str	r3, [r4, #20]
    __HAL_UNLOCK(hcan);
 80016d6:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    if(FIFONumber == CAN_FIFO0)
 80016da:	b161      	cbz	r1, 80016f6 <HAL_CAN_Receive_IT+0x8e>
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 80016dc:	6802      	ldr	r2, [r0, #0]
 80016de:	6953      	ldr	r3, [r2, #20]
 80016e0:	f043 0310 	orr.w	r3, r3, #16
 80016e4:	6153      	str	r3, [r2, #20]
  }
  
  /* Return function status */
  return HAL_OK;
 80016e6:	2000      	movs	r0, #0
}
 80016e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80016ec:	4770      	bx	lr
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 80016ee:	2332      	movs	r3, #50	; 0x32
 80016f0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80016f4:	e7d4      	b.n	80016a0 <HAL_CAN_Receive_IT+0x38>
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 80016f6:	6802      	ldr	r2, [r0, #0]
 80016f8:	6953      	ldr	r3, [r2, #20]
 80016fa:	f043 0302 	orr.w	r3, r3, #2
 80016fe:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8001700:	2000      	movs	r0, #0
 8001702:	e7f1      	b.n	80016e8 <HAL_CAN_Receive_IT+0x80>
    __HAL_LOCK(hcan);
 8001704:	2002      	movs	r0, #2
 8001706:	4770      	bx	lr

08001708 <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 8001708:	4770      	bx	lr

0800170a <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.  
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 800170a:	b508      	push	{r3, lr}
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 800170c:	6802      	ldr	r2, [r0, #0]
 800170e:	6953      	ldr	r3, [r2, #20]
 8001710:	f023 0301 	bic.w	r3, r3, #1
 8001714:	6153      	str	r3, [r2, #20]
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001716:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b12      	cmp	r3, #18
 800171e:	d00b      	beq.n	8001738 <CAN_Transmit_IT+0x2e>
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 8001720:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b32      	cmp	r3, #50	; 0x32
 8001728:	d020      	beq.n	800176c <CAN_Transmit_IT+0x62>
    hcan->State = HAL_CAN_STATE_BUSY_RX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800172a:	2301      	movs	r3, #1
 800172c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }
  
  /* Transmission complete callback */ 
  HAL_CAN_TxCpltCallback(hcan);
 8001730:	f7ff ffea 	bl	8001708 <HAL_CAN_TxCpltCallback>
  
  return HAL_OK;
}
 8001734:	2000      	movs	r0, #0
 8001736:	bd08      	pop	{r3, pc}
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 8001738:	6802      	ldr	r2, [r0, #0]
 800173a:	6953      	ldr	r3, [r2, #20]
 800173c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001740:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 8001742:	6802      	ldr	r2, [r0, #0]
 8001744:	6953      	ldr	r3, [r2, #20]
 8001746:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800174a:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 800174c:	6802      	ldr	r2, [r0, #0]
 800174e:	6953      	ldr	r3, [r2, #20]
 8001750:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001754:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 8001756:	6802      	ldr	r2, [r0, #0]
 8001758:	6953      	ldr	r3, [r2, #20]
 800175a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800175e:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 8001760:	6802      	ldr	r2, [r0, #0]
 8001762:	6953      	ldr	r3, [r2, #20]
 8001764:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001768:	6153      	str	r3, [r2, #20]
 800176a:	e7d9      	b.n	8001720 <CAN_Transmit_IT+0x16>
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 800176c:	2322      	movs	r3, #34	; 0x22
 800176e:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 8001772:	e7dd      	b.n	8001730 <CAN_Transmit_IT+0x26>

08001774 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number    
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001774:	b510      	push	{r4, lr}
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 8001776:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001778:	6804      	ldr	r4, [r0, #0]
 800177a:	f101 031b 	add.w	r3, r1, #27
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	58e3      	ldr	r3, [r4, r3]
 8001782:	f003 0304 	and.w	r3, r3, #4
 8001786:	6093      	str	r3, [r2, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 8001788:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800178a:	689a      	ldr	r2, [r3, #8]
 800178c:	2a00      	cmp	r2, #0
 800178e:	d170      	bne.n	8001872 <CAN_Receive_IT+0xfe>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 8001790:	6804      	ldr	r4, [r0, #0]
 8001792:	f101 021b 	add.w	r2, r1, #27
 8001796:	0112      	lsls	r2, r2, #4
 8001798:	58a2      	ldr	r2, [r4, r2]
 800179a:	0d52      	lsrs	r2, r2, #21
 800179c:	601a      	str	r2, [r3, #0]
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
  }
  
  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800179e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017a0:	6802      	ldr	r2, [r0, #0]
 80017a2:	f101 031b 	add.w	r3, r1, #27
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	58d2      	ldr	r2, [r2, r3]
 80017aa:	f002 0202 	and.w	r2, r2, #2
 80017ae:	60e2      	str	r2, [r4, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80017b0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017b2:	6802      	ldr	r2, [r0, #0]
 80017b4:	441a      	add	r2, r3
 80017b6:	6852      	ldr	r2, [r2, #4]
 80017b8:	f002 020f 	and.w	r2, r2, #15
 80017bc:	6122      	str	r2, [r4, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80017be:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017c0:	6802      	ldr	r2, [r0, #0]
 80017c2:	4413      	add	r3, r2
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f3c3 2307 	ubfx	r3, r3, #8, #8
 80017ca:	61e3      	str	r3, [r4, #28]
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 80017cc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017ce:	6802      	ldr	r2, [r0, #0]
 80017d0:	010b      	lsls	r3, r1, #4
 80017d2:	441a      	add	r2, r3
 80017d4:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017d8:	7522      	strb	r2, [r4, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80017da:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017dc:	6802      	ldr	r2, [r0, #0]
 80017de:	441a      	add	r2, r3
 80017e0:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017e4:	0a12      	lsrs	r2, r2, #8
 80017e6:	7562      	strb	r2, [r4, #21]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80017e8:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017ea:	6802      	ldr	r2, [r0, #0]
 80017ec:	441a      	add	r2, r3
 80017ee:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80017f2:	0c12      	lsrs	r2, r2, #16
 80017f4:	75a2      	strb	r2, [r4, #22]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 80017f6:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80017f8:	6802      	ldr	r2, [r0, #0]
 80017fa:	441a      	add	r2, r3
 80017fc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8001800:	0e12      	lsrs	r2, r2, #24
 8001802:	75e2      	strb	r2, [r4, #23]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8001804:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001806:	6802      	ldr	r2, [r0, #0]
 8001808:	441a      	add	r2, r3
 800180a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800180e:	7622      	strb	r2, [r4, #24]
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001810:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001812:	6802      	ldr	r2, [r0, #0]
 8001814:	441a      	add	r2, r3
 8001816:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800181a:	0a12      	lsrs	r2, r2, #8
 800181c:	7662      	strb	r2, [r4, #25]
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 800181e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001820:	6802      	ldr	r2, [r0, #0]
 8001822:	441a      	add	r2, r3
 8001824:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001828:	0c12      	lsrs	r2, r2, #16
 800182a:	76a2      	strb	r2, [r4, #26]
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 800182c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800182e:	6802      	ldr	r2, [r0, #0]
 8001830:	4413      	add	r3, r2
 8001832:	f8d3 31bc 	ldr.w	r3, [r3, #444]	; 0x1bc
 8001836:	0e1b      	lsrs	r3, r3, #24
 8001838:	76e3      	strb	r3, [r4, #27]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 800183a:	bb11      	cbnz	r1, 8001882 <CAN_Receive_IT+0x10e>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 800183c:	6802      	ldr	r2, [r0, #0]
 800183e:	68d3      	ldr	r3, [r2, #12]
 8001840:	f043 0320 	orr.w	r3, r3, #32
 8001844:	60d3      	str	r3, [r2, #12]
    
    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8001846:	6802      	ldr	r2, [r0, #0]
 8001848:	6953      	ldr	r3, [r2, #20]
 800184a:	f023 0302 	bic.w	r3, r3, #2
 800184e:	6153      	str	r3, [r2, #20]
    
    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001850:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001854:	b2db      	uxtb	r3, r3
 8001856:	2b22      	cmp	r3, #34	; 0x22
 8001858:	d01e      	beq.n	8001898 <CAN_Receive_IT+0x124>
    
    /* Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
  }
  
  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX) 
 800185a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800185e:	b2db      	uxtb	r3, r3
 8001860:	2b32      	cmp	r3, #50	; 0x32
 8001862:	d033      	beq.n	80018cc <CAN_Receive_IT+0x158>
    hcan->State = HAL_CAN_STATE_BUSY_TX;
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001864:	2301      	movs	r3, #1
 8001866:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  }

  /* Receive complete callback */ 
  HAL_CAN_RxCpltCallback(hcan);
 800186a:	f006 fd67 	bl	800833c <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
}
 800186e:	2000      	movs	r0, #0
 8001870:	bd10      	pop	{r4, pc}
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 8001872:	6804      	ldr	r4, [r0, #0]
 8001874:	f101 021b 	add.w	r2, r1, #27
 8001878:	0112      	lsls	r2, r2, #4
 800187a:	58a2      	ldr	r2, [r4, r2]
 800187c:	08d2      	lsrs	r2, r2, #3
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	e78d      	b.n	800179e <CAN_Receive_IT+0x2a>
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001882:	6802      	ldr	r2, [r0, #0]
 8001884:	6913      	ldr	r3, [r2, #16]
 8001886:	f043 0320 	orr.w	r3, r3, #32
 800188a:	6113      	str	r3, [r2, #16]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 800188c:	6802      	ldr	r2, [r0, #0]
 800188e:	6953      	ldr	r3, [r2, #20]
 8001890:	f023 0310 	bic.w	r3, r3, #16
 8001894:	6153      	str	r3, [r2, #20]
 8001896:	e7db      	b.n	8001850 <CAN_Receive_IT+0xdc>
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG);
 8001898:	6802      	ldr	r2, [r0, #0]
 800189a:	6953      	ldr	r3, [r2, #20]
 800189c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80018a0:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EPV);
 80018a2:	6802      	ldr	r2, [r0, #0]
 80018a4:	6953      	ldr	r3, [r2, #20]
 80018a6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80018aa:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_BOF);
 80018ac:	6802      	ldr	r2, [r0, #0]
 80018ae:	6953      	ldr	r3, [r2, #20]
 80018b0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80018b4:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_LEC);
 80018b6:	6802      	ldr	r2, [r0, #0]
 80018b8:	6953      	ldr	r3, [r2, #20]
 80018ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018be:	6153      	str	r3, [r2, #20]
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_ERR);
 80018c0:	6802      	ldr	r2, [r0, #0]
 80018c2:	6953      	ldr	r3, [r2, #20]
 80018c4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80018c8:	6153      	str	r3, [r2, #20]
 80018ca:	e7c6      	b.n	800185a <CAN_Receive_IT+0xe6>
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 80018cc:	2312      	movs	r3, #18
 80018ce:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
 80018d2:	e7ca      	b.n	800186a <CAN_Receive_IT+0xf6>

080018d4 <HAL_CAN_ErrorCallback>:
{
 80018d4:	4770      	bx	lr
	...

080018d8 <HAL_CAN_IRQHandler>:
{
 80018d8:	b510      	push	{r4, lr}
 80018da:	4604      	mov	r4, r0
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80018dc:	6803      	ldr	r3, [r0, #0]
 80018de:	695a      	ldr	r2, [r3, #20]
 80018e0:	f012 0f01 	tst.w	r2, #1
 80018e4:	d00e      	beq.n	8001904 <HAL_CAN_IRQHandler+0x2c>
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80018e6:	6899      	ldr	r1, [r3, #8]
 80018e8:	4a53      	ldr	r2, [pc, #332]	; (8001a38 <HAL_CAN_IRQHandler+0x160>)
 80018ea:	438a      	bics	r2, r1
 80018ec:	d007      	beq.n	80018fe <HAL_CAN_IRQHandler+0x26>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80018ee:	6899      	ldr	r1, [r3, #8]
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80018f0:	4a52      	ldr	r2, [pc, #328]	; (8001a3c <HAL_CAN_IRQHandler+0x164>)
 80018f2:	438a      	bics	r2, r1
 80018f4:	d003      	beq.n	80018fe <HAL_CAN_IRQHandler+0x26>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80018f6:	689a      	ldr	r2, [r3, #8]
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80018f8:	4b51      	ldr	r3, [pc, #324]	; (8001a40 <HAL_CAN_IRQHandler+0x168>)
 80018fa:	4393      	bics	r3, r2
 80018fc:	d102      	bne.n	8001904 <HAL_CAN_IRQHandler+0x2c>
      CAN_Transmit_IT(hcan);
 80018fe:	4620      	mov	r0, r4
 8001900:	f7ff ff03 	bl	800170a <CAN_Transmit_IT>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001904:	6823      	ldr	r3, [r4, #0]
 8001906:	695a      	ldr	r2, [r3, #20]
 8001908:	f012 0f02 	tst.w	r2, #2
 800190c:	d003      	beq.n	8001916 <HAL_CAN_IRQHandler+0x3e>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 800190e:	68db      	ldr	r3, [r3, #12]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001910:	f013 0f03 	tst.w	r3, #3
 8001914:	d156      	bne.n	80019c4 <HAL_CAN_IRQHandler+0xec>
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001916:	6823      	ldr	r3, [r4, #0]
 8001918:	695a      	ldr	r2, [r3, #20]
 800191a:	f012 0f10 	tst.w	r2, #16
 800191e:	d003      	beq.n	8001928 <HAL_CAN_IRQHandler+0x50>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 8001920:	691b      	ldr	r3, [r3, #16]
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001922:	f013 0f03 	tst.w	r3, #3
 8001926:	d152      	bne.n	80019ce <HAL_CAN_IRQHandler+0xf6>
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001928:	6823      	ldr	r3, [r4, #0]
 800192a:	699a      	ldr	r2, [r3, #24]
 800192c:	f012 0f01 	tst.w	r2, #1
 8001930:	d00b      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8001932:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001934:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001938:	d007      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800193a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800193c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001940:	d003      	beq.n	800194a <HAL_CAN_IRQHandler+0x72>
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 8001942:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001944:	f042 0201 	orr.w	r2, r2, #1
 8001948:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 800194a:	699a      	ldr	r2, [r3, #24]
 800194c:	f012 0f02 	tst.w	r2, #2
 8001950:	d00b      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8001952:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8001954:	f412 7f00 	tst.w	r2, #512	; 0x200
 8001958:	d007      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800195a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 800195c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001960:	d003      	beq.n	800196a <HAL_CAN_IRQHandler+0x92>
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 8001962:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001964:	f042 0202 	orr.w	r2, r2, #2
 8001968:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 800196a:	699a      	ldr	r2, [r3, #24]
 800196c:	f012 0f04 	tst.w	r2, #4
 8001970:	d00b      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 8001972:	695a      	ldr	r2, [r3, #20]
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 8001974:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001978:	d007      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800197a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 800197c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8001980:	d003      	beq.n	800198a <HAL_CAN_IRQHandler+0xb2>
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 8001982:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001984:	f042 0204 	orr.w	r2, r2, #4
 8001988:	63e2      	str	r2, [r4, #60]	; 0x3c
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 800198a:	699a      	ldr	r2, [r3, #24]
 800198c:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001990:	d033      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001992:	695a      	ldr	r2, [r3, #20]
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001994:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8001998:	d02f      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800199a:	695a      	ldr	r2, [r3, #20]
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 800199c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80019a0:	d02b      	beq.n	80019fa <HAL_CAN_IRQHandler+0x122>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 80019a2:	699a      	ldr	r2, [r3, #24]
 80019a4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80019a8:	2a30      	cmp	r2, #48	; 0x30
 80019aa:	d029      	beq.n	8001a00 <HAL_CAN_IRQHandler+0x128>
 80019ac:	d914      	bls.n	80019d8 <HAL_CAN_IRQHandler+0x100>
 80019ae:	2a50      	cmp	r2, #80	; 0x50
 80019b0:	d02b      	beq.n	8001a0a <HAL_CAN_IRQHandler+0x132>
 80019b2:	2a60      	cmp	r2, #96	; 0x60
 80019b4:	d02e      	beq.n	8001a14 <HAL_CAN_IRQHandler+0x13c>
 80019b6:	2a40      	cmp	r2, #64	; 0x40
 80019b8:	d11b      	bne.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 80019ba:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019c0:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 80019c2:	e016      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
    CAN_Receive_IT(hcan, CAN_FIFO0);
 80019c4:	2100      	movs	r1, #0
 80019c6:	4620      	mov	r0, r4
 80019c8:	f7ff fed4 	bl	8001774 <CAN_Receive_IT>
 80019cc:	e7a3      	b.n	8001916 <HAL_CAN_IRQHandler+0x3e>
    CAN_Receive_IT(hcan, CAN_FIFO1);
 80019ce:	2101      	movs	r1, #1
 80019d0:	4620      	mov	r0, r4
 80019d2:	f7ff fecf 	bl	8001774 <CAN_Receive_IT>
 80019d6:	e7a7      	b.n	8001928 <HAL_CAN_IRQHandler+0x50>
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 80019d8:	2a10      	cmp	r2, #16
 80019da:	d006      	beq.n	80019ea <HAL_CAN_IRQHandler+0x112>
 80019dc:	2a20      	cmp	r2, #32
 80019de:	d108      	bne.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 80019e0:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019e2:	f042 0210 	orr.w	r2, r2, #16
 80019e6:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 80019e8:	e003      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 80019ea:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80019ec:	f042 0208 	orr.w	r2, r2, #8
 80019f0:	63e2      	str	r2, [r4, #60]	; 0x3c
    hcan->Instance->ESR &= ~(CAN_ESR_LEC);
 80019f2:	699a      	ldr	r2, [r3, #24]
 80019f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80019f8:	619a      	str	r2, [r3, #24]
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80019fa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80019fc:	b97b      	cbnz	r3, 8001a1e <HAL_CAN_IRQHandler+0x146>
 80019fe:	bd10      	pop	{r4, pc}
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8001a00:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a02:	f042 0220 	orr.w	r2, r2, #32
 8001a06:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a08:	e7f3      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8001a0a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a0c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a10:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a12:	e7ee      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 8001a14:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8001a16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a1a:	63e2      	str	r2, [r4, #60]	; 0x3c
          break;
 8001a1c:	e7e9      	b.n	80019f2 <HAL_CAN_IRQHandler+0x11a>
    hcan->Instance->MSR |= CAN_MSR_ERRI; 
 8001a1e:	6822      	ldr	r2, [r4, #0]
 8001a20:	6853      	ldr	r3, [r2, #4]
 8001a22:	f043 0304 	orr.w	r3, r3, #4
 8001a26:	6053      	str	r3, [r2, #4]
    hcan->State = HAL_CAN_STATE_READY;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    HAL_CAN_ErrorCallback(hcan);
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f7ff ff50 	bl	80018d4 <HAL_CAN_ErrorCallback>
}
 8001a34:	e7e3      	b.n	80019fe <HAL_CAN_IRQHandler+0x126>
 8001a36:	bf00      	nop
 8001a38:	04000003 	.word	0x04000003
 8001a3c:	08000300 	.word	0x08000300
 8001a40:	10030000 	.word	0x10030000

08001a44 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a44:	4a07      	ldr	r2, [pc, #28]	; (8001a64 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001a46:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001a48:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a4c:	041b      	lsls	r3, r3, #16
 8001a4e:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
 8001a50:	0200      	lsls	r0, r0, #8
 8001a52:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001a56:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                 |
 8001a58:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8001a5c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001a60:	60d0      	str	r0, [r2, #12]
 8001a62:	4770      	bx	lr
 8001a64:	e000ed00 	.word	0xe000ed00

08001a68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a68:	b430      	push	{r4, r5}

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <HAL_NVIC_SetPriority+0x5c>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001a72:	f1c3 0407 	rsb	r4, r3, #7
 8001a76:	2c04      	cmp	r4, #4
 8001a78:	bf28      	it	cs
 8001a7a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001a7c:	1d1d      	adds	r5, r3, #4
 8001a7e:	2d06      	cmp	r5, #6
 8001a80:	d917      	bls.n	8001ab2 <HAL_NVIC_SetPriority+0x4a>
 8001a82:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a84:	2501      	movs	r5, #1
 8001a86:	fa05 f404 	lsl.w	r4, r5, r4
 8001a8a:	3c01      	subs	r4, #1
 8001a8c:	4021      	ands	r1, r4
 8001a8e:	4099      	lsls	r1, r3
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001a90:	fa05 f303 	lsl.w	r3, r5, r3
 8001a94:	3b01      	subs	r3, #1
 8001a96:	4013      	ands	r3, r2
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001a98:	4319      	orrs	r1, r3
  if(IRQn < 0) {
 8001a9a:	2800      	cmp	r0, #0
 8001a9c:	db0b      	blt.n	8001ab6 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001a9e:	0109      	lsls	r1, r1, #4
 8001aa0:	b2c9      	uxtb	r1, r1
 8001aa2:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001aa6:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001aaa:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001aae:	bc30      	pop	{r4, r5}
 8001ab0:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e7e6      	b.n	8001a84 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001ab6:	f000 000f 	and.w	r0, r0, #15
 8001aba:	0109      	lsls	r1, r1, #4
 8001abc:	b2c9      	uxtb	r1, r1
 8001abe:	4b02      	ldr	r3, [pc, #8]	; (8001ac8 <HAL_NVIC_SetPriority+0x60>)
 8001ac0:	5419      	strb	r1, [r3, r0]
 8001ac2:	e7f4      	b.n	8001aae <HAL_NVIC_SetPriority+0x46>
 8001ac4:	e000ed00 	.word	0xe000ed00
 8001ac8:	e000ed14 	.word	0xe000ed14

08001acc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001acc:	0942      	lsrs	r2, r0, #5
 8001ace:	f000 001f 	and.w	r0, r0, #31
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	fa03 f000 	lsl.w	r0, r3, r0
 8001ad8:	4b01      	ldr	r3, [pc, #4]	; (8001ae0 <HAL_NVIC_EnableIRQ+0x14>)
 8001ada:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001ade:	4770      	bx	lr
 8001ae0:	e000e100 	.word	0xe000e100

08001ae4 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001ae4:	3801      	subs	r0, #1
 8001ae6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001aea:	d20a      	bcs.n	8001b02 <HAL_SYSTICK_Config+0x1e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001aec:	4b06      	ldr	r3, [pc, #24]	; (8001b08 <HAL_SYSTICK_Config+0x24>)
 8001aee:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001af0:	21f0      	movs	r1, #240	; 0xf0
 8001af2:	4a06      	ldr	r2, [pc, #24]	; (8001b0c <HAL_SYSTICK_Config+0x28>)
 8001af4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001af8:	2000      	movs	r0, #0
 8001afa:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001afc:	2207      	movs	r2, #7
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	4770      	bx	lr
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001b02:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	e000e010 	.word	0xe000e010
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{        
 8001b10:	b510      	push	{r4, lr}
 8001b12:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001b14:	6803      	ldr	r3, [r0, #0]
 8001b16:	4ab6      	ldr	r2, [pc, #728]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d97d      	bls.n	8001c18 <HAL_DMA_IRQHandler+0x108>
 8001b1c:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001b20:	6812      	ldr	r2, [r2, #0]
 8001b22:	49b4      	ldr	r1, [pc, #720]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001b24:	428b      	cmp	r3, r1
 8001b26:	d021      	beq.n	8001b6c <HAL_DMA_IRQHandler+0x5c>
 8001b28:	3114      	adds	r1, #20
 8001b2a:	428b      	cmp	r3, r1
 8001b2c:	d05f      	beq.n	8001bee <HAL_DMA_IRQHandler+0xde>
 8001b2e:	3114      	adds	r1, #20
 8001b30:	428b      	cmp	r3, r1
 8001b32:	d05e      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0xe2>
 8001b34:	3114      	adds	r1, #20
 8001b36:	428b      	cmp	r3, r1
 8001b38:	d05e      	beq.n	8001bf8 <HAL_DMA_IRQHandler+0xe8>
 8001b3a:	3114      	adds	r1, #20
 8001b3c:	428b      	cmp	r3, r1
 8001b3e:	d05e      	beq.n	8001bfe <HAL_DMA_IRQHandler+0xee>
 8001b40:	3114      	adds	r1, #20
 8001b42:	428b      	cmp	r3, r1
 8001b44:	d05e      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xf4>
 8001b46:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001b4a:	428b      	cmp	r3, r1
 8001b4c:	d05d      	beq.n	8001c0a <HAL_DMA_IRQHandler+0xfa>
 8001b4e:	3114      	adds	r1, #20
 8001b50:	428b      	cmp	r3, r1
 8001b52:	d05c      	beq.n	8001c0e <HAL_DMA_IRQHandler+0xfe>
 8001b54:	3114      	adds	r1, #20
 8001b56:	428b      	cmp	r3, r1
 8001b58:	d05b      	beq.n	8001c12 <HAL_DMA_IRQHandler+0x102>
 8001b5a:	3114      	adds	r1, #20
 8001b5c:	428b      	cmp	r3, r1
 8001b5e:	d002      	beq.n	8001b66 <HAL_DMA_IRQHandler+0x56>
 8001b60:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001b64:	e003      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001b66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b6a:	e000      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001b6c:	2108      	movs	r1, #8
 8001b6e:	4211      	tst	r1, r2
 8001b70:	bf14      	ite	ne
 8001b72:	2201      	movne	r2, #1
 8001b74:	2200      	moveq	r2, #0
 8001b76:	2a00      	cmp	r2, #0
 8001b78:	f000 80aa 	beq.w	8001cd0 <HAL_DMA_IRQHandler+0x1c0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b7c:	681a      	ldr	r2, [r3, #0]
 8001b7e:	f012 0f08 	tst.w	r2, #8
 8001b82:	f000 80a5 	beq.w	8001cd0 <HAL_DMA_IRQHandler+0x1c0>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	f022 0208 	bic.w	r2, r2, #8
 8001b8c:	601a      	str	r2, [r3, #0]
    
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001b8e:	6823      	ldr	r3, [r4, #0]
 8001b90:	4a97      	ldr	r2, [pc, #604]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	f240 80e4 	bls.w	8001d60 <HAL_DMA_IRQHandler+0x250>
 8001b98:	3a78      	subs	r2, #120	; 0x78
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	f000 8087 	beq.w	8001cae <HAL_DMA_IRQHandler+0x19e>
 8001ba0:	3214      	adds	r2, #20
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	f000 80c7 	beq.w	8001d36 <HAL_DMA_IRQHandler+0x226>
 8001ba8:	3214      	adds	r2, #20
 8001baa:	4293      	cmp	r3, r2
 8001bac:	f000 80c5 	beq.w	8001d3a <HAL_DMA_IRQHandler+0x22a>
 8001bb0:	3214      	adds	r2, #20
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	f000 80c4 	beq.w	8001d40 <HAL_DMA_IRQHandler+0x230>
 8001bb8:	3214      	adds	r2, #20
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	f000 80c3 	beq.w	8001d46 <HAL_DMA_IRQHandler+0x236>
 8001bc0:	3214      	adds	r2, #20
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	f000 80c2 	beq.w	8001d4c <HAL_DMA_IRQHandler+0x23c>
 8001bc8:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	f000 80c0 	beq.w	8001d52 <HAL_DMA_IRQHandler+0x242>
 8001bd2:	3214      	adds	r2, #20
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	f000 80be 	beq.w	8001d56 <HAL_DMA_IRQHandler+0x246>
 8001bda:	3214      	adds	r2, #20
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	f000 80bc 	beq.w	8001d5a <HAL_DMA_IRQHandler+0x24a>
 8001be2:	3214      	adds	r2, #20
 8001be4:	4293      	cmp	r3, r2
 8001be6:	d05f      	beq.n	8001ca8 <HAL_DMA_IRQHandler+0x198>
 8001be8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001bec:	e060      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001bee:	2180      	movs	r1, #128	; 0x80
 8001bf0:	e7bd      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bf2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bf6:	e7ba      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bf8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bfc:	e7b7      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001bfe:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c02:	e7b4      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c04:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8001c08:	e7b1      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c0a:	2108      	movs	r1, #8
 8001c0c:	e7af      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c0e:	2180      	movs	r1, #128	; 0x80
 8001c10:	e7ad      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c16:	e7aa      	b.n	8001b6e <HAL_DMA_IRQHandler+0x5e>
 8001c18:	4a77      	ldr	r2, [pc, #476]	; (8001df8 <HAL_DMA_IRQHandler+0x2e8>)
 8001c1a:	6812      	ldr	r2, [r2, #0]
 8001c1c:	4975      	ldr	r1, [pc, #468]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001c1e:	428b      	cmp	r3, r1
 8001c20:	d024      	beq.n	8001c6c <HAL_DMA_IRQHandler+0x15c>
 8001c22:	3114      	adds	r1, #20
 8001c24:	428b      	cmp	r3, r1
 8001c26:	d027      	beq.n	8001c78 <HAL_DMA_IRQHandler+0x168>
 8001c28:	3114      	adds	r1, #20
 8001c2a:	428b      	cmp	r3, r1
 8001c2c:	d026      	beq.n	8001c7c <HAL_DMA_IRQHandler+0x16c>
 8001c2e:	3114      	adds	r1, #20
 8001c30:	428b      	cmp	r3, r1
 8001c32:	d026      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x172>
 8001c34:	3114      	adds	r1, #20
 8001c36:	428b      	cmp	r3, r1
 8001c38:	d026      	beq.n	8001c88 <HAL_DMA_IRQHandler+0x178>
 8001c3a:	3114      	adds	r1, #20
 8001c3c:	428b      	cmp	r3, r1
 8001c3e:	d026      	beq.n	8001c8e <HAL_DMA_IRQHandler+0x17e>
 8001c40:	3114      	adds	r1, #20
 8001c42:	428b      	cmp	r3, r1
 8001c44:	d026      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x184>
 8001c46:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001c4a:	428b      	cmp	r3, r1
 8001c4c:	d025      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x18a>
 8001c4e:	3114      	adds	r1, #20
 8001c50:	428b      	cmp	r3, r1
 8001c52:	d024      	beq.n	8001c9e <HAL_DMA_IRQHandler+0x18e>
 8001c54:	3114      	adds	r1, #20
 8001c56:	428b      	cmp	r3, r1
 8001c58:	d023      	beq.n	8001ca2 <HAL_DMA_IRQHandler+0x192>
 8001c5a:	3114      	adds	r1, #20
 8001c5c:	428b      	cmp	r3, r1
 8001c5e:	d002      	beq.n	8001c66 <HAL_DMA_IRQHandler+0x156>
 8001c60:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c64:	e003      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c66:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c6a:	e000      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c6c:	2108      	movs	r1, #8
 8001c6e:	4211      	tst	r1, r2
 8001c70:	bf14      	ite	ne
 8001c72:	2201      	movne	r2, #1
 8001c74:	2200      	moveq	r2, #0
 8001c76:	e77e      	b.n	8001b76 <HAL_DMA_IRQHandler+0x66>
 8001c78:	2180      	movs	r1, #128	; 0x80
 8001c7a:	e7f8      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c80:	e7f5      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c86:	e7f2      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c88:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8001c8c:	e7ef      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c8e:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8001c92:	e7ec      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c94:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8001c98:	e7e9      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c9a:	2108      	movs	r1, #8
 8001c9c:	e7e7      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001c9e:	2180      	movs	r1, #128	; 0x80
 8001ca0:	e7e5      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
 8001ca2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ca6:	e7e2      	b.n	8001c6e <HAL_DMA_IRQHandler+0x15e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001ca8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001cac:	e000      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001cae:	2208      	movs	r2, #8
 8001cb0:	4b52      	ldr	r3, [pc, #328]	; (8001dfc <HAL_DMA_IRQHandler+0x2ec>)
 8001cb2:	605a      	str	r2, [r3, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001cb4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	63a3      	str	r3, [r4, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;    
 8001cbc:	2304      	movs	r3, #4
 8001cbe:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	f884 3020 	strb.w	r3, [r4, #32]
    
      if (hdma->XferErrorCallback != NULL)
 8001cc8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001cca:	b10b      	cbz	r3, 8001cd0 <HAL_DMA_IRQHandler+0x1c0>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8001ccc:	4620      	mov	r0, r4
 8001cce:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	4a47      	ldr	r2, [pc, #284]	; (8001df0 <HAL_DMA_IRQHandler+0x2e0>)
 8001cd4:	4293      	cmp	r3, r2
 8001cd6:	f240 80ed 	bls.w	8001eb4 <HAL_DMA_IRQHandler+0x3a4>
 8001cda:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	4944      	ldr	r1, [pc, #272]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001ce2:	428b      	cmp	r3, r1
 8001ce4:	f000 808c 	beq.w	8001e00 <HAL_DMA_IRQHandler+0x2f0>
 8001ce8:	3114      	adds	r1, #20
 8001cea:	428b      	cmp	r3, r1
 8001cec:	f000 80cd 	beq.w	8001e8a <HAL_DMA_IRQHandler+0x37a>
 8001cf0:	3114      	adds	r1, #20
 8001cf2:	428b      	cmp	r3, r1
 8001cf4:	f000 80cb 	beq.w	8001e8e <HAL_DMA_IRQHandler+0x37e>
 8001cf8:	3114      	adds	r1, #20
 8001cfa:	428b      	cmp	r3, r1
 8001cfc:	f000 80ca 	beq.w	8001e94 <HAL_DMA_IRQHandler+0x384>
 8001d00:	3114      	adds	r1, #20
 8001d02:	428b      	cmp	r3, r1
 8001d04:	f000 80c9 	beq.w	8001e9a <HAL_DMA_IRQHandler+0x38a>
 8001d08:	3114      	adds	r1, #20
 8001d0a:	428b      	cmp	r3, r1
 8001d0c:	f000 80c8 	beq.w	8001ea0 <HAL_DMA_IRQHandler+0x390>
 8001d10:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001d14:	428b      	cmp	r3, r1
 8001d16:	f000 80c6 	beq.w	8001ea6 <HAL_DMA_IRQHandler+0x396>
 8001d1a:	3114      	adds	r1, #20
 8001d1c:	428b      	cmp	r3, r1
 8001d1e:	f000 80c4 	beq.w	8001eaa <HAL_DMA_IRQHandler+0x39a>
 8001d22:	3114      	adds	r1, #20
 8001d24:	428b      	cmp	r3, r1
 8001d26:	f000 80c2 	beq.w	8001eae <HAL_DMA_IRQHandler+0x39e>
 8001d2a:	3114      	adds	r1, #20
 8001d2c:	428b      	cmp	r3, r1
 8001d2e:	d05b      	beq.n	8001de8 <HAL_DMA_IRQHandler+0x2d8>
 8001d30:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001d34:	e065      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001d36:	2280      	movs	r2, #128	; 0x80
 8001d38:	e7ba      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d3e:	e7b7      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d40:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001d44:	e7b4      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001d4a:	e7b1      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d4c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001d50:	e7ae      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d52:	2208      	movs	r2, #8
 8001d54:	e7ac      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d56:	2280      	movs	r2, #128	; 0x80
 8001d58:	e7aa      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d5e:	e7a7      	b.n	8001cb0 <HAL_DMA_IRQHandler+0x1a0>
 8001d60:	4a24      	ldr	r2, [pc, #144]	; (8001df4 <HAL_DMA_IRQHandler+0x2e4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d024      	beq.n	8001db0 <HAL_DMA_IRQHandler+0x2a0>
 8001d66:	3214      	adds	r2, #20
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d025      	beq.n	8001db8 <HAL_DMA_IRQHandler+0x2a8>
 8001d6c:	3214      	adds	r2, #20
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d024      	beq.n	8001dbc <HAL_DMA_IRQHandler+0x2ac>
 8001d72:	3214      	adds	r2, #20
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d024      	beq.n	8001dc2 <HAL_DMA_IRQHandler+0x2b2>
 8001d78:	3214      	adds	r2, #20
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d024      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x2b8>
 8001d7e:	3214      	adds	r2, #20
 8001d80:	4293      	cmp	r3, r2
 8001d82:	d024      	beq.n	8001dce <HAL_DMA_IRQHandler+0x2be>
 8001d84:	3214      	adds	r2, #20
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d024      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x2c4>
 8001d8a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d023      	beq.n	8001dda <HAL_DMA_IRQHandler+0x2ca>
 8001d92:	3214      	adds	r2, #20
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d022      	beq.n	8001dde <HAL_DMA_IRQHandler+0x2ce>
 8001d98:	3214      	adds	r2, #20
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d021      	beq.n	8001de2 <HAL_DMA_IRQHandler+0x2d2>
 8001d9e:	3214      	adds	r2, #20
 8001da0:	4293      	cmp	r3, r2
 8001da2:	d002      	beq.n	8001daa <HAL_DMA_IRQHandler+0x29a>
 8001da4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001da8:	e003      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001daa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001dae:	e000      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001db0:	2208      	movs	r2, #8
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_DMA_IRQHandler+0x2e8>)
 8001db4:	605a      	str	r2, [r3, #4]
 8001db6:	e77d      	b.n	8001cb4 <HAL_DMA_IRQHandler+0x1a4>
 8001db8:	2280      	movs	r2, #128	; 0x80
 8001dba:	e7fa      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001dc0:	e7f7      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dc2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001dc6:	e7f4      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dc8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001dcc:	e7f1      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001dd2:	e7ee      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dd4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001dd8:	e7eb      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dda:	2208      	movs	r2, #8
 8001ddc:	e7e9      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001dde:	2280      	movs	r2, #128	; 0x80
 8001de0:	e7e7      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
 8001de2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001de6:	e7e4      	b.n	8001db2 <HAL_DMA_IRQHandler+0x2a2>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001de8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dec:	e009      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001dee:	bf00      	nop
 8001df0:	40020080 	.word	0x40020080
 8001df4:	40020008 	.word	0x40020008
 8001df8:	40020000 	.word	0x40020000
 8001dfc:	40020400 	.word	0x40020400
 8001e00:	2104      	movs	r1, #4
 8001e02:	4211      	tst	r1, r2
 8001e04:	bf14      	ite	ne
 8001e06:	2201      	movne	r2, #1
 8001e08:	2200      	moveq	r2, #0
 8001e0a:	2a00      	cmp	r2, #0
 8001e0c:	f000 80a7 	beq.w	8001f5e <HAL_DMA_IRQHandler+0x44e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f012 0f04 	tst.w	r2, #4
 8001e16:	f000 80a2 	beq.w	8001f5e <HAL_DMA_IRQHandler+0x44e>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	f012 0f20 	tst.w	r2, #32
 8001e20:	d103      	bne.n	8001e2a <HAL_DMA_IRQHandler+0x31a>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	f022 0204 	bic.w	r2, r2, #4
 8001e28:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001e2a:	6823      	ldr	r3, [r4, #0]
 8001e2c:	4ac0      	ldr	r2, [pc, #768]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	f240 80dd 	bls.w	8001fee <HAL_DMA_IRQHandler+0x4de>
 8001e34:	3a78      	subs	r2, #120	; 0x78
 8001e36:	4293      	cmp	r3, r2
 8001e38:	f000 8087 	beq.w	8001f4a <HAL_DMA_IRQHandler+0x43a>
 8001e3c:	3214      	adds	r2, #20
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	f000 80c0 	beq.w	8001fc4 <HAL_DMA_IRQHandler+0x4b4>
 8001e44:	3214      	adds	r2, #20
 8001e46:	4293      	cmp	r3, r2
 8001e48:	f000 80be 	beq.w	8001fc8 <HAL_DMA_IRQHandler+0x4b8>
 8001e4c:	3214      	adds	r2, #20
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	f000 80bd 	beq.w	8001fce <HAL_DMA_IRQHandler+0x4be>
 8001e54:	3214      	adds	r2, #20
 8001e56:	4293      	cmp	r3, r2
 8001e58:	f000 80bc 	beq.w	8001fd4 <HAL_DMA_IRQHandler+0x4c4>
 8001e5c:	3214      	adds	r2, #20
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	f000 80bb 	beq.w	8001fda <HAL_DMA_IRQHandler+0x4ca>
 8001e64:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	f000 80b9 	beq.w	8001fe0 <HAL_DMA_IRQHandler+0x4d0>
 8001e6e:	3214      	adds	r2, #20
 8001e70:	4293      	cmp	r3, r2
 8001e72:	f000 80b7 	beq.w	8001fe4 <HAL_DMA_IRQHandler+0x4d4>
 8001e76:	3214      	adds	r2, #20
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	f000 80b5 	beq.w	8001fe8 <HAL_DMA_IRQHandler+0x4d8>
 8001e7e:	3214      	adds	r2, #20
 8001e80:	4293      	cmp	r3, r2
 8001e82:	d05f      	beq.n	8001f44 <HAL_DMA_IRQHandler+0x434>
 8001e84:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001e88:	e060      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001e8a:	2140      	movs	r1, #64	; 0x40
 8001e8c:	e7b9      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e92:	e7b6      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e98:	e7b3      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001e9a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001e9e:	e7b0      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001ea0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001ea4:	e7ad      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001ea6:	2104      	movs	r1, #4
 8001ea8:	e7ab      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eaa:	2140      	movs	r1, #64	; 0x40
 8001eac:	e7a9      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001eb2:	e7a6      	b.n	8001e02 <HAL_DMA_IRQHandler+0x2f2>
 8001eb4:	4a9f      	ldr	r2, [pc, #636]	; (8002134 <HAL_DMA_IRQHandler+0x624>)
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	499f      	ldr	r1, [pc, #636]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001eba:	428b      	cmp	r3, r1
 8001ebc:	d024      	beq.n	8001f08 <HAL_DMA_IRQHandler+0x3f8>
 8001ebe:	3114      	adds	r1, #20
 8001ec0:	428b      	cmp	r3, r1
 8001ec2:	d027      	beq.n	8001f14 <HAL_DMA_IRQHandler+0x404>
 8001ec4:	3114      	adds	r1, #20
 8001ec6:	428b      	cmp	r3, r1
 8001ec8:	d026      	beq.n	8001f18 <HAL_DMA_IRQHandler+0x408>
 8001eca:	3114      	adds	r1, #20
 8001ecc:	428b      	cmp	r3, r1
 8001ece:	d026      	beq.n	8001f1e <HAL_DMA_IRQHandler+0x40e>
 8001ed0:	3114      	adds	r1, #20
 8001ed2:	428b      	cmp	r3, r1
 8001ed4:	d026      	beq.n	8001f24 <HAL_DMA_IRQHandler+0x414>
 8001ed6:	3114      	adds	r1, #20
 8001ed8:	428b      	cmp	r3, r1
 8001eda:	d026      	beq.n	8001f2a <HAL_DMA_IRQHandler+0x41a>
 8001edc:	3114      	adds	r1, #20
 8001ede:	428b      	cmp	r3, r1
 8001ee0:	d026      	beq.n	8001f30 <HAL_DMA_IRQHandler+0x420>
 8001ee2:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8001ee6:	428b      	cmp	r3, r1
 8001ee8:	d025      	beq.n	8001f36 <HAL_DMA_IRQHandler+0x426>
 8001eea:	3114      	adds	r1, #20
 8001eec:	428b      	cmp	r3, r1
 8001eee:	d024      	beq.n	8001f3a <HAL_DMA_IRQHandler+0x42a>
 8001ef0:	3114      	adds	r1, #20
 8001ef2:	428b      	cmp	r3, r1
 8001ef4:	d023      	beq.n	8001f3e <HAL_DMA_IRQHandler+0x42e>
 8001ef6:	3114      	adds	r1, #20
 8001ef8:	428b      	cmp	r3, r1
 8001efa:	d002      	beq.n	8001f02 <HAL_DMA_IRQHandler+0x3f2>
 8001efc:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001f00:	e003      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f06:	e000      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f08:	2104      	movs	r1, #4
 8001f0a:	4211      	tst	r1, r2
 8001f0c:	bf14      	ite	ne
 8001f0e:	2201      	movne	r2, #1
 8001f10:	2200      	moveq	r2, #0
 8001f12:	e77a      	b.n	8001e0a <HAL_DMA_IRQHandler+0x2fa>
 8001f14:	2140      	movs	r1, #64	; 0x40
 8001f16:	e7f8      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f1c:	e7f5      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f1e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001f22:	e7f2      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f24:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8001f28:	e7ef      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001f2e:	e7ec      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f30:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8001f34:	e7e9      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f36:	2104      	movs	r1, #4
 8001f38:	e7e7      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f3a:	2140      	movs	r1, #64	; 0x40
 8001f3c:	e7e5      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
 8001f3e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f42:	e7e2      	b.n	8001f0a <HAL_DMA_IRQHandler+0x3fa>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001f44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f48:	e000      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001f4a:	2204      	movs	r2, #4
 8001f4c:	4b7b      	ldr	r3, [pc, #492]	; (800213c <HAL_DMA_IRQHandler+0x62c>)
 8001f4e:	605a      	str	r2, [r3, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8001f50:	2311      	movs	r3, #17
 8001f52:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001f56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001f58:	b10b      	cbz	r3, 8001f5e <HAL_DMA_IRQHandler+0x44e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001f5e:	6823      	ldr	r3, [r4, #0]
 8001f60:	4a73      	ldr	r2, [pc, #460]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	f240 80ec 	bls.w	8002140 <HAL_DMA_IRQHandler+0x630>
 8001f68:	f502 7260 	add.w	r2, r2, #896	; 0x380
 8001f6c:	6812      	ldr	r2, [r2, #0]
 8001f6e:	4972      	ldr	r1, [pc, #456]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001f70:	428b      	cmp	r3, r1
 8001f72:	f000 8083 	beq.w	800207c <HAL_DMA_IRQHandler+0x56c>
 8001f76:	3114      	adds	r1, #20
 8001f78:	428b      	cmp	r3, r1
 8001f7a:	f000 80c4 	beq.w	8002106 <HAL_DMA_IRQHandler+0x5f6>
 8001f7e:	3114      	adds	r1, #20
 8001f80:	428b      	cmp	r3, r1
 8001f82:	f000 80c2 	beq.w	800210a <HAL_DMA_IRQHandler+0x5fa>
 8001f86:	3114      	adds	r1, #20
 8001f88:	428b      	cmp	r3, r1
 8001f8a:	f000 80c1 	beq.w	8002110 <HAL_DMA_IRQHandler+0x600>
 8001f8e:	3114      	adds	r1, #20
 8001f90:	428b      	cmp	r3, r1
 8001f92:	f000 80c0 	beq.w	8002116 <HAL_DMA_IRQHandler+0x606>
 8001f96:	3114      	adds	r1, #20
 8001f98:	428b      	cmp	r3, r1
 8001f9a:	f000 80bf 	beq.w	800211c <HAL_DMA_IRQHandler+0x60c>
 8001f9e:	f501 7167 	add.w	r1, r1, #924	; 0x39c
 8001fa2:	428b      	cmp	r3, r1
 8001fa4:	f000 80bd 	beq.w	8002122 <HAL_DMA_IRQHandler+0x612>
 8001fa8:	3114      	adds	r1, #20
 8001faa:	428b      	cmp	r3, r1
 8001fac:	f000 80bb 	beq.w	8002126 <HAL_DMA_IRQHandler+0x616>
 8001fb0:	3114      	adds	r1, #20
 8001fb2:	428b      	cmp	r3, r1
 8001fb4:	f000 80b9 	beq.w	800212a <HAL_DMA_IRQHandler+0x61a>
 8001fb8:	3114      	adds	r1, #20
 8001fba:	428b      	cmp	r3, r1
 8001fbc:	d05b      	beq.n	8002076 <HAL_DMA_IRQHandler+0x566>
 8001fbe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001fc2:	e05c      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001fc4:	2240      	movs	r2, #64	; 0x40
 8001fc6:	e7c1      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fcc:	e7be      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fd2:	e7bb      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fd4:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001fd8:	e7b8      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fda:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001fde:	e7b5      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe0:	2204      	movs	r2, #4
 8001fe2:	e7b3      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe4:	2240      	movs	r2, #64	; 0x40
 8001fe6:	e7b1      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fe8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001fec:	e7ae      	b.n	8001f4c <HAL_DMA_IRQHandler+0x43c>
 8001fee:	4a52      	ldr	r2, [pc, #328]	; (8002138 <HAL_DMA_IRQHandler+0x628>)
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d024      	beq.n	800203e <HAL_DMA_IRQHandler+0x52e>
 8001ff4:	3214      	adds	r2, #20
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d025      	beq.n	8002046 <HAL_DMA_IRQHandler+0x536>
 8001ffa:	3214      	adds	r2, #20
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d024      	beq.n	800204a <HAL_DMA_IRQHandler+0x53a>
 8002000:	3214      	adds	r2, #20
 8002002:	4293      	cmp	r3, r2
 8002004:	d024      	beq.n	8002050 <HAL_DMA_IRQHandler+0x540>
 8002006:	3214      	adds	r2, #20
 8002008:	4293      	cmp	r3, r2
 800200a:	d024      	beq.n	8002056 <HAL_DMA_IRQHandler+0x546>
 800200c:	3214      	adds	r2, #20
 800200e:	4293      	cmp	r3, r2
 8002010:	d024      	beq.n	800205c <HAL_DMA_IRQHandler+0x54c>
 8002012:	3214      	adds	r2, #20
 8002014:	4293      	cmp	r3, r2
 8002016:	d024      	beq.n	8002062 <HAL_DMA_IRQHandler+0x552>
 8002018:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800201c:	4293      	cmp	r3, r2
 800201e:	d023      	beq.n	8002068 <HAL_DMA_IRQHandler+0x558>
 8002020:	3214      	adds	r2, #20
 8002022:	4293      	cmp	r3, r2
 8002024:	d022      	beq.n	800206c <HAL_DMA_IRQHandler+0x55c>
 8002026:	3214      	adds	r2, #20
 8002028:	4293      	cmp	r3, r2
 800202a:	d021      	beq.n	8002070 <HAL_DMA_IRQHandler+0x560>
 800202c:	3214      	adds	r2, #20
 800202e:	4293      	cmp	r3, r2
 8002030:	d002      	beq.n	8002038 <HAL_DMA_IRQHandler+0x528>
 8002032:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002036:	e003      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002038:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800203c:	e000      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800203e:	2204      	movs	r2, #4
 8002040:	4b3c      	ldr	r3, [pc, #240]	; (8002134 <HAL_DMA_IRQHandler+0x624>)
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	e784      	b.n	8001f50 <HAL_DMA_IRQHandler+0x440>
 8002046:	2240      	movs	r2, #64	; 0x40
 8002048:	e7fa      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800204a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800204e:	e7f7      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002050:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002054:	e7f4      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002056:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800205a:	e7f1      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800205c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002060:	e7ee      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002062:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002066:	e7eb      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002068:	2204      	movs	r2, #4
 800206a:	e7e9      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 800206c:	2240      	movs	r2, #64	; 0x40
 800206e:	e7e7      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
 8002070:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002074:	e7e4      	b.n	8002040 <HAL_DMA_IRQHandler+0x530>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8002076:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800207a:	e000      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800207c:	2102      	movs	r1, #2
 800207e:	4211      	tst	r1, r2
 8002080:	bf14      	ite	ne
 8002082:	2201      	movne	r2, #1
 8002084:	2200      	moveq	r2, #0
 8002086:	2a00      	cmp	r2, #0
 8002088:	f000 80b4 	beq.w	80021f4 <HAL_DMA_IRQHandler+0x6e4>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	f012 0f02 	tst.w	r2, #2
 8002092:	f000 80af 	beq.w	80021f4 <HAL_DMA_IRQHandler+0x6e4>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8002096:	681a      	ldr	r2, [r3, #0]
 8002098:	f012 0f20 	tst.w	r2, #32
 800209c:	d103      	bne.n	80020a6 <HAL_DMA_IRQHandler+0x596>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	f022 0202 	bic.w	r2, r2, #2
 80020a4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	4a21      	ldr	r2, [pc, #132]	; (8002130 <HAL_DMA_IRQHandler+0x620>)
 80020aa:	4293      	cmp	r3, r2
 80020ac:	f240 80b8 	bls.w	8002220 <HAL_DMA_IRQHandler+0x710>
 80020b0:	3a78      	subs	r2, #120	; 0x78
 80020b2:	4293      	cmp	r3, r2
 80020b4:	f000 808f 	beq.w	80021d6 <HAL_DMA_IRQHandler+0x6c6>
 80020b8:	3214      	adds	r2, #20
 80020ba:	4293      	cmp	r3, r2
 80020bc:	f000 809b 	beq.w	80021f6 <HAL_DMA_IRQHandler+0x6e6>
 80020c0:	3214      	adds	r2, #20
 80020c2:	4293      	cmp	r3, r2
 80020c4:	f000 8099 	beq.w	80021fa <HAL_DMA_IRQHandler+0x6ea>
 80020c8:	3214      	adds	r2, #20
 80020ca:	4293      	cmp	r3, r2
 80020cc:	f000 8098 	beq.w	8002200 <HAL_DMA_IRQHandler+0x6f0>
 80020d0:	3214      	adds	r2, #20
 80020d2:	4293      	cmp	r3, r2
 80020d4:	f000 8097 	beq.w	8002206 <HAL_DMA_IRQHandler+0x6f6>
 80020d8:	3214      	adds	r2, #20
 80020da:	4293      	cmp	r3, r2
 80020dc:	f000 8096 	beq.w	800220c <HAL_DMA_IRQHandler+0x6fc>
 80020e0:	f502 7267 	add.w	r2, r2, #924	; 0x39c
 80020e4:	4293      	cmp	r3, r2
 80020e6:	f000 8094 	beq.w	8002212 <HAL_DMA_IRQHandler+0x702>
 80020ea:	3214      	adds	r2, #20
 80020ec:	4293      	cmp	r3, r2
 80020ee:	f000 8092 	beq.w	8002216 <HAL_DMA_IRQHandler+0x706>
 80020f2:	3214      	adds	r2, #20
 80020f4:	4293      	cmp	r3, r2
 80020f6:	f000 8090 	beq.w	800221a <HAL_DMA_IRQHandler+0x70a>
 80020fa:	3214      	adds	r2, #20
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d067      	beq.n	80021d0 <HAL_DMA_IRQHandler+0x6c0>
 8002100:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002104:	e068      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8002106:	2120      	movs	r1, #32
 8002108:	e7b9      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800210a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800210e:	e7b6      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002110:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002114:	e7b3      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002116:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800211a:	e7b0      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800211c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002120:	e7ad      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002122:	2102      	movs	r1, #2
 8002124:	e7ab      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002126:	2120      	movs	r1, #32
 8002128:	e7a9      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 800212a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800212e:	e7a6      	b.n	800207e <HAL_DMA_IRQHandler+0x56e>
 8002130:	40020080 	.word	0x40020080
 8002134:	40020000 	.word	0x40020000
 8002138:	40020008 	.word	0x40020008
 800213c:	40020400 	.word	0x40020400
 8002140:	4a59      	ldr	r2, [pc, #356]	; (80022a8 <HAL_DMA_IRQHandler+0x798>)
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	4959      	ldr	r1, [pc, #356]	; (80022ac <HAL_DMA_IRQHandler+0x79c>)
 8002146:	428b      	cmp	r3, r1
 8002148:	d024      	beq.n	8002194 <HAL_DMA_IRQHandler+0x684>
 800214a:	3114      	adds	r1, #20
 800214c:	428b      	cmp	r3, r1
 800214e:	d027      	beq.n	80021a0 <HAL_DMA_IRQHandler+0x690>
 8002150:	3114      	adds	r1, #20
 8002152:	428b      	cmp	r3, r1
 8002154:	d026      	beq.n	80021a4 <HAL_DMA_IRQHandler+0x694>
 8002156:	3114      	adds	r1, #20
 8002158:	428b      	cmp	r3, r1
 800215a:	d026      	beq.n	80021aa <HAL_DMA_IRQHandler+0x69a>
 800215c:	3114      	adds	r1, #20
 800215e:	428b      	cmp	r3, r1
 8002160:	d026      	beq.n	80021b0 <HAL_DMA_IRQHandler+0x6a0>
 8002162:	3114      	adds	r1, #20
 8002164:	428b      	cmp	r3, r1
 8002166:	d026      	beq.n	80021b6 <HAL_DMA_IRQHandler+0x6a6>
 8002168:	3114      	adds	r1, #20
 800216a:	428b      	cmp	r3, r1
 800216c:	d026      	beq.n	80021bc <HAL_DMA_IRQHandler+0x6ac>
 800216e:	f501 7162 	add.w	r1, r1, #904	; 0x388
 8002172:	428b      	cmp	r3, r1
 8002174:	d025      	beq.n	80021c2 <HAL_DMA_IRQHandler+0x6b2>
 8002176:	3114      	adds	r1, #20
 8002178:	428b      	cmp	r3, r1
 800217a:	d024      	beq.n	80021c6 <HAL_DMA_IRQHandler+0x6b6>
 800217c:	3114      	adds	r1, #20
 800217e:	428b      	cmp	r3, r1
 8002180:	d023      	beq.n	80021ca <HAL_DMA_IRQHandler+0x6ba>
 8002182:	3114      	adds	r1, #20
 8002184:	428b      	cmp	r3, r1
 8002186:	d002      	beq.n	800218e <HAL_DMA_IRQHandler+0x67e>
 8002188:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800218c:	e003      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 800218e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002192:	e000      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 8002194:	2102      	movs	r1, #2
 8002196:	4211      	tst	r1, r2
 8002198:	bf14      	ite	ne
 800219a:	2201      	movne	r2, #1
 800219c:	2200      	moveq	r2, #0
 800219e:	e772      	b.n	8002086 <HAL_DMA_IRQHandler+0x576>
 80021a0:	2120      	movs	r1, #32
 80021a2:	e7f8      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021a8:	e7f5      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021ae:	e7f2      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021b0:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80021b4:	e7ef      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80021ba:	e7ec      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021bc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80021c0:	e7e9      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021c2:	2102      	movs	r1, #2
 80021c4:	e7e7      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021c6:	2120      	movs	r1, #32
 80021c8:	e7e5      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
 80021ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80021ce:	e7e2      	b.n	8002196 <HAL_DMA_IRQHandler+0x686>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80021d4:	e000      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 80021d6:	2202      	movs	r2, #2
 80021d8:	4b35      	ldr	r3, [pc, #212]	; (80022b0 <HAL_DMA_IRQHandler+0x7a0>)
 80021da:	605a      	str	r2, [r3, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 80021dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021de:	63a3      	str	r3, [r4, #56]	; 0x38

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;    
 80021e0:	2301      	movs	r3, #1
 80021e2:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80021e6:	2300      	movs	r3, #0
 80021e8:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 80021ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80021ee:	b10b      	cbz	r3, 80021f4 <HAL_DMA_IRQHandler+0x6e4>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80021f0:	4620      	mov	r0, r4
 80021f2:	4798      	blx	r3
 80021f4:	bd10      	pop	{r4, pc}
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80021f6:	2220      	movs	r2, #32
 80021f8:	e7ee      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 80021fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021fe:	e7eb      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002200:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002204:	e7e8      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002206:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800220a:	e7e5      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 800220c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002210:	e7e2      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002212:	2202      	movs	r2, #2
 8002214:	e7e0      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002216:	2220      	movs	r2, #32
 8002218:	e7de      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 800221a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800221e:	e7db      	b.n	80021d8 <HAL_DMA_IRQHandler+0x6c8>
 8002220:	4a22      	ldr	r2, [pc, #136]	; (80022ac <HAL_DMA_IRQHandler+0x79c>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d024      	beq.n	8002270 <HAL_DMA_IRQHandler+0x760>
 8002226:	3214      	adds	r2, #20
 8002228:	4293      	cmp	r3, r2
 800222a:	d025      	beq.n	8002278 <HAL_DMA_IRQHandler+0x768>
 800222c:	3214      	adds	r2, #20
 800222e:	4293      	cmp	r3, r2
 8002230:	d024      	beq.n	800227c <HAL_DMA_IRQHandler+0x76c>
 8002232:	3214      	adds	r2, #20
 8002234:	4293      	cmp	r3, r2
 8002236:	d024      	beq.n	8002282 <HAL_DMA_IRQHandler+0x772>
 8002238:	3214      	adds	r2, #20
 800223a:	4293      	cmp	r3, r2
 800223c:	d024      	beq.n	8002288 <HAL_DMA_IRQHandler+0x778>
 800223e:	3214      	adds	r2, #20
 8002240:	4293      	cmp	r3, r2
 8002242:	d024      	beq.n	800228e <HAL_DMA_IRQHandler+0x77e>
 8002244:	3214      	adds	r2, #20
 8002246:	4293      	cmp	r3, r2
 8002248:	d024      	beq.n	8002294 <HAL_DMA_IRQHandler+0x784>
 800224a:	f502 7262 	add.w	r2, r2, #904	; 0x388
 800224e:	4293      	cmp	r3, r2
 8002250:	d023      	beq.n	800229a <HAL_DMA_IRQHandler+0x78a>
 8002252:	3214      	adds	r2, #20
 8002254:	4293      	cmp	r3, r2
 8002256:	d022      	beq.n	800229e <HAL_DMA_IRQHandler+0x78e>
 8002258:	3214      	adds	r2, #20
 800225a:	4293      	cmp	r3, r2
 800225c:	d021      	beq.n	80022a2 <HAL_DMA_IRQHandler+0x792>
 800225e:	3214      	adds	r2, #20
 8002260:	4293      	cmp	r3, r2
 8002262:	d002      	beq.n	800226a <HAL_DMA_IRQHandler+0x75a>
 8002264:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002268:	e003      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800226a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800226e:	e000      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002270:	2202      	movs	r2, #2
 8002272:	4b0d      	ldr	r3, [pc, #52]	; (80022a8 <HAL_DMA_IRQHandler+0x798>)
 8002274:	605a      	str	r2, [r3, #4]
 8002276:	e7b1      	b.n	80021dc <HAL_DMA_IRQHandler+0x6cc>
 8002278:	2220      	movs	r2, #32
 800227a:	e7fa      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800227c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002280:	e7f7      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002282:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002286:	e7f4      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002288:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800228c:	e7f1      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800228e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002292:	e7ee      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 8002294:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002298:	e7eb      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800229a:	2202      	movs	r2, #2
 800229c:	e7e9      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 800229e:	2220      	movs	r2, #32
 80022a0:	e7e7      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 80022a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022a6:	e7e4      	b.n	8002272 <HAL_DMA_IRQHandler+0x762>
 80022a8:	40020000 	.word	0x40020000
 80022ac:	40020008 	.word	0x40020008
 80022b0:	40020400 	.word	0x40020400

080022b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022b6:	b083      	sub	sp, #12
  uint32_t position = 0x00;
 80022b8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80022ba:	e08c      	b.n	80023d6 <HAL_GPIO_Init+0x122>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80022bc:	08de      	lsrs	r6, r3, #3
 80022be:	3608      	adds	r6, #8
 80022c0:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022c4:	f003 0e07 	and.w	lr, r3, #7
 80022c8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80022cc:	270f      	movs	r7, #15
 80022ce:	fa07 f70e 	lsl.w	r7, r7, lr
 80022d2:	ea24 0407 	bic.w	r4, r4, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022d6:	690f      	ldr	r7, [r1, #16]
 80022d8:	fa07 f70e 	lsl.w	r7, r7, lr
 80022dc:	433c      	orrs	r4, r7
        GPIOx->AFR[position >> 3] = temp;
 80022de:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
 80022e2:	e087      	b.n	80023f4 <HAL_GPIO_Init+0x140>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022e6:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2));
 80022e8:	68cf      	ldr	r7, [r1, #12]
 80022ea:	fa07 f70e 	lsl.w	r7, r7, lr
 80022ee:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 80022f0:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f2:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	ea26 0505 	bic.w	r5, r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80022f8:	684e      	ldr	r6, [r1, #4]
 80022fa:	f3c6 1600 	ubfx	r6, r6, #4, #1
 80022fe:	409e      	lsls	r6, r3
 8002300:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8002302:	6045      	str	r5, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002304:	68c5      	ldr	r5, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002306:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002308:	688d      	ldr	r5, [r1, #8]
 800230a:	fa05 f50e 	lsl.w	r5, r5, lr
 800230e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8002310:	60c4      	str	r4, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002312:	684c      	ldr	r4, [r1, #4]
 8002314:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 8002318:	d05c      	beq.n	80023d4 <HAL_GPIO_Init+0x120>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231a:	4c4a      	ldr	r4, [pc, #296]	; (8002444 <HAL_GPIO_Init+0x190>)
 800231c:	69a5      	ldr	r5, [r4, #24]
 800231e:	f045 0501 	orr.w	r5, r5, #1
 8002322:	61a5      	str	r5, [r4, #24]
 8002324:	69a4      	ldr	r4, [r4, #24]
 8002326:	f004 0401 	and.w	r4, r4, #1
 800232a:	9401      	str	r4, [sp, #4]
 800232c:	9c01      	ldr	r4, [sp, #4]

        temp = SYSCFG->EXTICR[position >> 2];
 800232e:	089d      	lsrs	r5, r3, #2
 8002330:	1cae      	adds	r6, r5, #2
 8002332:	4c45      	ldr	r4, [pc, #276]	; (8002448 <HAL_GPIO_Init+0x194>)
 8002334:	f854 4026 	ldr.w	r4, [r4, r6, lsl #2]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002338:	f003 0603 	and.w	r6, r3, #3
 800233c:	00b6      	lsls	r6, r6, #2
 800233e:	270f      	movs	r7, #15
 8002340:	40b7      	lsls	r7, r6
 8002342:	ea24 0407 	bic.w	r4, r4, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 8002346:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800234a:	d070      	beq.n	800242e <HAL_GPIO_Init+0x17a>
 800234c:	4f3f      	ldr	r7, [pc, #252]	; (800244c <HAL_GPIO_Init+0x198>)
 800234e:	42b8      	cmp	r0, r7
 8002350:	d06f      	beq.n	8002432 <HAL_GPIO_Init+0x17e>
 8002352:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002356:	42b8      	cmp	r0, r7
 8002358:	d06d      	beq.n	8002436 <HAL_GPIO_Init+0x182>
 800235a:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800235e:	42b8      	cmp	r0, r7
 8002360:	d06b      	beq.n	800243a <HAL_GPIO_Init+0x186>
 8002362:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8002366:	42b8      	cmp	r0, r7
 8002368:	d05f      	beq.n	800242a <HAL_GPIO_Init+0x176>
 800236a:	2705      	movs	r7, #5
 800236c:	fa07 f606 	lsl.w	r6, r7, r6
 8002370:	4334      	orrs	r4, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8002372:	3502      	adds	r5, #2
 8002374:	4e34      	ldr	r6, [pc, #208]	; (8002448 <HAL_GPIO_Init+0x194>)
 8002376:	f846 4025 	str.w	r4, [r6, r5, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800237a:	4c35      	ldr	r4, [pc, #212]	; (8002450 <HAL_GPIO_Init+0x19c>)
 800237c:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 800237e:	43d4      	mvns	r4, r2
 8002380:	ea05 0604 	and.w	r6, r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002384:	684f      	ldr	r7, [r1, #4]
 8002386:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 800238a:	d001      	beq.n	8002390 <HAL_GPIO_Init+0xdc>
        {
          temp |= iocurrent;
 800238c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->IMR = temp;
 8002390:	4d2f      	ldr	r5, [pc, #188]	; (8002450 <HAL_GPIO_Init+0x19c>)
 8002392:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8002394:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8002396:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800239a:	684f      	ldr	r7, [r1, #4]
 800239c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80023a0:	d001      	beq.n	80023a6 <HAL_GPIO_Init+0xf2>
        {
          temp |= iocurrent;
 80023a2:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR = temp;
 80023a6:	4d2a      	ldr	r5, [pc, #168]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023a8:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023aa:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 80023ac:	ea04 0605 	and.w	r6, r4, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023b0:	684f      	ldr	r7, [r1, #4]
 80023b2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80023b6:	d001      	beq.n	80023bc <HAL_GPIO_Init+0x108>
        {
          temp |= iocurrent;
 80023b8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR = temp;
 80023bc:	4d24      	ldr	r5, [pc, #144]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023be:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 80023c0:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 80023c2:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80023c4:	684e      	ldr	r6, [r1, #4]
 80023c6:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80023ca:	d001      	beq.n	80023d0 <HAL_GPIO_Init+0x11c>
        {
          temp |= iocurrent;
 80023cc:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->FTSR = temp;
 80023d0:	4a1f      	ldr	r2, [pc, #124]	; (8002450 <HAL_GPIO_Init+0x19c>)
 80023d2:	60d4      	str	r4, [r2, #12]
      }
    }
    
    position++;
 80023d4:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 80023d6:	680a      	ldr	r2, [r1, #0]
 80023d8:	fa32 f403 	lsrs.w	r4, r2, r3
 80023dc:	d02f      	beq.n	800243e <HAL_GPIO_Init+0x18a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80023de:	2501      	movs	r5, #1
 80023e0:	409d      	lsls	r5, r3
    if(iocurrent)
 80023e2:	402a      	ands	r2, r5
 80023e4:	d0f6      	beq.n	80023d4 <HAL_GPIO_Init+0x120>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023e6:	684c      	ldr	r4, [r1, #4]
 80023e8:	2c02      	cmp	r4, #2
 80023ea:	f43f af67 	beq.w	80022bc <HAL_GPIO_Init+0x8>
 80023ee:	2c12      	cmp	r4, #18
 80023f0:	f43f af64 	beq.w	80022bc <HAL_GPIO_Init+0x8>
      temp = GPIOx->MODER;
 80023f4:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80023f6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80023fa:	2403      	movs	r4, #3
 80023fc:	fa04 f40e 	lsl.w	r4, r4, lr
 8002400:	43e4      	mvns	r4, r4
 8002402:	4026      	ands	r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002404:	684f      	ldr	r7, [r1, #4]
 8002406:	f007 0703 	and.w	r7, r7, #3
 800240a:	fa07 f70e 	lsl.w	r7, r7, lr
 800240e:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8002410:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002412:	684e      	ldr	r6, [r1, #4]
 8002414:	1e77      	subs	r7, r6, #1
 8002416:	2f01      	cmp	r7, #1
 8002418:	f67f af64 	bls.w	80022e4 <HAL_GPIO_Init+0x30>
 800241c:	2e11      	cmp	r6, #17
 800241e:	f43f af61 	beq.w	80022e4 <HAL_GPIO_Init+0x30>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002422:	2e12      	cmp	r6, #18
 8002424:	f47f af6e 	bne.w	8002304 <HAL_GPIO_Init+0x50>
 8002428:	e75c      	b.n	80022e4 <HAL_GPIO_Init+0x30>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03)));
 800242a:	2704      	movs	r7, #4
 800242c:	e79e      	b.n	800236c <HAL_GPIO_Init+0xb8>
 800242e:	2700      	movs	r7, #0
 8002430:	e79c      	b.n	800236c <HAL_GPIO_Init+0xb8>
 8002432:	2701      	movs	r7, #1
 8002434:	e79a      	b.n	800236c <HAL_GPIO_Init+0xb8>
 8002436:	2702      	movs	r7, #2
 8002438:	e798      	b.n	800236c <HAL_GPIO_Init+0xb8>
 800243a:	2703      	movs	r7, #3
 800243c:	e796      	b.n	800236c <HAL_GPIO_Init+0xb8>
  }
}
 800243e:	b003      	add	sp, #12
 8002440:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000
 8002448:	40010000 	.word	0x40010000
 800244c:	48000400 	.word	0x48000400
 8002450:	40010400 	.word	0x40010400

08002454 <HAL_GPIO_DeInit>:
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00;
 8002454:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != RESET)
 8002456:	fa31 f203 	lsrs.w	r2, r1, r3
 800245a:	d071      	beq.n	8002540 <HAL_GPIO_DeInit+0xec>
{
 800245c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800245e:	e00a      	b.n	8002476 <HAL_GPIO_DeInit+0x22>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2];
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 8002460:	2504      	movs	r5, #4
 8002462:	e000      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 8002464:	2500      	movs	r5, #0
 8002466:	fa05 f202 	lsl.w	r2, r5, r2
 800246a:	4294      	cmp	r4, r2
 800246c:	d04b      	beq.n	8002506 <HAL_GPIO_DeInit+0xb2>
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
    
    position++;
 800246e:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != RESET)
 8002470:	fa31 f203 	lsrs.w	r2, r1, r3
 8002474:	d063      	beq.n	800253e <HAL_GPIO_DeInit+0xea>
    iocurrent = GPIO_Pin & (1U << position);
 8002476:	2201      	movs	r2, #1
 8002478:	409a      	lsls	r2, r3
    if (iocurrent)
 800247a:	ea11 0e02 	ands.w	lr, r1, r2
 800247e:	d0f6      	beq.n	800246e <HAL_GPIO_DeInit+0x1a>
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002480:	6805      	ldr	r5, [r0, #0]
 8002482:	005e      	lsls	r6, r3, #1
 8002484:	2403      	movs	r4, #3
 8002486:	40b4      	lsls	r4, r6
 8002488:	43e4      	mvns	r4, r4
 800248a:	4025      	ands	r5, r4
 800248c:	6005      	str	r5, [r0, #0]
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800248e:	08df      	lsrs	r7, r3, #3
 8002490:	3708      	adds	r7, #8
 8002492:	f850 c027 	ldr.w	ip, [r0, r7, lsl #2]
 8002496:	f003 0507 	and.w	r5, r3, #7
 800249a:	00ad      	lsls	r5, r5, #2
 800249c:	260f      	movs	r6, #15
 800249e:	fa06 f505 	lsl.w	r5, r6, r5
 80024a2:	ea2c 0505 	bic.w	r5, ip, r5
 80024a6:	f840 5027 	str.w	r5, [r0, r7, lsl #2]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80024aa:	6885      	ldr	r5, [r0, #8]
 80024ac:	4025      	ands	r5, r4
 80024ae:	6085      	str	r5, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024b0:	6845      	ldr	r5, [r0, #4]
 80024b2:	ea25 0202 	bic.w	r2, r5, r2
 80024b6:	6042      	str	r2, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024b8:	68c2      	ldr	r2, [r0, #12]
 80024ba:	4014      	ands	r4, r2
 80024bc:	60c4      	str	r4, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2];
 80024be:	089f      	lsrs	r7, r3, #2
 80024c0:	1cbc      	adds	r4, r7, #2
 80024c2:	4a20      	ldr	r2, [pc, #128]	; (8002544 <HAL_GPIO_DeInit+0xf0>)
 80024c4:	f852 4024 	ldr.w	r4, [r2, r4, lsl #2]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80024c8:	f003 0203 	and.w	r2, r3, #3
 80024cc:	0092      	lsls	r2, r2, #2
 80024ce:	4096      	lsls	r6, r2
 80024d0:	4034      	ands	r4, r6
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4 * (position & 0x03))))
 80024d2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80024d6:	d0c5      	beq.n	8002464 <HAL_GPIO_DeInit+0x10>
 80024d8:	4d1b      	ldr	r5, [pc, #108]	; (8002548 <HAL_GPIO_DeInit+0xf4>)
 80024da:	42a8      	cmp	r0, r5
 80024dc:	d00d      	beq.n	80024fa <HAL_GPIO_DeInit+0xa6>
 80024de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024e2:	42a8      	cmp	r0, r5
 80024e4:	d00b      	beq.n	80024fe <HAL_GPIO_DeInit+0xaa>
 80024e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024ea:	42a8      	cmp	r0, r5
 80024ec:	d009      	beq.n	8002502 <HAL_GPIO_DeInit+0xae>
 80024ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80024f2:	42a8      	cmp	r0, r5
 80024f4:	d0b4      	beq.n	8002460 <HAL_GPIO_DeInit+0xc>
 80024f6:	2505      	movs	r5, #5
 80024f8:	e7b5      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 80024fa:	2501      	movs	r5, #1
 80024fc:	e7b3      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 80024fe:	2502      	movs	r5, #2
 8002500:	e7b1      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
 8002502:	2503      	movs	r5, #3
 8002504:	e7af      	b.n	8002466 <HAL_GPIO_DeInit+0x12>
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8002506:	4d0f      	ldr	r5, [pc, #60]	; (8002544 <HAL_GPIO_DeInit+0xf0>)
 8002508:	1cba      	adds	r2, r7, #2
 800250a:	f855 4022 	ldr.w	r4, [r5, r2, lsl #2]
 800250e:	ea24 0606 	bic.w	r6, r4, r6
 8002512:	f845 6022 	str.w	r6, [r5, r2, lsl #2]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002516:	4c0d      	ldr	r4, [pc, #52]	; (800254c <HAL_GPIO_DeInit+0xf8>)
 8002518:	6822      	ldr	r2, [r4, #0]
 800251a:	ea6f 0e0e 	mvn.w	lr, lr
 800251e:	ea02 020e 	and.w	r2, r2, lr
 8002522:	6022      	str	r2, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002524:	6862      	ldr	r2, [r4, #4]
 8002526:	ea0e 0202 	and.w	r2, lr, r2
 800252a:	6062      	str	r2, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800252c:	68a2      	ldr	r2, [r4, #8]
 800252e:	ea0e 0202 	and.w	r2, lr, r2
 8002532:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002534:	68e2      	ldr	r2, [r4, #12]
 8002536:	ea0e 0202 	and.w	r2, lr, r2
 800253a:	60e2      	str	r2, [r4, #12]
 800253c:	e797      	b.n	800246e <HAL_GPIO_DeInit+0x1a>
  }
}
 800253e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40010000 	.word	0x40010000
 8002548:	48000400 	.word	0x48000400
 800254c:	40010400 	.word	0x40010400

08002550 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002550:	6903      	ldr	r3, [r0, #16]
 8002552:	4219      	tst	r1, r3
 8002554:	d101      	bne.n	800255a <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002556:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002558:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 800255a:	2001      	movs	r0, #1
 800255c:	4770      	bx	lr

0800255e <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800255e:	b90a      	cbnz	r2, 8002564 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002560:	6281      	str	r1, [r0, #40]	; 0x28
 8002562:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002564:	6181      	str	r1, [r0, #24]
 8002566:	4770      	bx	lr

08002568 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002568:	6803      	ldr	r3, [r0, #0]
 800256a:	699a      	ldr	r2, [r3, #24]
 800256c:	f012 0f02 	tst.w	r2, #2
 8002570:	d001      	beq.n	8002576 <I2C_Flush_TXDR+0xe>
  {
     hi2c->Instance->TXDR = 0x00U;
 8002572:	2200      	movs	r2, #0
 8002574:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002576:	6803      	ldr	r3, [r0, #0]
 8002578:	699a      	ldr	r2, [r3, #24]
 800257a:	f012 0f01 	tst.w	r2, #1
 800257e:	d103      	bne.n	8002588 <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002580:	699a      	ldr	r2, [r3, #24]
 8002582:	f042 0201 	orr.w	r2, r2, #1
 8002586:	619a      	str	r2, [r3, #24]
 8002588:	4770      	bx	lr

0800258a <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800258a:	b410      	push	{r4}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 800258c:	6804      	ldr	r4, [r0, #0]
 800258e:	6860      	ldr	r0, [r4, #4]

  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002590:	f020 707f 	bic.w	r0, r0, #66846720	; 0x3fc0000
 8002594:	f420 3059 	bic.w	r0, r0, #222208	; 0x36400
 8002598:	f420 707f 	bic.w	r0, r0, #1020	; 0x3fc
 800259c:	f020 0003 	bic.w	r0, r0, #3

  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 80025a0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80025a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80025a8:	4319      	orrs	r1, r3
 80025aa:	9b01      	ldr	r3, [sp, #4]
 80025ac:	4319      	orrs	r1, r3
 80025ae:	4301      	orrs	r1, r0
            (uint32_t)Mode | (uint32_t)Request);

  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;
 80025b0:	6061      	str	r1, [r4, #4]
}
 80025b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80025b6:	4770      	bx	lr

080025b8 <I2C_IsAcknowledgeFailed>:
{
 80025b8:	b570      	push	{r4, r5, r6, lr}
 80025ba:	4604      	mov	r4, r0
 80025bc:	460d      	mov	r5, r1
 80025be:	4616      	mov	r6, r2
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025c0:	6803      	ldr	r3, [r0, #0]
 80025c2:	699b      	ldr	r3, [r3, #24]
 80025c4:	f013 0f10 	tst.w	r3, #16
 80025c8:	d017      	beq.n	80025fa <I2C_IsAcknowledgeFailed+0x42>
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	699a      	ldr	r2, [r3, #24]
 80025ce:	f012 0f20 	tst.w	r2, #32
 80025d2:	d114      	bne.n	80025fe <I2C_IsAcknowledgeFailed+0x46>
      if(Timeout != HAL_MAX_DELAY)
 80025d4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80025d8:	d0f7      	beq.n	80025ca <I2C_IsAcknowledgeFailed+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80025da:	b125      	cbz	r5, 80025e6 <I2C_IsAcknowledgeFailed+0x2e>
 80025dc:	f7fe fb90 	bl	8000d00 <HAL_GetTick>
 80025e0:	1b80      	subs	r0, r0, r6
 80025e2:	4285      	cmp	r5, r0
 80025e4:	d2f1      	bcs.n	80025ca <I2C_IsAcknowledgeFailed+0x12>
          hi2c->State= HAL_I2C_STATE_READY;
 80025e6:	2320      	movs	r3, #32
 80025e8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ec:	2300      	movs	r3, #0
 80025ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 80025f2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 80025f6:	2003      	movs	r0, #3
 80025f8:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 80025fa:	2000      	movs	r0, #0
 80025fc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025fe:	2210      	movs	r2, #16
 8002600:	61da      	str	r2, [r3, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002602:	6823      	ldr	r3, [r4, #0]
 8002604:	2520      	movs	r5, #32
 8002606:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8002608:	4620      	mov	r0, r4
 800260a:	f7ff ffad 	bl	8002568 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 800260e:	6822      	ldr	r2, [r4, #0]
 8002610:	6853      	ldr	r3, [r2, #4]
 8002612:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8002616:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 800261a:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002624:	2304      	movs	r3, #4
 8002626:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State= HAL_I2C_STATE_READY;
 8002628:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800262c:	2300      	movs	r3, #0
 800262e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002632:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 8002636:	2001      	movs	r0, #1
}
 8002638:	bd70      	pop	{r4, r5, r6, pc}

0800263a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800263a:	b570      	push	{r4, r5, r6, lr}
 800263c:	4604      	mov	r4, r0
 800263e:	460d      	mov	r5, r1
 8002640:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002642:	6823      	ldr	r3, [r4, #0]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	f013 0f02 	tst.w	r3, #2
 800264a:	d11c      	bne.n	8002686 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800264c:	4632      	mov	r2, r6
 800264e:	4629      	mov	r1, r5
 8002650:	4620      	mov	r0, r4
 8002652:	f7ff ffb1 	bl	80025b8 <I2C_IsAcknowledgeFailed>
 8002656:	b9c0      	cbnz	r0, 800268a <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    if(Timeout != HAL_MAX_DELAY)
 8002658:	f1b5 3fff 	cmp.w	r5, #4294967295
 800265c:	d0f1      	beq.n	8002642 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 800265e:	b125      	cbz	r5, 800266a <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8002660:	f7fe fb4e 	bl	8000d00 <HAL_GetTick>
 8002664:	1b80      	subs	r0, r0, r6
 8002666:	4285      	cmp	r5, r0
 8002668:	d2eb      	bcs.n	8002642 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800266a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800266c:	f043 0320 	orr.w	r3, r3, #32
 8002670:	6463      	str	r3, [r4, #68]	; 0x44
        hi2c->State= HAL_I2C_STATE_READY;
 8002672:	2320      	movs	r3, #32
 8002674:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002678:	2300      	movs	r3, #0
 800267a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 800267e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8002682:	2003      	movs	r0, #3
 8002684:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8002686:	2000      	movs	r0, #0
 8002688:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800268a:	2001      	movs	r0, #1
}
 800268c:	bd70      	pop	{r4, r5, r6, pc}

0800268e <I2C_WaitOnFlagUntilTimeout>:
{
 800268e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002690:	4605      	mov	r5, r0
 8002692:	460f      	mov	r7, r1
 8002694:	4616      	mov	r6, r2
 8002696:	461c      	mov	r4, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002698:	682b      	ldr	r3, [r5, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	ea37 0303 	bics.w	r3, r7, r3
 80026a0:	bf0c      	ite	eq
 80026a2:	2301      	moveq	r3, #1
 80026a4:	2300      	movne	r3, #0
 80026a6:	42b3      	cmp	r3, r6
 80026a8:	d113      	bne.n	80026d2 <I2C_WaitOnFlagUntilTimeout+0x44>
    if(Timeout != HAL_MAX_DELAY)
 80026aa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80026ae:	d0f3      	beq.n	8002698 <I2C_WaitOnFlagUntilTimeout+0xa>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80026b0:	b12c      	cbz	r4, 80026be <I2C_WaitOnFlagUntilTimeout+0x30>
 80026b2:	f7fe fb25 	bl	8000d00 <HAL_GetTick>
 80026b6:	9b06      	ldr	r3, [sp, #24]
 80026b8:	1ac0      	subs	r0, r0, r3
 80026ba:	4284      	cmp	r4, r0
 80026bc:	d2ec      	bcs.n	8002698 <I2C_WaitOnFlagUntilTimeout+0xa>
        hi2c->State= HAL_I2C_STATE_READY;
 80026be:	2320      	movs	r3, #32
 80026c0:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 80026ca:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        return HAL_TIMEOUT;
 80026ce:	2003      	movs	r0, #3
 80026d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 80026d2:	2000      	movs	r0, #0
}
 80026d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080026d6 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80026d6:	b570      	push	{r4, r5, r6, lr}
 80026d8:	4605      	mov	r5, r0
 80026da:	460c      	mov	r4, r1
 80026dc:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026de:	682b      	ldr	r3, [r5, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f013 0f20 	tst.w	r3, #32
 80026e6:	d119      	bne.n	800271c <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80026e8:	4632      	mov	r2, r6
 80026ea:	4621      	mov	r1, r4
 80026ec:	4628      	mov	r0, r5
 80026ee:	f7ff ff63 	bl	80025b8 <I2C_IsAcknowledgeFailed>
 80026f2:	b9a8      	cbnz	r0, 8002720 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if((Timeout == 0U)||((HAL_GetTick() - Tickstart) > Timeout))
 80026f4:	b124      	cbz	r4, 8002700 <I2C_WaitOnSTOPFlagUntilTimeout+0x2a>
 80026f6:	f7fe fb03 	bl	8000d00 <HAL_GetTick>
 80026fa:	1b80      	subs	r0, r0, r6
 80026fc:	4284      	cmp	r4, r0
 80026fe:	d2ee      	bcs.n	80026de <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002700:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8002702:	f043 0320 	orr.w	r3, r3, #32
 8002706:	646b      	str	r3, [r5, #68]	; 0x44
      hi2c->State= HAL_I2C_STATE_READY;
 8002708:	2320      	movs	r3, #32
 800270a:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800270e:	2300      	movs	r3, #0
 8002710:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8002714:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
      return HAL_TIMEOUT;
 8002718:	2003      	movs	r0, #3
 800271a:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 800271c:	2000      	movs	r0, #0
 800271e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002720:	2001      	movs	r0, #1
}
 8002722:	bd70      	pop	{r4, r5, r6, pc}

08002724 <HAL_I2C_MspInit>:
{
 8002724:	4770      	bx	lr

08002726 <HAL_I2C_Init>:
  if(hi2c == NULL)
 8002726:	2800      	cmp	r0, #0
 8002728:	d054      	beq.n	80027d4 <HAL_I2C_Init+0xae>
{
 800272a:	b510      	push	{r4, lr}
 800272c:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_RESET)
 800272e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002732:	2b00      	cmp	r3, #0
 8002734:	d03f      	beq.n	80027b6 <HAL_I2C_Init+0x90>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002736:	2324      	movs	r3, #36	; 0x24
 8002738:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800273c:	6822      	ldr	r2, [r4, #0]
 800273e:	6813      	ldr	r3, [r2, #0]
 8002740:	f023 0301 	bic.w	r3, r3, #1
 8002744:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002746:	6822      	ldr	r2, [r4, #0]
 8002748:	6863      	ldr	r3, [r4, #4]
 800274a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800274e:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002750:	6822      	ldr	r2, [r4, #0]
 8002752:	6893      	ldr	r3, [r2, #8]
 8002754:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8002758:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.OwnAddress1 != 0U)
 800275a:	68a3      	ldr	r3, [r4, #8]
 800275c:	b133      	cbz	r3, 800276c <HAL_I2C_Init+0x46>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800275e:	68e2      	ldr	r2, [r4, #12]
 8002760:	2a01      	cmp	r2, #1
 8002762:	d02d      	beq.n	80027c0 <HAL_I2C_Init+0x9a>
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002764:	6822      	ldr	r2, [r4, #0]
 8002766:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 800276a:	6093      	str	r3, [r2, #8]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800276c:	68e3      	ldr	r3, [r4, #12]
 800276e:	2b02      	cmp	r3, #2
 8002770:	d02b      	beq.n	80027ca <HAL_I2C_Init+0xa4>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6853      	ldr	r3, [r2, #4]
 8002776:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800277a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800277e:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002780:	6822      	ldr	r2, [r4, #0]
 8002782:	6923      	ldr	r3, [r4, #16]
 8002784:	6961      	ldr	r1, [r4, #20]
 8002786:	430b      	orrs	r3, r1
 8002788:	69a1      	ldr	r1, [r4, #24]
 800278a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800278e:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002790:	6822      	ldr	r2, [r4, #0]
 8002792:	69e3      	ldr	r3, [r4, #28]
 8002794:	6a21      	ldr	r1, [r4, #32]
 8002796:	430b      	orrs	r3, r1
 8002798:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 800279a:	6822      	ldr	r2, [r4, #0]
 800279c:	6813      	ldr	r3, [r2, #0]
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a4:	2000      	movs	r0, #0
 80027a6:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80027a8:	2320      	movs	r3, #32
 80027aa:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ae:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027b0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 80027b4:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80027b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80027ba:	f7ff ffb3 	bl	8002724 <HAL_I2C_MspInit>
 80027be:	e7ba      	b.n	8002736 <HAL_I2C_Init+0x10>
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80027c0:	6822      	ldr	r2, [r4, #0]
 80027c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80027c6:	6093      	str	r3, [r2, #8]
 80027c8:	e7d0      	b.n	800276c <HAL_I2C_Init+0x46>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027ca:	6823      	ldr	r3, [r4, #0]
 80027cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027d0:	605a      	str	r2, [r3, #4]
 80027d2:	e7ce      	b.n	8002772 <HAL_I2C_Init+0x4c>
    return HAL_ERROR;
 80027d4:	2001      	movs	r0, #1
 80027d6:	4770      	bx	lr

080027d8 <HAL_I2C_Master_Transmit>:
{
 80027d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80027dc:	b083      	sub	sp, #12
  if(hi2c->State == HAL_I2C_STATE_READY)
 80027de:	f890 5041 	ldrb.w	r5, [r0, #65]	; 0x41
 80027e2:	b2ed      	uxtb	r5, r5
 80027e4:	2d20      	cmp	r5, #32
 80027e6:	d004      	beq.n	80027f2 <HAL_I2C_Master_Transmit+0x1a>
    return HAL_BUSY;
 80027e8:	2302      	movs	r3, #2
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	b003      	add	sp, #12
 80027ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_LOCK(hi2c);
 80027f2:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 80027f6:	2c01      	cmp	r4, #1
 80027f8:	d101      	bne.n	80027fe <HAL_I2C_Master_Transmit+0x26>
 80027fa:	2302      	movs	r3, #2
 80027fc:	e7f5      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
 80027fe:	4698      	mov	r8, r3
 8002800:	4617      	mov	r7, r2
 8002802:	460d      	mov	r5, r1
 8002804:	4604      	mov	r4, r0
 8002806:	f04f 0901 	mov.w	r9, #1
 800280a:	f880 9040 	strb.w	r9, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 800280e:	f7fe fa77 	bl	8000d00 <HAL_GetTick>
 8002812:	4606      	mov	r6, r0
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002814:	9000      	str	r0, [sp, #0]
 8002816:	2319      	movs	r3, #25
 8002818:	464a      	mov	r2, r9
 800281a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800281e:	4620      	mov	r0, r4
 8002820:	f7ff ff35 	bl	800268e <I2C_WaitOnFlagUntilTimeout>
 8002824:	b108      	cbz	r0, 800282a <HAL_I2C_Master_Transmit+0x52>
      return HAL_TIMEOUT;
 8002826:	2303      	movs	r3, #3
 8002828:	e7df      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800282a:	2321      	movs	r3, #33	; 0x21
 800282c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8002830:	2310      	movs	r3, #16
 8002832:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002836:	2300      	movs	r3, #0
 8002838:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 800283a:	6267      	str	r7, [r4, #36]	; 0x24
    hi2c->XferCount = Size;
 800283c:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002840:	6363      	str	r3, [r4, #52]	; 0x34
    if(hi2c->XferCount > MAX_NBYTE_SIZE)
 8002842:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002844:	b29b      	uxth	r3, r3
 8002846:	2bff      	cmp	r3, #255	; 0xff
 8002848:	d90b      	bls.n	8002862 <HAL_I2C_Master_Transmit+0x8a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800284a:	22ff      	movs	r2, #255	; 0xff
 800284c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800284e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002852:	9300      	str	r3, [sp, #0]
 8002854:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002858:	4629      	mov	r1, r5
 800285a:	4620      	mov	r0, r4
 800285c:	f7ff fe95 	bl	800258a <I2C_TransferConfig>
 8002860:	e020      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8002862:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8002864:	b292      	uxth	r2, r2
 8002866:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002868:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002872:	b2d2      	uxtb	r2, r2
 8002874:	4629      	mov	r1, r5
 8002876:	4620      	mov	r0, r4
 8002878:	f7ff fe87 	bl	800258a <I2C_TransferConfig>
 800287c:	e012      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800287e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002880:	2b04      	cmp	r3, #4
 8002882:	d001      	beq.n	8002888 <HAL_I2C_Master_Transmit+0xb0>
          return HAL_TIMEOUT;
 8002884:	2303      	movs	r3, #3
 8002886:	e7b0      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e7ae      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          hi2c->XferSize = hi2c->XferCount;
 800288c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800288e:	b292      	uxth	r2, r2
 8002890:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002892:	2300      	movs	r3, #0
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800289a:	b2d2      	uxtb	r2, r2
 800289c:	4629      	mov	r1, r5
 800289e:	4620      	mov	r0, r4
 80028a0:	f7ff fe73 	bl	800258a <I2C_TransferConfig>
    while(hi2c->XferCount > 0U)
 80028a4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d032      	beq.n	8002912 <HAL_I2C_Master_Transmit+0x13a>
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ac:	4632      	mov	r2, r6
 80028ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80028b0:	4620      	mov	r0, r4
 80028b2:	f7ff fec2 	bl	800263a <I2C_WaitOnTXISFlagUntilTimeout>
 80028b6:	2800      	cmp	r0, #0
 80028b8:	d1e1      	bne.n	800287e <HAL_I2C_Master_Transmit+0xa6>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80028ba:	6822      	ldr	r2, [r4, #0]
 80028bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028be:	1c59      	adds	r1, r3, #1
 80028c0:	6261      	str	r1, [r4, #36]	; 0x24
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80028c6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80028d0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80028d2:	3b01      	subs	r3, #1
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	8523      	strh	r3, [r4, #40]	; 0x28
      if((hi2c->XferSize == 0U) && (hi2c->XferCount!=0U))
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1e3      	bne.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
 80028dc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028de:	b29b      	uxth	r3, r3
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d0df      	beq.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80028e4:	9600      	str	r6, [sp, #0]
 80028e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028e8:	2200      	movs	r2, #0
 80028ea:	2180      	movs	r1, #128	; 0x80
 80028ec:	4620      	mov	r0, r4
 80028ee:	f7ff fece 	bl	800268e <I2C_WaitOnFlagUntilTimeout>
 80028f2:	bb90      	cbnz	r0, 800295a <HAL_I2C_Master_Transmit+0x182>
        if(hi2c->XferCount > MAX_NBYTE_SIZE)
 80028f4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	2bff      	cmp	r3, #255	; 0xff
 80028fa:	d9c7      	bls.n	800288c <HAL_I2C_Master_Transmit+0xb4>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80028fc:	22ff      	movs	r2, #255	; 0xff
 80028fe:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002900:	2300      	movs	r3, #0
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002908:	4629      	mov	r1, r5
 800290a:	4620      	mov	r0, r4
 800290c:	f7ff fe3d 	bl	800258a <I2C_TransferConfig>
 8002910:	e7c8      	b.n	80028a4 <HAL_I2C_Master_Transmit+0xcc>
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002912:	4632      	mov	r2, r6
 8002914:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002916:	4620      	mov	r0, r4
 8002918:	f7ff fedd 	bl	80026d6 <I2C_WaitOnSTOPFlagUntilTimeout>
 800291c:	4603      	mov	r3, r0
 800291e:	b130      	cbz	r0, 800292e <HAL_I2C_Master_Transmit+0x156>
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002920:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002922:	2b04      	cmp	r3, #4
 8002924:	d001      	beq.n	800292a <HAL_I2C_Master_Transmit+0x152>
        return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e75f      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
        return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e75d      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	2120      	movs	r1, #32
 8002932:	61d1      	str	r1, [r2, #28]
    I2C_RESET_CR2(hi2c);
 8002934:	6820      	ldr	r0, [r4, #0]
 8002936:	6842      	ldr	r2, [r0, #4]
 8002938:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800293c:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8002940:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002944:	f022 0201 	bic.w	r2, r2, #1
 8002948:	6042      	str	r2, [r0, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800294a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800294e:	2200      	movs	r2, #0
 8002950:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8002954:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    return HAL_OK;
 8002958:	e747      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>
          return HAL_TIMEOUT;
 800295a:	2303      	movs	r3, #3
 800295c:	e745      	b.n	80027ea <HAL_I2C_Master_Transmit+0x12>

0800295e <HAL_I2C_GetState>:
  return hi2c->State;
 800295e:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
}
 8002962:	4770      	bx	lr

08002964 <HAL_MspInit>:
/**
  * @brief  Initializes the Global MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 8002964:	4770      	bx	lr
	...

08002968 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002968:	b570      	push	{r4, r5, r6, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	4604      	mov	r4, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800296e:	6803      	ldr	r3, [r0, #0]
 8002970:	f013 0f01 	tst.w	r3, #1
 8002974:	d05a      	beq.n	8002a2c <HAL_RCC_OscConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002976:	4bbd      	ldr	r3, [pc, #756]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 030c 	and.w	r3, r3, #12
 800297e:	2b04      	cmp	r3, #4
 8002980:	d02b      	beq.n	80029da <HAL_RCC_OscConfig+0x72>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002982:	4bba      	ldr	r3, [pc, #744]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f003 030c 	and.w	r3, r3, #12
 800298a:	2b08      	cmp	r3, #8
 800298c:	d020      	beq.n	80029d0 <HAL_RCC_OscConfig+0x68>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800298e:	6863      	ldr	r3, [r4, #4]
 8002990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002994:	d073      	beq.n	8002a7e <HAL_RCC_OscConfig+0x116>
 8002996:	2b00      	cmp	r3, #0
 8002998:	d177      	bne.n	8002a8a <HAL_RCC_OscConfig+0x122>
 800299a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800299e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029b0:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80029b2:	4aae      	ldr	r2, [pc, #696]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 80029b4:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80029b6:	f023 030f 	bic.w	r3, r3, #15
 80029ba:	68a1      	ldr	r1, [r4, #8]
 80029bc:	430b      	orrs	r3, r1
 80029be:	62d3      	str	r3, [r2, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029c0:	6863      	ldr	r3, [r4, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f000 80a9 	beq.w	8002b1a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c8:	f7fe f99a 	bl	8000d00 <HAL_GetTick>
 80029cc:	4605      	mov	r5, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029ce:	e08b      	b.n	8002ae8 <HAL_RCC_OscConfig+0x180>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80029d0:	4ba6      	ldr	r3, [pc, #664]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80029d8:	d0d9      	beq.n	800298e <HAL_RCC_OscConfig+0x26>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029de:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029e2:	fab3 f383 	clz	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80029ea:	f043 0301 	orr.w	r3, r3, #1
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d042      	beq.n	8002a78 <HAL_RCC_OscConfig+0x110>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029f6:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fe:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a02:	fab3 f383 	clz	r3, r3
 8002a06:	4b99      	ldr	r3, [pc, #612]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a0a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a0e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a12:	fab3 f383 	clz	r3, r3
 8002a16:	f003 031f 	and.w	r3, r3, #31
 8002a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a1e:	f013 0f01 	tst.w	r3, #1
 8002a22:	d003      	beq.n	8002a2c <HAL_RCC_OscConfig+0xc4>
 8002a24:	6863      	ldr	r3, [r4, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 8371 	beq.w	800310e <HAL_RCC_OscConfig+0x7a6>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a2c:	6823      	ldr	r3, [r4, #0]
 8002a2e:	f013 0f02 	tst.w	r3, #2
 8002a32:	f000 80e4 	beq.w	8002bfe <HAL_RCC_OscConfig+0x296>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002a36:	4b8d      	ldr	r3, [pc, #564]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f013 0f0c 	tst.w	r3, #12
 8002a3e:	f000 80a5 	beq.w	8002b8c <HAL_RCC_OscConfig+0x224>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002a42:	4b8a      	ldr	r3, [pc, #552]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	f003 030c 	and.w	r3, r3, #12
 8002a4a:	2b08      	cmp	r3, #8
 8002a4c:	f000 8098 	beq.w	8002b80 <HAL_RCC_OscConfig+0x218>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a50:	6923      	ldr	r3, [r4, #16]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	f000 8149 	beq.w	8002cea <HAL_RCC_OscConfig+0x382>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	2201      	movs	r2, #1
 8002a5a:	fa92 f3a2 	rbit	r3, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002a5e:	fab3 f383 	clz	r3, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002a6a:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002a6e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a70:	f7fe f946 	bl	8000d00 <HAL_GetTick>
 8002a74:	4605      	mov	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a76:	e111      	b.n	8002c9c <HAL_RCC_OscConfig+0x334>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a78:	4b7c      	ldr	r3, [pc, #496]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a7a:	681a      	ldr	r2, [r3, #0]
 8002a7c:	e7c5      	b.n	8002a0a <HAL_RCC_OscConfig+0xa2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a7e:	4a7b      	ldr	r2, [pc, #492]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a80:	6813      	ldr	r3, [r2, #0]
 8002a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e793      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
 8002a8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a8e:	d009      	beq.n	8002aa4 <HAL_RCC_OscConfig+0x13c>
 8002a90:	4b76      	ldr	r3, [pc, #472]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	681a      	ldr	r2, [r3, #0]
 8002a9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	e786      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
 8002aa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002aa8:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002aba:	601a      	str	r2, [r3, #0]
 8002abc:	e779      	b.n	80029b2 <HAL_RCC_OscConfig+0x4a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b6b      	ldr	r3, [pc, #428]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002ac0:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ac6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	fab3 f383 	clz	r3, r3
 8002ace:	f003 031f 	and.w	r3, r3, #31
 8002ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ad6:	f013 0f01 	tst.w	r3, #1
 8002ada:	d1a7      	bne.n	8002a2c <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002adc:	f7fe f910 	bl	8000d00 <HAL_GetTick>
 8002ae0:	1b40      	subs	r0, r0, r5
 8002ae2:	2864      	cmp	r0, #100	; 0x64
 8002ae4:	f200 8315 	bhi.w	8003112 <HAL_RCC_OscConfig+0x7aa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002aec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002af4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d0de      	beq.n	8002abe <HAL_RCC_OscConfig+0x156>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b04:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b08:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b0c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	fab3 f383 	clz	r3, r3
 8002b14:	4b55      	ldr	r3, [pc, #340]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b18:	e7d3      	b.n	8002ac2 <HAL_RCC_OscConfig+0x15a>
        tickstart = HAL_GetTick();
 8002b1a:	f7fe f8f1 	bl	8000d00 <HAL_GetTick>
 8002b1e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b20:	e015      	b.n	8002b4e <HAL_RCC_OscConfig+0x1e6>
 8002b22:	4b52      	ldr	r3, [pc, #328]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b24:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b2a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b2e:	fab3 f383 	clz	r3, r3
 8002b32:	f003 031f 	and.w	r3, r3, #31
 8002b36:	fa22 f303 	lsr.w	r3, r2, r3
 8002b3a:	f013 0f01 	tst.w	r3, #1
 8002b3e:	f43f af75 	beq.w	8002a2c <HAL_RCC_OscConfig+0xc4>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b42:	f7fe f8dd 	bl	8000d00 <HAL_GetTick>
 8002b46:	1b40      	subs	r0, r0, r5
 8002b48:	2864      	cmp	r0, #100	; 0x64
 8002b4a:	f200 82e4 	bhi.w	8003116 <HAL_RCC_OscConfig+0x7ae>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b52:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b56:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b5a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002b5e:	f043 0301 	orr.w	r3, r3, #1
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d0dd      	beq.n	8002b22 <HAL_RCC_OscConfig+0x1ba>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b66:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b6a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	fab3 f383 	clz	r3, r3
 8002b7a:	4b3c      	ldr	r3, [pc, #240]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b7e:	e7d2      	b.n	8002b26 <HAL_RCC_OscConfig+0x1be>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002b80:	4b3a      	ldr	r3, [pc, #232]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002b88:	f47f af62 	bne.w	8002a50 <HAL_RCC_OscConfig+0xe8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002b92:	fab3 f383 	clz	r3, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b96:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	2b01      	cmp	r3, #1
 8002ba0:	d01b      	beq.n	8002bda <HAL_RCC_OscConfig+0x272>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ba8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bac:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bb0:	fab3 f383 	clz	r3, r3
 8002bb4:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002bb6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb8:	2302      	movs	r3, #2
 8002bba:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bbe:	fab3 f383 	clz	r3, r3
 8002bc2:	f003 031f 	and.w	r3, r3, #31
 8002bc6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bca:	f013 0f01 	tst.w	r3, #1
 8002bce:	d007      	beq.n	8002be0 <HAL_RCC_OscConfig+0x278>
 8002bd0:	6923      	ldr	r3, [r4, #16]
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d004      	beq.n	8002be0 <HAL_RCC_OscConfig+0x278>
        return HAL_ERROR;
 8002bd6:	2001      	movs	r0, #1
 8002bd8:	e2a8      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bda:	4b24      	ldr	r3, [pc, #144]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002bdc:	681a      	ldr	r2, [r3, #0]
 8002bde:	e7eb      	b.n	8002bb8 <HAL_RCC_OscConfig+0x250>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be0:	4822      	ldr	r0, [pc, #136]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002be2:	6802      	ldr	r2, [r0, #0]
 8002be4:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002be8:	6961      	ldr	r1, [r4, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bea:	23f8      	movs	r3, #248	; 0xf8
 8002bec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	6003      	str	r3, [r0, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bfe:	6823      	ldr	r3, [r4, #0]
 8002c00:	f013 0f08 	tst.w	r3, #8
 8002c04:	f000 80dc 	beq.w	8002dc0 <HAL_RCC_OscConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c08:	69a3      	ldr	r3, [r4, #24]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f000 80aa 	beq.w	8002d64 <HAL_RCC_OscConfig+0x3fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c10:	2201      	movs	r2, #1
 8002c12:	fa92 f3a2 	rbit	r3, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c16:	fab3 f383 	clz	r3, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	4914      	ldr	r1, [pc, #80]	; (8002c70 <HAL_RCC_OscConfig+0x308>)
 8002c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c22:	f7fe f86d 	bl	8000d00 <HAL_GetTick>
 8002c26:	4605      	mov	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c28:	2302      	movs	r3, #2
 8002c2a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c32:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c3e:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c42:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <HAL_RCC_OscConfig+0x304>)
 8002c44:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c4a:	fab3 f383 	clz	r3, r3
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	f013 0f01 	tst.w	r3, #1
 8002c5a:	f040 80b1 	bne.w	8002dc0 <HAL_RCC_OscConfig+0x458>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c5e:	f7fe f84f 	bl	8000d00 <HAL_GetTick>
 8002c62:	1b40      	subs	r0, r0, r5
 8002c64:	2802      	cmp	r0, #2
 8002c66:	d9df      	bls.n	8002c28 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8002c68:	2003      	movs	r0, #3
 8002c6a:	e25f      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	42420480 	.word	0x42420480
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c74:	4bc6      	ldr	r3, [pc, #792]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002c76:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	2302      	movs	r3, #2
 8002c7a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002c7e:	fab3 f383 	clz	r3, r3
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8a:	f013 0f01 	tst.w	r3, #1
 8002c8e:	d11c      	bne.n	8002cca <HAL_RCC_OscConfig+0x362>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c90:	f7fe f836 	bl	8000d00 <HAL_GetTick>
 8002c94:	1b40      	subs	r0, r0, r5
 8002c96:	2802      	cmp	r0, #2
 8002c98:	f200 823f 	bhi.w	800311a <HAL_RCC_OscConfig+0x7b2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ca6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002caa:	f043 0301 	orr.w	r3, r3, #1
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d0e0      	beq.n	8002c74 <HAL_RCC_OscConfig+0x30c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cb8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cbc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cc0:	fab3 f383 	clz	r3, r3
 8002cc4:	4bb2      	ldr	r3, [pc, #712]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002cc6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002cc8:	e7d6      	b.n	8002c78 <HAL_RCC_OscConfig+0x310>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002cca:	48b1      	ldr	r0, [pc, #708]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002ccc:	6802      	ldr	r2, [r0, #0]
 8002cce:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002cd2:	6961      	ldr	r1, [r4, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd4:	23f8      	movs	r3, #248	; 0xf8
 8002cd6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	6003      	str	r3, [r0, #0]
 8002ce8:	e789      	b.n	8002bfe <HAL_RCC_OscConfig+0x296>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cea:	2301      	movs	r3, #1
 8002cec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002cf0:	fab3 f383 	clz	r3, r3
        __HAL_RCC_HSI_DISABLE();
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002cfc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002d00:	2200      	movs	r2, #0
 8002d02:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d04:	f7fd fffc 	bl	8000d00 <HAL_GetTick>
 8002d08:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d0a:	e014      	b.n	8002d36 <HAL_RCC_OscConfig+0x3ce>
 8002d0c:	4ba0      	ldr	r3, [pc, #640]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d0e:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d10:	2302      	movs	r3, #2
 8002d12:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	f003 031f 	and.w	r3, r3, #31
 8002d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d22:	f013 0f01 	tst.w	r3, #1
 8002d26:	f43f af6a 	beq.w	8002bfe <HAL_RCC_OscConfig+0x296>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002d2a:	f7fd ffe9 	bl	8000d00 <HAL_GetTick>
 8002d2e:	1b40      	subs	r0, r0, r5
 8002d30:	2802      	cmp	r0, #2
 8002d32:	f200 81f4 	bhi.w	800311e <HAL_RCC_OscConfig+0x7b6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d36:	2302      	movs	r3, #2
 8002d38:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d3c:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d40:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d0df      	beq.n	8002d0c <HAL_RCC_OscConfig+0x3a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d4c:	2302      	movs	r3, #2
 8002d4e:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d56:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d5a:	fab3 f383 	clz	r3, r3
 8002d5e:	4b8c      	ldr	r3, [pc, #560]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d62:	e7d5      	b.n	8002d10 <HAL_RCC_OscConfig+0x3a8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d64:	2301      	movs	r3, #1
 8002d66:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	fab3 f383 	clz	r3, r3
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	2100      	movs	r1, #0
 8002d72:	4a88      	ldr	r2, [pc, #544]	; (8002f94 <HAL_RCC_OscConfig+0x62c>)
 8002d74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d78:	f7fd ffc2 	bl	8000d00 <HAL_GetTick>
 8002d7c:	4605      	mov	r5, r0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	2302      	movs	r3, #2
 8002d80:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d84:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d88:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d8c:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d90:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002d94:	fab2 f282 	clz	r2, r2
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d98:	4a7d      	ldr	r2, [pc, #500]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002d9a:	6a52      	ldr	r2, [r2, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d9c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	f003 031f 	and.w	r3, r3, #31
 8002da8:	fa22 f303 	lsr.w	r3, r2, r3
 8002dac:	f013 0f01 	tst.w	r3, #1
 8002db0:	d006      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x458>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002db2:	f7fd ffa5 	bl	8000d00 <HAL_GetTick>
 8002db6:	1b40      	subs	r0, r0, r5
 8002db8:	2802      	cmp	r0, #2
 8002dba:	d9e0      	bls.n	8002d7e <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8002dbc:	2003      	movs	r0, #3
 8002dbe:	e1b5      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002dc0:	6823      	ldr	r3, [r4, #0]
 8002dc2:	f013 0f04 	tst.w	r3, #4
 8002dc6:	f000 80bd 	beq.w	8002f44 <HAL_RCC_OscConfig+0x5dc>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002dca:	4b71      	ldr	r3, [pc, #452]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002dcc:	69db      	ldr	r3, [r3, #28]
 8002dce:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002dd2:	d126      	bne.n	8002e22 <HAL_RCC_OscConfig+0x4ba>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002dd4:	4b6e      	ldr	r3, [pc, #440]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002dd6:	69da      	ldr	r2, [r3, #28]
 8002dd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002ddc:	61da      	str	r2, [r3, #28]
 8002dde:	69db      	ldr	r3, [r3, #28]
 8002de0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002de4:	9301      	str	r3, [sp, #4]
 8002de6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002de8:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dea:	4b6b      	ldr	r3, [pc, #428]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002df2:	d018      	beq.n	8002e26 <HAL_RCC_OscConfig+0x4be>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df4:	68e3      	ldr	r3, [r4, #12]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d029      	beq.n	8002e4e <HAL_RCC_OscConfig+0x4e6>
 8002dfa:	bb73      	cbnz	r3, 8002e5a <HAL_RCC_OscConfig+0x4f2>
 8002dfc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002e00:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8002e04:	6a1a      	ldr	r2, [r3, #32]
 8002e06:	f022 0201 	bic.w	r2, r2, #1
 8002e0a:	621a      	str	r2, [r3, #32]
 8002e0c:	6a1a      	ldr	r2, [r3, #32]
 8002e0e:	f022 0204 	bic.w	r2, r2, #4
 8002e12:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e14:	68e3      	ldr	r3, [r4, #12]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d062      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x578>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e1a:	f7fd ff71 	bl	8000d00 <HAL_GetTick>
 8002e1e:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e20:	e047      	b.n	8002eb2 <HAL_RCC_OscConfig+0x54a>
    FlagStatus       pwrclkchanged = RESET;
 8002e22:	2500      	movs	r5, #0
 8002e24:	e7e1      	b.n	8002dea <HAL_RCC_OscConfig+0x482>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e26:	4a5c      	ldr	r2, [pc, #368]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002e28:	6813      	ldr	r3, [r2, #0]
 8002e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002e30:	f7fd ff66 	bl	8000d00 <HAL_GetTick>
 8002e34:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e36:	4b58      	ldr	r3, [pc, #352]	; (8002f98 <HAL_RCC_OscConfig+0x630>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e3e:	d1d9      	bne.n	8002df4 <HAL_RCC_OscConfig+0x48c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e40:	f7fd ff5e 	bl	8000d00 <HAL_GetTick>
 8002e44:	1b80      	subs	r0, r0, r6
 8002e46:	2864      	cmp	r0, #100	; 0x64
 8002e48:	d9f5      	bls.n	8002e36 <HAL_RCC_OscConfig+0x4ce>
          return HAL_TIMEOUT;
 8002e4a:	2003      	movs	r0, #3
 8002e4c:	e16e      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e4e:	4a50      	ldr	r2, [pc, #320]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e50:	6a13      	ldr	r3, [r2, #32]
 8002e52:	f043 0301 	orr.w	r3, r3, #1
 8002e56:	6213      	str	r3, [r2, #32]
 8002e58:	e7dc      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
 8002e5a:	2b05      	cmp	r3, #5
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_OscConfig+0x50a>
 8002e5e:	4b4c      	ldr	r3, [pc, #304]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e60:	6a1a      	ldr	r2, [r3, #32]
 8002e62:	f022 0201 	bic.w	r2, r2, #1
 8002e66:	621a      	str	r2, [r3, #32]
 8002e68:	6a1a      	ldr	r2, [r3, #32]
 8002e6a:	f022 0204 	bic.w	r2, r2, #4
 8002e6e:	621a      	str	r2, [r3, #32]
 8002e70:	e7d0      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
 8002e72:	4b47      	ldr	r3, [pc, #284]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e74:	6a1a      	ldr	r2, [r3, #32]
 8002e76:	f042 0204 	orr.w	r2, r2, #4
 8002e7a:	621a      	str	r2, [r3, #32]
 8002e7c:	6a1a      	ldr	r2, [r3, #32]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	621a      	str	r2, [r3, #32]
 8002e84:	e7c6      	b.n	8002e14 <HAL_RCC_OscConfig+0x4ac>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e86:	4b42      	ldr	r3, [pc, #264]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002e88:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	fab3 f383 	clz	r3, r3
 8002e94:	f003 031f 	and.w	r3, r3, #31
 8002e98:	fa22 f303 	lsr.w	r3, r2, r3
 8002e9c:	f013 0f01 	tst.w	r3, #1
 8002ea0:	d14f      	bne.n	8002f42 <HAL_RCC_OscConfig+0x5da>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fd ff2d 	bl	8000d00 <HAL_GetTick>
 8002ea6:	1b80      	subs	r0, r0, r6
 8002ea8:	f241 3388 	movw	r3, #5000	; 0x1388
 8002eac:	4298      	cmp	r0, r3
 8002eae:	f200 8138 	bhi.w	8003122 <HAL_RCC_OscConfig+0x7ba>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002eb8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ebc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ec0:	fab3 f383 	clz	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ec4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002ec8:	f043 0302 	orr.w	r3, r3, #2
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d0da      	beq.n	8002e86 <HAL_RCC_OscConfig+0x51e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	fab3 f383 	clz	r3, r3
 8002eda:	4b2d      	ldr	r3, [pc, #180]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002edc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ede:	e7d4      	b.n	8002e8a <HAL_RCC_OscConfig+0x522>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee0:	f7fd ff0e 	bl	8000d00 <HAL_GetTick>
 8002ee4:	4606      	mov	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ee6:	e015      	b.n	8002f14 <HAL_RCC_OscConfig+0x5ac>
 8002ee8:	4b29      	ldr	r3, [pc, #164]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002eea:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eec:	2302      	movs	r3, #2
 8002eee:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ef2:	fab3 f383 	clz	r3, r3
 8002ef6:	f003 031f 	and.w	r3, r3, #31
 8002efa:	fa22 f303 	lsr.w	r3, r2, r3
 8002efe:	f013 0f01 	tst.w	r3, #1
 8002f02:	d01e      	beq.n	8002f42 <HAL_RCC_OscConfig+0x5da>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f04:	f7fd fefc 	bl	8000d00 <HAL_GetTick>
 8002f08:	1b80      	subs	r0, r0, r6
 8002f0a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f0e:	4298      	cmp	r0, r3
 8002f10:	f200 8109 	bhi.w	8003126 <HAL_RCC_OscConfig+0x7be>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	2302      	movs	r3, #2
 8002f16:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	fab3 f383 	clz	r3, r3
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f26:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002f2a:	f043 0302 	orr.w	r3, r3, #2
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d0da      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x580>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	2302      	movs	r3, #2
 8002f34:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f38:	fab3 f383 	clz	r3, r3
 8002f3c:	4b14      	ldr	r3, [pc, #80]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f3e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f40:	e7d4      	b.n	8002eec <HAL_RCC_OscConfig+0x584>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f42:	b9f5      	cbnz	r5, 8002f82 <HAL_RCC_OscConfig+0x61a>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f44:	69e3      	ldr	r3, [r4, #28]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80ef 	beq.w	800312a <HAL_RCC_OscConfig+0x7c2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f4c:	4a10      	ldr	r2, [pc, #64]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f4e:	6852      	ldr	r2, [r2, #4]
 8002f50:	f002 020c 	and.w	r2, r2, #12
 8002f54:	2a08      	cmp	r2, #8
 8002f56:	f000 80eb 	beq.w	8003130 <HAL_RCC_OscConfig+0x7c8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d01e      	beq.n	8002f9c <HAL_RCC_OscConfig+0x634>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002f62:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	fab3 f383 	clz	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002f72:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7a:	f7fd fec1 	bl	8000d00 <HAL_GetTick>
 8002f7e:	4604      	mov	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f80:	e0aa      	b.n	80030d8 <HAL_RCC_OscConfig+0x770>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f82:	4a03      	ldr	r2, [pc, #12]	; (8002f90 <HAL_RCC_OscConfig+0x628>)
 8002f84:	69d3      	ldr	r3, [r2, #28]
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	61d3      	str	r3, [r2, #28]
 8002f8c:	e7da      	b.n	8002f44 <HAL_RCC_OscConfig+0x5dc>
 8002f8e:	bf00      	nop
 8002f90:	40021000 	.word	0x40021000
 8002f94:	42420480 	.word	0x42420480
 8002f98:	40007000 	.word	0x40007000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fa0:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002fa4:	fab3 f383 	clz	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002fb0:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fb8:	f7fd fea2 	bl	8000d00 <HAL_GetTick>
 8002fbc:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fbe:	e014      	b.n	8002fea <HAL_RCC_OscConfig+0x682>
 8002fc0:	4b5f      	ldr	r3, [pc, #380]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8002fc2:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fc8:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	fab3 f383 	clz	r3, r3
 8002fd0:	f003 031f 	and.w	r3, r3, #31
 8002fd4:	fa22 f303 	lsr.w	r3, r2, r3
 8002fd8:	f013 0f01 	tst.w	r3, #1
 8002fdc:	d01e      	beq.n	800301c <HAL_RCC_OscConfig+0x6b4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002fde:	f7fd fe8f 	bl	8000d00 <HAL_GetTick>
 8002fe2:	1b40      	subs	r0, r0, r5
 8002fe4:	2802      	cmp	r0, #2
 8002fe6:	f200 80a5 	bhi.w	8003134 <HAL_RCC_OscConfig+0x7cc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fee:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8002ff2:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ff6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002ffa:	f043 0301 	orr.w	r3, r3, #1
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d0de      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x658>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003002:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003006:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800300a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800300e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003012:	fab3 f383 	clz	r3, r3
 8003016:	4b4a      	ldr	r3, [pc, #296]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003018:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800301a:	e7d3      	b.n	8002fc4 <HAL_RCC_OscConfig+0x65c>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301c:	4948      	ldr	r1, [pc, #288]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 800301e:	684b      	ldr	r3, [r1, #4]
 8003020:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8003024:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003026:	6a20      	ldr	r0, [r4, #32]
 8003028:	4302      	orrs	r2, r0
 800302a:	4313      	orrs	r3, r2
 800302c:	604b      	str	r3, [r1, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800302e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003032:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003036:	fab3 f383 	clz	r3, r3
        __HAL_RCC_PLL_ENABLE();
 800303a:	b2db      	uxtb	r3, r3
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003042:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003046:	2201      	movs	r2, #1
 8003048:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800304a:	f7fd fe59 	bl	8000d00 <HAL_GetTick>
 800304e:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003050:	e013      	b.n	800307a <HAL_RCC_OscConfig+0x712>
 8003052:	4b3b      	ldr	r3, [pc, #236]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003054:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003056:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800305a:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800305e:	fab3 f383 	clz	r3, r3
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	fa22 f303 	lsr.w	r3, r2, r3
 800306a:	f013 0f01 	tst.w	r3, #1
 800306e:	d11d      	bne.n	80030ac <HAL_RCC_OscConfig+0x744>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003070:	f7fd fe46 	bl	8000d00 <HAL_GetTick>
 8003074:	1b00      	subs	r0, r0, r4
 8003076:	2802      	cmp	r0, #2
 8003078:	d85e      	bhi.n	8003138 <HAL_RCC_OscConfig+0x7d0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800307e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003082:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003086:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800308a:	f043 0301 	orr.w	r3, r3, #1
 800308e:	2b01      	cmp	r3, #1
 8003090:	d0df      	beq.n	8003052 <HAL_RCC_OscConfig+0x6ea>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003096:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800309a:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	4b26      	ldr	r3, [pc, #152]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 80030a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030aa:	e7d4      	b.n	8003056 <HAL_RCC_OscConfig+0x6ee>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80030ac:	2000      	movs	r0, #0
 80030ae:	e03d      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030b0:	4b23      	ldr	r3, [pc, #140]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 80030b2:	681a      	ldr	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030b8:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030bc:	fab3 f383 	clz	r3, r3
 80030c0:	f003 031f 	and.w	r3, r3, #31
 80030c4:	fa22 f303 	lsr.w	r3, r2, r3
 80030c8:	f013 0f01 	tst.w	r3, #1
 80030cc:	d01d      	beq.n	800310a <HAL_RCC_OscConfig+0x7a2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ce:	f7fd fe17 	bl	8000d00 <HAL_GetTick>
 80030d2:	1b00      	subs	r0, r0, r4
 80030d4:	2802      	cmp	r0, #2
 80030d6:	d831      	bhi.n	800313c <HAL_RCC_OscConfig+0x7d4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030dc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030e0:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80030e4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80030e8:	f043 0301 	orr.w	r3, r3, #1
 80030ec:	2b01      	cmp	r3, #1
 80030ee:	d0df      	beq.n	80030b0 <HAL_RCC_OscConfig+0x748>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030f4:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80030f8:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fc:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003100:	fab3 f383 	clz	r3, r3
 8003104:	4b0e      	ldr	r3, [pc, #56]	; (8003140 <HAL_RCC_OscConfig+0x7d8>)
 8003106:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003108:	e7d4      	b.n	80030b4 <HAL_RCC_OscConfig+0x74c>
  return HAL_OK;
 800310a:	2000      	movs	r0, #0
 800310c:	e00e      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
        return HAL_ERROR;
 800310e:	2001      	movs	r0, #1
 8003110:	e00c      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003112:	2003      	movs	r0, #3
 8003114:	e00a      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003116:	2003      	movs	r0, #3
 8003118:	e008      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800311a:	2003      	movs	r0, #3
 800311c:	e006      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800311e:	2003      	movs	r0, #3
 8003120:	e004      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
          return HAL_TIMEOUT;
 8003122:	2003      	movs	r0, #3
 8003124:	e002      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
          return HAL_TIMEOUT;
 8003126:	2003      	movs	r0, #3
 8003128:	e000      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
  return HAL_OK;
 800312a:	2000      	movs	r0, #0
}
 800312c:	b002      	add	sp, #8
 800312e:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8003130:	2001      	movs	r0, #1
 8003132:	e7fb      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003134:	2003      	movs	r0, #3
 8003136:	e7f9      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 8003138:	2003      	movs	r0, #3
 800313a:	e7f7      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
            return HAL_TIMEOUT;
 800313c:	2003      	movs	r0, #3
 800313e:	e7f5      	b.n	800312c <HAL_RCC_OscConfig+0x7c4>
 8003140:	40021000 	.word	0x40021000

08003144 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
  uint32_t sysclockfreq = 0;
  
  tmpreg = RCC->CFGR;
 8003144:	4b17      	ldr	r3, [pc, #92]	; (80031a4 <HAL_RCC_GetSysClockFreq+0x60>)
 8003146:	685b      	ldr	r3, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003148:	f003 020c 	and.w	r2, r3, #12
 800314c:	2a08      	cmp	r2, #8
 800314e:	d127      	bne.n	80031a0 <HAL_RCC_GetSysClockFreq+0x5c>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003150:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003154:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003158:	fa92 f2a2 	rbit	r2, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800315c:	fab2 f282 	clz	r2, r2
 8003160:	b2d2      	uxtb	r2, r2
 8003162:	fa21 f202 	lsr.w	r2, r1, r2
 8003166:	4910      	ldr	r1, [pc, #64]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x64>)
 8003168:	5c88      	ldrb	r0, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <HAL_RCC_GetSysClockFreq+0x60>)
 800316c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800316e:	f001 010f 	and.w	r1, r1, #15
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003172:	220f      	movs	r2, #15
 8003174:	fa92 f2a2 	rbit	r2, r2
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003178:	fab2 f282 	clz	r2, r2
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	fa21 f202 	lsr.w	r2, r1, r2
 8003182:	490a      	ldr	r1, [pc, #40]	; (80031ac <HAL_RCC_GetSysClockFreq+0x68>)
 8003184:	5c8a      	ldrb	r2, [r1, r2]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003186:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800318a:	d103      	bne.n	8003194 <HAL_RCC_GetSysClockFreq+0x50>
        pllclk = (HSE_VALUE / prediv) * pllmul;
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1) * pllmul;
 800318c:	4b08      	ldr	r3, [pc, #32]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x6c>)
 800318e:	fb03 f000 	mul.w	r0, r3, r0
 8003192:	4770      	bx	lr
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8003194:	4b07      	ldr	r3, [pc, #28]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x70>)
 8003196:	fbb3 f3f2 	udiv	r3, r3, r2
 800319a:	fb03 f000 	mul.w	r0, r3, r0
 800319e:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 80031a0:	4804      	ldr	r0, [pc, #16]	; (80031b4 <HAL_RCC_GetSysClockFreq+0x70>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80031a2:	4770      	bx	lr
 80031a4:	40021000 	.word	0x40021000
 80031a8:	0800d760 	.word	0x0800d760
 80031ac:	0800d770 	.word	0x0800d770
 80031b0:	003d0900 	.word	0x003d0900
 80031b4:	007a1200 	.word	0x007a1200

080031b8 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80031b8:	4b91      	ldr	r3, [pc, #580]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f003 0307 	and.w	r3, r3, #7
 80031c0:	428b      	cmp	r3, r1
 80031c2:	d20c      	bcs.n	80031de <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c4:	4a8e      	ldr	r2, [pc, #568]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 80031c6:	6813      	ldr	r3, [r2, #0]
 80031c8:	f023 0307 	bic.w	r3, r3, #7
 80031cc:	430b      	orrs	r3, r1
 80031ce:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031d0:	6813      	ldr	r3, [r2, #0]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	4299      	cmp	r1, r3
 80031d8:	d001      	beq.n	80031de <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 80031da:	2001      	movs	r0, #1
 80031dc:	4770      	bx	lr
{
 80031de:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e0:	6803      	ldr	r3, [r0, #0]
 80031e2:	f013 0f02 	tst.w	r3, #2
 80031e6:	d006      	beq.n	80031f6 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031e8:	4a86      	ldr	r2, [pc, #536]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80031ea:	6853      	ldr	r3, [r2, #4]
 80031ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80031f0:	6884      	ldr	r4, [r0, #8]
 80031f2:	4323      	orrs	r3, r4
 80031f4:	6053      	str	r3, [r2, #4]
 80031f6:	460d      	mov	r5, r1
 80031f8:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031fa:	6803      	ldr	r3, [r0, #0]
 80031fc:	f013 0f01 	tst.w	r3, #1
 8003200:	f000 80ba 	beq.w	8003378 <HAL_RCC_ClockConfig+0x1c0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003204:	6842      	ldr	r2, [r0, #4]
 8003206:	2a01      	cmp	r2, #1
 8003208:	d041      	beq.n	800328e <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800320a:	2a02      	cmp	r2, #2
 800320c:	d069      	beq.n	80032e2 <HAL_RCC_ClockConfig+0x12a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320e:	2302      	movs	r3, #2
 8003210:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003214:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003218:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	2b01      	cmp	r3, #1
 8003222:	f000 8088 	beq.w	8003336 <HAL_RCC_ClockConfig+0x17e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003226:	2302      	movs	r3, #2
 8003228:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800322c:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003230:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003234:	fab3 f383 	clz	r3, r3
 8003238:	4b72      	ldr	r3, [pc, #456]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800323a:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323c:	2302      	movs	r3, #2
 800323e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	f003 031f 	and.w	r3, r3, #31
 800324a:	fa21 f303 	lsr.w	r3, r1, r3
 800324e:	f013 0f01 	tst.w	r3, #1
 8003252:	f000 80d3 	beq.w	80033fc <HAL_RCC_ClockConfig+0x244>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003256:	496b      	ldr	r1, [pc, #428]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003258:	684b      	ldr	r3, [r1, #4]
 800325a:	f023 0303 	bic.w	r3, r3, #3
 800325e:	431a      	orrs	r2, r3
 8003260:	604a      	str	r2, [r1, #4]
    tickstart = HAL_GetTick();
 8003262:	f7fd fd4d 	bl	8000d00 <HAL_GetTick>
 8003266:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003268:	6863      	ldr	r3, [r4, #4]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d066      	beq.n	800333c <HAL_RCC_ClockConfig+0x184>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800326e:	2b02      	cmp	r3, #2
 8003270:	d073      	beq.n	800335a <HAL_RCC_ClockConfig+0x1a2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003272:	4b64      	ldr	r3, [pc, #400]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f013 0f0c 	tst.w	r3, #12
 800327a:	d07d      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800327c:	f7fd fd40 	bl	8000d00 <HAL_GetTick>
 8003280:	1b80      	subs	r0, r0, r6
 8003282:	f241 3388 	movw	r3, #5000	; 0x1388
 8003286:	4298      	cmp	r0, r3
 8003288:	d9f3      	bls.n	8003272 <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 800328a:	2003      	movs	r0, #3
 800328c:	bd70      	pop	{r4, r5, r6, pc}
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800328e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003292:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003296:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800329a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d01a      	beq.n	80032dc <HAL_RCC_ClockConfig+0x124>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032aa:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032ae:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032b6:	fab3 f383 	clz	r3, r3
 80032ba:	4b52      	ldr	r3, [pc, #328]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80032bc:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032c2:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032c6:	fab3 f383 	clz	r3, r3
 80032ca:	f003 031f 	and.w	r3, r3, #31
 80032ce:	fa21 f303 	lsr.w	r3, r1, r3
 80032d2:	f013 0f01 	tst.w	r3, #1
 80032d6:	d1be      	bne.n	8003256 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 80032d8:	2001      	movs	r0, #1
 80032da:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032dc:	4b49      	ldr	r3, [pc, #292]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80032de:	6819      	ldr	r1, [r3, #0]
 80032e0:	e7ed      	b.n	80032be <HAL_RCC_ClockConfig+0x106>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032e6:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80032ea:	fab3 f383 	clz	r3, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032ee:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d01a      	beq.n	8003330 <HAL_RCC_ClockConfig+0x178>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032fe:	fa93 f1a3 	rbit	r1, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003302:	fab1 f181 	clz	r1, r1
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003306:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800330a:	fab3 f383 	clz	r3, r3
 800330e:	4b3d      	ldr	r3, [pc, #244]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003310:	6a59      	ldr	r1, [r3, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003312:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003316:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	f003 031f 	and.w	r3, r3, #31
 8003322:	fa21 f303 	lsr.w	r3, r1, r3
 8003326:	f013 0f01 	tst.w	r3, #1
 800332a:	d194      	bne.n	8003256 <HAL_RCC_ClockConfig+0x9e>
        return HAL_ERROR;
 800332c:	2001      	movs	r0, #1
 800332e:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003330:	4b34      	ldr	r3, [pc, #208]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003332:	6819      	ldr	r1, [r3, #0]
 8003334:	e7ed      	b.n	8003312 <HAL_RCC_ClockConfig+0x15a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003336:	4b33      	ldr	r3, [pc, #204]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 8003338:	6819      	ldr	r1, [r3, #0]
 800333a:	e77f      	b.n	800323c <HAL_RCC_ClockConfig+0x84>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800333c:	4b31      	ldr	r3, [pc, #196]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f003 030c 	and.w	r3, r3, #12
 8003344:	2b04      	cmp	r3, #4
 8003346:	d017      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003348:	f7fd fcda 	bl	8000d00 <HAL_GetTick>
 800334c:	1b80      	subs	r0, r0, r6
 800334e:	f241 3388 	movw	r3, #5000	; 0x1388
 8003352:	4298      	cmp	r0, r3
 8003354:	d9f2      	bls.n	800333c <HAL_RCC_ClockConfig+0x184>
          return HAL_TIMEOUT;
 8003356:	2003      	movs	r0, #3
 8003358:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800335a:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	f003 030c 	and.w	r3, r3, #12
 8003362:	2b08      	cmp	r3, #8
 8003364:	d008      	beq.n	8003378 <HAL_RCC_ClockConfig+0x1c0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003366:	f7fd fccb 	bl	8000d00 <HAL_GetTick>
 800336a:	1b80      	subs	r0, r0, r6
 800336c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003370:	4298      	cmp	r0, r3
 8003372:	d9f2      	bls.n	800335a <HAL_RCC_ClockConfig+0x1a2>
          return HAL_TIMEOUT;
 8003374:	2003      	movs	r0, #3
 8003376:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8003378:	4b21      	ldr	r3, [pc, #132]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0307 	and.w	r3, r3, #7
 8003380:	429d      	cmp	r5, r3
 8003382:	d20c      	bcs.n	800339e <HAL_RCC_ClockConfig+0x1e6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003384:	4a1e      	ldr	r2, [pc, #120]	; (8003400 <HAL_RCC_ClockConfig+0x248>)
 8003386:	6813      	ldr	r3, [r2, #0]
 8003388:	f023 0307 	bic.w	r3, r3, #7
 800338c:	432b      	orrs	r3, r5
 800338e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003390:	6813      	ldr	r3, [r2, #0]
 8003392:	f003 0307 	and.w	r3, r3, #7
 8003396:	429d      	cmp	r5, r3
 8003398:	d001      	beq.n	800339e <HAL_RCC_ClockConfig+0x1e6>
      return HAL_ERROR;
 800339a:	2001      	movs	r0, #1
}
 800339c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	f013 0f04 	tst.w	r3, #4
 80033a4:	d006      	beq.n	80033b4 <HAL_RCC_ClockConfig+0x1fc>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033a6:	4a17      	ldr	r2, [pc, #92]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033a8:	6853      	ldr	r3, [r2, #4]
 80033aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80033ae:	68e1      	ldr	r1, [r4, #12]
 80033b0:	430b      	orrs	r3, r1
 80033b2:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033b4:	6823      	ldr	r3, [r4, #0]
 80033b6:	f013 0f08 	tst.w	r3, #8
 80033ba:	d007      	beq.n	80033cc <HAL_RCC_ClockConfig+0x214>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80033bc:	4a11      	ldr	r2, [pc, #68]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033be:	6853      	ldr	r3, [r2, #4]
 80033c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80033c4:	6921      	ldr	r1, [r4, #16]
 80033c6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80033ca:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80033cc:	f7ff feba 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 80033d0:	4b0c      	ldr	r3, [pc, #48]	; (8003404 <HAL_RCC_ClockConfig+0x24c>)
 80033d2:	685a      	ldr	r2, [r3, #4]
 80033d4:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033d8:	23f0      	movs	r3, #240	; 0xf0
 80033da:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80033de:	fab3 f383 	clz	r3, r3
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	fa22 f303 	lsr.w	r3, r2, r3
 80033e8:	4a07      	ldr	r2, [pc, #28]	; (8003408 <HAL_RCC_ClockConfig+0x250>)
 80033ea:	5cd3      	ldrb	r3, [r2, r3]
 80033ec:	40d8      	lsrs	r0, r3
 80033ee:	4b07      	ldr	r3, [pc, #28]	; (800340c <HAL_RCC_ClockConfig+0x254>)
 80033f0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80033f2:	200f      	movs	r0, #15
 80033f4:	f7fd fc54 	bl	8000ca0 <HAL_InitTick>
  return HAL_OK;
 80033f8:	2000      	movs	r0, #0
 80033fa:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80033fc:	2001      	movs	r0, #1
 80033fe:	bd70      	pop	{r4, r5, r6, pc}
 8003400:	40022000 	.word	0x40022000
 8003404:	40021000 	.word	0x40021000
 8003408:	0800dbd0 	.word	0x0800dbd0
 800340c:	20000008 	.word	0x20000008

08003410 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003410:	4b01      	ldr	r3, [pc, #4]	; (8003418 <HAL_RCC_GetHCLKFreq+0x8>)
 8003412:	6818      	ldr	r0, [r3, #0]
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	20000008 	.word	0x20000008

0800341c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800341c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800341e:	f7ff fff7 	bl	8003410 <HAL_RCC_GetHCLKFreq>
 8003422:	4b08      	ldr	r3, [pc, #32]	; (8003444 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003424:	685a      	ldr	r2, [r3, #4]
 8003426:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800342a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800342e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003432:	fab3 f383 	clz	r3, r3
 8003436:	b2db      	uxtb	r3, r3
 8003438:	fa22 f303 	lsr.w	r3, r2, r3
 800343c:	4a02      	ldr	r2, [pc, #8]	; (8003448 <HAL_RCC_GetPCLK1Freq+0x2c>)
 800343e:	5cd3      	ldrb	r3, [r2, r3]
}    
 8003440:	40d8      	lsrs	r0, r3
 8003442:	bd08      	pop	{r3, pc}
 8003444:	40021000 	.word	0x40021000
 8003448:	0800dbe0 	.word	0x0800dbe0

0800344c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800344c:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800344e:	f7ff ffdf 	bl	8003410 <HAL_RCC_GetHCLKFreq>
 8003452:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	f402 5260 	and.w	r2, r2, #14336	; 0x3800
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800345e:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003462:	fab3 f383 	clz	r3, r3
 8003466:	b2db      	uxtb	r3, r3
 8003468:	fa22 f303 	lsr.w	r3, r2, r3
 800346c:	4a02      	ldr	r2, [pc, #8]	; (8003478 <HAL_RCC_GetPCLK2Freq+0x2c>)
 800346e:	5cd3      	ldrb	r3, [r2, r3]
} 
 8003470:	40d8      	lsrs	r0, r3
 8003472:	bd08      	pop	{r3, pc}
 8003474:	40021000 	.word	0x40021000
 8003478:	0800dbe0 	.word	0x0800dbe0

0800347c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800347c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347e:	b083      	sub	sp, #12
 8003480:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003482:	6803      	ldr	r3, [r0, #0]
 8003484:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003488:	d047      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800348a:	4b7f      	ldr	r3, [pc, #508]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8003492:	f040 80a8 	bne.w	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003496:	4b7c      	ldr	r3, [pc, #496]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003498:	69da      	ldr	r2, [r3, #28]
 800349a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800349e:	61da      	str	r2, [r3, #28]
 80034a0:	69db      	ldr	r3, [r3, #28]
 80034a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80034aa:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ac:	4b77      	ldr	r3, [pc, #476]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80034b4:	f000 8099 	beq.w	80035ea <HAL_RCCEx_PeriphCLKConfig+0x16e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80034b8:	4b73      	ldr	r3, [pc, #460]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80034ba:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80034bc:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80034c0:	d021      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 80034c2:	6862      	ldr	r2, [r4, #4]
 80034c4:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d01c      	beq.n	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80034cc:	486e      	ldr	r0, [pc, #440]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80034ce:	6a01      	ldr	r1, [r0, #32]
 80034d0:	f421 7740 	bic.w	r7, r1, #768	; 0x300
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034d8:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80034dc:	fab2 f282 	clz	r2, r2
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	4e6b      	ldr	r6, [pc, #428]	; (8003690 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 80034e4:	f04f 0e01 	mov.w	lr, #1
 80034e8:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ec:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	fab3 f383 	clz	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2200      	movs	r2, #0
 80034f8:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80034fc:	6207      	str	r7, [r0, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80034fe:	f011 0f01 	tst.w	r1, #1
 8003502:	f040 8087 	bne.w	8003614 <HAL_RCCEx_PeriphCLKConfig+0x198>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003506:	4a60      	ldr	r2, [pc, #384]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003508:	6a13      	ldr	r3, [r2, #32]
 800350a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800350e:	6861      	ldr	r1, [r4, #4]
 8003510:	430b      	orrs	r3, r1
 8003512:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003514:	2d00      	cmp	r5, #0
 8003516:	f040 80ae 	bne.w	8003676 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	f013 0f01 	tst.w	r3, #1
 8003520:	d006      	beq.n	8003530 <HAL_RCCEx_PeriphCLKConfig+0xb4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003522:	4a59      	ldr	r2, [pc, #356]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003524:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003526:	f023 0303 	bic.w	r3, r3, #3
 800352a:	68a1      	ldr	r1, [r4, #8]
 800352c:	430b      	orrs	r3, r1
 800352e:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003530:	6823      	ldr	r3, [r4, #0]
 8003532:	f013 0f02 	tst.w	r3, #2
 8003536:	d006      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0xca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003538:	4a53      	ldr	r2, [pc, #332]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800353a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800353c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003540:	68e1      	ldr	r1, [r4, #12]
 8003542:	430b      	orrs	r3, r1
 8003544:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f013 0f04 	tst.w	r3, #4
 800354c:	d006      	beq.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800354e:	4a4e      	ldr	r2, [pc, #312]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003550:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003552:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003556:	6921      	ldr	r1, [r4, #16]
 8003558:	430b      	orrs	r3, r1
 800355a:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800355c:	6823      	ldr	r3, [r4, #0]
 800355e:	f013 0f20 	tst.w	r3, #32
 8003562:	d006      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003564:	4a48      	ldr	r2, [pc, #288]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003566:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003568:	f023 0310 	bic.w	r3, r3, #16
 800356c:	6961      	ldr	r1, [r4, #20]
 800356e:	430b      	orrs	r3, r1
 8003570:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003572:	6823      	ldr	r3, [r4, #0]
 8003574:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003578:	d006      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800357a:	4a43      	ldr	r2, [pc, #268]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800357c:	6853      	ldr	r3, [r2, #4]
 800357e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003582:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003584:	430b      	orrs	r3, r1
 8003586:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800358e:	d006      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003590:	4a3d      	ldr	r2, [pc, #244]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003592:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003594:	f023 0320 	bic.w	r3, r3, #32
 8003598:	69a1      	ldr	r1, [r4, #24]
 800359a:	430b      	orrs	r3, r1
 800359c:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F373xC) || defined(STM32F378xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 800359e:	6823      	ldr	r3, [r4, #0]
 80035a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80035a4:	d006      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0x138>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PCLK2_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 80035a6:	4a38      	ldr	r2, [pc, #224]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035a8:	6853      	ldr	r3, [r2, #4]
 80035aa:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80035ae:	69e1      	ldr	r1, [r4, #28]
 80035b0:	430b      	orrs	r3, r1
 80035b2:	6053      	str	r3, [r2, #4]
#endif /* STM32F334x8 */

#if defined(STM32F373xC) || defined(STM32F378xx)
  
  /*------------------------------ SDADC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDADC) == RCC_PERIPHCLK_SDADC)
 80035b4:	6823      	ldr	r3, [r4, #0]
 80035b6:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80035ba:	d006      	beq.n	80035ca <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDADCSYSCLK_DIV(PeriphClkInit->SdadcClockSelection));
    
    /* Configure the SDADC clock prescaler */
    __HAL_RCC_SDADC_CONFIG(PeriphClkInit->SdadcClockSelection);
 80035bc:	4a32      	ldr	r2, [pc, #200]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035be:	6853      	ldr	r3, [r2, #4]
 80035c0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80035c4:	6a21      	ldr	r1, [r4, #32]
 80035c6:	430b      	orrs	r3, r1
 80035c8:	6053      	str	r3, [r2, #4]
  }

  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80035d0:	d058      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035d2:	4a2d      	ldr	r2, [pc, #180]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 80035d4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80035da:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80035dc:	430b      	orrs	r3, r1
 80035de:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80035e0:	2000      	movs	r0, #0
}
 80035e2:	b003      	add	sp, #12
 80035e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    FlagStatus       pwrclkchanged = RESET;
 80035e6:	2500      	movs	r5, #0
 80035e8:	e760      	b.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035ea:	4a28      	ldr	r2, [pc, #160]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035ec:	6813      	ldr	r3, [r2, #0]
 80035ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80035f4:	f7fd fb84 	bl	8000d00 <HAL_GetTick>
 80035f8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fa:	4b24      	ldr	r3, [pc, #144]	; (800368c <HAL_RCCEx_PeriphCLKConfig+0x210>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003602:	f47f af59 	bne.w	80034b8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003606:	f7fd fb7b 	bl	8000d00 <HAL_GetTick>
 800360a:	1b80      	subs	r0, r0, r6
 800360c:	2864      	cmp	r0, #100	; 0x64
 800360e:	d9f4      	bls.n	80035fa <HAL_RCCEx_PeriphCLKConfig+0x17e>
          return HAL_TIMEOUT;
 8003610:	2003      	movs	r0, #3
 8003612:	e7e6      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
        tickstart = HAL_GetTick();
 8003614:	f7fd fb74 	bl	8000d00 <HAL_GetTick>
 8003618:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800361a:	e015      	b.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800361c:	4b1a      	ldr	r3, [pc, #104]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 800361e:	6a1a      	ldr	r2, [r3, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003620:	2302      	movs	r3, #2
 8003622:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003626:	fab3 f383 	clz	r3, r3
 800362a:	f003 031f 	and.w	r3, r3, #31
 800362e:	fa22 f303 	lsr.w	r3, r2, r3
 8003632:	f013 0f01 	tst.w	r3, #1
 8003636:	f47f af66 	bne.w	8003506 <HAL_RCCEx_PeriphCLKConfig+0x8a>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800363a:	f7fd fb61 	bl	8000d00 <HAL_GetTick>
 800363e:	1b80      	subs	r0, r0, r6
 8003640:	f241 3388 	movw	r3, #5000	; 0x1388
 8003644:	4298      	cmp	r0, r3
 8003646:	d81b      	bhi.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x204>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003648:	2302      	movs	r3, #2
 800364a:	fa93 f2a3 	rbit	r2, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800364e:	fab2 f282 	clz	r2, r2
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003652:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8003656:	fab3 f383 	clz	r3, r3
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800365a:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800365e:	f043 0302 	orr.w	r3, r3, #2
 8003662:	2b02      	cmp	r3, #2
 8003664:	d0da      	beq.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	2302      	movs	r3, #2
 8003668:	fa93 f3a3 	rbit	r3, r3
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800366c:	fab3 f383 	clz	r3, r3
 8003670:	4b05      	ldr	r3, [pc, #20]	; (8003688 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8003672:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003674:	e7d4      	b.n	8003620 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003676:	69d3      	ldr	r3, [r2, #28]
 8003678:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800367c:	61d3      	str	r3, [r2, #28]
 800367e:	e74c      	b.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x9e>
            return HAL_TIMEOUT;
 8003680:	2003      	movs	r0, #3
 8003682:	e7ae      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  return HAL_OK;
 8003684:	2000      	movs	r0, #0
 8003686:	e7ac      	b.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003688:	40021000 	.word	0x40021000
 800368c:	40007000 	.word	0x40007000
 8003690:	42420400 	.word	0x42420400

08003694 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003694:	6802      	ldr	r2, [r0, #0]
 8003696:	68d3      	ldr	r3, [r2, #12]
 8003698:	f043 0301 	orr.w	r3, r3, #1
 800369c:	60d3      	str	r3, [r2, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800369e:	6802      	ldr	r2, [r0, #0]
 80036a0:	6813      	ldr	r3, [r2, #0]
 80036a2:	f043 0301 	orr.w	r3, r3, #1
 80036a6:	6013      	str	r3, [r2, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80036a8:	2000      	movs	r0, #0
 80036aa:	4770      	bx	lr

080036ac <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036ac:	4770      	bx	lr

080036ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim: TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80036ae:	4770      	bx	lr

080036b0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim: TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80036b0:	4770      	bx	lr

080036b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80036b2:	4770      	bx	lr

080036b4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80036b4:	4770      	bx	lr

080036b6 <HAL_TIM_IRQHandler>:
{
 80036b6:	b510      	push	{r4, lr}
 80036b8:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80036ba:	6803      	ldr	r3, [r0, #0]
 80036bc:	691a      	ldr	r2, [r3, #16]
 80036be:	f012 0f02 	tst.w	r2, #2
 80036c2:	d011      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	f012 0f02 	tst.w	r2, #2
 80036ca:	d00d      	beq.n	80036e8 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80036cc:	f06f 0202 	mvn.w	r2, #2
 80036d0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036d2:	2301      	movs	r3, #1
 80036d4:	7603      	strb	r3, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 80036d6:	6803      	ldr	r3, [r0, #0]
 80036d8:	699b      	ldr	r3, [r3, #24]
 80036da:	f013 0f03 	tst.w	r3, #3
 80036de:	d070      	beq.n	80037c2 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80036e0:	f7ff ffe6 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e4:	2300      	movs	r3, #0
 80036e6:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80036e8:	6823      	ldr	r3, [r4, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	f012 0f04 	tst.w	r2, #4
 80036f0:	d012      	beq.n	8003718 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80036f2:	68da      	ldr	r2, [r3, #12]
 80036f4:	f012 0f04 	tst.w	r2, #4
 80036f8:	d00e      	beq.n	8003718 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80036fa:	f06f 0204 	mvn.w	r2, #4
 80036fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003700:	2302      	movs	r3, #2
 8003702:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8003704:	6823      	ldr	r3, [r4, #0]
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	f413 7f40 	tst.w	r3, #768	; 0x300
 800370c:	d05f      	beq.n	80037ce <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800370e:	4620      	mov	r0, r4
 8003710:	f7ff ffce 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003714:	2300      	movs	r3, #0
 8003716:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003718:	6823      	ldr	r3, [r4, #0]
 800371a:	691a      	ldr	r2, [r3, #16]
 800371c:	f012 0f08 	tst.w	r2, #8
 8003720:	d012      	beq.n	8003748 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	f012 0f08 	tst.w	r2, #8
 8003728:	d00e      	beq.n	8003748 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800372a:	f06f 0208 	mvn.w	r2, #8
 800372e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003730:	2304      	movs	r3, #4
 8003732:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8003734:	6823      	ldr	r3, [r4, #0]
 8003736:	69db      	ldr	r3, [r3, #28]
 8003738:	f013 0f03 	tst.w	r3, #3
 800373c:	d04e      	beq.n	80037dc <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 800373e:	4620      	mov	r0, r4
 8003740:	f7ff ffb6 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003744:	2300      	movs	r3, #0
 8003746:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	691a      	ldr	r2, [r3, #16]
 800374c:	f012 0f10 	tst.w	r2, #16
 8003750:	d012      	beq.n	8003778 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003752:	68da      	ldr	r2, [r3, #12]
 8003754:	f012 0f10 	tst.w	r2, #16
 8003758:	d00e      	beq.n	8003778 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800375a:	f06f 0210 	mvn.w	r2, #16
 800375e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003760:	2308      	movs	r3, #8
 8003762:	7623      	strb	r3, [r4, #24]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	69db      	ldr	r3, [r3, #28]
 8003768:	f413 7f40 	tst.w	r3, #768	; 0x300
 800376c:	d03d      	beq.n	80037ea <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 800376e:	4620      	mov	r0, r4
 8003770:	f7ff ff9e 	bl	80036b0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003774:	2300      	movs	r3, #0
 8003776:	7623      	strb	r3, [r4, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003778:	6823      	ldr	r3, [r4, #0]
 800377a:	691a      	ldr	r2, [r3, #16]
 800377c:	f012 0f01 	tst.w	r2, #1
 8003780:	d003      	beq.n	800378a <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003782:	68da      	ldr	r2, [r3, #12]
 8003784:	f012 0f01 	tst.w	r2, #1
 8003788:	d136      	bne.n	80037f8 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800378a:	6823      	ldr	r3, [r4, #0]
 800378c:	691a      	ldr	r2, [r3, #16]
 800378e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003792:	d003      	beq.n	800379c <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003794:	68da      	ldr	r2, [r3, #12]
 8003796:	f012 0f80 	tst.w	r2, #128	; 0x80
 800379a:	d134      	bne.n	8003806 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	691a      	ldr	r2, [r3, #16]
 80037a0:	f012 0f40 	tst.w	r2, #64	; 0x40
 80037a4:	d003      	beq.n	80037ae <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80037a6:	68da      	ldr	r2, [r3, #12]
 80037a8:	f012 0f40 	tst.w	r2, #64	; 0x40
 80037ac:	d132      	bne.n	8003814 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037ae:	6823      	ldr	r3, [r4, #0]
 80037b0:	691a      	ldr	r2, [r3, #16]
 80037b2:	f012 0f20 	tst.w	r2, #32
 80037b6:	d003      	beq.n	80037c0 <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80037b8:	68da      	ldr	r2, [r3, #12]
 80037ba:	f012 0f20 	tst.w	r2, #32
 80037be:	d130      	bne.n	8003822 <HAL_TIM_IRQHandler+0x16c>
 80037c0:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80037c2:	f7ff ff74 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c6:	4620      	mov	r0, r4
 80037c8:	f7ff ff73 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037cc:	e78a      	b.n	80036e4 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ce:	4620      	mov	r0, r4
 80037d0:	f7ff ff6d 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff ff6c 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037da:	e79b      	b.n	8003714 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037dc:	4620      	mov	r0, r4
 80037de:	f7ff ff66 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80037e2:	4620      	mov	r0, r4
 80037e4:	f7ff ff65 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037e8:	e7ac      	b.n	8003744 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ea:	4620      	mov	r0, r4
 80037ec:	f7ff ff5f 	bl	80036ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f0:	4620      	mov	r0, r4
 80037f2:	f7ff ff5e 	bl	80036b2 <HAL_TIM_PWM_PulseFinishedCallback>
 80037f6:	e7bd      	b.n	8003774 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80037f8:	f06f 0201 	mvn.w	r2, #1
 80037fc:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80037fe:	4620      	mov	r0, r4
 8003800:	f7ff ff54 	bl	80036ac <HAL_TIM_PeriodElapsedCallback>
 8003804:	e7c1      	b.n	800378a <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003806:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800380a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800380c:	4620      	mov	r0, r4
 800380e:	f000 f889 	bl	8003924 <HAL_TIMEx_BreakCallback>
 8003812:	e7c3      	b.n	800379c <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003814:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003818:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800381a:	4620      	mov	r0, r4
 800381c:	f7ff ff4a 	bl	80036b4 <HAL_TIM_TriggerCallback>
 8003820:	e7c5      	b.n	80037ae <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003822:	f06f 0220 	mvn.w	r2, #32
 8003826:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8003828:	4620      	mov	r0, r4
 800382a:	f000 f87a 	bl	8003922 <HAL_TIMEx_CommutationCallback>
}
 800382e:	e7c7      	b.n	80037c0 <HAL_TIM_IRQHandler+0x10a>

08003830 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 8003830:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003832:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003836:	d00e      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 8003838:	4a2b      	ldr	r2, [pc, #172]	; (80038e8 <TIM_Base_SetConfig+0xb8>)
 800383a:	4290      	cmp	r0, r2
 800383c:	d00b      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 800383e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003842:	4290      	cmp	r0, r2
 8003844:	d007      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 8003846:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800384a:	4290      	cmp	r0, r2
 800384c:	d003      	beq.n	8003856 <TIM_Base_SetConfig+0x26>
 800384e:	f502 32a8 	add.w	r2, r2, #86016	; 0x15000
 8003852:	4290      	cmp	r0, r2
 8003854:	d103      	bne.n	800385e <TIM_Base_SetConfig+0x2e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800385a:	684a      	ldr	r2, [r1, #4]
 800385c:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800385e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003862:	d026      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003864:	4a20      	ldr	r2, [pc, #128]	; (80038e8 <TIM_Base_SetConfig+0xb8>)
 8003866:	4290      	cmp	r0, r2
 8003868:	d023      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800386a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800386e:	4290      	cmp	r0, r2
 8003870:	d01f      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003872:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003876:	4290      	cmp	r0, r2
 8003878:	d01b      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800387a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800387e:	4290      	cmp	r0, r2
 8003880:	d017      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003882:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003886:	4290      	cmp	r0, r2
 8003888:	d013      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800388a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800388e:	4290      	cmp	r0, r2
 8003890:	d00f      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 8003892:	f502 3290 	add.w	r2, r2, #73728	; 0x12000
 8003896:	4290      	cmp	r0, r2
 8003898:	d00b      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 800389a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800389e:	4290      	cmp	r0, r2
 80038a0:	d007      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 80038a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80038a6:	4290      	cmp	r0, r2
 80038a8:	d003      	beq.n	80038b2 <TIM_Base_SetConfig+0x82>
 80038aa:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
 80038ae:	4290      	cmp	r0, r2
 80038b0:	d103      	bne.n	80038ba <TIM_Base_SetConfig+0x8a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038b6:	68ca      	ldr	r2, [r1, #12]
 80038b8:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80038ba:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038bc:	688b      	ldr	r3, [r1, #8]
 80038be:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80038c0:	680b      	ldr	r3, [r1, #0]
 80038c2:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <TIM_Base_SetConfig+0xbc>)
 80038c6:	4298      	cmp	r0, r3
 80038c8:	d00a      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038ce:	4298      	cmp	r0, r3
 80038d0:	d006      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80038d6:	4298      	cmp	r0, r3
 80038d8:	d002      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80038da:	2301      	movs	r3, #1
 80038dc:	6143      	str	r3, [r0, #20]
 80038de:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	690b      	ldr	r3, [r1, #16]
 80038e2:	6303      	str	r3, [r0, #48]	; 0x30
 80038e4:	e7f9      	b.n	80038da <TIM_Base_SetConfig+0xaa>
 80038e6:	bf00      	nop
 80038e8:	40000400 	.word	0x40000400
 80038ec:	40014000 	.word	0x40014000

080038f0 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 80038f0:	b1a8      	cbz	r0, 800391e <HAL_TIM_Base_Init+0x2e>
{ 
 80038f2:	b510      	push	{r4, lr}
 80038f4:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 80038f6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80038fa:	b15b      	cbz	r3, 8003914 <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 80038fc:	2302      	movs	r3, #2
 80038fe:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003902:	1d21      	adds	r1, r4, #4
 8003904:	6820      	ldr	r0, [r4, #0]
 8003906:	f7ff ff93 	bl	8003830 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800390a:	2301      	movs	r3, #1
 800390c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003910:	2000      	movs	r0, #0
 8003912:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003914:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003918:	f005 fcea 	bl	80092f0 <HAL_TIM_Base_MspInit>
 800391c:	e7ee      	b.n	80038fc <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 800391e:	2001      	movs	r0, #1
 8003920:	4770      	bx	lr

08003922 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003922:	4770      	bx	lr

08003924 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003924:	4770      	bx	lr

08003926 <HAL_UART_DeInit>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003926:	b1d8      	cbz	r0, 8003960 <HAL_UART_DeInit+0x3a>
{
 8003928:	b538      	push	{r3, r4, r5, lr}
 800392a:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800392c:	2324      	movs	r3, #36	; 0x24
 800392e:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8003932:	6802      	ldr	r2, [r0, #0]
 8003934:	6813      	ldr	r3, [r2, #0]
 8003936:	f023 0301 	bic.w	r3, r3, #1
 800393a:	6013      	str	r3, [r2, #0]

  huart->Instance->CR1 = 0x0;
 800393c:	6803      	ldr	r3, [r0, #0]
 800393e:	2500      	movs	r5, #0
 8003940:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0;
 8003942:	6803      	ldr	r3, [r0, #0]
 8003944:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0;
 8003946:	6803      	ldr	r3, [r0, #0]
 8003948:	609d      	str	r5, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 800394a:	f005 fcb9 	bl	80092c0 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800394e:	66e5      	str	r5, [r4, #108]	; 0x6c
  huart->gState = HAL_UART_STATE_RESET;
 8003950:	f884 5069 	strb.w	r5, [r4, #105]	; 0x69
  huart->RxState = HAL_UART_STATE_RESET;
 8003954:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8003958:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68

  return HAL_OK;
 800395c:	4628      	mov	r0, r5
 800395e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8003960:	2001      	movs	r0, #1
 8003962:	4770      	bx	lr

08003964 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003964:	b538      	push	{r3, r4, r5, lr}
 8003966:	4604      	mov	r4, r0
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003968:	6883      	ldr	r3, [r0, #8]
 800396a:	6902      	ldr	r2, [r0, #16]
 800396c:	4313      	orrs	r3, r2
 800396e:	6942      	ldr	r2, [r0, #20]
 8003970:	4313      	orrs	r3, r2
 8003972:	69c2      	ldr	r2, [r0, #28]
 8003974:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003976:	6801      	ldr	r1, [r0, #0]
 8003978:	680a      	ldr	r2, [r1, #0]
 800397a:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
 800397e:	f022 020c 	bic.w	r2, r2, #12
 8003982:	4313      	orrs	r3, r2
 8003984:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003986:	6802      	ldr	r2, [r0, #0]
 8003988:	6853      	ldr	r3, [r2, #4]
 800398a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800398e:	68c1      	ldr	r1, [r0, #12]
 8003990:	430b      	orrs	r3, r1
 8003992:	6053      	str	r3, [r2, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003994:	6983      	ldr	r3, [r0, #24]
 8003996:	6a02      	ldr	r2, [r0, #32]
 8003998:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800399a:	6801      	ldr	r1, [r0, #0]
 800399c:	688a      	ldr	r2, [r1, #8]
 800399e:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 80039a2:	4313      	orrs	r3, r2
 80039a4:	608b      	str	r3, [r1, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039a6:	6805      	ldr	r5, [r0, #0]
 80039a8:	4b70      	ldr	r3, [pc, #448]	; (8003b6c <UART_SetConfig+0x208>)
 80039aa:	429d      	cmp	r5, r3
 80039ac:	d014      	beq.n	80039d8 <UART_SetConfig+0x74>
 80039ae:	4b70      	ldr	r3, [pc, #448]	; (8003b70 <UART_SetConfig+0x20c>)
 80039b0:	429d      	cmp	r5, r3
 80039b2:	d024      	beq.n	80039fe <UART_SetConfig+0x9a>
 80039b4:	4b6f      	ldr	r3, [pc, #444]	; (8003b74 <UART_SetConfig+0x210>)
 80039b6:	429d      	cmp	r5, r3
 80039b8:	d03b      	beq.n	8003a32 <UART_SetConfig+0xce>
 80039ba:	2310      	movs	r3, #16
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039bc:	69e2      	ldr	r2, [r4, #28]
 80039be:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80039c2:	d052      	beq.n	8003a6a <UART_SetConfig+0x106>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 80039c4:	2b08      	cmp	r3, #8
 80039c6:	f200 80cf 	bhi.w	8003b68 <UART_SetConfig+0x204>
 80039ca:	e8df f003 	tbb	[pc, r3]
 80039ce:	a196      	.short	0xa196
 80039d0:	cdb8cdac 	.word	0xcdb8cdac
 80039d4:	cdcd      	.short	0xcdcd
 80039d6:	c3          	.byte	0xc3
 80039d7:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039d8:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b03      	cmp	r3, #3
 80039e4:	d809      	bhi.n	80039fa <UART_SetConfig+0x96>
 80039e6:	e8df f003 	tbb	[pc, r3]
 80039ea:	0402      	.short	0x0402
 80039ec:	3e06      	.short	0x3e06
 80039ee:	2301      	movs	r3, #1
 80039f0:	e7e4      	b.n	80039bc <UART_SetConfig+0x58>
 80039f2:	2304      	movs	r3, #4
 80039f4:	e7e2      	b.n	80039bc <UART_SetConfig+0x58>
 80039f6:	2308      	movs	r3, #8
 80039f8:	e7e0      	b.n	80039bc <UART_SetConfig+0x58>
 80039fa:	2310      	movs	r3, #16
 80039fc:	e7de      	b.n	80039bc <UART_SetConfig+0x58>
 80039fe:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003a02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003a08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a0c:	d00b      	beq.n	8003a26 <UART_SetConfig+0xc2>
 8003a0e:	d907      	bls.n	8003a20 <UART_SetConfig+0xbc>
 8003a10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003a14:	d009      	beq.n	8003a2a <UART_SetConfig+0xc6>
 8003a16:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003a1a:	d108      	bne.n	8003a2e <UART_SetConfig+0xca>
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	e7cd      	b.n	80039bc <UART_SetConfig+0x58>
 8003a20:	b92b      	cbnz	r3, 8003a2e <UART_SetConfig+0xca>
 8003a22:	2300      	movs	r3, #0
 8003a24:	e7ca      	b.n	80039bc <UART_SetConfig+0x58>
 8003a26:	2304      	movs	r3, #4
 8003a28:	e7c8      	b.n	80039bc <UART_SetConfig+0x58>
 8003a2a:	2308      	movs	r3, #8
 8003a2c:	e7c6      	b.n	80039bc <UART_SetConfig+0x58>
 8003a2e:	2310      	movs	r3, #16
 8003a30:	e7c4      	b.n	80039bc <UART_SetConfig+0x58>
 8003a32:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a38:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003a3c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003a40:	d00b      	beq.n	8003a5a <UART_SetConfig+0xf6>
 8003a42:	d907      	bls.n	8003a54 <UART_SetConfig+0xf0>
 8003a44:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003a48:	d009      	beq.n	8003a5e <UART_SetConfig+0xfa>
 8003a4a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003a4e:	d108      	bne.n	8003a62 <UART_SetConfig+0xfe>
 8003a50:	2302      	movs	r3, #2
 8003a52:	e7b3      	b.n	80039bc <UART_SetConfig+0x58>
 8003a54:	b92b      	cbnz	r3, 8003a62 <UART_SetConfig+0xfe>
 8003a56:	2300      	movs	r3, #0
 8003a58:	e7b0      	b.n	80039bc <UART_SetConfig+0x58>
 8003a5a:	2304      	movs	r3, #4
 8003a5c:	e7ae      	b.n	80039bc <UART_SetConfig+0x58>
 8003a5e:	2308      	movs	r3, #8
 8003a60:	e7ac      	b.n	80039bc <UART_SetConfig+0x58>
 8003a62:	2310      	movs	r3, #16
 8003a64:	e7aa      	b.n	80039bc <UART_SetConfig+0x58>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e7a8      	b.n	80039bc <UART_SetConfig+0x58>
    switch (clocksource)
 8003a6a:	2b08      	cmp	r3, #8
 8003a6c:	d842      	bhi.n	8003af4 <UART_SetConfig+0x190>
 8003a6e:	e8df f003 	tbb	[pc, r3]
 8003a72:	1705      	.short	0x1705
 8003a74:	412d4122 	.word	0x412d4122
 8003a78:	4141      	.short	0x4141
 8003a7a:	38          	.byte	0x38
 8003a7b:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a7c:	f7ff fcce 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 8003a80:	6862      	ldr	r2, [r4, #4]
 8003a82:	0853      	lsrs	r3, r2, #1
 8003a84:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003a88:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a8c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a8e:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0;
 8003a90:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000F) >> 1U);
 8003a94:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003a98:	4313      	orrs	r3, r2
    huart->Instance->BRR = brrtemp;
 8003a9a:	6822      	ldr	r2, [r4, #0]
 8003a9c:	60d3      	str	r3, [r2, #12]
 8003a9e:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003aa0:	f7ff fcd4 	bl	800344c <HAL_RCC_GetPCLK2Freq>
 8003aa4:	6862      	ldr	r2, [r4, #4]
 8003aa6:	0853      	lsrs	r3, r2, #1
 8003aa8:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003aac:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ab0:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ab2:	2000      	movs	r0, #0
        break;
 8003ab4:	e7ec      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ab6:	6862      	ldr	r2, [r4, #4]
 8003ab8:	0853      	lsrs	r3, r2, #1
 8003aba:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003abe:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003ac2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ac6:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ac8:	2000      	movs	r0, #0
        break;
 8003aca:	e7e1      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003acc:	f7ff fb3a 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8003ad0:	6862      	ldr	r2, [r4, #4]
 8003ad2:	0853      	lsrs	r3, r2, #1
 8003ad4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ad8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003adc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003ade:	2000      	movs	r0, #0
        break;
 8003ae0:	e7d6      	b.n	8003a90 <UART_SetConfig+0x12c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003ae2:	6862      	ldr	r2, [r4, #4]
 8003ae4:	0853      	lsrs	r3, r2, #1
 8003ae6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003aea:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aee:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003af0:	2000      	movs	r0, #0
        break;
 8003af2:	e7cd      	b.n	8003a90 <UART_SetConfig+0x12c>
        ret = HAL_ERROR;
 8003af4:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000;
 8003af6:	2300      	movs	r3, #0
 8003af8:	e7ca      	b.n	8003a90 <UART_SetConfig+0x12c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003afa:	f7ff fc8f 	bl	800341c <HAL_RCC_GetPCLK1Freq>
 8003afe:	6863      	ldr	r3, [r4, #4]
 8003b00:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b04:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b08:	b280      	uxth	r0, r0
 8003b0a:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b0c:	2000      	movs	r0, #0
        break;
 8003b0e:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003b10:	f7ff fc9c 	bl	800344c <HAL_RCC_GetPCLK2Freq>
 8003b14:	6863      	ldr	r3, [r4, #4]
 8003b16:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b1a:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b1e:	b280      	uxth	r0, r0
 8003b20:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b22:	2000      	movs	r0, #0
        break;
 8003b24:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate)); 
 8003b26:	6862      	ldr	r2, [r4, #4]
 8003b28:	0853      	lsrs	r3, r2, #1
 8003b2a:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003b2e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003b32:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b3a:	2000      	movs	r0, #0
        break;
 8003b3c:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b3e:	f7ff fb01 	bl	8003144 <HAL_RCC_GetSysClockFreq>
 8003b42:	6863      	ldr	r3, [r4, #4]
 8003b44:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003b48:	fbb0 f0f3 	udiv	r0, r0, r3
 8003b4c:	b280      	uxth	r0, r0
 8003b4e:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b50:	2000      	movs	r0, #0
        break;
 8003b52:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate)); 
 8003b54:	6862      	ldr	r2, [r4, #4]
 8003b56:	0853      	lsrs	r3, r2, #1
 8003b58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003b5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	60eb      	str	r3, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b64:	2000      	movs	r0, #0
        break;
 8003b66:	bd38      	pop	{r3, r4, r5, pc}
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003b68:	2001      	movs	r0, #1
    }
  }

  return ret;

}
 8003b6a:	bd38      	pop	{r3, r4, r5, pc}
 8003b6c:	40013800 	.word	0x40013800
 8003b70:	40004400 	.word	0x40004400
 8003b74:	40004800 	.word	0x40004800

08003b78 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b78:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b7a:	f013 0f01 	tst.w	r3, #1
 8003b7e:	d006      	beq.n	8003b8e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b80:	6802      	ldr	r2, [r0, #0]
 8003b82:	6853      	ldr	r3, [r2, #4]
 8003b84:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003b88:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003b8a:	430b      	orrs	r3, r1
 8003b8c:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b8e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b90:	f013 0f02 	tst.w	r3, #2
 8003b94:	d006      	beq.n	8003ba4 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b96:	6802      	ldr	r2, [r0, #0]
 8003b98:	6853      	ldr	r3, [r2, #4]
 8003b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b9e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003ba0:	430b      	orrs	r3, r1
 8003ba2:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003ba4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003ba6:	f013 0f04 	tst.w	r3, #4
 8003baa:	d006      	beq.n	8003bba <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003bac:	6802      	ldr	r2, [r0, #0]
 8003bae:	6853      	ldr	r3, [r2, #4]
 8003bb0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003bb4:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003bb6:	430b      	orrs	r3, r1
 8003bb8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bbc:	f013 0f08 	tst.w	r3, #8
 8003bc0:	d006      	beq.n	8003bd0 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bc2:	6802      	ldr	r2, [r0, #0]
 8003bc4:	6853      	ldr	r3, [r2, #4]
 8003bc6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003bca:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003bcc:	430b      	orrs	r3, r1
 8003bce:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003bd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bd2:	f013 0f10 	tst.w	r3, #16
 8003bd6:	d006      	beq.n	8003be6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003bd8:	6802      	ldr	r2, [r0, #0]
 8003bda:	6893      	ldr	r3, [r2, #8]
 8003bdc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003be0:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003be2:	430b      	orrs	r3, r1
 8003be4:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003be6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003be8:	f013 0f20 	tst.w	r3, #32
 8003bec:	d006      	beq.n	8003bfc <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003bee:	6802      	ldr	r2, [r0, #0]
 8003bf0:	6893      	ldr	r3, [r2, #8]
 8003bf2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bf6:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003bfc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003bfe:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003c02:	d00a      	beq.n	8003c1a <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c04:	6802      	ldr	r2, [r0, #0]
 8003c06:	6853      	ldr	r3, [r2, #4]
 8003c08:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003c0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003c0e:	430b      	orrs	r3, r1
 8003c10:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003c12:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003c14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c18:	d00b      	beq.n	8003c32 <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003c1a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003c1c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003c20:	d006      	beq.n	8003c30 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003c22:	6802      	ldr	r2, [r0, #0]
 8003c24:	6853      	ldr	r3, [r2, #4]
 8003c26:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003c2a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003c2c:	430b      	orrs	r3, r1
 8003c2e:	6053      	str	r3, [r2, #4]
 8003c30:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003c32:	6802      	ldr	r2, [r0, #0]
 8003c34:	6853      	ldr	r3, [r2, #4]
 8003c36:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003c3a:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003c3c:	430b      	orrs	r3, r1
 8003c3e:	6053      	str	r3, [r2, #4]
 8003c40:	e7eb      	b.n	8003c1a <UART_AdvFeatureConfig+0xa2>

08003c42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Status: the Flag status (SET or RESET).
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8003c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c46:	4605      	mov	r5, r0
 8003c48:	460e      	mov	r6, r1
 8003c4a:	4690      	mov	r8, r2
 8003c4c:	461c      	mov	r4, r3
  uint32_t tickstart = HAL_GetTick();
 8003c4e:	f7fd f857 	bl	8000d00 <HAL_GetTick>
 8003c52:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 8003c54:	f1b8 0f00 	cmp.w	r8, #0
 8003c58:	d02c      	beq.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
      }
    }
  }
  else
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) != RESET)
 8003c5a:	682b      	ldr	r3, [r5, #0]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	ea36 0303 	bics.w	r3, r6, r3
 8003c62:	d157      	bne.n	8003d14 <UART_WaitOnFlagUntilTimeout+0xd2>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003c64:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003c68:	d0f7      	beq.n	8003c5a <UART_WaitOnFlagUntilTimeout+0x18>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003c6a:	b124      	cbz	r4, 8003c76 <UART_WaitOnFlagUntilTimeout+0x34>
 8003c6c:	f7fd f848 	bl	8000d00 <HAL_GetTick>
 8003c70:	1bc0      	subs	r0, r0, r7
 8003c72:	4284      	cmp	r4, r0
 8003c74:	d2f1      	bcs.n	8003c5a <UART_WaitOnFlagUntilTimeout+0x18>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003c76:	682a      	ldr	r2, [r5, #0]
 8003c78:	6813      	ldr	r3, [r2, #0]
 8003c7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c7e:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003c80:	682a      	ldr	r2, [r5, #0]
 8003c82:	6813      	ldr	r3, [r2, #0]
 8003c84:	f023 0320 	bic.w	r3, r3, #32
 8003c88:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003c8a:	682a      	ldr	r2, [r5, #0]
 8003c8c:	6813      	ldr	r3, [r2, #0]
 8003c8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c92:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003c94:	682a      	ldr	r2, [r5, #0]
 8003c96:	6893      	ldr	r3, [r2, #8]
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003c9e:	2320      	movs	r3, #32
 8003ca0:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8003ca4:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68

          return HAL_TIMEOUT;
 8003cae:	2003      	movs	r0, #3
 8003cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 8003cb4:	682b      	ldr	r3, [r5, #0]
 8003cb6:	69db      	ldr	r3, [r3, #28]
 8003cb8:	ea36 0303 	bics.w	r3, r6, r3
 8003cbc:	d027      	beq.n	8003d0e <UART_WaitOnFlagUntilTimeout+0xcc>
      if(Timeout != HAL_MAX_DELAY)
 8003cbe:	f1b4 3fff 	cmp.w	r4, #4294967295
 8003cc2:	d0f7      	beq.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003cc4:	b124      	cbz	r4, 8003cd0 <UART_WaitOnFlagUntilTimeout+0x8e>
 8003cc6:	f7fd f81b 	bl	8000d00 <HAL_GetTick>
 8003cca:	1bc0      	subs	r0, r0, r7
 8003ccc:	4284      	cmp	r4, r0
 8003cce:	d2f1      	bcs.n	8003cb4 <UART_WaitOnFlagUntilTimeout+0x72>
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cd0:	682a      	ldr	r2, [r5, #0]
 8003cd2:	6813      	ldr	r3, [r2, #0]
 8003cd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cd8:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003cda:	682a      	ldr	r2, [r5, #0]
 8003cdc:	6813      	ldr	r3, [r2, #0]
 8003cde:	f023 0320 	bic.w	r3, r3, #32
 8003ce2:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003ce4:	682a      	ldr	r2, [r5, #0]
 8003ce6:	6813      	ldr	r3, [r2, #0]
 8003ce8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cec:	6013      	str	r3, [r2, #0]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003cee:	682a      	ldr	r2, [r5, #0]
 8003cf0:	6893      	ldr	r3, [r2, #8]
 8003cf2:	f023 0301 	bic.w	r3, r3, #1
 8003cf6:	6093      	str	r3, [r2, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003cf8:	2320      	movs	r3, #32
 8003cfa:	f885 3069 	strb.w	r3, [r5, #105]	; 0x69
          huart->RxState = HAL_UART_STATE_READY;
 8003cfe:	f885 306a 	strb.w	r3, [r5, #106]	; 0x6a
          __HAL_UNLOCK(huart);
 8003d02:	2300      	movs	r3, #0
 8003d04:	f885 3068 	strb.w	r3, [r5, #104]	; 0x68
          return HAL_TIMEOUT;
 8003d08:	2003      	movs	r0, #3
 8003d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
  }
  return HAL_OK;
 8003d0e:	2000      	movs	r0, #0
 8003d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d14:	2000      	movs	r0, #0
}
 8003d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003d1a <UART_CheckIdleState>:
{
 8003d1a:	b510      	push	{r4, lr}
 8003d1c:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	66c3      	str	r3, [r0, #108]	; 0x6c
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d22:	6803      	ldr	r3, [r0, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f013 0f08 	tst.w	r3, #8
 8003d2a:	d10d      	bne.n	8003d48 <UART_CheckIdleState+0x2e>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f013 0f04 	tst.w	r3, #4
 8003d34:	d113      	bne.n	8003d5e <UART_CheckIdleState+0x44>
  huart->gState= HAL_UART_STATE_READY;
 8003d36:	2320      	movs	r3, #32
 8003d38:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 8003d3c:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  __HAL_UNLOCK(huart);
 8003d40:	2000      	movs	r0, #0
 8003d42:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  return HAL_OK;
 8003d46:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8003d48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003d52:	f7ff ff76 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003d56:	2800      	cmp	r0, #0
 8003d58:	d0e8      	beq.n	8003d2c <UART_CheckIdleState+0x12>
      return HAL_TIMEOUT;
 8003d5a:	2003      	movs	r0, #3
 8003d5c:	bd10      	pop	{r4, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET,  UART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8003d5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003d62:	2200      	movs	r2, #0
 8003d64:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003d68:	4620      	mov	r0, r4
 8003d6a:	f7ff ff6a 	bl	8003c42 <UART_WaitOnFlagUntilTimeout>
 8003d6e:	2800      	cmp	r0, #0
 8003d70:	d0e1      	beq.n	8003d36 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8003d72:	2003      	movs	r0, #3
}
 8003d74:	bd10      	pop	{r4, pc}

08003d76 <HAL_UART_Init>:
  if(huart == NULL)
 8003d76:	b378      	cbz	r0, 8003dd8 <HAL_UART_Init+0x62>
{
 8003d78:	b510      	push	{r4, lr}
 8003d7a:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 8003d7c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8003d80:	b30b      	cbz	r3, 8003dc6 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003d82:	2324      	movs	r3, #36	; 0x24
 8003d84:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003d88:	6822      	ldr	r2, [r4, #0]
 8003d8a:	6813      	ldr	r3, [r2, #0]
 8003d8c:	f023 0301 	bic.w	r3, r3, #1
 8003d90:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d92:	4620      	mov	r0, r4
 8003d94:	f7ff fde6 	bl	8003964 <UART_SetConfig>
 8003d98:	2801      	cmp	r0, #1
 8003d9a:	d01f      	beq.n	8003ddc <HAL_UART_Init+0x66>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003d9e:	b9bb      	cbnz	r3, 8003dd0 <HAL_UART_Init+0x5a>
  huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	6853      	ldr	r3, [r2, #4]
 8003da4:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8003da8:	6053      	str	r3, [r2, #4]
  huart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8003daa:	6822      	ldr	r2, [r4, #0]
 8003dac:	6893      	ldr	r3, [r2, #8]
 8003dae:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8003db2:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003db4:	6822      	ldr	r2, [r4, #0]
 8003db6:	6813      	ldr	r3, [r2, #0]
 8003db8:	f043 0301 	orr.w	r3, r3, #1
 8003dbc:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003dbe:	4620      	mov	r0, r4
 8003dc0:	f7ff ffab 	bl	8003d1a <UART_CheckIdleState>
 8003dc4:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003dc6:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8003dca:	f005 fa1d 	bl	8009208 <HAL_UART_MspInit>
 8003dce:	e7d8      	b.n	8003d82 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f7ff fed1 	bl	8003b78 <UART_AdvFeatureConfig>
 8003dd6:	e7e3      	b.n	8003da0 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8003dd8:	2001      	movs	r0, #1
 8003dda:	4770      	bx	lr
}
 8003ddc:	bd10      	pop	{r4, pc}

08003dde <AdcInit>:
#include "globdata.h" 
#include "stm32373c_eval.h"
#include "stm32f3xx_hal_gpio.h"
void AdcInit(void){
 8003dde:	b508      	push	{r3, lr}
  Spi0_Cs_HIGH(); 
 8003de0:	2201      	movs	r2, #1
 8003de2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003de6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003dea:	f7fe fbb8 	bl	800255e <HAL_GPIO_WritePin>
  Spi0_Clk_HIGH();
 8003dee:	2201      	movs	r2, #1
 8003df0:	2120      	movs	r1, #32
 8003df2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003df6:	f7fe fbb2 	bl	800255e <HAL_GPIO_WritePin>
 8003dfa:	bd08      	pop	{r3, pc}

08003dfc <get_adc>:

void wait_high(void) {
 int i;
 for ( i=0; i< 15; i++) { } 
}
int get_adc(void) {
 8003dfc:	b538      	push	{r3, r4, r5, lr}
int i,j;
  Spi0_Cs_LOW();
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e08:	f7fe fba9 	bl	800255e <HAL_GPIO_WritePin>
  Spi0_Clk_LOW();
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	2120      	movs	r1, #32
 8003e10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e14:	f7fe fba3 	bl	800255e <HAL_GPIO_WritePin>
  wait_low(); 
  Spi0_Clk_HIGH();    //1
 8003e18:	2201      	movs	r2, #1
 8003e1a:	2120      	movs	r1, #32
 8003e1c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e20:	f7fe fb9d 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  Spi0_Clk_LOW();
 8003e24:	2200      	movs	r2, #0
 8003e26:	2120      	movs	r1, #32
 8003e28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e2c:	f7fe fb97 	bl	800255e <HAL_GPIO_WritePin>
  wait_low(); 
  Spi0_Clk_HIGH();    //2
 8003e30:	2201      	movs	r2, #1
 8003e32:	2120      	movs	r1, #32
 8003e34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e38:	f7fe fb91 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  Spi0_Clk_LOW();
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2120      	movs	r1, #32
 8003e40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e44:	f7fe fb8b 	bl	800255e <HAL_GPIO_WritePin>
  wait_low();
  Spi0_Clk_HIGH();    //3
 8003e48:	2201      	movs	r2, #1
 8003e4a:	2120      	movs	r1, #32
 8003e4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e50:	f7fe fb85 	bl	800255e <HAL_GPIO_WritePin>
  wait_high();
  j =0;
 8003e54:	2400      	movs	r4, #0
  for(i=0; i< 16; i++) {
 8003e56:	4625      	mov	r5, r4
 8003e58:	e013      	b.n	8003e82 <get_adc+0x86>
       Spi0_Clk_LOW();
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	2120      	movs	r1, #32
 8003e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e62:	f7fe fb7c 	bl	800255e <HAL_GPIO_WritePin>
       wait_low();
       j<<=1;
 8003e66:	0064      	lsls	r4, r4, #1
       j |= HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_6);
 8003e68:	2140      	movs	r1, #64	; 0x40
 8003e6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e6e:	f7fe fb6f 	bl	8002550 <HAL_GPIO_ReadPin>
 8003e72:	4304      	orrs	r4, r0
        Spi0_Clk_HIGH();    //n
 8003e74:	2201      	movs	r2, #1
 8003e76:	2120      	movs	r1, #32
 8003e78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e7c:	f7fe fb6f 	bl	800255e <HAL_GPIO_WritePin>
  for(i=0; i< 16; i++) {
 8003e80:	3501      	adds	r5, #1
 8003e82:	2d0f      	cmp	r5, #15
 8003e84:	dde9      	ble.n	8003e5a <get_adc+0x5e>
        wait_high();


    }
    Spi0_Cs_HIGH()
 8003e86:	2201      	movs	r2, #1
 8003e88:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003e90:	f7fe fb65 	bl	800255e <HAL_GPIO_WritePin>
    j &= 0x0000ffff;
 return j;
}
 8003e94:	b2a0      	uxth	r0, r4
 8003e96:	bd38      	pop	{r3, r4, r5, pc}

08003e98 <get_adc_val>:

float get_adc_val(void) {
 8003e98:	b510      	push	{r4, lr}
float erg;
int j;
 j =  get_adc(); wait_low();
 8003e9a:	f7ff ffaf 	bl	8003dfc <get_adc>
 8003e9e:	4604      	mov	r4, r0
 j += get_adc(); wait_low();
 8003ea0:	f7ff ffac 	bl	8003dfc <get_adc>
 8003ea4:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ea6:	f7ff ffa9 	bl	8003dfc <get_adc>
 8003eaa:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eac:	f7ff ffa6 	bl	8003dfc <get_adc>
 8003eb0:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eb2:	f7ff ffa3 	bl	8003dfc <get_adc>
 8003eb6:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003eb8:	f7ff ffa0 	bl	8003dfc <get_adc>
 8003ebc:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ebe:	f7ff ff9d 	bl	8003dfc <get_adc>
 8003ec2:	4404      	add	r4, r0
 j += get_adc(); wait_low();
 8003ec4:	f7ff ff9a 	bl	8003dfc <get_adc>
 8003ec8:	4420      	add	r0, r4

 j >>=3;
 8003eca:	10c3      	asrs	r3, r0, #3
 8003ecc:	ee07 3a90 	vmov	s15, r3
    erg = (float )j;
 8003ed0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    erg *= 5.0;
 8003ed4:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8003ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
    erg /= 65336;
 8003edc:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003f10 <get_adc_val+0x78>
 8003ee0:	ee87 0a87 	vdiv.f32	s0, s15, s14
 if ( erg > max_ad_val ) { max_ad_val = erg;} 
 8003ee4:	4b0b      	ldr	r3, [pc, #44]	; (8003f14 <get_adc_val+0x7c>)
 8003ee6:	edd3 7a00 	vldr	s15, [r3]
 8003eea:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ef2:	dd01      	ble.n	8003ef8 <get_adc_val+0x60>
 8003ef4:	ed83 0a00 	vstr	s0, [r3]
 if ( erg < min_ad_val ) { min_ad_val = erg;}
 8003ef8:	4b07      	ldr	r3, [pc, #28]	; (8003f18 <get_adc_val+0x80>)
 8003efa:	edd3 7a00 	vldr	s15, [r3]
 8003efe:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8003f02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f06:	d501      	bpl.n	8003f0c <get_adc_val+0x74>
 8003f08:	ed83 0a00 	vstr	s0, [r3]
 return erg; 
}
 8003f0c:	bd10      	pop	{r4, pc}
 8003f0e:	bf00      	nop
 8003f10:	477f3800 	.word	0x477f3800
 8003f14:	2000120c 	.word	0x2000120c
 8003f18:	20000f04 	.word	0x20000f04

08003f1c <anzeige_init>:
void anzeige_init(void); 
void anzeige_set_valu(int val); 
//unsigned char transform(unsigned char val);
//void test_anzeige(void);

void anzeige_init(void) {
 8003f1c:	b570      	push	{r4, r5, r6, lr}
 8003f1e:	b084      	sub	sp, #16
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x5d;
 8003f20:	ac04      	add	r4, sp, #16
 8003f22:	235d      	movs	r3, #93	; 0x5d
 8003f24:	f804 3d08 	strb.w	r3, [r4, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f28:	4d19      	ldr	r5, [pc, #100]	; (8003f90 <anzeige_init+0x74>)
 8003f2a:	f242 7610 	movw	r6, #10000	; 0x2710
 8003f2e:	9600      	str	r6, [sp, #0]
 8003f30:	2301      	movs	r3, #1
 8003f32:	4622      	mov	r2, r4
 8003f34:	217c      	movs	r1, #124	; 0x7c
 8003f36:	4628      	mov	r0, r5
 8003f38:	f7fe fc4e 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x00;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f42:	9600      	str	r6, [sp, #0]
 8003f44:	2301      	movs	r3, #1
 8003f46:	4622      	mov	r2, r4
 8003f48:	217c      	movs	r1, #124	; 0x7c
 8003f4a:	4628      	mov	r0, r5
 8003f4c:	f7fe fc44 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x60;
 8003f50:	2360      	movs	r3, #96	; 0x60
 8003f52:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f56:	9600      	str	r6, [sp, #0]
 8003f58:	2301      	movs	r3, #1
 8003f5a:	4622      	mov	r2, r4
 8003f5c:	217c      	movs	r1, #124	; 0x7c
 8003f5e:	4628      	mov	r0, r5
 8003f60:	f7fe fc3a 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x78;
 8003f64:	2378      	movs	r3, #120	; 0x78
 8003f66:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f6a:	9600      	str	r6, [sp, #0]
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	4622      	mov	r2, r4
 8003f70:	217c      	movs	r1, #124	; 0x7c
 8003f72:	4628      	mov	r0, r5
 8003f74:	f7fe fc30 	bl	80027d8 <HAL_I2C_Master_Transmit>
data[0]= 0x70;
 8003f78:	2370      	movs	r3, #112	; 0x70
 8003f7a:	f88d 3008 	strb.w	r3, [sp, #8]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 8003f7e:	9600      	str	r6, [sp, #0]
 8003f80:	2301      	movs	r3, #1
 8003f82:	4622      	mov	r2, r4
 8003f84:	217c      	movs	r1, #124	; 0x7c
 8003f86:	4628      	mov	r0, r5
 8003f88:	f7fe fc26 	bl	80027d8 <HAL_I2C_Master_Transmit>
}
 8003f8c:	b004      	add	sp, #16
 8003f8e:	bd70      	pop	{r4, r5, r6, pc}
 8003f90:	200018b4 	.word	0x200018b4

08003f94 <anzeige_set_valu>:
void anzeige_set_valu(int val) {
 8003f94:	b500      	push	{lr}
 8003f96:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
int i;
i = val;
data[0]=0x60;
 8003f98:	2360      	movs	r3, #96	; 0x60
 8003f9a:	f88d 3008 	strb.w	r3, [sp, #8]
data[1]= val & 0x000000ff;    val >>=8;
 8003f9e:	f88d 0009 	strb.w	r0, [sp, #9]
 8003fa2:	1203      	asrs	r3, r0, #8
data[2]= val & 0x000000ff;    val >>=8;
 8003fa4:	f88d 300a 	strb.w	r3, [sp, #10]
 8003fa8:	1400      	asrs	r0, r0, #16
data[3]= val & 0x000000ff;
 8003faa:	f88d 000b 	strb.w	r0, [sp, #11]
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 4 , 10000);
 8003fae:	f242 7310 	movw	r3, #10000	; 0x2710
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2304      	movs	r3, #4
 8003fb6:	aa02      	add	r2, sp, #8
 8003fb8:	217c      	movs	r1, #124	; 0x7c
 8003fba:	4803      	ldr	r0, [pc, #12]	; (8003fc8 <anzeige_set_valu+0x34>)
 8003fbc:	f7fe fc0c 	bl	80027d8 <HAL_I2C_Master_Transmit>
}
 8003fc0:	b005      	add	sp, #20
 8003fc2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003fc6:	bf00      	nop
 8003fc8:	200018b4 	.word	0x200018b4

08003fcc <anzeige_send_int>:

void anzeige_send_int(int val) {
 8003fcc:	b510      	push	{r4, lr}
int i,j;
char c,d,e;
int erg;
  erg =0;
  i= val;
  if( i > 300) { i = 400; }
 8003fce:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
 8003fd2:	dd01      	ble.n	8003fd8 <anzeige_send_int+0xc>
 8003fd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  if ( i > 99 ) {
 8003fd8:	2863      	cmp	r0, #99	; 0x63
 8003fda:	dd10      	ble.n	8003ffe <anzeige_send_int+0x32>
      j = i/100;
 8003fdc:	4a14      	ldr	r2, [pc, #80]	; (8004030 <anzeige_send_int+0x64>)
 8003fde:	fb82 3200 	smull	r3, r2, r2, r0
 8003fe2:	17c3      	asrs	r3, r0, #31
 8003fe4:	ebc3 1362 	rsb	r3, r3, r2, asr #5
      c= zeichen2[j];
 8003fe8:	4a12      	ldr	r2, [pc, #72]	; (8004034 <anzeige_send_int+0x68>)
 8003fea:	5cd2      	ldrb	r2, [r2, r3]
      i -= (j * 100);
 8003fec:	f06f 0163 	mvn.w	r1, #99	; 0x63
 8003ff0:	fb01 0003 	mla	r0, r1, r3, r0
    }
  else { c =0 ;}

  if ( i > 9 ) {
 8003ff4:	2809      	cmp	r0, #9
 8003ff6:	dc04      	bgt.n	8004002 <anzeige_send_int+0x36>
      j = i/10;
      d= zeichen2[j];
      i -= (j * 10);
    }
  else { d =0; 
      if (c > 0) {d= zeichen2[0];   }
 8003ff8:	b1c2      	cbz	r2, 800402c <anzeige_send_int+0x60>
 8003ffa:	236f      	movs	r3, #111	; 0x6f
 8003ffc:	e00d      	b.n	800401a <anzeige_send_int+0x4e>
  else { c =0 ;}
 8003ffe:	2200      	movs	r2, #0
 8004000:	e7f8      	b.n	8003ff4 <anzeige_send_int+0x28>
      j = i/10;
 8004002:	4b0d      	ldr	r3, [pc, #52]	; (8004038 <anzeige_send_int+0x6c>)
 8004004:	fb83 1300 	smull	r1, r3, r3, r0
 8004008:	17c1      	asrs	r1, r0, #31
 800400a:	ebc1 01a3 	rsb	r1, r1, r3, asr #2
      d= zeichen2[j];
 800400e:	4b09      	ldr	r3, [pc, #36]	; (8004034 <anzeige_send_int+0x68>)
 8004010:	5c5b      	ldrb	r3, [r3, r1]
      i -= (j * 10);
 8004012:	f06f 0409 	mvn.w	r4, #9
 8004016:	fb04 0001 	mla	r0, r4, r1, r0
    }
  e= zeichen2[i];
 800401a:	4906      	ldr	r1, [pc, #24]	; (8004034 <anzeige_send_int+0x68>)
 800401c:	5c08      	ldrb	r0, [r1, r0]
//  c = transform(c);
//  d = transform(d);
//  e = transform(e);
  erg  = c;    erg<<=8;
  erg |= d;    erg<<=8;
 800401e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  erg |= e;

  anzeige_set_valu(erg);
 8004022:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8004026:	f7ff ffb5 	bl	8003f94 <anzeige_set_valu>
 800402a:	bd10      	pop	{r4, pc}
  else { d =0; 
 800402c:	4613      	mov	r3, r2
 800402e:	e7f4      	b.n	800401a <anzeige_send_int+0x4e>
 8004030:	51eb851f 	.word	0x51eb851f
 8004034:	0800d790 	.word	0x0800d790
 8004038:	66666667 	.word	0x66666667

0800403c <anzeige_send_fehler>:
// if ( val & 0x04) { erg |= 0x20; }
// if ( val & 0x02) { erg |= 0x40; }
//  return erg;

//}
void anzeige_send_fehler(int val) {
 800403c:	b510      	push	{r4, lr}
 800403e:	4604      	mov	r4, r0
	printf("Anzeige: %d \n",val);
 8004040:	4601      	mov	r1, r0
 8004042:	4811      	ldr	r0, [pc, #68]	; (8004088 <anzeige_send_fehler+0x4c>)
 8004044:	f005 fede 	bl	8009e04 <iprintf>
//char c;
char d,e,f;
int erg;
  erg =0;
  i= val;
  if( val == 6) // "---"
 8004048:	2c06      	cmp	r4, #6
 800404a:	d016      	beq.n	800407a <anzeige_send_fehler+0x3e>
      anzeige_set_valu(erg); 
  }
  else {
    d= zeichen2[15]; // "F"

    if ( i > 9 ) {
 800404c:	2c09      	cmp	r4, #9
 800404e:	dd18      	ble.n	8004082 <anzeige_send_fehler+0x46>
       j = i/10;
 8004050:	4b0e      	ldr	r3, [pc, #56]	; (800408c <anzeige_send_fehler+0x50>)
 8004052:	fb83 2304 	smull	r2, r3, r3, r4
 8004056:	17e2      	asrs	r2, r4, #31
 8004058:	ebc2 02a3 	rsb	r2, r2, r3, asr #2
        e= zeichen2[j];
 800405c:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <anzeige_send_fehler+0x54>)
 800405e:	5c9b      	ldrb	r3, [r3, r2]
        i -= (j * 10);
 8004060:	f06f 0109 	mvn.w	r1, #9
 8004064:	fb01 4402 	mla	r4, r1, r2, r4
      }
    else { e = 0; }
      f=zeichen2[i];
 8004068:	4a09      	ldr	r2, [pc, #36]	; (8004090 <anzeige_send_fehler+0x54>)
 800406a:	5d10      	ldrb	r0, [r2, r4]
      erg = d;  erg <<=8;
      erg |= e; erg <<=8;
 800406c:	021b      	lsls	r3, r3, #8
 800406e:	f443 03a6 	orr.w	r3, r3, #5439488	; 0x530000
      erg |=f;
      anzeige_set_valu(erg); 
 8004072:	4318      	orrs	r0, r3
 8004074:	f7ff ff8e 	bl	8003f94 <anzeige_set_valu>
 8004078:	bd10      	pop	{r4, pc}
      anzeige_set_valu(erg); 
 800407a:	4806      	ldr	r0, [pc, #24]	; (8004094 <anzeige_send_fehler+0x58>)
 800407c:	f7ff ff8a 	bl	8003f94 <anzeige_set_valu>
 8004080:	bd10      	pop	{r4, pc}
    else { e = 0; }
 8004082:	2300      	movs	r3, #0
 8004084:	e7f0      	b.n	8004068 <anzeige_send_fehler+0x2c>
 8004086:	bf00      	nop
 8004088:	0800d780 	.word	0x0800d780
 800408c:	66666667 	.word	0x66666667
 8004090:	0800d790 	.word	0x0800d790
 8004094:	00101010 	.word	0x00101010

08004098 <set_blink>:
    }
}

void set_blink(void){
 8004098:	b500      	push	{lr}
 800409a:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x73;
 800409c:	aa04      	add	r2, sp, #16
 800409e:	2373      	movs	r3, #115	; 0x73
 80040a0:	f802 3d08 	strb.w	r3, [r2, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 80040a4:	f242 7310 	movw	r3, #10000	; 0x2710
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	2301      	movs	r3, #1
 80040ac:	217c      	movs	r1, #124	; 0x7c
 80040ae:	4803      	ldr	r0, [pc, #12]	; (80040bc <set_blink+0x24>)
 80040b0:	f7fe fb92 	bl	80027d8 <HAL_I2C_Master_Transmit>

 }
 80040b4:	b005      	add	sp, #20
 80040b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80040ba:	bf00      	nop
 80040bc:	200018b4 	.word	0x200018b4

080040c0 <reset_blink>:
void reset_blink(void){
 80040c0:	b500      	push	{lr}
 80040c2:	b085      	sub	sp, #20
HAL_StatusTypeDef hs;
unsigned char data[8];
data[0]=0x70;
 80040c4:	aa04      	add	r2, sp, #16
 80040c6:	2370      	movs	r3, #112	; 0x70
 80040c8:	f802 3d08 	strb.w	r3, [r2, #-8]!
hs =HAL_I2C_Master_Transmit( &heval_I2c1 , 0x7c , &data[0], 1 , 10000);
 80040cc:	f242 7310 	movw	r3, #10000	; 0x2710
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	2301      	movs	r3, #1
 80040d4:	217c      	movs	r1, #124	; 0x7c
 80040d6:	4803      	ldr	r0, [pc, #12]	; (80040e4 <reset_blink+0x24>)
 80040d8:	f7fe fb7e 	bl	80027d8 <HAL_I2C_Master_Transmit>

}
 80040dc:	b005      	add	sp, #20
 80040de:	f85d fb04 	ldr.w	pc, [sp], #4
 80040e2:	bf00      	nop
 80040e4:	200018b4 	.word	0x200018b4

080040e8 <init_sdo>:
#define sdo_state_read_e4b        0x43


void init_sdo(void) {
int i;
   can_time_out =0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	4a08      	ldr	r2, [pc, #32]	; (800410c <init_sdo+0x24>)
 80040ec:	6013      	str	r3, [r2, #0]
   can_time_out_freigabe=0; 
 80040ee:	4a08      	ldr	r2, [pc, #32]	; (8004110 <init_sdo+0x28>)
 80040f0:	6013      	str	r3, [r2, #0]
   my_sdo.state =SDO_Wait;
 80040f2:	4a08      	ldr	r2, [pc, #32]	; (8004114 <init_sdo+0x2c>)
 80040f4:	7713      	strb	r3, [r2, #28]
   my_sdo.art =0;
 80040f6:	7753      	strb	r3, [r2, #29]
   my_sdo.time_out =0;
 80040f8:	6213      	str	r3, [r2, #32]
   for (i=0; i<8; i++) {my_sdo.data[i]=0; }
 80040fa:	e004      	b.n	8004106 <init_sdo+0x1e>
 80040fc:	4a05      	ldr	r2, [pc, #20]	; (8004114 <init_sdo+0x2c>)
 80040fe:	441a      	add	r2, r3
 8004100:	2100      	movs	r1, #0
 8004102:	7511      	strb	r1, [r2, #20]
 8004104:	3301      	adds	r3, #1
 8004106:	2b07      	cmp	r3, #7
 8004108:	ddf8      	ble.n	80040fc <init_sdo+0x14>
}
 800410a:	4770      	bx	lr
 800410c:	200011f8 	.word	0x200011f8
 8004110:	20000b28 	.word	0x20000b28
 8004114:	20000264 	.word	0x20000264

08004118 <sdo_reseive>:
//  unsigned char state;
//  unsigned char art;
//  int time_out;
//}sdo ;

int sdo_reseive(int node, int object, char sub_object) {
 8004118:	b510      	push	{r4, lr}
int i;
int erg =0;
int ende;
 my_sdo.NodeID = node;
 800411a:	4b3b      	ldr	r3, [pc, #236]	; (8004208 <sdo_reseive+0xf0>)
 800411c:	6018      	str	r0, [r3, #0]
   my_sdo.data[0] = sdo_state_read_1  ; 
 800411e:	2440      	movs	r4, #64	; 0x40
 8004120:	751c      	strb	r4, [r3, #20]
   my_sdo.data[1] = object&0x00ff; 
 8004122:	7559      	strb	r1, [r3, #21]
   my_sdo.data[2] = object>>8;
 8004124:	1209      	asrs	r1, r1, #8
 8004126:	7599      	strb	r1, [r3, #22]
   my_sdo.data[3] = object=sub_object;
 8004128:	75da      	strb	r2, [r3, #23]

   CanHandle.pTxMsg->StdId = my_sdo.NodeID | SDO_TX_ADR;
 800412a:	4a38      	ldr	r2, [pc, #224]	; (800420c <sdo_reseive+0xf4>)
 800412c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800412e:	f440 60c0 	orr.w	r0, r0, #1536	; 0x600
 8004132:	6018      	str	r0, [r3, #0]
   CanHandle.pTxMsg->ExtId = 0x01;
 8004134:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004136:	2101      	movs	r1, #1
 8004138:	6059      	str	r1, [r3, #4]
   CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 800413a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800413c:	2300      	movs	r3, #0
 800413e:	60cb      	str	r3, [r1, #12]
   CanHandle.pTxMsg->IDE = CAN_ID_STD;
 8004140:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004142:	608b      	str	r3, [r1, #8]
   CanHandle.pTxMsg->DLC = 4;
 8004144:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004146:	2104      	movs	r1, #4
 8004148:	6111      	str	r1, [r2, #16]
   for(i=0; i< 4; i++) {
 800414a:	e007      	b.n	800415c <sdo_reseive+0x44>
      CanHandle.pTxMsg->Data[i] = my_sdo.data[i];
 800414c:	4a2f      	ldr	r2, [pc, #188]	; (800420c <sdo_reseive+0xf4>)
 800414e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004150:	492d      	ldr	r1, [pc, #180]	; (8004208 <sdo_reseive+0xf0>)
 8004152:	4419      	add	r1, r3
 8004154:	7d09      	ldrb	r1, [r1, #20]
 8004156:	441a      	add	r2, r3
 8004158:	7511      	strb	r1, [r2, #20]
   for(i=0; i< 4; i++) {
 800415a:	3301      	adds	r3, #1
 800415c:	2b03      	cmp	r3, #3
 800415e:	ddf5      	ble.n	800414c <sdo_reseive+0x34>
    }
     can_rx_flag =0;
 8004160:	2200      	movs	r2, #0
 8004162:	4b2b      	ldr	r3, [pc, #172]	; (8004210 <sdo_reseive+0xf8>)
 8004164:	601a      	str	r2, [r3, #0]
     can_time_out_freigabe =1;
 8004166:	2201      	movs	r2, #1
 8004168:	4b2a      	ldr	r3, [pc, #168]	; (8004214 <sdo_reseive+0xfc>)
 800416a:	601a      	str	r2, [r3, #0]
   /*##-3- Start the Transmission process ###############################*/
   if (HAL_CAN_Transmit(&CanHandle, 10) != HAL_OK)
 800416c:	210a      	movs	r1, #10
 800416e:	4827      	ldr	r0, [pc, #156]	; (800420c <sdo_reseive+0xf4>)
 8004170:	f7fd f99c 	bl	80014ac <HAL_CAN_Transmit>
 8004174:	b908      	cbnz	r0, 800417a <sdo_reseive+0x62>
       /* Transmition Error */
//#ifdef debug_print
       printf("can error reseive1");
//#endif
        } 
    ende =0;
 8004176:	2200      	movs	r2, #0
    can_time_out_freigabe=1;
    while (ende ==0) {
 8004178:	e006      	b.n	8004188 <sdo_reseive+0x70>
       printf("can error reseive1");
 800417a:	4827      	ldr	r0, [pc, #156]	; (8004218 <sdo_reseive+0x100>)
 800417c:	f005 fe42 	bl	8009e04 <iprintf>
 8004180:	e7f9      	b.n	8004176 <sdo_reseive+0x5e>
        if (can_time_out > 200 ) { ende =1; }
        if (can_rx_flag !=0 ){ ende =1; }
 8004182:	4b23      	ldr	r3, [pc, #140]	; (8004210 <sdo_reseive+0xf8>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	b933      	cbnz	r3, 8004196 <sdo_reseive+0x7e>
    while (ende ==0) {
 8004188:	b93a      	cbnz	r2, 800419a <sdo_reseive+0x82>
        if (can_time_out > 200 ) { ende =1; }
 800418a:	4b24      	ldr	r3, [pc, #144]	; (800421c <sdo_reseive+0x104>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2bc8      	cmp	r3, #200	; 0xc8
 8004190:	ddf7      	ble.n	8004182 <sdo_reseive+0x6a>
 8004192:	2201      	movs	r2, #1
 8004194:	e7f5      	b.n	8004182 <sdo_reseive+0x6a>
        if (can_rx_flag !=0 ){ ende =1; }
 8004196:	2201      	movs	r2, #1
 8004198:	e7f6      	b.n	8004188 <sdo_reseive+0x70>

    }
    can_time_out_freigabe=0;
 800419a:	2200      	movs	r2, #0
 800419c:	4b1d      	ldr	r3, [pc, #116]	; (8004214 <sdo_reseive+0xfc>)
 800419e:	601a      	str	r2, [r3, #0]
    if ( can_rx_flag !=0 ) {
 80041a0:	4b1b      	ldr	r3, [pc, #108]	; (8004210 <sdo_reseive+0xf8>)
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	b340      	cbz	r0, 80041f8 <sdo_reseive+0xe0>
        if (CanHandle.pRxMsg->StdId == (my_sdo.NodeID | SDO_RX_ADR)) { // ok richtige adesse
 80041a6:	4b19      	ldr	r3, [pc, #100]	; (800420c <sdo_reseive+0xf4>)
 80041a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041aa:	6811      	ldr	r1, [r2, #0]
 80041ac:	4b16      	ldr	r3, [pc, #88]	; (8004208 <sdo_reseive+0xf0>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f443 63b0 	orr.w	r3, r3, #1408	; 0x580
 80041b4:	4299      	cmp	r1, r3
 80041b6:	d001      	beq.n	80041bc <sdo_reseive+0xa4>
int erg =0;
 80041b8:	2000      	movs	r0, #0
 80041ba:	bd10      	pop	{r4, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 80041bc:	7d13      	ldrb	r3, [r2, #20]
 80041be:	2b4b      	cmp	r3, #75	; 0x4b
 80041c0:	d015      	beq.n	80041ee <sdo_reseive+0xd6>
 80041c2:	d90e      	bls.n	80041e2 <sdo_reseive+0xca>
 80041c4:	2b4f      	cmp	r3, #79	; 0x4f
 80041c6:	d010      	beq.n	80041ea <sdo_reseive+0xd2>
 80041c8:	2b80      	cmp	r3, #128	; 0x80
 80041ca:	d10c      	bne.n	80041e6 <sdo_reseive+0xce>
              case sdo_state_read_e4b:
              case 0x80:
                    erg  = CanHandle.pRxMsg->Data[7]; erg <<=8;
 80041cc:	7ed0      	ldrb	r0, [r2, #27]
                    erg |= CanHandle.pRxMsg->Data[6]; erg <<=8;
 80041ce:	7e93      	ldrb	r3, [r2, #26]
 80041d0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
                    erg |= CanHandle.pRxMsg->Data[5]; erg <<=8;
 80041d4:	7e53      	ldrb	r3, [r2, #25]
 80041d6:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                    erg |= CanHandle.pRxMsg->Data[4];
 80041da:	7e10      	ldrb	r0, [r2, #24]
 80041dc:	ea40 2003 	orr.w	r0, r0, r3, lsl #8

            break;
 80041e0:	bd10      	pop	{r4, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 80041e2:	2b43      	cmp	r3, #67	; 0x43
 80041e4:	d0f2      	beq.n	80041cc <sdo_reseive+0xb4>
int erg =0;
 80041e6:	2000      	movs	r0, #0
            main_state = 100;
  //       }
    }

  return erg;
}
 80041e8:	bd10      	pop	{r4, pc}
                    erg  = CanHandle.pRxMsg->Data[4]; 
 80041ea:	7e10      	ldrb	r0, [r2, #24]
            break;
 80041ec:	bd10      	pop	{r4, pc}
                    erg  = CanHandle.pRxMsg->Data[5]; erg <<=8;
 80041ee:	7e53      	ldrb	r3, [r2, #25]
                    erg |= CanHandle.pRxMsg->Data[4];
 80041f0:	7e10      	ldrb	r0, [r2, #24]
 80041f2:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
            break;
 80041f6:	bd10      	pop	{r4, pc}
      else {main_error =5; 
 80041f8:	2205      	movs	r2, #5
 80041fa:	4b09      	ldr	r3, [pc, #36]	; (8004220 <sdo_reseive+0x108>)
 80041fc:	601a      	str	r2, [r3, #0]
            main_state = 100;
 80041fe:	2264      	movs	r2, #100	; 0x64
 8004200:	4b08      	ldr	r3, [pc, #32]	; (8004224 <sdo_reseive+0x10c>)
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	bd10      	pop	{r4, pc}
 8004206:	bf00      	nop
 8004208:	20000264 	.word	0x20000264
 800420c:	20001618 	.word	0x20001618
 8004210:	20000248 	.word	0x20000248
 8004214:	20000b28 	.word	0x20000b28
 8004218:	0800d7a0 	.word	0x0800d7a0
 800421c:	200011f8 	.word	0x200011f8
 8004220:	2000024c 	.word	0x2000024c
 8004224:	20000200 	.word	0x20000200

08004228 <sdo_send>:
int sdo_send (int node, int object, char sub_object,int data,int len) {
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	9c04      	ldr	r4, [sp, #16]
//printf("can 133\n");
	int i;
int erg =0;
int ende;
 my_sdo.NodeID = node;
 800422c:	4d3e      	ldr	r5, [pc, #248]	; (8004328 <sdo_send+0x100>)
 800422e:	6028      	str	r0, [r5, #0]
 if (len <=4 ) {
 8004230:	2c04      	cmp	r4, #4
 8004232:	dc75      	bgt.n	8004320 <sdo_send+0xf8>
    switch (len) {
 8004234:	2c02      	cmp	r4, #2
 8004236:	d01d      	beq.n	8004274 <sdo_send+0x4c>
 8004238:	2c04      	cmp	r4, #4
 800423a:	d022      	beq.n	8004282 <sdo_send+0x5a>
 800423c:	2c01      	cmp	r4, #1
 800423e:	d015      	beq.n	800426c <sdo_send+0x44>
                my_sdo.data[6] = data >>=8;
                my_sdo.data[7] = data >>8;

        break;
    }
   my_sdo.data[1] = object&0x00ff; 
 8004240:	4b39      	ldr	r3, [pc, #228]	; (8004328 <sdo_send+0x100>)
 8004242:	7559      	strb	r1, [r3, #21]
   my_sdo.data[2] = object>>8;
 8004244:	1209      	asrs	r1, r1, #8
 8004246:	7599      	strb	r1, [r3, #22]
   my_sdo.data[3] = object=sub_object;
 8004248:	75da      	strb	r2, [r3, #23]

   CanHandle.pTxMsg->StdId = my_sdo.NodeID | SDO_TX_ADR;
 800424a:	4a38      	ldr	r2, [pc, #224]	; (800432c <sdo_send+0x104>)
 800424c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800424e:	f440 60c0 	orr.w	r0, r0, #1536	; 0x600
 8004252:	6018      	str	r0, [r3, #0]
   CanHandle.pTxMsg->ExtId = 0x01;
 8004254:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004256:	2101      	movs	r1, #1
 8004258:	6059      	str	r1, [r3, #4]
   CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 800425a:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800425c:	2300      	movs	r3, #0
 800425e:	60cb      	str	r3, [r1, #12]
   CanHandle.pTxMsg->IDE = CAN_ID_STD;
 8004260:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004262:	608b      	str	r3, [r1, #8]
   CanHandle.pTxMsg->DLC = 4+len;
 8004264:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004266:	3404      	adds	r4, #4
 8004268:	6114      	str	r4, [r2, #16]
   for(i=0; i< (4+len); i++) {
 800426a:	e01d      	b.n	80042a8 <sdo_send+0x80>
        case 1: my_sdo.data[0] =sdo_state_write_1b; 
 800426c:	262f      	movs	r6, #47	; 0x2f
 800426e:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data&0xff;
 8004270:	762b      	strb	r3, [r5, #24]
        break;
 8004272:	e7e5      	b.n	8004240 <sdo_send+0x18>
        case 2: my_sdo.data[0] =sdo_state_write_2b;
 8004274:	4d2c      	ldr	r5, [pc, #176]	; (8004328 <sdo_send+0x100>)
 8004276:	262b      	movs	r6, #43	; 0x2b
 8004278:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data& 0xff;
 800427a:	762b      	strb	r3, [r5, #24]
                my_sdo.data[5] = data >>8;
 800427c:	121b      	asrs	r3, r3, #8
 800427e:	766b      	strb	r3, [r5, #25]
        break;
 8004280:	e7de      	b.n	8004240 <sdo_send+0x18>
        case 4: my_sdo.data[0] =sdo_state_write_4b;
 8004282:	4d29      	ldr	r5, [pc, #164]	; (8004328 <sdo_send+0x100>)
 8004284:	2623      	movs	r6, #35	; 0x23
 8004286:	752e      	strb	r6, [r5, #20]
                my_sdo.data[4] = data&0xff;
 8004288:	762b      	strb	r3, [r5, #24]
                my_sdo.data[5] = data >>=8;
 800428a:	121e      	asrs	r6, r3, #8
 800428c:	766e      	strb	r6, [r5, #25]
                my_sdo.data[6] = data >>=8;
 800428e:	141e      	asrs	r6, r3, #16
 8004290:	76ae      	strb	r6, [r5, #26]
                my_sdo.data[7] = data >>8;
 8004292:	161b      	asrs	r3, r3, #24
 8004294:	76eb      	strb	r3, [r5, #27]
        break;
 8004296:	e7d3      	b.n	8004240 <sdo_send+0x18>
      CanHandle.pTxMsg->Data[i] = my_sdo.data[i]; 
 8004298:	4a24      	ldr	r2, [pc, #144]	; (800432c <sdo_send+0x104>)
 800429a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800429c:	4922      	ldr	r1, [pc, #136]	; (8004328 <sdo_send+0x100>)
 800429e:	4419      	add	r1, r3
 80042a0:	7d09      	ldrb	r1, [r1, #20]
 80042a2:	441a      	add	r2, r3
 80042a4:	7511      	strb	r1, [r2, #20]
   for(i=0; i< (4+len); i++) {
 80042a6:	3301      	adds	r3, #1
 80042a8:	42a3      	cmp	r3, r4
 80042aa:	dbf5      	blt.n	8004298 <sdo_send+0x70>
      }
   my_sdo.art =1; // warten das was zurck kommt
 80042ac:	2201      	movs	r2, #1
 80042ae:	4b1e      	ldr	r3, [pc, #120]	; (8004328 <sdo_send+0x100>)
 80042b0:	775a      	strb	r2, [r3, #29]
   can_rx_flag =0;
 80042b2:	2200      	movs	r2, #0
 80042b4:	4b1e      	ldr	r3, [pc, #120]	; (8004330 <sdo_send+0x108>)
 80042b6:	601a      	str	r2, [r3, #0]
   /*##-3- Start the Transmission process ###############################*/
   if (HAL_CAN_Transmit(&CanHandle, 10) != HAL_OK)
 80042b8:	210a      	movs	r1, #10
 80042ba:	481c      	ldr	r0, [pc, #112]	; (800432c <sdo_send+0x104>)
 80042bc:	f7fd f8f6 	bl	80014ac <HAL_CAN_Transmit>
 80042c0:	b908      	cbnz	r0, 80042c6 <sdo_send+0x9e>
//       CAN_Config();
//       debug_printf("can config ");
          //Error_Handler();
        } 
//!!!!!!!!!!!!!!!! Timeout
     ende =0;
 80042c2:	2200      	movs	r2, #0
    can_time_out_freigabe=1;
    while (ende ==0) {
 80042c4:	e006      	b.n	80042d4 <sdo_send+0xac>
       printf("can error transmitt ");
 80042c6:	481b      	ldr	r0, [pc, #108]	; (8004334 <sdo_send+0x10c>)
 80042c8:	f005 fd9c 	bl	8009e04 <iprintf>
 80042cc:	e7f9      	b.n	80042c2 <sdo_send+0x9a>
        if (can_time_out > 200 ) { ende =1; }

        if (can_rx_flag !=0 ){ ende =1; }
 80042ce:	4b18      	ldr	r3, [pc, #96]	; (8004330 <sdo_send+0x108>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	b933      	cbnz	r3, 80042e2 <sdo_send+0xba>
    while (ende ==0) {
 80042d4:	b93a      	cbnz	r2, 80042e6 <sdo_send+0xbe>
        if (can_time_out > 200 ) { ende =1; }
 80042d6:	4b18      	ldr	r3, [pc, #96]	; (8004338 <sdo_send+0x110>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2bc8      	cmp	r3, #200	; 0xc8
 80042dc:	ddf7      	ble.n	80042ce <sdo_send+0xa6>
 80042de:	2201      	movs	r2, #1
 80042e0:	e7f5      	b.n	80042ce <sdo_send+0xa6>
        if (can_rx_flag !=0 ){ ende =1; }
 80042e2:	2201      	movs	r2, #1
 80042e4:	e7f6      	b.n	80042d4 <sdo_send+0xac>

    }
    can_time_out_freigabe=0;
 80042e6:	2100      	movs	r1, #0
 80042e8:	4b14      	ldr	r3, [pc, #80]	; (800433c <sdo_send+0x114>)
 80042ea:	6019      	str	r1, [r3, #0]
//    while (can_rx_flag ==0) {
//    }
    if ( can_rx_flag !=0 ) {  
 80042ec:	4b10      	ldr	r3, [pc, #64]	; (8004330 <sdo_send+0x108>)
 80042ee:	6818      	ldr	r0, [r3, #0]
 80042f0:	b178      	cbz	r0, 8004312 <sdo_send+0xea>
        if (CanHandle.pRxMsg->StdId == (my_sdo.NodeID | SDO_RX_ADR)) { // ok richtige adesse
 80042f2:	4b0e      	ldr	r3, [pc, #56]	; (800432c <sdo_send+0x104>)
 80042f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042f6:	6808      	ldr	r0, [r1, #0]
 80042f8:	4b0b      	ldr	r3, [pc, #44]	; (8004328 <sdo_send+0x100>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f443 63b0 	orr.w	r3, r3, #1408	; 0x580
 8004300:	4298      	cmp	r0, r3
 8004302:	d001      	beq.n	8004308 <sdo_send+0xe0>
int erg =0;
 8004304:	2000      	movs	r0, #0
 8004306:	bd70      	pop	{r4, r5, r6, pc}
            switch (CanHandle.pRxMsg->Data[0]) {
 8004308:	7d0b      	ldrb	r3, [r1, #20]
 800430a:	2b60      	cmp	r3, #96	; 0x60
 800430c:	d00a      	beq.n	8004324 <sdo_send+0xfc>
int erg =0;
 800430e:	2000      	movs	r0, #0
 8004310:	bd70      	pop	{r4, r5, r6, pc}
                    erg =1;
                break;
              }
          }
        }
    else {main_error =5; 
 8004312:	2205      	movs	r2, #5
 8004314:	4b0a      	ldr	r3, [pc, #40]	; (8004340 <sdo_send+0x118>)
 8004316:	601a      	str	r2, [r3, #0]
            can_time_out_freigabe =0 ;
            main_state = 100;
 8004318:	2264      	movs	r2, #100	; 0x64
 800431a:	4b0a      	ldr	r3, [pc, #40]	; (8004344 <sdo_send+0x11c>)
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	bd70      	pop	{r4, r5, r6, pc}
int erg =0;
 8004320:	2000      	movs	r0, #0
 8004322:	bd70      	pop	{r4, r5, r6, pc}
                    erg =1;
 8004324:	4610      	mov	r0, r2
      }
  }// ende von len < 5
return erg;
 }
 8004326:	bd70      	pop	{r4, r5, r6, pc}
 8004328:	20000264 	.word	0x20000264
 800432c:	20001618 	.word	0x20001618
 8004330:	20000248 	.word	0x20000248
 8004334:	0800d7b4 	.word	0x0800d7b4
 8004338:	200011f8 	.word	0x200011f8
 800433c:	20000b28 	.word	0x20000b28
 8004340:	2000024c 	.word	0x2000024c
 8004344:	20000200 	.word	0x20000200

08004348 <set_pid_start>:
  set_pid_timer(); 
  sollwert=0.0;
  processvalue =0.0;
}

void set_pid_start(void) {
 8004348:	b508      	push	{r3, lr}

    
    if(HAL_TIM_Base_Start_IT(&Tim4Handle) != HAL_OK){
 800434a:	4802      	ldr	r0, [pc, #8]	; (8004354 <set_pid_start+0xc>)
 800434c:	f7ff f9a2 	bl	8003694 <HAL_TIM_Base_Start_IT>
 8004350:	bd08      	pop	{r3, pc}
 8004352:	bf00      	nop
 8004354:	20000288 	.word	0x20000288

08004358 <set_pid_timer>:
  }


}

void set_pid_timer(void) {
 8004358:	b510      	push	{r4, lr}
 800435a:	b082      	sub	sp, #8
 int k;

   
  /* Set TIMx instance */
  Tim4Handle.Instance = TIMx4;
 800435c:	4c12      	ldr	r4, [pc, #72]	; (80043a8 <set_pid_timer+0x50>)
 800435e:	4b13      	ldr	r3, [pc, #76]	; (80043ac <set_pid_timer+0x54>)
 8004360:	6023      	str	r3, [r4, #0]
 
  Tim4Handle.Init.Period =1000 -1;
 8004362:	f240 33e7 	movw	r3, #999	; 0x3e7
 8004366:	60e3      	str	r3, [r4, #12]
  Tim4Handle.Init.Prescaler = 72;  
 8004368:	2348      	movs	r3, #72	; 0x48
 800436a:	6063      	str	r3, [r4, #4]
  Tim4Handle.Init.ClockDivision = 0;
 800436c:	2200      	movs	r2, #0
 800436e:	6122      	str	r2, [r4, #16]
  Tim4Handle.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8004370:	2310      	movs	r3, #16
 8004372:	60a3      	str	r3, [r4, #8]
   /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8004374:	4b0e      	ldr	r3, [pc, #56]	; (80043b0 <set_pid_timer+0x58>)
 8004376:	69d9      	ldr	r1, [r3, #28]
 8004378:	f041 0104 	orr.w	r1, r1, #4
 800437c:	61d9      	str	r1, [r3, #28]
 800437e:	69db      	ldr	r3, [r3, #28]
 8004380:	f003 0304 	and.w	r3, r3, #4
 8004384:	9301      	str	r3, [sp, #4]
 8004386:	9b01      	ldr	r3, [sp, #4]
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8004388:	2104      	movs	r1, #4
 800438a:	201e      	movs	r0, #30
 800438c:	f7fd fb6c 	bl	8001a68 <HAL_NVIC_SetPriority>
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004390:	201e      	movs	r0, #30
 8004392:	f7fd fb9b 	bl	8001acc <HAL_NVIC_EnableIRQ>
  TIM_Base_SetConfig(Tim4Handle.Instance, &Tim4Handle.Init); 
 8004396:	1d21      	adds	r1, r4, #4
 8004398:	6820      	ldr	r0, [r4, #0]
 800439a:	f7ff fa49 	bl	8003830 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  Tim4Handle.State= HAL_TIM_STATE_READY;
 800439e:	2301      	movs	r3, #1
 80043a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

}
 80043a4:	b002      	add	sp, #8
 80043a6:	bd10      	pop	{r4, pc}
 80043a8:	20000288 	.word	0x20000288
 80043ac:	40000800 	.word	0x40000800
 80043b0:	40021000 	.word	0x40021000

080043b4 <pid_Init>:
void pid_Init( float kp, float ki, float kd, float abtast)  {
 80043b4:	b508      	push	{r3, lr}
  set_pid_timer(); 
 80043b6:	f7ff ffcf 	bl	8004358 <set_pid_timer>
  sollwert=0.0;
 80043ba:	2300      	movs	r3, #0
 80043bc:	4a02      	ldr	r2, [pc, #8]	; (80043c8 <pid_Init+0x14>)
 80043be:	6013      	str	r3, [r2, #0]
  processvalue =0.0;
 80043c0:	4a02      	ldr	r2, [pc, #8]	; (80043cc <pid_Init+0x18>)
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	bd08      	pop	{r3, pc}
 80043c6:	bf00      	nop
 80043c8:	20000f28 	.word	0x20000f28
 80043cc:	20000b0c 	.word	0x20000b0c

080043d0 <pid_state>:
#endif
  pid_state(); 
  timer_m++;

}
void pid_state(void){
 80043d0:	b508      	push	{r3, lr}
//             if (ist_druck >= max_druck) {
//                  main_state = 11;
//                  pid_freigabe =0;
//                  }

             if (pid_freigabe ==1 ) {
 80043d2:	4b27      	ldr	r3, [pc, #156]	; (8004470 <pid_state+0xa0>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d000      	beq.n	80043dc <pid_state+0xc>
 80043da:	bd08      	pop	{r3, pc}
                 if (ist_druck >= max_druck) {
 80043dc:	4b25      	ldr	r3, [pc, #148]	; (8004474 <pid_state+0xa4>)
 80043de:	edd3 7a00 	vldr	s15, [r3]
 80043e2:	4b25      	ldr	r3, [pc, #148]	; (8004478 <pid_state+0xa8>)
 80043e4:	ed93 7a00 	vldr	s14, [r3]
 80043e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f0:	da31      	bge.n	8004456 <pid_state+0x86>
                  main_state = 11;
                  store_offset((int) ist_druck); 
                  pid_freigabe =0;
                  }

                  sollwert += (rampe1.delta_druck[rampe1.array_nr]*10);
 80043f2:	4b22      	ldr	r3, [pc, #136]	; (800447c <pid_state+0xac>)
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	f102 011e 	add.w	r1, r2, #30
 80043fa:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 80043fe:	edd1 7a01 	vldr	s15, [r1, #4]
 8004402:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004406:	ee27 7a87 	vmul.f32	s14, s15, s14
 800440a:	491d      	ldr	r1, [pc, #116]	; (8004480 <pid_state+0xb0>)
 800440c:	edd1 7a00 	vldr	s15, [r1]
 8004410:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004414:	edc1 7a00 	vstr	s15, [r1]
                  motor_zeit++;
 8004418:	481a      	ldr	r0, [pc, #104]	; (8004484 <pid_state+0xb4>)
 800441a:	6801      	ldr	r1, [r0, #0]
 800441c:	3101      	adds	r1, #1
 800441e:	6001      	str	r1, [r0, #0]
                  if ( ist_druck >= rampe1.end_druck_rauf[rampe1.array_nr]) {
 8004420:	f102 010c 	add.w	r1, r2, #12
 8004424:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004428:	ed93 7a01 	vldr	s14, [r3, #4]
 800442c:	4b11      	ldr	r3, [pc, #68]	; (8004474 <pid_state+0xa4>)
 800442e:	edd3 7a00 	vldr	s15, [r3]
 8004432:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443a:	d8ce      	bhi.n	80043da <pid_state+0xa>
#ifdef debug_print
                  debug_printf(" Rampen wechsel\n");
#endif
                    rampe1.array_nr ++;
 800443c:	3201      	adds	r2, #1
 800443e:	4b0f      	ldr	r3, [pc, #60]	; (800447c <pid_state+0xac>)
 8004440:	605a      	str	r2, [r3, #4]
                    if ( rampe1.array_nr > rampe1.max_array) {
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	429a      	cmp	r2, r3
 8004446:	ddc8      	ble.n	80043da <pid_state+0xa>
                        main_state = 11;
 8004448:	220b      	movs	r2, #11
 800444a:	4b0f      	ldr	r3, [pc, #60]	; (8004488 <pid_state+0xb8>)
 800444c:	601a      	str	r2, [r3, #0]
                        pid_freigabe =0;
 800444e:	2200      	movs	r2, #0
 8004450:	4b07      	ldr	r3, [pc, #28]	; (8004470 <pid_state+0xa0>)
 8004452:	601a      	str	r2, [r3, #0]
                    }

              }
 

}
 8004454:	e7c1      	b.n	80043da <pid_state+0xa>
                  main_state = 11;
 8004456:	220b      	movs	r2, #11
 8004458:	4b0b      	ldr	r3, [pc, #44]	; (8004488 <pid_state+0xb8>)
 800445a:	601a      	str	r2, [r3, #0]
                  store_offset((int) ist_druck); 
 800445c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004460:	ee17 0a90 	vmov	r0, s15
 8004464:	f000 fc46 	bl	8004cf4 <store_offset>
                  pid_freigabe =0;
 8004468:	2200      	movs	r2, #0
 800446a:	4b01      	ldr	r3, [pc, #4]	; (8004470 <pid_state+0xa0>)
 800446c:	601a      	str	r2, [r3, #0]
 800446e:	e7c0      	b.n	80043f2 <pid_state+0x22>
 8004470:	200010e4 	.word	0x200010e4
 8004474:	20000df0 	.word	0x20000df0
 8004478:	20001768 	.word	0x20001768
 800447c:	20000b30 	.word	0x20000b30
 8004480:	20000f28 	.word	0x20000f28
 8004484:	20000b18 	.word	0x20000b18
 8004488:	20000200 	.word	0x20000200

0800448c <TIM4_Handler>:
void TIM4_Handler(void)  {
 800448c:	b508      	push	{r3, lr}
  HAL_TIM_IRQHandler(&Tim4Handle);
 800448e:	4805      	ldr	r0, [pc, #20]	; (80044a4 <TIM4_Handler+0x18>)
 8004490:	f7ff f911 	bl	80036b6 <HAL_TIM_IRQHandler>
  pid_state(); 
 8004494:	f7ff ff9c 	bl	80043d0 <pid_state>
  timer_m++;
 8004498:	4a03      	ldr	r2, [pc, #12]	; (80044a8 <TIM4_Handler+0x1c>)
 800449a:	6813      	ldr	r3, [r2, #0]
 800449c:	3301      	adds	r3, #1
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	bd08      	pop	{r3, pc}
 80044a2:	bf00      	nop
 80044a4:	20000288 	.word	0x20000288
 80044a8:	20000f18 	.word	0x20000f18

080044ac <uart2Init>:




void uart2Init(void) {
tbuf0.in = 0;
 80044ac:	4a0a      	ldr	r2, [pc, #40]	; (80044d8 <uart2Init+0x2c>)
 80044ae:	2300      	movs	r3, #0
 80044b0:	6013      	str	r3, [r2, #0]
tbuf0.out = 0;
 80044b2:	6053      	str	r3, [r2, #4]
tbuf0.state =0;
 80044b4:	7213      	strb	r3, [r2, #8]
tbuf0.inh =0;
 80044b6:	60d3      	str	r3, [r2, #12]
tx_restart0 = 1;
 80044b8:	2101      	movs	r1, #1
 80044ba:	4a08      	ldr	r2, [pc, #32]	; (80044dc <uart2Init+0x30>)
 80044bc:	6011      	str	r1, [r2, #0]

rbuf0.in = 0;
 80044be:	4a08      	ldr	r2, [pc, #32]	; (80044e0 <uart2Init+0x34>)
 80044c0:	6013      	str	r3, [r2, #0]
rbuf0.out = 0;
 80044c2:	6053      	str	r3, [r2, #4]
rbuf0.inh =0;
 80044c4:	60d3      	str	r3, [r2, #12]
ser_in_flag0 =0;
 80044c6:	4a07      	ldr	r2, [pc, #28]	; (80044e4 <uart2Init+0x38>)
 80044c8:	7013      	strb	r3, [r2, #0]
__HAL_UART_ENABLE_IT(&UartHandle, UART_IT_RXNE);
 80044ca:	4b07      	ldr	r3, [pc, #28]	; (80044e8 <uart2Init+0x3c>)
 80044cc:	681a      	ldr	r2, [r3, #0]
 80044ce:	6813      	ldr	r3, [r2, #0]
 80044d0:	f043 0320 	orr.w	r3, r3, #32
 80044d4:	6013      	str	r3, [r2, #0]
 80044d6:	4770      	bx	lr
 80044d8:	200006e0 	.word	0x200006e0
 80044dc:	20000f6c 	.word	0x20000f6c
 80044e0:	200002cc 	.word	0x200002cc
 80044e4:	20000b20 	.word	0x20000b20
 80044e8:	20001660 	.word	0x20001660

080044ec <reset_in_0_buff>:
  rbuf0.in = 0;
  rbuf0.out=0;
  ser_in_flag0 =0;
}
void reset_in_0_buff( void) {
    rbuf0.in=0;          /* Next In Index */
 80044ec:	4a04      	ldr	r2, [pc, #16]	; (8004500 <reset_in_0_buff+0x14>)
 80044ee:	2300      	movs	r3, #0
 80044f0:	6013      	str	r3, [r2, #0]
    rbuf0.out=0;         /* Next Out Index */
 80044f2:	6053      	str	r3, [r2, #4]
    rbuf0.state=0;      /* f?r Slip       */
 80044f4:	7213      	strb	r3, [r2, #8]
    rbuf0.inh=0;        /* f?r slip           */
 80044f6:	60d3      	str	r3, [r2, #12]
    ser_in_flag0  =0;
 80044f8:	4a02      	ldr	r2, [pc, #8]	; (8004504 <reset_in_0_buff+0x18>)
 80044fa:	7013      	strb	r3, [r2, #0]
 80044fc:	4770      	bx	lr
 80044fe:	bf00      	nop
 8004500:	200002cc 	.word	0x200002cc
 8004504:	20000b20 	.word	0x20000b20

08004508 <com_putchar0>:

If the buffer is full, return an error value.

------------------------------------------------*/
c &= 0x00ff;
if (SIO_TBUFLEN >= TBUF_SIZE) {
 8004508:	4b09      	ldr	r3, [pc, #36]	; (8004530 <com_putchar0+0x28>)
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	b29b      	uxth	r3, r3
 8004512:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004516:	d208      	bcs.n	800452a <com_putchar0+0x22>
//
//  }
//
//else  {

    p->buf [p->in & (TBUF_SIZE - 1)] = c;
 8004518:	f3c2 0308 	ubfx	r3, r2, #0, #9
 800451c:	4904      	ldr	r1, [pc, #16]	; (8004530 <com_putchar0+0x28>)
 800451e:	440b      	add	r3, r1
 8004520:	7458      	strb	r0, [r3, #17]
    p->in++;
 8004522:	3201      	adds	r2, #1
 8004524:	600a      	str	r2, [r1, #0]
  //}
return (0);
 8004526:	2000      	movs	r0, #0
 8004528:	4770      	bx	lr
    return (-1);
 800452a:	f04f 30ff 	mov.w	r0, #4294967295
}
 800452e:	4770      	bx	lr
 8004530:	200006e0 	.word	0x200006e0

08004534 <print_f0>:

void print_f0( char * text) {
 8004534:	b538      	push	{r3, r4, r5, lr}
char c;
char start;
while(tx_restart0 ==0) {}
 8004536:	4b0f      	ldr	r3, [pc, #60]	; (8004574 <print_f0+0x40>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0fb      	beq.n	8004536 <print_f0+0x2>
tbuf0.in =0;
 800453e:	4b0e      	ldr	r3, [pc, #56]	; (8004578 <print_f0+0x44>)
 8004540:	2200      	movs	r2, #0
 8004542:	601a      	str	r2, [r3, #0]
tbuf0.out =0;  
 8004544:	605a      	str	r2, [r3, #4]
start =  * text ++;
 8004546:	1c44      	adds	r4, r0, #1
 8004548:	7805      	ldrb	r5, [r0, #0]
  while ( ( * text) !=0 ) {
 800454a:	e002      	b.n	8004552 <print_f0+0x1e>
    com_putchar0( * text ++);
 800454c:	3401      	adds	r4, #1
 800454e:	f7ff ffdb 	bl	8004508 <com_putchar0>
  while ( ( * text) !=0 ) {
 8004552:	7820      	ldrb	r0, [r4, #0]
 8004554:	2800      	cmp	r0, #0
 8004556:	d1f9      	bne.n	800454c <print_f0+0x18>
  }
  tx_restart0 = 0;
 8004558:	2200      	movs	r2, #0
 800455a:	4b06      	ldr	r3, [pc, #24]	; (8004574 <print_f0+0x40>)
 800455c:	601a      	str	r2, [r3, #0]
#ifdef  RS485
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
#endif
  __HAL_USART_ENABLE_IT(&UartHandle,USART_IT_TC);
 800455e:	4a07      	ldr	r2, [pc, #28]	; (800457c <print_f0+0x48>)
 8004560:	6811      	ldr	r1, [r2, #0]
 8004562:	680b      	ldr	r3, [r1, #0]
 8004564:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004568:	600b      	str	r3, [r1, #0]
  UartHandle.Instance->TDR = start;
 800456a:	6813      	ldr	r3, [r2, #0]
 800456c:	b2ad      	uxth	r5, r5
 800456e:	851d      	strh	r5, [r3, #40]	; 0x28
 8004570:	bd38      	pop	{r3, r4, r5, pc}
 8004572:	bf00      	nop
 8004574:	20000f6c 	.word	0x20000f6c
 8004578:	200006e0 	.word	0x200006e0
 800457c:	20001660 	.word	0x20001660

08004580 <print_f_lf0>:
} 



void print_f_lf0( char * text) {
 8004580:	b538      	push	{r3, r4, r5, lr}
char c;
char start;
 while(tx_restart0 ==0) { }
 8004582:	4b12      	ldr	r3, [pc, #72]	; (80045cc <print_f_lf0+0x4c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2b00      	cmp	r3, #0
 8004588:	d0fb      	beq.n	8004582 <print_f_lf0+0x2>
 tbuf0.in =0;
 800458a:	4b11      	ldr	r3, [pc, #68]	; (80045d0 <print_f_lf0+0x50>)
 800458c:	2200      	movs	r2, #0
 800458e:	601a      	str	r2, [r3, #0]
tbuf0.out =0;  
 8004590:	605a      	str	r2, [r3, #4]
 start =  * text ++;
 8004592:	1c44      	adds	r4, r0, #1
 8004594:	7805      	ldrb	r5, [r0, #0]
  while ( ( * text) !=0 ) {
 8004596:	e002      	b.n	800459e <print_f_lf0+0x1e>
    com_putchar0( * text ++);
 8004598:	3401      	adds	r4, #1
 800459a:	f7ff ffb5 	bl	8004508 <com_putchar0>
  while ( ( * text) !=0 ) {
 800459e:	7820      	ldrb	r0, [r4, #0]
 80045a0:	2800      	cmp	r0, #0
 80045a2:	d1f9      	bne.n	8004598 <print_f_lf0+0x18>
    }	
  com_putchar0(0x0a);
 80045a4:	200a      	movs	r0, #10
 80045a6:	f7ff ffaf 	bl	8004508 <com_putchar0>
  com_putchar0(0x0d);
 80045aa:	200d      	movs	r0, #13
 80045ac:	f7ff ffac 	bl	8004508 <com_putchar0>
  
  tx_restart0 = 0;
 80045b0:	2200      	movs	r2, #0
 80045b2:	4b06      	ldr	r3, [pc, #24]	; (80045cc <print_f_lf0+0x4c>)
 80045b4:	601a      	str	r2, [r3, #0]
#ifdef  RS485
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
#endif
   __HAL_USART_ENABLE_IT(&UartHandle,USART_IT_TC);
 80045b6:	4a07      	ldr	r2, [pc, #28]	; (80045d4 <print_f_lf0+0x54>)
 80045b8:	6811      	ldr	r1, [r2, #0]
 80045ba:	680b      	ldr	r3, [r1, #0]
 80045bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80045c0:	600b      	str	r3, [r1, #0]
  UartHandle.Instance->TDR = start;
 80045c2:	6813      	ldr	r3, [r2, #0]
 80045c4:	b2ad      	uxth	r5, r5
 80045c6:	851d      	strh	r5, [r3, #40]	; 0x28
 80045c8:	bd38      	pop	{r3, r4, r5, pc}
 80045ca:	bf00      	nop
 80045cc:	20000f6c 	.word	0x20000f6c
 80045d0:	200006e0 	.word	0x200006e0
 80045d4:	20001660 	.word	0x20001660

080045d8 <get_in_buff_len>:

}

int get_in_buff_len(void) {
int erg;
  erg = rbuf0.in-rbuf0.out;
 80045d8:	4b02      	ldr	r3, [pc, #8]	; (80045e4 <get_in_buff_len+0xc>)
 80045da:	6818      	ldr	r0, [r3, #0]
 80045dc:	685b      	ldr	r3, [r3, #4]

return erg;
}
 80045de:	1ac0      	subs	r0, r0, r3
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	200002cc 	.word	0x200002cc

080045e8 <get_char>:
unsigned char get_char(void) {
unsigned char c;
c= rbuf0.buf [(rbuf0.out++) & (RBUF_SIZE - 1)];
 80045e8:	4b04      	ldr	r3, [pc, #16]	; (80045fc <get_char+0x14>)
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	1c51      	adds	r1, r2, #1
 80045ee:	6059      	str	r1, [r3, #4]
 80045f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80045f4:	4413      	add	r3, r2
 return c;
}
 80045f6:	7c58      	ldrb	r0, [r3, #17]
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	200002cc 	.word	0x200002cc

08004600 <uart_rx_tx_irq>:





void uart_rx_tx_irq(void) {
 8004600:	b410      	push	{r4}
 8004602:	b083      	sub	sp, #12
unsigned int interrupt_identification;
unsigned int int_bit;
unsigned int i,j;
int k;
 j =0;
 if ( __HAL_USART_GET_FLAG(&UartHandle, USART_FLAG_RXNE) == TRUE){
 8004604:	4b47      	ldr	r3, [pc, #284]	; (8004724 <uart_rx_tx_irq+0x124>)
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	69da      	ldr	r2, [r3, #28]
 800460a:	f012 0f20 	tst.w	r2, #32
 800460e:	d04a      	beq.n	80046a6 <uart_rx_tx_irq+0xa6>
    cx = UartHandle.Instance->RDR;
 8004610:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8004612:	b2d2      	uxtb	r2, r2
 8004614:	f88d 2007 	strb.w	r2, [sp, #7]
    j|=0x0001;
    __HAL_USART_CLEAR_FLAG(&UartHandle,USART_FLAG_RXNE); 
 8004618:	2220      	movs	r2, #32
 800461a:	621a      	str	r2, [r3, #32]
    switch (rbuf0.state) {
 800461c:	4a42      	ldr	r2, [pc, #264]	; (8004728 <uart_rx_tx_irq+0x128>)
 800461e:	7a12      	ldrb	r2, [r2, #8]
 8004620:	2a01      	cmp	r2, #1
 8004622:	d00f      	beq.n	8004644 <uart_rx_tx_irq+0x44>
 8004624:	b11a      	cbz	r2, 800462e <uart_rx_tx_irq+0x2e>
 8004626:	2a02      	cmp	r2, #2
 8004628:	d030      	beq.n	800468c <uart_rx_tx_irq+0x8c>
    j|=0x0001;
 800462a:	2201      	movs	r2, #1
 800462c:	e03c      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
          case 0: if (cx == ESC ) { rbuf0.state =1; }
 800462e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004632:	b2d2      	uxtb	r2, r2
 8004634:	2a41      	cmp	r2, #65	; 0x41
 8004636:	d001      	beq.n	800463c <uart_rx_tx_irq+0x3c>
    j|=0x0001;
 8004638:	2201      	movs	r2, #1
 800463a:	e035      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
          case 0: if (cx == ESC ) { rbuf0.state =1; }
 800463c:	2201      	movs	r2, #1
 800463e:	493a      	ldr	r1, [pc, #232]	; (8004728 <uart_rx_tx_irq+0x128>)
 8004640:	720a      	strb	r2, [r1, #8]
 8004642:	e031      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
          break;
          case 1: if ( cx == END) { 
 8004644:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004648:	b2d2      	uxtb	r2, r2
 800464a:	2a5a      	cmp	r2, #90	; 0x5a
 800464c:	d010      	beq.n	8004670 <uart_rx_tx_irq+0x70>
                      ser_in_flag0 ++; 
                      rbuf0.state =0;
                      }
                  else { if ( cx == ESC ) { rbuf0.state = 2; }
 800464e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	2a41      	cmp	r2, #65	; 0x41
 8004656:	d014      	beq.n	8004682 <uart_rx_tx_irq+0x82>
                        else {
                            rbuf0.buf [rbuf0.in & (RBUF_SIZE-1)] = cx;
 8004658:	4933      	ldr	r1, [pc, #204]	; (8004728 <uart_rx_tx_irq+0x128>)
 800465a:	680a      	ldr	r2, [r1, #0]
 800465c:	f3c2 0009 	ubfx	r0, r2, #0, #10
 8004660:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8004664:	4408      	add	r0, r1
 8004666:	7444      	strb	r4, [r0, #17]
                            rbuf0.in++;
 8004668:	3201      	adds	r2, #1
 800466a:	600a      	str	r2, [r1, #0]
    j|=0x0001;
 800466c:	2201      	movs	r2, #1
 800466e:	e01b      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
                      ser_in_flag0 ++; 
 8004670:	492e      	ldr	r1, [pc, #184]	; (800472c <uart_rx_tx_irq+0x12c>)
 8004672:	780a      	ldrb	r2, [r1, #0]
 8004674:	3201      	adds	r2, #1
 8004676:	700a      	strb	r2, [r1, #0]
                      rbuf0.state =0;
 8004678:	2100      	movs	r1, #0
 800467a:	4a2b      	ldr	r2, [pc, #172]	; (8004728 <uart_rx_tx_irq+0x128>)
 800467c:	7211      	strb	r1, [r2, #8]
    j|=0x0001;
 800467e:	2201      	movs	r2, #1
 8004680:	e012      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
                  else { if ( cx == ESC ) { rbuf0.state = 2; }
 8004682:	2102      	movs	r1, #2
 8004684:	4a28      	ldr	r2, [pc, #160]	; (8004728 <uart_rx_tx_irq+0x128>)
 8004686:	7211      	strb	r1, [r2, #8]
    j|=0x0001;
 8004688:	2201      	movs	r2, #1
 800468a:	e00d      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
                            }
                          
          break;            
          case 2:  rbuf0.buf [rbuf0.in & (RBUF_SIZE-1)] = cx;
 800468c:	4926      	ldr	r1, [pc, #152]	; (8004728 <uart_rx_tx_irq+0x128>)
 800468e:	680a      	ldr	r2, [r1, #0]
 8004690:	f3c2 0009 	ubfx	r0, r2, #0, #10
 8004694:	f89d 4007 	ldrb.w	r4, [sp, #7]
 8004698:	4408      	add	r0, r1
 800469a:	7444      	strb	r4, [r0, #17]
                   rbuf0.in++;
 800469c:	3201      	adds	r2, #1
 800469e:	600a      	str	r2, [r1, #0]
                   rbuf0.state = 1;
 80046a0:	2201      	movs	r2, #1
 80046a2:	720a      	strb	r2, [r1, #8]
          break;
 80046a4:	e000      	b.n	80046a8 <uart_rx_tx_irq+0xa8>
 j =0;
 80046a6:	2200      	movs	r2, #0
          }
      }
    }
  if ( __HAL_USART_GET_FLAG(&UartHandle,USART_FLAG_TC)== TRUE){   
 80046a8:	69d9      	ldr	r1, [r3, #28]
 80046aa:	f011 0f40 	tst.w	r1, #64	; 0x40
 80046ae:	d017      	beq.n	80046e0 <uart_rx_tx_irq+0xe0>
      __HAL_USART_CLEAR_FLAG(&UartHandle,USART_FLAG_TC); 
 80046b0:	2140      	movs	r1, #64	; 0x40
 80046b2:	6219      	str	r1, [r3, #32]
      j|=0x0002;
 80046b4:	f042 0202 	orr.w	r2, r2, #2
      if (tbuf0.in != tbuf0.out)      {
 80046b8:	491d      	ldr	r1, [pc, #116]	; (8004730 <uart_rx_tx_irq+0x130>)
 80046ba:	6808      	ldr	r0, [r1, #0]
 80046bc:	6849      	ldr	r1, [r1, #4]
 80046be:	4288      	cmp	r0, r1
 80046c0:	d024      	beq.n	800470c <uart_rx_tx_irq+0x10c>
          
           cx = tbuf0.buf [tbuf0.out & (TBUF_SIZE-1)];
 80046c2:	f3c1 0008 	ubfx	r0, r1, #0, #9
 80046c6:	4c1a      	ldr	r4, [pc, #104]	; (8004730 <uart_rx_tx_irq+0x130>)
 80046c8:	4420      	add	r0, r4
 80046ca:	7c40      	ldrb	r0, [r0, #17]
 80046cc:	f88d 0007 	strb.w	r0, [sp, #7]
           UartHandle.Instance->TDR = cx;
 80046d0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80046d4:	8518      	strh	r0, [r3, #40]	; 0x28
           
           tbuf0.out++;
 80046d6:	3101      	adds	r1, #1
 80046d8:	6061      	str	r1, [r4, #4]
           tx_restart0 = 0;
 80046da:	2100      	movs	r1, #0
 80046dc:	4b15      	ldr	r3, [pc, #84]	; (8004734 <uart_rx_tx_irq+0x134>)
 80046de:	6019      	str	r1, [r3, #0]
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_RESET);
#endif

          }
  }
 if ( j ==0) {
 80046e0:	b982      	cbnz	r2, 8004704 <uart_rx_tx_irq+0x104>
  k=0;
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_PEF);
 80046e2:	4b10      	ldr	r3, [pc, #64]	; (8004724 <uart_rx_tx_irq+0x124>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2201      	movs	r2, #1
 80046e8:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_FEF);
 80046ea:	2202      	movs	r2, #2
 80046ec:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_NEF);
 80046ee:	2204      	movs	r2, #4
 80046f0:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_OREF);
 80046f2:	2208      	movs	r2, #8
 80046f4:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_IDLEF);
 80046f6:	2210      	movs	r2, #16
 80046f8:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_TCF);
 80046fa:	2240      	movs	r2, #64	; 0x40
 80046fc:	621a      	str	r2, [r3, #32]
   __HAL_USART_CLEAR_FLAG(&UartHandle,USART_CLEAR_CTSF);
 80046fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004702:	621a      	str	r2, [r3, #32]

 }

//  USART_ClearITPendingBits(USART2, 0x00121b5f);

}
 8004704:	b003      	add	sp, #12
 8004706:	f85d 4b04 	ldr.w	r4, [sp], #4
 800470a:	4770      	bx	lr
          tx_restart0 = 1;
 800470c:	2001      	movs	r0, #1
 800470e:	4909      	ldr	r1, [pc, #36]	; (8004734 <uart_rx_tx_irq+0x134>)
 8004710:	6008      	str	r0, [r1, #0]
          tbuf0.in = tbuf0.out =0;
 8004712:	4907      	ldr	r1, [pc, #28]	; (8004730 <uart_rx_tx_irq+0x130>)
 8004714:	2000      	movs	r0, #0
 8004716:	6048      	str	r0, [r1, #4]
 8004718:	6008      	str	r0, [r1, #0]
          __HAL_USART_DISABLE_IT(&UartHandle,USART_IT_TC);
 800471a:	6819      	ldr	r1, [r3, #0]
 800471c:	f021 0140 	bic.w	r1, r1, #64	; 0x40
 8004720:	6019      	str	r1, [r3, #0]
 8004722:	e7dd      	b.n	80046e0 <uart_rx_tx_irq+0xe0>
 8004724:	20001660 	.word	0x20001660
 8004728:	200002cc 	.word	0x200002cc
 800472c:	20000b20 	.word	0x20000b20
 8004730:	200006e0 	.word	0x200006e0
 8004734:	20000f6c 	.word	0x20000f6c

08004738 <EEP_CS>:
char eep_write_byte(char val) ;




void EEP_CS(int art){
 8004738:	b508      	push	{r3, lr}
  if ( art ==0) {   Spi1_Cs_LOW() ;   }
 800473a:	b138      	cbz	r0, 800474c <EEP_CS+0x14>
      
  else {            Spi1_Cs_HIGH();     }
 800473c:	2201      	movs	r2, #1
 800473e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004746:	f7fd ff0a 	bl	800255e <HAL_GPIO_WritePin>
 800474a:	bd08      	pop	{r3, pc}
  if ( art ==0) {   Spi1_Cs_LOW() ;   }
 800474c:	2200      	movs	r2, #0
 800474e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004752:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004756:	f7fd ff02 	bl	800255e <HAL_GPIO_WritePin>
 800475a:	bd08      	pop	{r3, pc}

0800475c <init_eep>:
}
void init_eep(void)
{
 800475c:	b508      	push	{r3, lr}
 char c;
 
 Spi1_Sclk_HIGH();  
 800475e:	2201      	movs	r2, #1
 8004760:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004764:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004768:	f7fd fef9 	bl	800255e <HAL_GPIO_WritePin>
 

 EEP_CS(1); 
 800476c:	2001      	movs	r0, #1
 800476e:	f7ff ffe3 	bl	8004738 <EEP_CS>
 8004772:	bd08      	pop	{r3, pc}

08004774 <eep_write_byte>:
    EEP_CS(1);	
 return c;
}

char eep_write_byte(char val)
{
 8004774:	b538      	push	{r3, r4, r5, lr}
 8004776:	4605      	mov	r5, r0
 char c;
   c =0; 
   EEP_CS(0);
 8004778:	2000      	movs	r0, #0
 800477a:	f7ff ffdd 	bl	8004738 <EEP_CS>
   if ( val & 0x80) { Spi1_Mosi_HIGH(); }
 800477e:	f015 0f80 	tst.w	r5, #128	; 0x80
 8004782:	f040 8111 	bne.w	80049a8 <eep_write_byte+0x234>
   else             { Spi1_Mosi_LOW();  }
 8004786:	2200      	movs	r2, #0
 8004788:	f44f 7100 	mov.w	r1, #512	; 0x200
 800478c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004790:	f7fd fee5 	bl	800255e <HAL_GPIO_WritePin>
   Spi1_Sclk_LOW();
 8004794:	2200      	movs	r2, #0
 8004796:	f44f 7180 	mov.w	r1, #256	; 0x100
 800479a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800479e:	f7fd fede 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80047a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047a6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047aa:	f7fd fed1 	bl	8002550 <HAL_GPIO_ReadPin>
 80047ae:	4604      	mov	r4, r0
   Spi1_Sclk_HIGH(); 
 80047b0:	2201      	movs	r2, #1
 80047b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047ba:	f7fd fed0 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x40) { Spi1_Mosi_HIGH(); }
 80047be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80047c2:	f000 80f9 	beq.w	80049b8 <eep_write_byte+0x244>
 80047c6:	2201      	movs	r2, #1
 80047c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80047cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047d0:	f7fd fec5 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 80047d4:	2200      	movs	r2, #0
 80047d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047de:	f7fd febe 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80047e2:	0064      	lsls	r4, r4, #1
 80047e4:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80047e6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80047ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80047ee:	f7fd feaf 	bl	8002550 <HAL_GPIO_ReadPin>
 80047f2:	4304      	orrs	r4, r0
 80047f4:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 80047f6:	2201      	movs	r2, #1
 80047f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80047fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004800:	f7fd fead 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x20) { Spi1_Mosi_HIGH(); }
 8004804:	f015 0f20 	tst.w	r5, #32
 8004808:	f000 80de 	beq.w	80049c8 <eep_write_byte+0x254>
 800480c:	2201      	movs	r2, #1
 800480e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004812:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004816:	f7fd fea2 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 800481a:	2200      	movs	r2, #0
 800481c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004820:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004824:	f7fd fe9b 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 8004828:	0064      	lsls	r4, r4, #1
 800482a:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 800482c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004830:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004834:	f7fd fe8c 	bl	8002550 <HAL_GPIO_ReadPin>
 8004838:	4304      	orrs	r4, r0
 800483a:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 800483c:	2201      	movs	r2, #1
 800483e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004842:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004846:	f7fd fe8a 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x10) { Spi1_Mosi_HIGH(); }
 800484a:	f015 0f10 	tst.w	r5, #16
 800484e:	f000 80c3 	beq.w	80049d8 <eep_write_byte+0x264>
 8004852:	2201      	movs	r2, #1
 8004854:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800485c:	f7fd fe7f 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 8004860:	2200      	movs	r2, #0
 8004862:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004866:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800486a:	f7fd fe78 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 800486e:	0064      	lsls	r4, r4, #1
 8004870:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004872:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004876:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800487a:	f7fd fe69 	bl	8002550 <HAL_GPIO_ReadPin>
 800487e:	4304      	orrs	r4, r0
 8004880:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH();
 8004882:	2201      	movs	r2, #1
 8004884:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004888:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800488c:	f7fd fe67 	bl	800255e <HAL_GPIO_WritePin>
    
   if ( val & 0x08) { Spi1_Mosi_HIGH(); }
 8004890:	f015 0f08 	tst.w	r5, #8
 8004894:	f000 80a8 	beq.w	80049e8 <eep_write_byte+0x274>
 8004898:	2201      	movs	r2, #1
 800489a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800489e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048a2:	f7fd fe5c 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 80048a6:	2200      	movs	r2, #0
 80048a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048b0:	f7fd fe55 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80048b4:	0064      	lsls	r4, r4, #1
 80048b6:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80048b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80048bc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048c0:	f7fd fe46 	bl	8002550 <HAL_GPIO_ReadPin>
 80048c4:	4304      	orrs	r4, r0
 80048c6:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 80048c8:	2201      	movs	r2, #1
 80048ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048d2:	f7fd fe44 	bl	800255e <HAL_GPIO_WritePin>

   if ( val & 0x04) { Spi1_Mosi_HIGH(); }
 80048d6:	f015 0f04 	tst.w	r5, #4
 80048da:	f000 808d 	beq.w	80049f8 <eep_write_byte+0x284>
 80048de:	2201      	movs	r2, #1
 80048e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80048e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048e8:	f7fd fe39 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 80048ec:	2200      	movs	r2, #0
 80048ee:	f44f 7180 	mov.w	r1, #256	; 0x100
 80048f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80048f6:	f7fd fe32 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 80048fa:	0064      	lsls	r4, r4, #1
 80048fc:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 80048fe:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004902:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004906:	f7fd fe23 	bl	8002550 <HAL_GPIO_ReadPin>
 800490a:	4304      	orrs	r4, r0
 800490c:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH();
 800490e:	2201      	movs	r2, #1
 8004910:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004918:	f7fd fe21 	bl	800255e <HAL_GPIO_WritePin>
    
   if ( val & 0x02) { Spi1_Mosi_HIGH(); }
 800491c:	f015 0f02 	tst.w	r5, #2
 8004920:	d072      	beq.n	8004a08 <eep_write_byte+0x294>
 8004922:	2201      	movs	r2, #1
 8004924:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004928:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800492c:	f7fd fe17 	bl	800255e <HAL_GPIO_WritePin>
   else             { Spi1_Mosi_LOW();  }
   Spi1_Sclk_LOW();
 8004930:	2200      	movs	r2, #0
 8004932:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004936:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800493a:	f7fd fe10 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 800493e:	0064      	lsls	r4, r4, #1
 8004940:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004942:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004946:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800494a:	f7fd fe01 	bl	8002550 <HAL_GPIO_ReadPin>
 800494e:	4304      	orrs	r4, r0
 8004950:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 8004952:	2201      	movs	r2, #1
 8004954:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004958:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800495c:	f7fd fdff 	bl	800255e <HAL_GPIO_WritePin>
   
   if ( val & 0x01) { Spi1_Mosi_HIGH(); }
 8004960:	f015 0f01 	tst.w	r5, #1
 8004964:	d158      	bne.n	8004a18 <eep_write_byte+0x2a4>
   else             { Spi1_Mosi_LOW();  }
 8004966:	2200      	movs	r2, #0
 8004968:	f44f 7100 	mov.w	r1, #512	; 0x200
 800496c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004970:	f7fd fdf5 	bl	800255e <HAL_GPIO_WritePin>
   Spi1_Sclk_LOW();
 8004974:	2200      	movs	r2, #0
 8004976:	f44f 7180 	mov.w	r1, #256	; 0x100
 800497a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800497e:	f7fd fdee 	bl	800255e <HAL_GPIO_WritePin>
   c<<=1;
 8004982:	0064      	lsls	r4, r4, #1
 8004984:	b2e4      	uxtb	r4, r4
   c |= HAL_GPIO_ReadPin(GPIOA,Spi1_Miso_pin);
 8004986:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800498a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800498e:	f7fd fddf 	bl	8002550 <HAL_GPIO_ReadPin>
 8004992:	4304      	orrs	r4, r0
 8004994:	b2e4      	uxtb	r4, r4
   Spi1_Sclk_HIGH(); 
 8004996:	2201      	movs	r2, #1
 8004998:	f44f 7180 	mov.w	r1, #256	; 0x100
 800499c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049a0:	f7fd fddd 	bl	800255e <HAL_GPIO_WritePin>


  //c = SPI2_Read( val);
 
 return c;
}	
 80049a4:	4620      	mov	r0, r4
 80049a6:	bd38      	pop	{r3, r4, r5, pc}
   if ( val & 0x80) { Spi1_Mosi_HIGH(); }
 80049a8:	2201      	movs	r2, #1
 80049aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049b2:	f7fd fdd4 	bl	800255e <HAL_GPIO_WritePin>
 80049b6:	e6ed      	b.n	8004794 <eep_write_byte+0x20>
   else             { Spi1_Mosi_LOW();  }
 80049b8:	2200      	movs	r2, #0
 80049ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049c2:	f7fd fdcc 	bl	800255e <HAL_GPIO_WritePin>
 80049c6:	e705      	b.n	80047d4 <eep_write_byte+0x60>
   else             { Spi1_Mosi_LOW();  }
 80049c8:	2200      	movs	r2, #0
 80049ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049d2:	f7fd fdc4 	bl	800255e <HAL_GPIO_WritePin>
 80049d6:	e720      	b.n	800481a <eep_write_byte+0xa6>
   else             { Spi1_Mosi_LOW();  }
 80049d8:	2200      	movs	r2, #0
 80049da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049e2:	f7fd fdbc 	bl	800255e <HAL_GPIO_WritePin>
 80049e6:	e73b      	b.n	8004860 <eep_write_byte+0xec>
   else             { Spi1_Mosi_LOW();  }
 80049e8:	2200      	movs	r2, #0
 80049ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80049f2:	f7fd fdb4 	bl	800255e <HAL_GPIO_WritePin>
 80049f6:	e756      	b.n	80048a6 <eep_write_byte+0x132>
   else             { Spi1_Mosi_LOW();  }
 80049f8:	2200      	movs	r2, #0
 80049fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80049fe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a02:	f7fd fdac 	bl	800255e <HAL_GPIO_WritePin>
 8004a06:	e771      	b.n	80048ec <eep_write_byte+0x178>
   else             { Spi1_Mosi_LOW();  }
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a12:	f7fd fda4 	bl	800255e <HAL_GPIO_WritePin>
 8004a16:	e78b      	b.n	8004930 <eep_write_byte+0x1bc>
   if ( val & 0x01) { Spi1_Mosi_HIGH(); }
 8004a18:	2201      	movs	r2, #1
 8004a1a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a22:	f7fd fd9c 	bl	800255e <HAL_GPIO_WritePin>
 8004a26:	e7a5      	b.n	8004974 <eep_write_byte+0x200>

08004a28 <eep_get_status>:
{
 8004a28:	b510      	push	{r4, lr}
    EEP_CS(0);
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	f7ff fe84 	bl	8004738 <EEP_CS>
    c = eep_write_byte(eep_status_read);
 8004a30:	20d7      	movs	r0, #215	; 0xd7
 8004a32:	f7ff fe9f 	bl	8004774 <eep_write_byte>
    c = eep_write_byte(0xaa);	// dummy write  
 8004a36:	20aa      	movs	r0, #170	; 0xaa
 8004a38:	f7ff fe9c 	bl	8004774 <eep_write_byte>
 8004a3c:	4604      	mov	r4, r0
    EEP_CS(1);	
 8004a3e:	2001      	movs	r0, #1
 8004a40:	f7ff fe7a 	bl	8004738 <EEP_CS>
}
 8004a44:	4620      	mov	r0, r4
 8004a46:	bd10      	pop	{r4, pc}

08004a48 <eep_set_bef>:




void eep_set_bef(int anzahl,char * block)
{
 8004a48:	b570      	push	{r4, r5, r6, lr}
 8004a4a:	4605      	mov	r5, r0
 8004a4c:	460e      	mov	r6, r1
 int a;
 char d;
   EEP_CS( 0) ;  	// und bleibt es auch
 8004a4e:	2000      	movs	r0, #0
 8004a50:	f7ff fe72 	bl	8004738 <EEP_CS>
   a=0;
 8004a54:	2300      	movs	r3, #0
   while ( a < anzahl)
 8004a56:	e004      	b.n	8004a62 <eep_set_bef+0x1a>
      {    d =  eep_write_byte(block[a++]);      }  
 8004a58:	1c5c      	adds	r4, r3, #1
 8004a5a:	5cf0      	ldrb	r0, [r6, r3]
 8004a5c:	f7ff fe8a 	bl	8004774 <eep_write_byte>
 8004a60:	4623      	mov	r3, r4
   while ( a < anzahl)
 8004a62:	42ab      	cmp	r3, r5
 8004a64:	dbf8      	blt.n	8004a58 <eep_set_bef+0x10>
}	
 8004a66:	bd70      	pop	{r4, r5, r6, pc}

08004a68 <eep_get_val>:

void eep_get_val(int anzahl,char * block)
{
 8004a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	460f      	mov	r7, r1
 int a;
 EEP_CS(0) ;  	// und bleibt es auch
 8004a6e:	2000      	movs	r0, #0
 8004a70:	f7ff fe62 	bl	8004738 <EEP_CS>
 a=0;
 8004a74:	2400      	movs	r4, #0
 while ( a < anzahl)
 8004a76:	e005      	b.n	8004a84 <eep_get_val+0x1c>
   {     block[a++]= eep_write_byte(0);   }  
 8004a78:	1c65      	adds	r5, r4, #1
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	f7ff fe7a 	bl	8004774 <eep_write_byte>
 8004a80:	5538      	strb	r0, [r7, r4]
 8004a82:	462c      	mov	r4, r5
 while ( a < anzahl)
 8004a84:	42b4      	cmp	r4, r6
 8004a86:	dbf7      	blt.n	8004a78 <eep_get_val+0x10>

}	
 8004a88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004a8c <eep_get_block>:


void eep_get_block( int adr,char * block)
{
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	4604      	mov	r4, r0
 8004a90:	460d      	mov	r5, r1

int k,j;
char erg;	
  erg = eep_get_status( );
 8004a92:	f7ff ffc9 	bl	8004a28 <eep_get_status>
  while ( (erg & 0x80) ==0 )  {erg = eep_get_status( ); } 
 8004a96:	e001      	b.n	8004a9c <eep_get_block+0x10>
 8004a98:	f7ff ffc6 	bl	8004a28 <eep_get_status>
 8004a9c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004aa0:	d0fa      	beq.n	8004a98 <eep_get_block+0xc>
  k = adr<<3;
 8004aa2:	00e0      	lsls	r0, r4, #3
  j =0;
  adr_buffer[j++]=eep_main_page_read;
 8004aa4:	490c      	ldr	r1, [pc, #48]	; (8004ad8 <eep_get_block+0x4c>)
 8004aa6:	23d2      	movs	r3, #210	; 0xd2
 8004aa8:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= (char ) (k>>8);
 8004aaa:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8004aae:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= (char )  k;
 8004ab0:	7088      	strb	r0, [r1, #2]
  adr_buffer[j++]= 0x00;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	70cb      	strb	r3, [r1, #3]
  adr_buffer[j++]= 0x00;
 8004ab6:	710b      	strb	r3, [r1, #4]
  adr_buffer[j++]= 0x00;
 8004ab8:	714b      	strb	r3, [r1, #5]
  adr_buffer[j++]= 0x00; 
 8004aba:	718b      	strb	r3, [r1, #6]
  adr_buffer[j++]= 0x00;   
 8004abc:	71cb      	strb	r3, [r1, #7]
  eep_set_bef(j,adr_buffer);
 8004abe:	2008      	movs	r0, #8
 8004ac0:	f7ff ffc2 	bl	8004a48 <eep_set_bef>

  eep_get_val(256, block);
 8004ac4:	4629      	mov	r1, r5
 8004ac6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004aca:	f7ff ffcd 	bl	8004a68 <eep_get_val>
  EEP_CS( 1);	
 8004ace:	2001      	movs	r0, #1
 8004ad0:	f7ff fe32 	bl	8004738 <EEP_CS>
 8004ad4:	bd38      	pop	{r3, r4, r5, pc}
 8004ad6:	bf00      	nop
 8004ad8:	20000af4 	.word	0x20000af4

08004adc <eep_set_block>:

}

void eep_set_block( int adr,char * block)
{ int k,j;
 8004adc:	b538      	push	{r3, r4, r5, lr}
 8004ade:	4604      	mov	r4, r0
 8004ae0:	460d      	mov	r5, r1
  char erg ;
  erg = eep_get_status( );
 8004ae2:	f7ff ffa1 	bl	8004a28 <eep_get_status>
  while ( (erg & 0x80) ==0 )  {erg = eep_get_status( ); }  
 8004ae6:	e001      	b.n	8004aec <eep_set_block+0x10>
 8004ae8:	f7ff ff9e 	bl	8004a28 <eep_get_status>
 8004aec:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004af0:	d0fa      	beq.n	8004ae8 <eep_set_block+0xc>
  k = adr<<2;
  j =0;
  adr_buffer[j++]=eep_write_buffer1;
 8004af2:	491b      	ldr	r1, [pc, #108]	; (8004b60 <eep_set_block+0x84>)
 8004af4:	2384      	movs	r3, #132	; 0x84
 8004af6:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= 0;
 8004af8:	2300      	movs	r3, #0
 8004afa:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= 0;
 8004afc:	708b      	strb	r3, [r1, #2]
  adr_buffer[j++]= 0;
 8004afe:	70cb      	strb	r3, [r1, #3]
  eep_set_bef(j,adr_buffer);
 8004b00:	2004      	movs	r0, #4
 8004b02:	f7ff ffa1 	bl	8004a48 <eep_set_bef>
 
  eep_set_bef(256,block);
 8004b06:	4629      	mov	r1, r5
 8004b08:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b0c:	f7ff ff9c 	bl	8004a48 <eep_set_bef>
  EEP_CS(1);
 8004b10:	2001      	movs	r0, #1
 8004b12:	f7ff fe11 	bl	8004738 <EEP_CS>
  erg = eep_get_status( );
 8004b16:	f7ff ff87 	bl	8004a28 <eep_get_status>
  while ( (erg & 0x80) ==0 ) {erg = eep_get_status( ); } 
 8004b1a:	e001      	b.n	8004b20 <eep_set_block+0x44>
 8004b1c:	f7ff ff84 	bl	8004a28 <eep_get_status>
 8004b20:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b24:	d0fa      	beq.n	8004b1c <eep_set_block+0x40>
   k = adr <<3 ; 
 8004b26:	00e0      	lsls	r0, r4, #3
    
  j=0;
  adr_buffer[j++]= eep_prog_buffer1;    
 8004b28:	490d      	ldr	r1, [pc, #52]	; (8004b60 <eep_set_block+0x84>)
 8004b2a:	2383      	movs	r3, #131	; 0x83
 8004b2c:	700b      	strb	r3, [r1, #0]
  adr_buffer[j++]= (char ) (k>>8);
 8004b2e:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8004b32:	704b      	strb	r3, [r1, #1]
  adr_buffer[j++]= (char ) k;
 8004b34:	7088      	strb	r0, [r1, #2]
  adr_buffer[j++]= 0;
 8004b36:	2300      	movs	r3, #0
 8004b38:	70cb      	strb	r3, [r1, #3]
  eep_set_bef(j,adr_buffer);  
 8004b3a:	2004      	movs	r0, #4
 8004b3c:	f7ff ff84 	bl	8004a48 <eep_set_bef>
  EEP_CS(1);
 8004b40:	2001      	movs	r0, #1
 8004b42:	f7ff fdf9 	bl	8004738 <EEP_CS>
  erg = eep_get_status( );
 8004b46:	f7ff ff6f 	bl	8004a28 <eep_get_status>
   while ( (erg & 0x80) ==0 ) {erg = eep_get_status( ); } 
 8004b4a:	e001      	b.n	8004b50 <eep_set_block+0x74>
 8004b4c:	f7ff ff6c 	bl	8004a28 <eep_get_status>
 8004b50:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b54:	d0fa      	beq.n	8004b4c <eep_set_block+0x70>
  EEP_CS(1);
 8004b56:	2001      	movs	r0, #1
 8004b58:	f7ff fdee 	bl	8004738 <EEP_CS>
 8004b5c:	bd38      	pop	{r3, r4, r5, pc}
 8004b5e:	bf00      	nop
 8004b60:	20000af4 	.word	0x20000af4

08004b64 <del_block>:
       del_block(j);
       j+=8;
   }     
return erg;
}
int del_block(int adress) {
 8004b64:	b510      	push	{r4, lr}
 8004b66:	4604      	mov	r4, r0
int erg =0; 
int k,j;

  k =0;
  erg = eep_get_status( );
 8004b68:	f7ff ff5e 	bl	8004a28 <eep_get_status>
  while  ( (erg & 0x80) ==0 )  {
 8004b6c:	e001      	b.n	8004b72 <del_block+0xe>
      erg =eep_get_status( ); 
 8004b6e:	f7ff ff5b 	bl	8004a28 <eep_get_status>
  while  ( (erg & 0x80) ==0 )  {
 8004b72:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004b76:	d0fa      	beq.n	8004b6e <del_block+0xa>
      k++;
    
    }
      j =0; 
       k = adress<<1;
       k&= 0xfff8;
 8004b78:	f64f 70f8 	movw	r0, #65528	; 0xfff8
 8004b7c:	ea00 0044 	and.w	r0, r0, r4, lsl #1
       adr_buffer[j++] = eep_block_erase;
 8004b80:	490b      	ldr	r1, [pc, #44]	; (8004bb0 <del_block+0x4c>)
 8004b82:	2350      	movs	r3, #80	; 0x50
 8004b84:	700b      	strb	r3, [r1, #0]
       adr_buffer[j++]= (char ) (k>>8);
 8004b86:	0a03      	lsrs	r3, r0, #8
 8004b88:	704b      	strb	r3, [r1, #1]
       adr_buffer[j++]= (char ) k;
 8004b8a:	7088      	strb	r0, [r1, #2]
       adr_buffer[j++]= 0;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	70cb      	strb	r3, [r1, #3]
       eep_set_bef(j,adr_buffer);  
 8004b90:	2004      	movs	r0, #4
 8004b92:	f7ff ff59 	bl	8004a48 <eep_set_bef>
       EEP_CS(1);
 8004b96:	2001      	movs	r0, #1
 8004b98:	f7ff fdce 	bl	8004738 <EEP_CS>
       erg = eep_get_status( );
 8004b9c:	f7ff ff44 	bl	8004a28 <eep_get_status>
       k =0;
       while  ( (erg & 0x80) ==0 ){
 8004ba0:	e001      	b.n	8004ba6 <del_block+0x42>
      erg = eep_get_status( ); 
 8004ba2:	f7ff ff41 	bl	8004a28 <eep_get_status>
       while  ( (erg & 0x80) ==0 ){
 8004ba6:	f010 0f80 	tst.w	r0, #128	; 0x80
 8004baa:	d0fa      	beq.n	8004ba2 <del_block+0x3e>
      k++;
      }
 
 
return erg;
}
 8004bac:	bd10      	pop	{r4, pc}
 8004bae:	bf00      	nop
 8004bb0:	20000af4 	.word	0x20000af4

08004bb4 <del_bereich>:
int del_bereich(int ab, int anzahl){
 8004bb4:	b570      	push	{r4, r5, r6, lr}
 8004bb6:	4605      	mov	r5, r0
 8004bb8:	460e      	mov	r6, r1
  for ( i= 0; i< anzahl; i++) {  
 8004bba:	2400      	movs	r4, #0
 8004bbc:	e004      	b.n	8004bc8 <del_bereich+0x14>
       del_block(j);
 8004bbe:	4628      	mov	r0, r5
 8004bc0:	f7ff ffd0 	bl	8004b64 <del_block>
       j+=8;
 8004bc4:	3508      	adds	r5, #8
  for ( i= 0; i< anzahl; i++) {  
 8004bc6:	3401      	adds	r4, #1
 8004bc8:	42b4      	cmp	r4, r6
 8004bca:	dbf8      	blt.n	8004bbe <del_bereich+0xa>
}
 8004bcc:	2000      	movs	r0, #0
 8004bce:	bd70      	pop	{r4, r5, r6, pc}

08004bd0 <store_struct>:
// Speichern eines ram Bereiches , egal wie gro dieser ist
// der speicherbereich mu aber vorher mit int del_bereich(int ab, int anzahl)
// gelscht werden
int store_struct(char * struktur, int adress, int len){
 8004bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bd4:	4682      	mov	sl, r0
 8004bd6:	460e      	mov	r6, r1
 8004bd8:	4690      	mov	r8, r2
 int erg =0;
 8004bda:	2400      	movs	r4, #0
 int i=0;
 int j=0;
 int k;
 int ad;
 ad = adress;
 while ( erg < len) {
 8004bdc:	e00e      	b.n	8004bfc <store_struct+0x2c>
      k = len -erg;
      if (k  > 256)   { j = 256;}
      else            { j = len-erg;}
      memcpy(flash_buffer,(struktur+i),j);
 8004bde:	4f0e      	ldr	r7, [pc, #56]	; (8004c18 <store_struct+0x48>)
 8004be0:	462a      	mov	r2, r5
 8004be2:	eb0a 0104 	add.w	r1, sl, r4
 8004be6:	4638      	mov	r0, r7
 8004be8:	f004 fc94 	bl	8009514 <memcpy>
      eep_set_block(adress++,flash_buffer);
 8004bec:	f106 0901 	add.w	r9, r6, #1
 8004bf0:	4639      	mov	r1, r7
 8004bf2:	4630      	mov	r0, r6
 8004bf4:	f7ff ff72 	bl	8004adc <eep_set_block>
      erg += j;
 8004bf8:	442c      	add	r4, r5
      eep_set_block(adress++,flash_buffer);
 8004bfa:	464e      	mov	r6, r9
 while ( erg < len) {
 8004bfc:	4544      	cmp	r4, r8
 8004bfe:	da07      	bge.n	8004c10 <store_struct+0x40>
      k = len -erg;
 8004c00:	eba8 0504 	sub.w	r5, r8, r4
      if (k  > 256)   { j = 256;}
 8004c04:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004c08:	dde9      	ble.n	8004bde <store_struct+0xe>
 8004c0a:	f44f 7580 	mov.w	r5, #256	; 0x100
 8004c0e:	e7e6      	b.n	8004bde <store_struct+0xe>
      i   += j; 
  }

 return erg;
}  
 8004c10:	4620      	mov	r0, r4
 8004c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c16:	bf00      	nop
 8004c18:	20000f7c 	.word	0x20000f7c

08004c1c <get_struct>:

int get_struct(char * struktur, int adresse, int len){
 8004c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c20:	4680      	mov	r8, r0
 8004c22:	4608      	mov	r0, r1
 8004c24:	4616      	mov	r6, r2
int erg =0;
 8004c26:	2400      	movs	r4, #0
int i=0;
int j=0;
int k=0;
   
 while ( erg < len) { 
 8004c28:	e007      	b.n	8004c3a <get_struct+0x1e>
     k = len-erg;   
      eep_get_block( adresse++,flash_buffer);
      if ( k > 256) { j= 256;}      
      else          { j = len-erg; }
      memcpy((struktur+erg),flash_buffer,j);
 8004c2a:	462a      	mov	r2, r5
 8004c2c:	490b      	ldr	r1, [pc, #44]	; (8004c5c <get_struct+0x40>)
 8004c2e:	eb08 0004 	add.w	r0, r8, r4
 8004c32:	f004 fc6f 	bl	8009514 <memcpy>
      erg += j;
 8004c36:	442c      	add	r4, r5
      eep_get_block( adresse++,flash_buffer);
 8004c38:	4638      	mov	r0, r7
 while ( erg < len) { 
 8004c3a:	42b4      	cmp	r4, r6
 8004c3c:	da0a      	bge.n	8004c54 <get_struct+0x38>
     k = len-erg;   
 8004c3e:	1b35      	subs	r5, r6, r4
      eep_get_block( adresse++,flash_buffer);
 8004c40:	1c47      	adds	r7, r0, #1
 8004c42:	4906      	ldr	r1, [pc, #24]	; (8004c5c <get_struct+0x40>)
 8004c44:	f7ff ff22 	bl	8004a8c <eep_get_block>
      if ( k > 256) { j= 256;}      
 8004c48:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 8004c4c:	dded      	ble.n	8004c2a <get_struct+0xe>
 8004c4e:	f44f 7580 	mov.w	r5, #256	; 0x100
 8004c52:	e7ea      	b.n	8004c2a <get_struct+0xe>
  }    

       
return erg;
}
 8004c54:	4620      	mov	r0, r4
 8004c56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c5a:	bf00      	nop
 8004c5c:	20000f7c 	.word	0x20000f7c

08004c60 <get_eep_int16>:
  eep_get_val(32, block);
  EEP_CS( 1);	

}

int get_eep_int16(int block,int adr) { // rckgabewert int16  
 8004c60:	b538      	push	{r3, r4, r5, lr}
 8004c62:	460c      	mov	r4, r1
 int erg;
  eep_get_block( block,(char * )&flash_buffer[0]);
 8004c64:	4d04      	ldr	r5, [pc, #16]	; (8004c78 <get_eep_int16+0x18>)
 8004c66:	4629      	mov	r1, r5
 8004c68:	f7ff ff10 	bl	8004a8c <eep_get_block>
  erg = flash_buffer[adr];
 8004c6c:	5d28      	ldrb	r0, [r5, r4]
  erg <<=8;
  erg &= 0x0000ff00;
  erg |= (flash_buffer[adr+1] & 0x000000ff);
 8004c6e:	3401      	adds	r4, #1
 8004c70:	5d2b      	ldrb	r3, [r5, r4]
 return erg;
}
 8004c72:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8004c76:	bd38      	pop	{r3, r4, r5, pc}
 8004c78:	20000f7c 	.word	0x20000f7c

08004c7c <set_eep_int16>:

int set_eep_int16(int block,int adr,int val) {
 8004c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c7e:	4607      	mov	r7, r0
 8004c80:	460d      	mov	r5, r1
 8004c82:	4616      	mov	r6, r2
  eep_get_block( block,(char * )&flash_buffer[0]);
 8004c84:	4c06      	ldr	r4, [pc, #24]	; (8004ca0 <set_eep_int16+0x24>)
 8004c86:	4621      	mov	r1, r4
 8004c88:	f7ff ff00 	bl	8004a8c <eep_get_block>
  flash_buffer[adr] = val >>8;
 8004c8c:	1233      	asrs	r3, r6, #8
 8004c8e:	5563      	strb	r3, [r4, r5]
  flash_buffer[adr+1] = val;
 8004c90:	3501      	adds	r5, #1
 8004c92:	5566      	strb	r6, [r4, r5]
  eep_set_block( block,(char *) &flash_buffer[0]);
 8004c94:	4621      	mov	r1, r4
 8004c96:	4638      	mov	r0, r7
 8004c98:	f7ff ff20 	bl	8004adc <eep_set_block>
return 1;
}
 8004c9c:	2001      	movs	r0, #1
 8004c9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ca0:	20000f7c 	.word	0x20000f7c

08004ca4 <find_offset>:
  eep_set_block( block,(char *) &flash_buffer[0]);
return 1;
}


int find_offset(void){
 8004ca4:	b538      	push	{r3, r4, r5, lr}
int i=0;
int j=0;
int k=0;
int ende =0;
 8004ca6:	2500      	movs	r5, #0
  i = _start_page;
 8004ca8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  while( ende ==0) {
 8004cac:	e005      	b.n	8004cba <find_offset+0x16>
    if ( j != 0x0000ffff) {
        i++;
        if( i > _end_page) {ende =1; in_life_time_buffer=0; life_time_block = 1024; }
    }
    else {
      life_time_block=i;
 8004cae:	4b0f      	ldr	r3, [pc, #60]	; (8004cec <find_offset+0x48>)
 8004cb0:	601c      	str	r4, [r3, #0]
      in_life_time_buffer=0;
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	4b0e      	ldr	r3, [pc, #56]	; (8004cf0 <find_offset+0x4c>)
 8004cb6:	601a      	str	r2, [r3, #0]
      ende =1;
 8004cb8:	2501      	movs	r5, #1
  while( ende ==0) {
 8004cba:	b9a5      	cbnz	r5, 8004ce6 <find_offset+0x42>
    j = get_eep_int16(i,k);
 8004cbc:	2100      	movs	r1, #0
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f7ff ffce 	bl	8004c60 <get_eep_int16>
    if ( j != 0x0000ffff) {
 8004cc4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004cc8:	4298      	cmp	r0, r3
 8004cca:	d0f0      	beq.n	8004cae <find_offset+0xa>
        i++;
 8004ccc:	3401      	adds	r4, #1
        if( i > _end_page) {ende =1; in_life_time_buffer=0; life_time_block = 1024; }
 8004cce:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 8004cd2:	dbf2      	blt.n	8004cba <find_offset+0x16>
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	4b06      	ldr	r3, [pc, #24]	; (8004cf0 <find_offset+0x4c>)
 8004cd8:	601a      	str	r2, [r3, #0]
 8004cda:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004cde:	4b03      	ldr	r3, [pc, #12]	; (8004cec <find_offset+0x48>)
 8004ce0:	601a      	str	r2, [r3, #0]
 8004ce2:	2501      	movs	r5, #1
 8004ce4:	e7e9      	b.n	8004cba <find_offset+0x16>
      }
    
  }

 return life_time_block;
}
 8004ce6:	4b01      	ldr	r3, [pc, #4]	; (8004cec <find_offset+0x48>)
 8004ce8:	6818      	ldr	r0, [r3, #0]
 8004cea:	bd38      	pop	{r3, r4, r5, pc}
 8004cec:	20000de8 	.word	0x20000de8
 8004cf0:	20000b14 	.word	0x20000b14

08004cf4 <store_offset>:

int store_offset(int val) {
 8004cf4:	b510      	push	{r4, lr}
 int i;
 i= in_anzeige_block;
 8004cf6:	4c06      	ldr	r4, [pc, #24]	; (8004d10 <store_offset+0x1c>)
 set_eep_int16(life_time_block,in_anzeige_block,val);
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	6821      	ldr	r1, [r4, #0]
 8004cfc:	4b05      	ldr	r3, [pc, #20]	; (8004d14 <store_offset+0x20>)
 8004cfe:	6818      	ldr	r0, [r3, #0]
 8004d00:	f7ff ffbc 	bl	8004c7c <set_eep_int16>
 in_anzeige_block++;
 8004d04:	6823      	ldr	r3, [r4, #0]
 in_anzeige_block++;
 8004d06:	3302      	adds	r3, #2
 in_anzeige_block &= 0x00ff;
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	6023      	str	r3, [r4, #0]
 
 
}
 8004d0c:	bd10      	pop	{r4, pc}
 8004d0e:	bf00      	nop
 8004d10:	20000df4 	.word	0x20000df4
 8004d14:	20000de8 	.word	0x20000de8

08004d18 <send_ACK>:
}

/*
 *  Funktions
 */
void send_ACK(char c, char art) {
 8004d18:	b500      	push	{lr}
 8004d1a:	b085      	sub	sp, #20
 char str[10];
  str[0]=ESC;
 8004d1c:	2341      	movs	r3, #65	; 0x41
 8004d1e:	f88d 3004 	strb.w	r3, [sp, #4]
  str[1]= c;
 8004d22:	f88d 0005 	strb.w	r0, [sp, #5]
  str[2]= ';';
 8004d26:	233b      	movs	r3, #59	; 0x3b
 8004d28:	f88d 3006 	strb.w	r3, [sp, #6]
  if ( art ==1) { str[3]= 'O'; str[4]= 'K';}
 8004d2c:	2901      	cmp	r1, #1
 8004d2e:	d014      	beq.n	8004d5a <send_ACK+0x42>
  else          { str[3]= 'K'; str[4]= 'O';}
 8004d30:	234b      	movs	r3, #75	; 0x4b
 8004d32:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d36:	234f      	movs	r3, #79	; 0x4f
 8004d38:	f88d 3008 	strb.w	r3, [sp, #8]
  str[5]=';';
 8004d3c:	233b      	movs	r3, #59	; 0x3b
 8004d3e:	f88d 3009 	strb.w	r3, [sp, #9]
  str[6]= END;
 8004d42:	235a      	movs	r3, #90	; 0x5a
 8004d44:	f88d 300a 	strb.w	r3, [sp, #10]
  str[7]=0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	f88d 300b 	strb.w	r3, [sp, #11]
  print_f_lf0(str);
 8004d4e:	a801      	add	r0, sp, #4
 8004d50:	f7ff fc16 	bl	8004580 <print_f_lf0>
}
 8004d54:	b005      	add	sp, #20
 8004d56:	f85d fb04 	ldr.w	pc, [sp], #4
  if ( art ==1) { str[3]= 'O'; str[4]= 'K';}
 8004d5a:	234f      	movs	r3, #79	; 0x4f
 8004d5c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d60:	234b      	movs	r3, #75	; 0x4b
 8004d62:	f88d 3008 	strb.w	r3, [sp, #8]
 8004d66:	e7e9      	b.n	8004d3c <send_ACK+0x24>

08004d68 <get_ser_int>:
int get_ser_int( char * buff, int* adress) {
 8004d68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d6a:	b08b      	sub	sp, #44	; 0x2c
  int ende;
  int i;
  int j;
  ende =0;
  k =0;
  j =0;
 8004d6c:	2500      	movs	r5, #0
  ende =0;
 8004d6e:	462f      	mov	r7, r5
  k =0;
 8004d70:	462e      	mov	r6, r5
  while(ende ==0) {
 8004d72:	e002      	b.n	8004d7a <get_ser_int+0x12>
      if (( c > 0x2f ) && ( c < 0x3a)) {
         str[k++] = c;
         j++;
       
       }
      if ( c == ';' ) { ende =1; j++; }
 8004d74:	2a3b      	cmp	r2, #59	; 0x3b
 8004d76:	d00f      	beq.n	8004d98 <get_ser_int+0x30>
 8004d78:	4620      	mov	r0, r4
  while(ende ==0) {
 8004d7a:	b987      	cbnz	r7, 8004d9e <get_ser_int+0x36>
      c = *buff++;
 8004d7c:	1c44      	adds	r4, r0, #1
 8004d7e:	7802      	ldrb	r2, [r0, #0]
      if (( c > 0x2f ) && ( c < 0x3a)) {
 8004d80:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	2b09      	cmp	r3, #9
 8004d88:	d8f4      	bhi.n	8004d74 <get_ser_int+0xc>
         str[k++] = c;
 8004d8a:	ab0a      	add	r3, sp, #40	; 0x28
 8004d8c:	4433      	add	r3, r6
 8004d8e:	f803 2c28 	strb.w	r2, [r3, #-40]
         j++;
 8004d92:	3501      	adds	r5, #1
         str[k++] = c;
 8004d94:	3601      	adds	r6, #1
 8004d96:	e7ed      	b.n	8004d74 <get_ser_int+0xc>
      if ( c == ';' ) { ende =1; j++; }
 8004d98:	3501      	adds	r5, #1
 8004d9a:	2701      	movs	r7, #1
 8004d9c:	e7ec      	b.n	8004d78 <get_ser_int+0x10>

   }
   ( * adress ) = j;
 8004d9e:	600d      	str	r5, [r1, #0]
  str[k] =0;
 8004da0:	ab0a      	add	r3, sp, #40	; 0x28
 8004da2:	441e      	add	r6, r3
 8004da4:	2300      	movs	r3, #0
 8004da6:	f806 3c28 	strb.w	r3, [r6, #-40]
  i = atoi(str);
 8004daa:	4668      	mov	r0, sp
 8004dac:	f004 fb69 	bl	8009482 <atoi>
 return i;
}
 8004db0:	b00b      	add	sp, #44	; 0x2c
 8004db2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004db4 <get_ser_float>:

float get_ser_float( char * buff, int * adress) {
 8004db4:	b570      	push	{r4, r5, r6, lr}
 8004db6:	b08a      	sub	sp, #40	; 0x28
  
  char str[40];
  int ii = 0;
  for (ii = 0;ii<40;++ii){str[ii]="";}
 8004db8:	2300      	movs	r3, #0
 8004dba:	e005      	b.n	8004dc8 <get_ser_float+0x14>
 8004dbc:	aa0a      	add	r2, sp, #40	; 0x28
 8004dbe:	441a      	add	r2, r3
 8004dc0:	4c30      	ldr	r4, [pc, #192]	; (8004e84 <get_ser_float+0xd0>)
 8004dc2:	f802 4c28 	strb.w	r4, [r2, #-40]
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	2b27      	cmp	r3, #39	; 0x27
 8004dca:	ddf7      	ble.n	8004dbc <get_ser_float+0x8>
  str[0]="";
 8004dcc:	4b2d      	ldr	r3, [pc, #180]	; (8004e84 <get_ser_float+0xd0>)
 8004dce:	f88d 3000 	strb.w	r3, [sp]
  char c;
  int ende ;
  float f;
  int k,i;
  ende =0;
  k =0;
 8004dd2:	2200      	movs	r2, #0
  ende =0;
 8004dd4:	4615      	mov	r5, r2
  while ( ende ==0) {
 8004dd6:	e006      	b.n	8004de6 <get_ser_float+0x32>
          c = * buff++;
          if (( c > 0x2f ) && ( c < 0x3a)) {
             str[k++] = c;
             
            }
          if ( c == '.' ) { str[k++] = '.';  }
 8004dd8:	2b2e      	cmp	r3, #46	; 0x2e
 8004dda:	d012      	beq.n	8004e02 <get_ser_float+0x4e>
          if ( c == ',' ) { str[k++] = '.';  }
 8004ddc:	2b2c      	cmp	r3, #44	; 0x2c
 8004dde:	d017      	beq.n	8004e10 <get_ser_float+0x5c>
          if ( c == ';' ) { ende =1; k++;}
 8004de0:	2b3b      	cmp	r3, #59	; 0x3b
 8004de2:	d01c      	beq.n	8004e1e <get_ser_float+0x6a>
 8004de4:	4620      	mov	r0, r4
  while ( ende ==0) {
 8004de6:	b9ed      	cbnz	r5, 8004e24 <get_ser_float+0x70>
          c = * buff++;
 8004de8:	1c44      	adds	r4, r0, #1
 8004dea:	7803      	ldrb	r3, [r0, #0]
          if (( c > 0x2f ) && ( c < 0x3a)) {
 8004dec:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8004df0:	b2c0      	uxtb	r0, r0
 8004df2:	2809      	cmp	r0, #9
 8004df4:	d8f0      	bhi.n	8004dd8 <get_ser_float+0x24>
             str[k++] = c;
 8004df6:	a80a      	add	r0, sp, #40	; 0x28
 8004df8:	4410      	add	r0, r2
 8004dfa:	f800 3c28 	strb.w	r3, [r0, #-40]
 8004dfe:	3201      	adds	r2, #1
 8004e00:	e7ea      	b.n	8004dd8 <get_ser_float+0x24>
          if ( c == '.' ) { str[k++] = '.';  }
 8004e02:	a80a      	add	r0, sp, #40	; 0x28
 8004e04:	4410      	add	r0, r2
 8004e06:	262e      	movs	r6, #46	; 0x2e
 8004e08:	f800 6c28 	strb.w	r6, [r0, #-40]
 8004e0c:	3201      	adds	r2, #1
 8004e0e:	e7e5      	b.n	8004ddc <get_ser_float+0x28>
          if ( c == ',' ) { str[k++] = '.';  }
 8004e10:	a80a      	add	r0, sp, #40	; 0x28
 8004e12:	4410      	add	r0, r2
 8004e14:	262e      	movs	r6, #46	; 0x2e
 8004e16:	f800 6c28 	strb.w	r6, [r0, #-40]
 8004e1a:	3201      	adds	r2, #1
 8004e1c:	e7e0      	b.n	8004de0 <get_ser_float+0x2c>
          if ( c == ';' ) { ende =1; k++;}
 8004e1e:	3201      	adds	r2, #1
 8004e20:	2501      	movs	r5, #1
 8004e22:	e7df      	b.n	8004de4 <get_ser_float+0x30>
              
      }
  ( * adress ) = k;
 8004e24:	600a      	str	r2, [r1, #0]
 
  str[k] =0;
 8004e26:	2000      	movs	r0, #0
 8004e28:	ab0a      	add	r3, sp, #40	; 0x28
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f803 0c28 	strb.w	r0, [r3, #-40]
  c=0;
  for ( i =0; i<k; i++) {
 8004e30:	4603      	mov	r3, r0
 8004e32:	e000      	b.n	8004e36 <get_ser_float+0x82>
 8004e34:	3301      	adds	r3, #1
 8004e36:	429a      	cmp	r2, r3
 8004e38:	dd07      	ble.n	8004e4a <get_ser_float+0x96>
      if( str[i] == '.' ) { c=1; }
 8004e3a:	a90a      	add	r1, sp, #40	; 0x28
 8004e3c:	4419      	add	r1, r3
 8004e3e:	f811 1c28 	ldrb.w	r1, [r1, #-40]
 8004e42:	292e      	cmp	r1, #46	; 0x2e
 8004e44:	d1f6      	bne.n	8004e34 <get_ser_float+0x80>
 8004e46:	2001      	movs	r0, #1
 8004e48:	e7f4      	b.n	8004e34 <get_ser_float+0x80>
   }
   if( c ==0) { 
 8004e4a:	b980      	cbnz	r0, 8004e6e <get_ser_float+0xba>
     str[k++] = '.';
 8004e4c:	1c51      	adds	r1, r2, #1
 8004e4e:	ab0a      	add	r3, sp, #40	; 0x28
 8004e50:	4413      	add	r3, r2
 8004e52:	202e      	movs	r0, #46	; 0x2e
 8004e54:	f803 0c28 	strb.w	r0, [r3, #-40]
     str[k++] = '0';
 8004e58:	1c93      	adds	r3, r2, #2
 8004e5a:	aa0a      	add	r2, sp, #40	; 0x28
 8004e5c:	440a      	add	r2, r1
 8004e5e:	2130      	movs	r1, #48	; 0x30
 8004e60:	f802 1c28 	strb.w	r1, [r2, #-40]
     str[k] =0;
 8004e64:	aa0a      	add	r2, sp, #40	; 0x28
 8004e66:	4413      	add	r3, r2
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f803 2c28 	strb.w	r2, [r3, #-40]
   }
      f = atof(str); 
 8004e6e:	4668      	mov	r0, sp
 8004e70:	f004 fb04 	bl	800947c <atof>
 8004e74:	ec51 0b10 	vmov	r0, r1, d0
 8004e78:	f7fb fec2 	bl	8000c00 <__aeabi_d2f>
 
  return f;
}
 8004e7c:	ee00 0a10 	vmov	s0, r0
 8004e80:	b00a      	add	sp, #40	; 0x28
 8004e82:	bd70      	pop	{r4, r5, r6, pc}
 8004e84:	0800d9a0 	.word	0x0800d9a0

08004e88 <send_int_val>:


void  send_int_val(char befehl,int val){
 8004e88:	b530      	push	{r4, r5, lr}
 8004e8a:	b08b      	sub	sp, #44	; 0x2c
 8004e8c:	4604      	mov	r4, r0
char str[20];
char str1[20];
unsigned int val1;
  val1 = val;
  //val &= 0x0000ffff;
  sprintf(str1,"%d",val);
 8004e8e:	460a      	mov	r2, r1
 8004e90:	4910      	ldr	r1, [pc, #64]	; (8004ed4 <send_int_val+0x4c>)
 8004e92:	4668      	mov	r0, sp
 8004e94:	f005 f846 	bl	8009f24 <siprintf>
  str[0]= ESC;
 8004e98:	2341      	movs	r3, #65	; 0x41
 8004e9a:	f88d 3014 	strb.w	r3, [sp, #20]
  str[1] = befehl;
 8004e9e:	f88d 4015 	strb.w	r4, [sp, #21]
  str[2]=';';
 8004ea2:	233b      	movs	r3, #59	; 0x3b
 8004ea4:	f88d 3016 	strb.w	r3, [sp, #22]
  str[3] = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	f88d 3017 	strb.w	r3, [sp, #23]
  strcat(str,str1);
 8004eae:	ac05      	add	r4, sp, #20
 8004eb0:	4669      	mov	r1, sp
 8004eb2:	4620      	mov	r0, r4
 8004eb4:	f005 f85a 	bl	8009f6c <strcat>
  strcat(str,";Z");
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f7fb f993 	bl	80001e4 <strlen>
 8004ebe:	1822      	adds	r2, r4, r0
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <send_int_val+0x50>)
 8004ec2:	8819      	ldrh	r1, [r3, #0]
 8004ec4:	789b      	ldrb	r3, [r3, #2]
 8004ec6:	5221      	strh	r1, [r4, r0]
 8004ec8:	7093      	strb	r3, [r2, #2]
  print_f_lf0(str);
 8004eca:	4620      	mov	r0, r4
 8004ecc:	f7ff fb58 	bl	8004580 <print_f_lf0>
 
}
 8004ed0:	b00b      	add	sp, #44	; 0x2c
 8004ed2:	bd30      	pop	{r4, r5, pc}
 8004ed4:	0800d8d0 	.word	0x0800d8d0
 8004ed8:	0800d8d4 	.word	0x0800d8d4

08004edc <send_float_val>:



void send_float_val(char befehl, float val) {
 8004edc:	b530      	push	{r4, r5, lr}
 8004ede:	b08b      	sub	sp, #44	; 0x2c
 8004ee0:	4604      	mov	r4, r0
char str[20];
char str1[20];
  sprintf(str1,"%04.1f",val);
 8004ee2:	ee10 0a10 	vmov	r0, s0
 8004ee6:	f7fb fb3f 	bl	8000568 <__aeabi_f2d>
 8004eea:	4602      	mov	r2, r0
 8004eec:	460b      	mov	r3, r1
 8004eee:	4911      	ldr	r1, [pc, #68]	; (8004f34 <send_float_val+0x58>)
 8004ef0:	4668      	mov	r0, sp
 8004ef2:	f005 f817 	bl	8009f24 <siprintf>
  str[0]= ESC;
 8004ef6:	2341      	movs	r3, #65	; 0x41
 8004ef8:	f88d 3014 	strb.w	r3, [sp, #20]
  str[1] = befehl;
 8004efc:	f88d 4015 	strb.w	r4, [sp, #21]
  str[2] = ';';
 8004f00:	233b      	movs	r3, #59	; 0x3b
 8004f02:	f88d 3016 	strb.w	r3, [sp, #22]
  str[3] = 0;
 8004f06:	2300      	movs	r3, #0
 8004f08:	f88d 3017 	strb.w	r3, [sp, #23]
  strcat(str,str1);
 8004f0c:	ac05      	add	r4, sp, #20
 8004f0e:	4669      	mov	r1, sp
 8004f10:	4620      	mov	r0, r4
 8004f12:	f005 f82b 	bl	8009f6c <strcat>
  strcat(str,";Z");
 8004f16:	4620      	mov	r0, r4
 8004f18:	f7fb f964 	bl	80001e4 <strlen>
 8004f1c:	1822      	adds	r2, r4, r0
 8004f1e:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <send_float_val+0x5c>)
 8004f20:	8819      	ldrh	r1, [r3, #0]
 8004f22:	789b      	ldrb	r3, [r3, #2]
 8004f24:	5221      	strh	r1, [r4, r0]
 8004f26:	7093      	strb	r3, [r2, #2]
  print_f_lf0(str); 
 8004f28:	4620      	mov	r0, r4
 8004f2a:	f7ff fb29 	bl	8004580 <print_f_lf0>
  
}
 8004f2e:	b00b      	add	sp, #44	; 0x2c
 8004f30:	bd30      	pop	{r4, r5, pc}
 8004f32:	bf00      	nop
 8004f34:	0800d8c8 	.word	0x0800d8c8
 8004f38:	0800d8d4 	.word	0x0800d8d4

08004f3c <befehl>:
if (ser_in_flag0 !=0 ) {                                                 // Befehlsdaten empfangen
 8004f3c:	4bb1      	ldr	r3, [pc, #708]	; (8005204 <befehl+0x2c8>)
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	b903      	cbnz	r3, 8004f44 <befehl+0x8>
 8004f42:	4770      	bx	lr
void befehl(void) {
 8004f44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f48:	ed2d 8b02 	vpush	{d8}
 8004f4c:	b08e      	sub	sp, #56	; 0x38
    ser_in_flag0 --;                                                     // erstes Zeichen = Befehlscode
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	4aac      	ldr	r2, [pc, #688]	; (8005204 <befehl+0x2c8>)
 8004f52:	7013      	strb	r3, [r2, #0]
    b = get_char();
 8004f54:	f7ff fb48 	bl	80045e8 <get_char>
 8004f58:	4604      	mov	r4, r0
    printf("Befehl= %c  \n",b);
 8004f5a:	4601      	mov	r1, r0
 8004f5c:	48aa      	ldr	r0, [pc, #680]	; (8005208 <befehl+0x2cc>)
 8004f5e:	f004 ff51 	bl	8009e04 <iprintf>
        switch (b) {
 8004f62:	f1a4 0342 	sub.w	r3, r4, #66	; 0x42
 8004f66:	2b38      	cmp	r3, #56	; 0x38
 8004f68:	f201 8640 	bhi.w	8006bec <befehl+0x1cb0>
 8004f6c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004f70:	0bbe0b4d 	.word	0x0bbe0b4d
 8004f74:	0906089c 	.word	0x0906089c
 8004f78:	00c10087 	.word	0x00c10087
 8004f7c:	011900f1 	.word	0x011900f1
 8004f80:	00950c15 	.word	0x00950c15
 8004f84:	079f0c62 	.word	0x079f0c62
 8004f88:	0cfc0caf 	.word	0x0cfc0caf
 8004f8c:	0d490ab3 	.word	0x0d490ab3
 8004f90:	05e00e3e 	.word	0x05e00e3e
 8004f94:	0e3e0e3e 	.word	0x0e3e0e3e
 8004f98:	0e3e00a3 	.word	0x0e3e00a3
 8004f9c:	0e3e0e3e 	.word	0x0e3e0e3e
 8004fa0:	0e3e0e3e 	.word	0x0e3e0e3e
 8004fa4:	0e3e0e3e 	.word	0x0e3e0e3e
 8004fa8:	0e3e0e3e 	.word	0x0e3e0e3e
 8004fac:	07790e3e 	.word	0x07790e3e
 8004fb0:	062404ff 	.word	0x062404ff
 8004fb4:	06ad040b 	.word	0x06ad040b
 8004fb8:	096d071a 	.word	0x096d071a
 8004fbc:	01fc01b3 	.word	0x01fc01b3
 8004fc0:	0a4209d4 	.word	0x0a4209d4
 8004fc4:	07f30039 	.word	0x07f30039
 8004fc8:	0858008e 	.word	0x0858008e
 8004fcc:	0df1038f 	.word	0x0df1038f
 8004fd0:	05990488 	.word	0x05990488
 8004fd4:	0da40872 	.word	0x0da40872
 8004fd8:	035f0381 	.word	0x035f0381
 8004fdc:	02450370 	.word	0x02450370
 8004fe0:	0394      	.short	0x0394
                 i = get_in_buff_len();
 8004fe2:	f7ff faf9 	bl	80045d8 <get_in_buff_len>
 8004fe6:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8004fe8:	2400      	movs	r4, #0
 8004fea:	9403      	str	r4, [sp, #12]
                 while(( i> 0 ) && ( k<255)) {
 8004fec:	e008      	b.n	8005000 <befehl+0xc4>
                	 str[k++] = get_char();
 8004fee:	1c66      	adds	r6, r4, #1
 8004ff0:	f7ff fafa 	bl	80045e8 <get_char>
 8004ff4:	ab0e      	add	r3, sp, #56	; 0x38
 8004ff6:	441c      	add	r4, r3
 8004ff8:	f804 0c28 	strb.w	r0, [r4, #-40]
                     i--;
 8004ffc:	3d01      	subs	r5, #1
                	 str[k++] = get_char();
 8004ffe:	4634      	mov	r4, r6
                 while(( i> 0 ) && ( k<255)) {
 8005000:	2d00      	cmp	r5, #0
 8005002:	dd01      	ble.n	8005008 <befehl+0xcc>
 8005004:	2cfe      	cmp	r4, #254	; 0xfe
 8005006:	ddf2      	ble.n	8004fee <befehl+0xb2>
                 str[k++] = ';';
 8005008:	1c63      	adds	r3, r4, #1
 800500a:	aa0e      	add	r2, sp, #56	; 0x38
 800500c:	4414      	add	r4, r2
 800500e:	223b      	movs	r2, #59	; 0x3b
 8005010:	f804 2c28 	strb.w	r2, [r4, #-40]
                 str[k] =0;  // ???
 8005014:	aa0e      	add	r2, sp, #56	; 0x38
 8005016:	4413      	add	r3, r2
 8005018:	2200      	movs	r2, #0
 800501a:	f803 2c28 	strb.w	r2, [r3, #-40]
                 c = str[i++];
 800501e:	f89d 2010 	ldrb.w	r2, [sp, #16]
                 if (( c > 0x2f) && ( c < 0x39)) {
 8005022:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005026:	b2db      	uxtb	r3, r3
 8005028:	2b08      	cmp	r3, #8
 800502a:	d823      	bhi.n	8005074 <befehl+0x138>
                     c = str[i++];
 800502c:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if ( c == ';') {
 8005030:	2b3b      	cmp	r3, #59	; 0x3b
 8005032:	d004      	beq.n	800503e <befehl+0x102>
                     else {send_ACK(max_druck_eingabe, 0);
 8005034:	2100      	movs	r1, #0
 8005036:	206c      	movs	r0, #108	; 0x6c
 8005038:	f7ff fe6e 	bl	8004d18 <send_ACK>
 800503c:	e026      	b.n	800508c <befehl+0x150>
                         if( e == '1' ) {
 800503e:	2a31      	cmp	r2, #49	; 0x31
 8005040:	d006      	beq.n	8005050 <befehl+0x114>
                             send_float_val(max_druck_eingabe,rampe1.maximal_druck);
 8005042:	4b72      	ldr	r3, [pc, #456]	; (800520c <befehl+0x2d0>)
 8005044:	ed93 0aad 	vldr	s0, [r3, #692]	; 0x2b4
 8005048:	206c      	movs	r0, #108	; 0x6c
 800504a:	f7ff ff47 	bl	8004edc <send_float_val>
 800504e:	e01d      	b.n	800508c <befehl+0x150>
                             f = get_ser_float(&str[i],&l);
 8005050:	a903      	add	r1, sp, #12
 8005052:	f10d 0012 	add.w	r0, sp, #18
 8005056:	f7ff fead 	bl	8004db4 <get_ser_float>
                             rampe1.maximal_druck= f;
 800505a:	486c      	ldr	r0, [pc, #432]	; (800520c <befehl+0x2d0>)
 800505c:	ed80 0aad 	vstr	s0, [r0, #692]	; 0x2b4
                             store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005060:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005064:	2108      	movs	r1, #8
 8005066:	f7ff fdb3 	bl	8004bd0 <store_struct>
                             send_ACK(max_druck_eingabe, 1);
 800506a:	2101      	movs	r1, #1
 800506c:	206c      	movs	r0, #108	; 0x6c
 800506e:	f7ff fe53 	bl	8004d18 <send_ACK>
 8005072:	e00b      	b.n	800508c <befehl+0x150>
                	 send_ACK(max_druck_eingabe, 0);
 8005074:	2100      	movs	r1, #0
 8005076:	206c      	movs	r0, #108	; 0x6c
 8005078:	f7ff fe4e 	bl	8004d18 <send_ACK>
 800507c:	e006      	b.n	800508c <befehl+0x150>
                 i= find_offset();
 800507e:	f7ff fe11 	bl	8004ca4 <find_offset>
                 send_int_val(get_block_zahl,i);
 8005082:	f5a0 6180 	sub.w	r1, r0, #1024	; 0x400
 8005086:	2046      	movs	r0, #70	; 0x46
 8005088:	f7ff fefe 	bl	8004e88 <send_int_val>
    reset_in_0_buff( ); 
 800508c:	f7ff fa2e 	bl	80044ec <reset_in_0_buff>
}
 8005090:	b00e      	add	sp, #56	; 0x38
 8005092:	ecbd 8b02 	vpop	{d8}
 8005096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
            	anzeige_send_int((int)600.0);
 800509a:	f44f 7016 	mov.w	r0, #600	; 0x258
 800509e:	f7fe ff95 	bl	8003fcc <anzeige_send_int>
                 del_bereich(1024,1024);
 80050a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80050a6:	4608      	mov	r0, r1
 80050a8:	f7ff fd84 	bl	8004bb4 <del_bereich>
                 anzeige_send_int((int)600.0);
 80050ac:	f44f 7016 	mov.w	r0, #600	; 0x258
 80050b0:	f7fe ff8c 	bl	8003fcc <anzeige_send_int>
                 break;
 80050b4:	e7ea      	b.n	800508c <befehl+0x150>
                 strcpy(dummy,"AV;");
 80050b6:	4c56      	ldr	r4, [pc, #344]	; (8005210 <befehl+0x2d4>)
 80050b8:	4b56      	ldr	r3, [pc, #344]	; (8005214 <befehl+0x2d8>)
 80050ba:	6818      	ldr	r0, [r3, #0]
 80050bc:	6020      	str	r0, [r4, #0]
                 sprintf(dummy2,"%d",fwVersion);
 80050be:	4d56      	ldr	r5, [pc, #344]	; (8005218 <befehl+0x2dc>)
 80050c0:	4a56      	ldr	r2, [pc, #344]	; (800521c <befehl+0x2e0>)
 80050c2:	4957      	ldr	r1, [pc, #348]	; (8005220 <befehl+0x2e4>)
 80050c4:	4628      	mov	r0, r5
 80050c6:	f004 ff2d 	bl	8009f24 <siprintf>
                 strcat(dummy,dummy2);
 80050ca:	4629      	mov	r1, r5
 80050cc:	4620      	mov	r0, r4
 80050ce:	f004 ff4d 	bl	8009f6c <strcat>
                 strcat(dummy,";");
 80050d2:	4620      	mov	r0, r4
 80050d4:	f7fb f886 	bl	80001e4 <strlen>
 80050d8:	4b52      	ldr	r3, [pc, #328]	; (8005224 <befehl+0x2e8>)
 80050da:	881b      	ldrh	r3, [r3, #0]
 80050dc:	5223      	strh	r3, [r4, r0]
                 strcat(dummy,"Z");
 80050de:	4620      	mov	r0, r4
 80050e0:	f7fb f880 	bl	80001e4 <strlen>
 80050e4:	4b50      	ldr	r3, [pc, #320]	; (8005228 <befehl+0x2ec>)
 80050e6:	881b      	ldrh	r3, [r3, #0]
 80050e8:	5223      	strh	r3, [r4, r0]
                 print_f_lf0(dummy);
 80050ea:	4620      	mov	r0, r4
 80050ec:	f7ff fa48 	bl	8004580 <print_f_lf0>
                 break;
 80050f0:	e7cc      	b.n	800508c <befehl+0x150>
                 i = get_in_buff_len();
 80050f2:	f7ff fa71 	bl	80045d8 <get_in_buff_len>
 80050f6:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 80050f8:	2400      	movs	r4, #0
 80050fa:	9403      	str	r4, [sp, #12]
                 while(( i> 0 ) && ( k<255)) {
 80050fc:	e008      	b.n	8005110 <befehl+0x1d4>
                     str[k++] = get_char();i--; }
 80050fe:	1c66      	adds	r6, r4, #1
 8005100:	f7ff fa72 	bl	80045e8 <get_char>
 8005104:	ab0e      	add	r3, sp, #56	; 0x38
 8005106:	441c      	add	r4, r3
 8005108:	f804 0c28 	strb.w	r0, [r4, #-40]
 800510c:	3d01      	subs	r5, #1
 800510e:	4634      	mov	r4, r6
                 while(( i> 0 ) && ( k<255)) {
 8005110:	2d00      	cmp	r5, #0
 8005112:	dd01      	ble.n	8005118 <befehl+0x1dc>
 8005114:	2cfe      	cmp	r4, #254	; 0xfe
 8005116:	ddf2      	ble.n	80050fe <befehl+0x1c2>
                  c = str[i++];
 8005118:	f89d 3010 	ldrb.w	r3, [sp, #16]
                  if ( c == ';') {
 800511c:	2b3b      	cmp	r3, #59	; 0x3b
 800511e:	d004      	beq.n	800512a <befehl+0x1ee>
                  else {  send_ACK(set_block, 0);
 8005120:	2100      	movs	r1, #0
 8005122:	2047      	movs	r0, #71	; 0x47
 8005124:	f7ff fdf8 	bl	8004d18 <send_ACK>
 8005128:	e7b0      	b.n	800508c <befehl+0x150>
                    i = get_ser_int(&str[j],&l);
 800512a:	a903      	add	r1, sp, #12
 800512c:	f10d 0011 	add.w	r0, sp, #17
 8005130:	f7ff fe1a 	bl	8004d68 <get_ser_int>
                    i += 1024;
 8005134:	f500 6080 	add.w	r0, r0, #1024	; 0x400
                    life_time_block=i;
 8005138:	4b3c      	ldr	r3, [pc, #240]	; (800522c <befehl+0x2f0>)
 800513a:	6018      	str	r0, [r3, #0]
                    in_life_time_buffer=0;
 800513c:	2200      	movs	r2, #0
 800513e:	4b3c      	ldr	r3, [pc, #240]	; (8005230 <befehl+0x2f4>)
 8005140:	601a      	str	r2, [r3, #0]
                    eep_get_block( i,life_time_buffer);
 8005142:	493c      	ldr	r1, [pc, #240]	; (8005234 <befehl+0x2f8>)
 8005144:	f7ff fca2 	bl	8004a8c <eep_get_block>
                    send_ACK(set_block, 1);
 8005148:	2101      	movs	r1, #1
 800514a:	2047      	movs	r0, #71	; 0x47
 800514c:	f7ff fde4 	bl	8004d18 <send_ACK>
 8005150:	e79c      	b.n	800508c <befehl+0x150>
                    strcpy(dummy,"AH;");
 8005152:	4b2f      	ldr	r3, [pc, #188]	; (8005210 <befehl+0x2d4>)
 8005154:	4a38      	ldr	r2, [pc, #224]	; (8005238 <befehl+0x2fc>)
 8005156:	6810      	ldr	r0, [r2, #0]
 8005158:	6018      	str	r0, [r3, #0]
                    print_f0(dummy); 
 800515a:	4618      	mov	r0, r3
 800515c:	f7ff f9ea 	bl	8004534 <print_f0>
                    j =0;
 8005160:	2400      	movs	r4, #0
                    i =0; 
 8005162:	4625      	mov	r5, r4
                    while( i ==0) {
 8005164:	e000      	b.n	8005168 <befehl+0x22c>
                      else {i=1;
 8005166:	2501      	movs	r5, #1
                    while( i ==0) {
 8005168:	b9a5      	cbnz	r5, 8005194 <befehl+0x258>
                      l  = life_time_buffer[j++];    l<<=8;
 800516a:	1c62      	adds	r2, r4, #1
 800516c:	4931      	ldr	r1, [pc, #196]	; (8005234 <befehl+0x2f8>)
 800516e:	5d08      	ldrb	r0, [r1, r4]
                      l |= life_time_buffer[j++];
 8005170:	5c8b      	ldrb	r3, [r1, r2]
 8005172:	3402      	adds	r4, #2
 8005174:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8005178:	9303      	str	r3, [sp, #12]
                      if ( l != 0x0000ffff) {
 800517a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800517e:	4293      	cmp	r3, r2
 8005180:	d0f1      	beq.n	8005166 <befehl+0x22a>
                        sprintf(dummy,"%d;");
 8005182:	4e23      	ldr	r6, [pc, #140]	; (8005210 <befehl+0x2d4>)
 8005184:	492d      	ldr	r1, [pc, #180]	; (800523c <befehl+0x300>)
 8005186:	4630      	mov	r0, r6
 8005188:	f004 fecc 	bl	8009f24 <siprintf>
                        print_f0(dummy); 
 800518c:	4630      	mov	r0, r6
 800518e:	f7ff f9d1 	bl	8004534 <print_f0>
 8005192:	e7e9      	b.n	8005168 <befehl+0x22c>
                   strcpy(dummy,"Z");
 8005194:	481e      	ldr	r0, [pc, #120]	; (8005210 <befehl+0x2d4>)
 8005196:	4b24      	ldr	r3, [pc, #144]	; (8005228 <befehl+0x2ec>)
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	8003      	strh	r3, [r0, #0]
                   print_f_lf0(dummy); 
 800519c:	f7ff f9f0 	bl	8004580 <print_f_lf0>
              break;
 80051a0:	e774      	b.n	800508c <befehl+0x150>
                   if (password==1 ) {
 80051a2:	4b27      	ldr	r3, [pc, #156]	; (8005240 <befehl+0x304>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d004      	beq.n	80051b4 <befehl+0x278>
                       send_ACK(set_max_fuell, 0);  // kein Password
 80051aa:	2100      	movs	r1, #0
 80051ac:	2049      	movs	r0, #73	; 0x49
 80051ae:	f7ff fdb3 	bl	8004d18 <send_ACK>
 80051b2:	e76b      	b.n	800508c <befehl+0x150>
                       i = get_in_buff_len();
 80051b4:	f7ff fa10 	bl	80045d8 <get_in_buff_len>
 80051b8:	4605      	mov	r5, r0
                       k =0; j =0; l =0;
 80051ba:	2400      	movs	r4, #0
 80051bc:	9403      	str	r4, [sp, #12]
                       while(( i> 0 ) && ( k<40)) {
 80051be:	e008      	b.n	80051d2 <befehl+0x296>
                	       str[k++] = get_char();
 80051c0:	1c66      	adds	r6, r4, #1
 80051c2:	f7ff fa11 	bl	80045e8 <get_char>
 80051c6:	ab0e      	add	r3, sp, #56	; 0x38
 80051c8:	441c      	add	r4, r3
 80051ca:	f804 0c28 	strb.w	r0, [r4, #-40]
                	       i--;
 80051ce:	3d01      	subs	r5, #1
                	       str[k++] = get_char();
 80051d0:	4634      	mov	r4, r6
                       while(( i> 0 ) && ( k<40)) {
 80051d2:	2d00      	cmp	r5, #0
 80051d4:	dd01      	ble.n	80051da <befehl+0x29e>
 80051d6:	2c27      	cmp	r4, #39	; 0x27
 80051d8:	ddf2      	ble.n	80051c0 <befehl+0x284>
                       str[k] = ';';
 80051da:	ab0e      	add	r3, sp, #56	; 0x38
 80051dc:	441c      	add	r4, r3
 80051de:	233b      	movs	r3, #59	; 0x3b
 80051e0:	f804 3c28 	strb.w	r3, [r4, #-40]
                       c = str[j++];
 80051e4:	f89d 2010 	ldrb.w	r2, [sp, #16]
                       if (( c > 0x2f) && ( c < 0x39)) {
 80051e8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b08      	cmp	r3, #8
 80051f0:	d86c      	bhi.n	80052cc <befehl+0x390>
                           c = str[j++];
 80051f2:	f89d 3011 	ldrb.w	r3, [sp, #17]
                           if (c == ';') {
 80051f6:	2b3b      	cmp	r3, #59	; 0x3b
 80051f8:	d024      	beq.n	8005244 <befehl+0x308>
                    	       send_ACK(set_max_fuell, 0);
 80051fa:	2100      	movs	r1, #0
 80051fc:	2049      	movs	r0, #73	; 0x49
 80051fe:	f7ff fd8b 	bl	8004d18 <send_ACK>
 8005202:	e743      	b.n	800508c <befehl+0x150>
 8005204:	20000b20 	.word	0x20000b20
 8005208:	0800d7cc 	.word	0x0800d7cc
 800520c:	20000b30 	.word	0x20000b30
 8005210:	200010f0 	.word	0x200010f0
 8005214:	0800d7dc 	.word	0x0800d7dc
 8005218:	20001080 	.word	0x20001080
 800521c:	000186a0 	.word	0x000186a0
 8005220:	0800d8d0 	.word	0x0800d8d0
 8005224:	0800d864 	.word	0x0800d864
 8005228:	0800d7e0 	.word	0x0800d7e0
 800522c:	20000de8 	.word	0x20000de8
 8005230:	20000b14 	.word	0x20000b14
 8005234:	20000df8 	.word	0x20000df8
 8005238:	0800d7e4 	.word	0x0800d7e4
 800523c:	0800d7e8 	.word	0x0800d7e8
 8005240:	20000000 	.word	0x20000000
                               if (e =='1') {                                    // Fllstand max und min setzen
 8005244:	2a31      	cmp	r2, #49	; 0x31
 8005246:	d025      	beq.n	8005294 <befehl+0x358>
                                   strcpy(dummy,"AH;");
 8005248:	4cc6      	ldr	r4, [pc, #792]	; (8005564 <befehl+0x628>)
 800524a:	4bc7      	ldr	r3, [pc, #796]	; (8005568 <befehl+0x62c>)
 800524c:	6818      	ldr	r0, [r3, #0]
 800524e:	6020      	str	r0, [r4, #0]
                                   sprintf(dummy2,"%04.1f;",rampe1.max_fuell_st);
 8005250:	4ec6      	ldr	r6, [pc, #792]	; (800556c <befehl+0x630>)
 8005252:	f8d6 02ac 	ldr.w	r0, [r6, #684]	; 0x2ac
 8005256:	f7fb f987 	bl	8000568 <__aeabi_f2d>
 800525a:	4dc5      	ldr	r5, [pc, #788]	; (8005570 <befehl+0x634>)
 800525c:	4602      	mov	r2, r0
 800525e:	460b      	mov	r3, r1
 8005260:	49c4      	ldr	r1, [pc, #784]	; (8005574 <befehl+0x638>)
 8005262:	4628      	mov	r0, r5
 8005264:	f004 fe5e 	bl	8009f24 <siprintf>
                                   strcat(dummy,dummy2);
 8005268:	4629      	mov	r1, r5
 800526a:	4620      	mov	r0, r4
 800526c:	f004 fe7e 	bl	8009f6c <strcat>
                                   sprintf(dummy2,"%04.1f;Z",rampe1.min_fuell_st);
 8005270:	f8d6 02b0 	ldr.w	r0, [r6, #688]	; 0x2b0
 8005274:	f7fb f978 	bl	8000568 <__aeabi_f2d>
 8005278:	4602      	mov	r2, r0
 800527a:	460b      	mov	r3, r1
 800527c:	49be      	ldr	r1, [pc, #760]	; (8005578 <befehl+0x63c>)
 800527e:	4628      	mov	r0, r5
 8005280:	f004 fe50 	bl	8009f24 <siprintf>
                                   strcat(dummy,dummy2);
 8005284:	4629      	mov	r1, r5
 8005286:	4620      	mov	r0, r4
 8005288:	f004 fe70 	bl	8009f6c <strcat>
                                   print_f_lf0(dummy);
 800528c:	4620      	mov	r0, r4
 800528e:	f7ff f977 	bl	8004580 <print_f_lf0>
 8005292:	e6fb      	b.n	800508c <befehl+0x150>
                                   f = get_ser_float(&str[j],&l);
 8005294:	a903      	add	r1, sp, #12
 8005296:	f10d 0012 	add.w	r0, sp, #18
 800529a:	f7ff fd8b 	bl	8004db4 <get_ser_float>
                                   rampe1.max_fuell_st= f;
 800529e:	4cb3      	ldr	r4, [pc, #716]	; (800556c <befehl+0x630>)
 80052a0:	ed84 0aab 	vstr	s0, [r4, #684]	; 0x2ac
                                   j =l+j;
 80052a4:	9b03      	ldr	r3, [sp, #12]
 80052a6:	3302      	adds	r3, #2
                                   f = get_ser_float(&str[j],&l);
 80052a8:	a903      	add	r1, sp, #12
 80052aa:	aa04      	add	r2, sp, #16
 80052ac:	18d0      	adds	r0, r2, r3
 80052ae:	f7ff fd81 	bl	8004db4 <get_ser_float>
                                   rampe1.min_fuell_st= f;
 80052b2:	ed84 0aac 	vstr	s0, [r4, #688]	; 0x2b0
                                   store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80052b6:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80052ba:	2108      	movs	r1, #8
 80052bc:	4620      	mov	r0, r4
 80052be:	f7ff fc87 	bl	8004bd0 <store_struct>
                                   send_ACK(set_max_fuell, 1);
 80052c2:	2101      	movs	r1, #1
 80052c4:	2049      	movs	r0, #73	; 0x49
 80052c6:	f7ff fd27 	bl	8004d18 <send_ACK>
 80052ca:	e6df      	b.n	800508c <befehl+0x150>
                	       send_ACK(set_max_fuell, 0);
 80052cc:	2100      	movs	r1, #0
 80052ce:	2049      	movs	r0, #73	; 0x49
 80052d0:	f7ff fd22 	bl	8004d18 <send_ACK>
 80052d4:	e6da      	b.n	800508c <befehl+0x150>
              i = get_in_buff_len();
 80052d6:	f7ff f97f 	bl	80045d8 <get_in_buff_len>
 80052da:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 80052dc:	2400      	movs	r4, #0
 80052de:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80052e0:	e008      	b.n	80052f4 <befehl+0x3b8>
 80052e2:	1c66      	adds	r6, r4, #1
 80052e4:	f7ff f980 	bl	80045e8 <get_char>
 80052e8:	ab0e      	add	r3, sp, #56	; 0x38
 80052ea:	441c      	add	r4, r3
 80052ec:	f804 0c28 	strb.w	r0, [r4, #-40]
 80052f0:	3d01      	subs	r5, #1
 80052f2:	4634      	mov	r4, r6
 80052f4:	2d00      	cmp	r5, #0
 80052f6:	dd01      	ble.n	80052fc <befehl+0x3c0>
 80052f8:	2c27      	cmp	r4, #39	; 0x27
 80052fa:	ddf2      	ble.n	80052e2 <befehl+0x3a6>
              str[k]= ';' ;
 80052fc:	ab0e      	add	r3, sp, #56	; 0x38
 80052fe:	441c      	add	r4, r3
 8005300:	233b      	movs	r3, #59	; 0x3b
 8005302:	f804 3c28 	strb.w	r3, [r4, #-40]
              c = str[j++];
 8005306:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800530a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b08      	cmp	r3, #8
 8005312:	d824      	bhi.n	800535e <befehl+0x422>
                  c = str[j++];
 8005314:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8005318:	2b3b      	cmp	r3, #59	; 0x3b
 800531a:	d004      	beq.n	8005326 <befehl+0x3ea>
                  else {  send_ACK(set_start_strom, 0); }
 800531c:	2100      	movs	r1, #0
 800531e:	2068      	movs	r0, #104	; 0x68
 8005320:	f7ff fcfa 	bl	8004d18 <send_ACK>
 8005324:	e6b2      	b.n	800508c <befehl+0x150>
                     if( e =='1') {
 8005326:	2a31      	cmp	r2, #49	; 0x31
 8005328:	d006      	beq.n	8005338 <befehl+0x3fc>
                     else {send_int_val(set_start_strom, rampe1.startstrom);}
 800532a:	4b90      	ldr	r3, [pc, #576]	; (800556c <befehl+0x630>)
 800532c:	f8d3 12a8 	ldr.w	r1, [r3, #680]	; 0x2a8
 8005330:	2068      	movs	r0, #104	; 0x68
 8005332:	f7ff fda9 	bl	8004e88 <send_int_val>
 8005336:	e6a9      	b.n	800508c <befehl+0x150>
                        rampe1.startstrom = get_ser_int(&str[j],&l);
 8005338:	a903      	add	r1, sp, #12
 800533a:	f10d 0012 	add.w	r0, sp, #18
 800533e:	f7ff fd13 	bl	8004d68 <get_ser_int>
 8005342:	4b8a      	ldr	r3, [pc, #552]	; (800556c <befehl+0x630>)
 8005344:	f8c3 02a8 	str.w	r0, [r3, #680]	; 0x2a8
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005348:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800534c:	2108      	movs	r1, #8
 800534e:	4618      	mov	r0, r3
 8005350:	f7ff fc3e 	bl	8004bd0 <store_struct>
                        send_ACK(set_start_strom, 1); 
 8005354:	2101      	movs	r1, #1
 8005356:	2068      	movs	r0, #104	; 0x68
 8005358:	f7ff fcde 	bl	8004d18 <send_ACK>
 800535c:	e696      	b.n	800508c <befehl+0x150>
            else {  send_ACK(set_start_strom, 0); }
 800535e:	2100      	movs	r1, #0
 8005360:	2068      	movs	r0, #104	; 0x68
 8005362:	f7ff fcd9 	bl	8004d18 <send_ACK>
 8005366:	e691      	b.n	800508c <befehl+0x150>
              i = get_in_buff_len();
 8005368:	f7ff f936 	bl	80045d8 <get_in_buff_len>
 800536c:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 800536e:	2400      	movs	r4, #0
 8005370:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005372:	e008      	b.n	8005386 <befehl+0x44a>
 8005374:	1c66      	adds	r6, r4, #1
 8005376:	f7ff f937 	bl	80045e8 <get_char>
 800537a:	ab0e      	add	r3, sp, #56	; 0x38
 800537c:	441c      	add	r4, r3
 800537e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005382:	3d01      	subs	r5, #1
 8005384:	4634      	mov	r4, r6
 8005386:	2d00      	cmp	r5, #0
 8005388:	dd01      	ble.n	800538e <befehl+0x452>
 800538a:	2c27      	cmp	r4, #39	; 0x27
 800538c:	ddf2      	ble.n	8005374 <befehl+0x438>
              str[k]= ';' ;
 800538e:	ab0e      	add	r3, sp, #56	; 0x38
 8005390:	441c      	add	r4, r3
 8005392:	233b      	movs	r3, #59	; 0x3b
 8005394:	f804 3c28 	strb.w	r3, [r4, #-40]
              c = str[j++];
 8005398:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800539c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	2b08      	cmp	r3, #8
 80053a4:	d824      	bhi.n	80053f0 <befehl+0x4b4>
                  c = str[j++];
 80053a6:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 80053aa:	2b3b      	cmp	r3, #59	; 0x3b
 80053ac:	d004      	beq.n	80053b8 <befehl+0x47c>
                   else {  send_ACK(set_rampe_offset, 0); }
 80053ae:	2100      	movs	r1, #0
 80053b0:	2069      	movs	r0, #105	; 0x69
 80053b2:	f7ff fcb1 	bl	8004d18 <send_ACK>
 80053b6:	e669      	b.n	800508c <befehl+0x150>
                     if( e =='1') {
 80053b8:	2a31      	cmp	r2, #49	; 0x31
 80053ba:	d006      	beq.n	80053ca <befehl+0x48e>
                      else {send_int_val(set_rampe_offset, rampe1.offset_step);}
 80053bc:	4b6b      	ldr	r3, [pc, #428]	; (800556c <befehl+0x630>)
 80053be:	f8d3 12a4 	ldr.w	r1, [r3, #676]	; 0x2a4
 80053c2:	2069      	movs	r0, #105	; 0x69
 80053c4:	f7ff fd60 	bl	8004e88 <send_int_val>
 80053c8:	e660      	b.n	800508c <befehl+0x150>
                       rampe1.offset_step = get_ser_int(&str[j],&l);
 80053ca:	a903      	add	r1, sp, #12
 80053cc:	f10d 0012 	add.w	r0, sp, #18
 80053d0:	f7ff fcca 	bl	8004d68 <get_ser_int>
 80053d4:	4b65      	ldr	r3, [pc, #404]	; (800556c <befehl+0x630>)
 80053d6:	f8c3 02a4 	str.w	r0, [r3, #676]	; 0x2a4
                       store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80053da:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80053de:	2108      	movs	r1, #8
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fbf5 	bl	8004bd0 <store_struct>
                       send_ACK(set_rampe_offset, 1); 
 80053e6:	2101      	movs	r1, #1
 80053e8:	2069      	movs	r0, #105	; 0x69
 80053ea:	f7ff fc95 	bl	8004d18 <send_ACK>
 80053ee:	e64d      	b.n	800508c <befehl+0x150>
              else {  send_ACK(set_rampe_offset, 0); }
 80053f0:	2100      	movs	r1, #0
 80053f2:	2069      	movs	r0, #105	; 0x69
 80053f4:	f7ff fc90 	bl	8004d18 <send_ACK>
 80053f8:	e648      	b.n	800508c <befehl+0x150>
              i = get_in_buff_len();
 80053fa:	f7ff f8ed 	bl	80045d8 <get_in_buff_len>
 80053fe:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005400:	2400      	movs	r4, #0
 8005402:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<255)) {dummy[k++] = get_char();i--; }
 8005404:	e006      	b.n	8005414 <befehl+0x4d8>
 8005406:	1c66      	adds	r6, r4, #1
 8005408:	f7ff f8ee 	bl	80045e8 <get_char>
 800540c:	4b55      	ldr	r3, [pc, #340]	; (8005564 <befehl+0x628>)
 800540e:	5518      	strb	r0, [r3, r4]
 8005410:	3d01      	subs	r5, #1
 8005412:	4634      	mov	r4, r6
 8005414:	2d00      	cmp	r5, #0
 8005416:	dd01      	ble.n	800541c <befehl+0x4e0>
 8005418:	2cfe      	cmp	r4, #254	; 0xfe
 800541a:	ddf4      	ble.n	8005406 <befehl+0x4ca>
              c = dummy[i++];
 800541c:	4b51      	ldr	r3, [pc, #324]	; (8005564 <befehl+0x628>)
 800541e:	781a      	ldrb	r2, [r3, #0]
              if (( c > 0x2f) && ( c < 0x39)) {
 8005420:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b08      	cmp	r3, #8
 8005428:	f63f ae30 	bhi.w	800508c <befehl+0x150>
                 if ( c == '1') {
 800542c:	2a31      	cmp	r2, #49	; 0x31
 800542e:	d069      	beq.n	8005504 <befehl+0x5c8>
              else {  strcpy(dummy,"A Netzwerk = ;");
 8005430:	4c4c      	ldr	r4, [pc, #304]	; (8005564 <befehl+0x628>)
 8005432:	4b52      	ldr	r3, [pc, #328]	; (800557c <befehl+0x640>)
 8005434:	cb07      	ldmia	r3!, {r0, r1, r2}
 8005436:	6020      	str	r0, [r4, #0]
 8005438:	6061      	str	r1, [r4, #4]
 800543a:	60a2      	str	r2, [r4, #8]
 800543c:	881a      	ldrh	r2, [r3, #0]
 800543e:	789b      	ldrb	r3, [r3, #2]
 8005440:	81a2      	strh	r2, [r4, #12]
 8005442:	73a3      	strb	r3, [r4, #14]
                      strcpy(dummy,rampe1.ssid);  strcat(dummy,";");
 8005444:	4d4e      	ldr	r5, [pc, #312]	; (8005580 <befehl+0x644>)
 8005446:	4629      	mov	r1, r5
 8005448:	4620      	mov	r0, r4
 800544a:	f004 fd9e 	bl	8009f8a <strcpy>
 800544e:	4620      	mov	r0, r4
 8005450:	f7fa fec8 	bl	80001e4 <strlen>
 8005454:	4b4b      	ldr	r3, [pc, #300]	; (8005584 <befehl+0x648>)
 8005456:	881e      	ldrh	r6, [r3, #0]
 8005458:	5226      	strh	r6, [r4, r0]
                      strcat(dummy,rampe1.pass);  strcat(dummy,";");
 800545a:	f105 0128 	add.w	r1, r5, #40	; 0x28
 800545e:	4620      	mov	r0, r4
 8005460:	f004 fd84 	bl	8009f6c <strcat>
 8005464:	4620      	mov	r0, r4
 8005466:	f7fa febd 	bl	80001e4 <strlen>
 800546a:	5226      	strh	r6, [r4, r0]
                      itoa(rampe1.ip_adress[0],str,10);
 800546c:	220a      	movs	r2, #10
 800546e:	a904      	add	r1, sp, #16
 8005470:	f895 0050 	ldrb.w	r0, [r5, #80]	; 0x50
 8005474:	f004 f84c 	bl	8009510 <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 8005478:	a904      	add	r1, sp, #16
 800547a:	4620      	mov	r0, r4
 800547c:	f004 fd76 	bl	8009f6c <strcat>
 8005480:	4620      	mov	r0, r4
 8005482:	f7fa feaf 	bl	80001e4 <strlen>
 8005486:	4b40      	ldr	r3, [pc, #256]	; (8005588 <befehl+0x64c>)
 8005488:	881f      	ldrh	r7, [r3, #0]
 800548a:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[1],str,10);
 800548c:	220a      	movs	r2, #10
 800548e:	a904      	add	r1, sp, #16
 8005490:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
 8005494:	f004 f83c 	bl	8009510 <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 8005498:	a904      	add	r1, sp, #16
 800549a:	4620      	mov	r0, r4
 800549c:	f004 fd66 	bl	8009f6c <strcat>
 80054a0:	4620      	mov	r0, r4
 80054a2:	f7fa fe9f 	bl	80001e4 <strlen>
 80054a6:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[2],str,10);
 80054a8:	220a      	movs	r2, #10
 80054aa:	a904      	add	r1, sp, #16
 80054ac:	f895 0052 	ldrb.w	r0, [r5, #82]	; 0x52
 80054b0:	f004 f82e 	bl	8009510 <itoa>
                      strcat(dummy,str);  strcat(dummy,".");
 80054b4:	a904      	add	r1, sp, #16
 80054b6:	4620      	mov	r0, r4
 80054b8:	f004 fd58 	bl	8009f6c <strcat>
 80054bc:	4620      	mov	r0, r4
 80054be:	f7fa fe91 	bl	80001e4 <strlen>
 80054c2:	5227      	strh	r7, [r4, r0]
                      itoa(rampe1.ip_adress[3],str,10);
 80054c4:	220a      	movs	r2, #10
 80054c6:	a904      	add	r1, sp, #16
 80054c8:	f895 0053 	ldrb.w	r0, [r5, #83]	; 0x53
 80054cc:	f004 f820 	bl	8009510 <itoa>
                      strcat(dummy,str);  strcat(dummy,";");
 80054d0:	a904      	add	r1, sp, #16
 80054d2:	4620      	mov	r0, r4
 80054d4:	f004 fd4a 	bl	8009f6c <strcat>
 80054d8:	4620      	mov	r0, r4
 80054da:	f7fa fe83 	bl	80001e4 <strlen>
 80054de:	5226      	strh	r6, [r4, r0]
                      strcat(dummy,rampe1.kennung); 
 80054e0:	f105 0154 	add.w	r1, r5, #84	; 0x54
 80054e4:	4620      	mov	r0, r4
 80054e6:	f004 fd41 	bl	8009f6c <strcat>
                      strcat(dummy,";Z"); 
 80054ea:	4620      	mov	r0, r4
 80054ec:	f7fa fe7a 	bl	80001e4 <strlen>
 80054f0:	1902      	adds	r2, r0, r4
 80054f2:	4b26      	ldr	r3, [pc, #152]	; (800558c <befehl+0x650>)
 80054f4:	8819      	ldrh	r1, [r3, #0]
 80054f6:	789b      	ldrb	r3, [r3, #2]
 80054f8:	5301      	strh	r1, [r0, r4]
 80054fa:	7093      	strb	r3, [r2, #2]
                      print_f_lf0(dummy); 
 80054fc:	4620      	mov	r0, r4
 80054fe:	f7ff f83f 	bl	8004580 <print_f_lf0>
 8005502:	e5c3      	b.n	800508c <befehl+0x150>
                    c = dummy[i++];
 8005504:	4b17      	ldr	r3, [pc, #92]	; (8005564 <befehl+0x628>)
 8005506:	785b      	ldrb	r3, [r3, #1]
                    if( c == ';') {
 8005508:	2b3b      	cmp	r3, #59	; 0x3b
 800550a:	d004      	beq.n	8005516 <befehl+0x5da>
                  else { send_ACK(set_netzwerk, 0); }
 800550c:	2100      	movs	r1, #0
 800550e:	2079      	movs	r0, #121	; 0x79
 8005510:	f7ff fc02 	bl	8004d18 <send_ACK>
 8005514:	e5ba      	b.n	800508c <befehl+0x150>
                        c = dummy[i++];
 8005516:	4b13      	ldr	r3, [pc, #76]	; (8005564 <befehl+0x628>)
 8005518:	789a      	ldrb	r2, [r3, #2]
              i =0;k=0;
 800551a:	2300      	movs	r3, #0
                        c = dummy[i++];
 800551c:	2603      	movs	r6, #3
                        while( c != ';') {    str[k++]= c;    c = dummy[i++]; }
 800551e:	2a3b      	cmp	r2, #59	; 0x3b
 8005520:	d008      	beq.n	8005534 <befehl+0x5f8>
 8005522:	a90e      	add	r1, sp, #56	; 0x38
 8005524:	4419      	add	r1, r3
 8005526:	f801 2c28 	strb.w	r2, [r1, #-40]
 800552a:	4a0e      	ldr	r2, [pc, #56]	; (8005564 <befehl+0x628>)
 800552c:	5d92      	ldrb	r2, [r2, r6]
 800552e:	3301      	adds	r3, #1
 8005530:	3601      	adds	r6, #1
 8005532:	e7f4      	b.n	800551e <befehl+0x5e2>
                        str[k] =0;
 8005534:	aa0e      	add	r2, sp, #56	; 0x38
 8005536:	4413      	add	r3, r2
 8005538:	2500      	movs	r5, #0
 800553a:	f803 5c28 	strb.w	r5, [r3, #-40]
                        strcpy(rampe1.ssid,dummy);
 800553e:	4f09      	ldr	r7, [pc, #36]	; (8005564 <befehl+0x628>)
 8005540:	4639      	mov	r1, r7
 8005542:	480f      	ldr	r0, [pc, #60]	; (8005580 <befehl+0x644>)
 8005544:	f004 fd21 	bl	8009f8a <strcpy>
                        c = dummy[i++];
 8005548:	1c74      	adds	r4, r6, #1
 800554a:	5dba      	ldrb	r2, [r7, r6]
                        k =0;
 800554c:	462b      	mov	r3, r5
                        while( c != ';')    {str[k++]= c;    c = dummy[i++];    }
 800554e:	2a3b      	cmp	r2, #59	; 0x3b
 8005550:	d01e      	beq.n	8005590 <befehl+0x654>
 8005552:	a90e      	add	r1, sp, #56	; 0x38
 8005554:	4419      	add	r1, r3
 8005556:	f801 2c28 	strb.w	r2, [r1, #-40]
 800555a:	4a02      	ldr	r2, [pc, #8]	; (8005564 <befehl+0x628>)
 800555c:	5d12      	ldrb	r2, [r2, r4]
 800555e:	3301      	adds	r3, #1
 8005560:	3401      	adds	r4, #1
 8005562:	e7f4      	b.n	800554e <befehl+0x612>
 8005564:	200010f0 	.word	0x200010f0
 8005568:	0800d7e4 	.word	0x0800d7e4
 800556c:	20000b30 	.word	0x20000b30
 8005570:	20001080 	.word	0x20001080
 8005574:	0800d7ec 	.word	0x0800d7ec
 8005578:	0800d7f4 	.word	0x0800d7f4
 800557c:	0800d800 	.word	0x0800d800
 8005580:	20000d70 	.word	0x20000d70
 8005584:	0800d864 	.word	0x0800d864
 8005588:	0800d810 	.word	0x0800d810
 800558c:	0800d8d4 	.word	0x0800d8d4
                        str[k] =0;
 8005590:	aa0e      	add	r2, sp, #56	; 0x38
 8005592:	4413      	add	r3, r2
 8005594:	2500      	movs	r5, #0
 8005596:	f803 5c28 	strb.w	r5, [r3, #-40]
                        strcpy(rampe1.pass,dummy);k =0;
 800559a:	4ece      	ldr	r6, [pc, #824]	; (80058d4 <befehl+0x998>)
 800559c:	4fce      	ldr	r7, [pc, #824]	; (80058d8 <befehl+0x99c>)
 800559e:	4631      	mov	r1, r6
 80055a0:	4638      	mov	r0, r7
 80055a2:	f004 fcf2 	bl	8009f8a <strcpy>
                        rampe1.ip_adress[0] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 80055a6:	a903      	add	r1, sp, #12
 80055a8:	1930      	adds	r0, r6, r4
 80055aa:	f7ff fbdd 	bl	8004d68 <get_ser_int>
 80055ae:	f887 0028 	strb.w	r0, [r7, #40]	; 0x28
 80055b2:	9b03      	ldr	r3, [sp, #12]
 80055b4:	441c      	add	r4, r3
                        rampe1.ip_adress[1] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 80055b6:	a903      	add	r1, sp, #12
 80055b8:	1930      	adds	r0, r6, r4
 80055ba:	f7ff fbd5 	bl	8004d68 <get_ser_int>
 80055be:	f887 0029 	strb.w	r0, [r7, #41]	; 0x29
 80055c2:	9b03      	ldr	r3, [sp, #12]
 80055c4:	441c      	add	r4, r3
                        rampe1.ip_adress[2] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 80055c6:	a903      	add	r1, sp, #12
 80055c8:	1930      	adds	r0, r6, r4
 80055ca:	f7ff fbcd 	bl	8004d68 <get_ser_int>
 80055ce:	f887 002a 	strb.w	r0, [r7, #42]	; 0x2a
 80055d2:	9b03      	ldr	r3, [sp, #12]
 80055d4:	441c      	add	r4, r3
                        rampe1.ip_adress[3] = get_ser_int( &dummy[i], (int*)& l);   i +=l;
 80055d6:	a903      	add	r1, sp, #12
 80055d8:	1930      	adds	r0, r6, r4
 80055da:	f7ff fbc5 	bl	8004d68 <get_ser_int>
 80055de:	f887 002b 	strb.w	r0, [r7, #43]	; 0x2b
 80055e2:	9b03      	ldr	r3, [sp, #12]
 80055e4:	441c      	add	r4, r3
                        c = dummy[i++];
 80055e6:	1c61      	adds	r1, r4, #1
 80055e8:	5d32      	ldrb	r2, [r6, r4]
                        strcpy(rampe1.pass,dummy);k =0;
 80055ea:	462b      	mov	r3, r5
                        while( c != ';') {    str[k++]= c;    c = dummy[i++];   }
 80055ec:	2a3b      	cmp	r2, #59	; 0x3b
 80055ee:	d008      	beq.n	8005602 <befehl+0x6c6>
 80055f0:	a80e      	add	r0, sp, #56	; 0x38
 80055f2:	4418      	add	r0, r3
 80055f4:	f800 2c28 	strb.w	r2, [r0, #-40]
 80055f8:	4ab6      	ldr	r2, [pc, #728]	; (80058d4 <befehl+0x998>)
 80055fa:	5c52      	ldrb	r2, [r2, r1]
 80055fc:	3301      	adds	r3, #1
 80055fe:	3101      	adds	r1, #1
 8005600:	e7f4      	b.n	80055ec <befehl+0x6b0>
                        str[k] =0;
 8005602:	aa0e      	add	r2, sp, #56	; 0x38
 8005604:	4413      	add	r3, r2
 8005606:	2200      	movs	r2, #0
 8005608:	f803 2c28 	strb.w	r2, [r3, #-40]
                        strcpy(rampe1.kennung,str);
 800560c:	4cb3      	ldr	r4, [pc, #716]	; (80058dc <befehl+0x9a0>)
 800560e:	a904      	add	r1, sp, #16
 8005610:	4620      	mov	r0, r4
 8005612:	f004 fcba 	bl	8009f8a <strcpy>
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005616:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800561a:	2108      	movs	r1, #8
 800561c:	f5a4 7025 	sub.w	r0, r4, #660	; 0x294
 8005620:	f7ff fad6 	bl	8004bd0 <store_struct>
                        send_ACK(set_netzwerk, 1); 
 8005624:	2101      	movs	r1, #1
 8005626:	2079      	movs	r0, #121	; 0x79
 8005628:	f7ff fb76 	bl	8004d18 <send_ACK>
 800562c:	e52e      	b.n	800508c <befehl+0x150>
                 f = get_oel_stand();
 800562e:	f001 fd05 	bl	800703c <get_oel_stand>
                 rampe1.fuell_min= adc_oel;
 8005632:	48ab      	ldr	r0, [pc, #684]	; (80058e0 <befehl+0x9a4>)
 8005634:	4bab      	ldr	r3, [pc, #684]	; (80058e4 <befehl+0x9a8>)
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	f8a0 3234 	strh.w	r3, [r0, #564]	; 0x234
                 store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800563c:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005640:	2108      	movs	r1, #8
 8005642:	f7ff fac5 	bl	8004bd0 <store_struct>
                 send_ACK(set_fuell_min, 1);
 8005646:	2101      	movs	r1, #1
 8005648:	2077      	movs	r0, #119	; 0x77
 800564a:	f7ff fb65 	bl	8004d18 <send_ACK>
                 break;
 800564e:	e51d      	b.n	800508c <befehl+0x150>
                 f = get_oel_stand();
 8005650:	f001 fcf4 	bl	800703c <get_oel_stand>
                 rampe1.fuell_max = adc_oel;
 8005654:	48a2      	ldr	r0, [pc, #648]	; (80058e0 <befehl+0x9a4>)
 8005656:	4ba3      	ldr	r3, [pc, #652]	; (80058e4 <befehl+0x9a8>)
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	f8a0 3236 	strh.w	r3, [r0, #566]	; 0x236
                 store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800565e:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005662:	2108      	movs	r1, #8
 8005664:	f7ff fab4 	bl	8004bd0 <store_struct>
                 send_ACK(set_fuell_max, 1);
 8005668:	2101      	movs	r1, #1
 800566a:	2078      	movs	r0, #120	; 0x78
 800566c:	f7ff fb54 	bl	8004d18 <send_ACK>
                 break;
 8005670:	e50c      	b.n	800508c <befehl+0x150>
                 i= set_motor_entlage_rechts();
 8005672:	f002 ffa3 	bl	80085bc <set_motor_entlage_rechts>
                 if( i ==1 ) { send_ACK(set_entlage1, 1);}
 8005676:	2801      	cmp	r0, #1
 8005678:	d004      	beq.n	8005684 <befehl+0x748>
                 else { send_ACK(set_entlage1, 0);}
 800567a:	2100      	movs	r1, #0
 800567c:	2076      	movs	r0, #118	; 0x76
 800567e:	f7ff fb4b 	bl	8004d18 <send_ACK>
 8005682:	e503      	b.n	800508c <befehl+0x150>
                 if( i ==1 ) { send_ACK(set_entlage1, 1);}
 8005684:	2101      	movs	r1, #1
 8005686:	2076      	movs	r0, #118	; 0x76
 8005688:	f7ff fb46 	bl	8004d18 <send_ACK>
 800568c:	e4fe      	b.n	800508c <befehl+0x150>
                 send_ACK(ping, 1);
 800568e:	2101      	movs	r1, #1
 8005690:	2070      	movs	r0, #112	; 0x70
 8005692:	f7ff fb41 	bl	8004d18 <send_ACK>
                 break;
 8005696:	e4f9      	b.n	800508c <befehl+0x150>
                 i = get_in_buff_len();
 8005698:	f7fe ff9e 	bl	80045d8 <get_in_buff_len>
 800569c:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 800569e:	2400      	movs	r4, #0
 80056a0:	9403      	str	r4, [sp, #12]
                 while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80056a2:	e008      	b.n	80056b6 <befehl+0x77a>
 80056a4:	1c66      	adds	r6, r4, #1
 80056a6:	f7fe ff9f 	bl	80045e8 <get_char>
 80056aa:	ab0e      	add	r3, sp, #56	; 0x38
 80056ac:	441c      	add	r4, r3
 80056ae:	f804 0c28 	strb.w	r0, [r4, #-40]
 80056b2:	3d01      	subs	r5, #1
 80056b4:	4634      	mov	r4, r6
 80056b6:	2d00      	cmp	r5, #0
 80056b8:	dd01      	ble.n	80056be <befehl+0x782>
 80056ba:	2c27      	cmp	r4, #39	; 0x27
 80056bc:	ddf2      	ble.n	80056a4 <befehl+0x768>
                 str[k++]= ';' ;
 80056be:	1c63      	adds	r3, r4, #1
 80056c0:	aa0e      	add	r2, sp, #56	; 0x38
 80056c2:	4414      	add	r4, r2
 80056c4:	223b      	movs	r2, #59	; 0x3b
 80056c6:	f804 2c28 	strb.w	r2, [r4, #-40]
                 str[k]=0;
 80056ca:	aa0e      	add	r2, sp, #56	; 0x38
 80056cc:	4413      	add	r3, r2
 80056ce:	2200      	movs	r2, #0
 80056d0:	f803 2c28 	strb.w	r2, [r3, #-40]
                 c = str[j++];
 80056d4:	f89d 2010 	ldrb.w	r2, [sp, #16]
                 if (( c > 0x2f) && ( c < 0x39)) {
 80056d8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b08      	cmp	r3, #8
 80056e0:	d84c      	bhi.n	800577c <befehl+0x840>
                     c = str[j++];
 80056e2:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if ( c == ';') {
 80056e6:	2b3b      	cmp	r3, #59	; 0x3b
 80056e8:	d004      	beq.n	80056f4 <befehl+0x7b8>
                     else {  send_ACK(set_zeit, 0); }
 80056ea:	2100      	movs	r1, #0
 80056ec:	207a      	movs	r0, #122	; 0x7a
 80056ee:	f7ff fb13 	bl	8004d18 <send_ACK>
 80056f2:	e4cb      	b.n	800508c <befehl+0x150>
                         c = str[j++];
 80056f4:	f89d 3012 	ldrb.w	r3, [sp, #18]
                         if (( c > 0x30) && ( c < 0x39)) {
 80056f8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80056fc:	b2c9      	uxtb	r1, r1
 80056fe:	2907      	cmp	r1, #7
 8005700:	d837      	bhi.n	8005772 <befehl+0x836>
                             c &= 0x0f;  d =c;
 8005702:	f003 040f 	and.w	r4, r3, #15
                             c = str[j++];
 8005706:	f89d 3013 	ldrb.w	r3, [sp, #19]
                             if( c == ';') {
 800570a:	2b3b      	cmp	r3, #59	; 0x3b
 800570c:	d004      	beq.n	8005718 <befehl+0x7dc>
                             else {send_ACK(set_zeit, 0);}
 800570e:	2100      	movs	r1, #0
 8005710:	207a      	movs	r0, #122	; 0x7a
 8005712:	f7ff fb01 	bl	8004d18 <send_ACK>
 8005716:	e4b9      	b.n	800508c <befehl+0x150>
                                 if( e == '1'){
 8005718:	2a31      	cmp	r2, #49	; 0x31
 800571a:	d00e      	beq.n	800573a <befehl+0x7fe>
                                 else { send_int_val(set_zeit,rampe1.geschwind[d-1]); }
 800571c:	f104 0315 	add.w	r3, r4, #21
 8005720:	4a6f      	ldr	r2, [pc, #444]	; (80058e0 <befehl+0x9a4>)
 8005722:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005726:	edd3 7a00 	vldr	s15, [r3]
 800572a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800572e:	ee17 1a90 	vmov	r1, s15
 8005732:	207a      	movs	r0, #122	; 0x7a
 8005734:	f7ff fba8 	bl	8004e88 <send_int_val>
 8005738:	e4a8      	b.n	800508c <befehl+0x150>
                                     i = get_ser_int(&str[j],&l);
 800573a:	a903      	add	r1, sp, #12
 800573c:	a805      	add	r0, sp, #20
 800573e:	f7ff fb13 	bl	8004d68 <get_ser_int>
                                     rampe1.geschwind[d-1]= i;
 8005742:	4d67      	ldr	r5, [pc, #412]	; (80058e0 <befehl+0x9a4>)
 8005744:	f104 0315 	add.w	r3, r4, #21
 8005748:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800574c:	ee07 0a90 	vmov	s15, r0
 8005750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005754:	edc3 7a00 	vstr	s15, [r3]
                                     store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005758:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800575c:	2108      	movs	r1, #8
 800575e:	4628      	mov	r0, r5
 8005760:	f7ff fa36 	bl	8004bd0 <store_struct>
                                     setup_m_gesch();
 8005764:	f001 fdc8 	bl	80072f8 <setup_m_gesch>
                                     send_ACK(set_zeit, 1);
 8005768:	2101      	movs	r1, #1
 800576a:	207a      	movs	r0, #122	; 0x7a
 800576c:	f7ff fad4 	bl	8004d18 <send_ACK>
 8005770:	e48c      	b.n	800508c <befehl+0x150>
                         else {  send_ACK(set_zeit, 0); }
 8005772:	2100      	movs	r1, #0
 8005774:	207a      	movs	r0, #122	; 0x7a
 8005776:	f7ff facf 	bl	8004d18 <send_ACK>
 800577a:	e487      	b.n	800508c <befehl+0x150>
                 else {  send_ACK(set_zeit, 0); }
 800577c:	2100      	movs	r1, #0
 800577e:	207a      	movs	r0, #122	; 0x7a
 8005780:	f7ff faca 	bl	8004d18 <send_ACK>
 8005784:	e482      	b.n	800508c <befehl+0x150>
                 i = get_in_buff_len();
 8005786:	f7fe ff27 	bl	80045d8 <get_in_buff_len>
 800578a:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 800578c:	2400      	movs	r4, #0
 800578e:	9403      	str	r4, [sp, #12]
                 while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005790:	e008      	b.n	80057a4 <befehl+0x868>
 8005792:	1c66      	adds	r6, r4, #1
 8005794:	f7fe ff28 	bl	80045e8 <get_char>
 8005798:	ab0e      	add	r3, sp, #56	; 0x38
 800579a:	441c      	add	r4, r3
 800579c:	f804 0c28 	strb.w	r0, [r4, #-40]
 80057a0:	3d01      	subs	r5, #1
 80057a2:	4634      	mov	r4, r6
 80057a4:	2d00      	cmp	r5, #0
 80057a6:	dd01      	ble.n	80057ac <befehl+0x870>
 80057a8:	2c27      	cmp	r4, #39	; 0x27
 80057aa:	ddf2      	ble.n	8005792 <befehl+0x856>
                 str[k++]= ';' ;
 80057ac:	1c63      	adds	r3, r4, #1
 80057ae:	aa0e      	add	r2, sp, #56	; 0x38
 80057b0:	4414      	add	r4, r2
 80057b2:	223b      	movs	r2, #59	; 0x3b
 80057b4:	f804 2c28 	strb.w	r2, [r4, #-40]
                 str[k]=0;
 80057b8:	aa0e      	add	r2, sp, #56	; 0x38
 80057ba:	4413      	add	r3, r2
 80057bc:	2200      	movs	r2, #0
 80057be:	f803 2c28 	strb.w	r2, [r3, #-40]
                 c = str[j++];
 80057c2:	f89d 2010 	ldrb.w	r2, [sp, #16]
                 if (( c > 0x2f) && ( c < 0x39)) {
 80057c6:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d852      	bhi.n	8005876 <befehl+0x93a>
                     c = str[j++];
 80057d0:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if( c == ';') {
 80057d4:	2b3b      	cmp	r3, #59	; 0x3b
 80057d6:	d004      	beq.n	80057e2 <befehl+0x8a6>
                        else {  send_ACK(set_end_druck, 0); }
 80057d8:	2100      	movs	r1, #0
 80057da:	2064      	movs	r0, #100	; 0x64
 80057dc:	f7ff fa9c 	bl	8004d18 <send_ACK>
 80057e0:	e454      	b.n	800508c <befehl+0x150>
                         c = str[j++];
 80057e2:	f89d 1012 	ldrb.w	r1, [sp, #18]
                         if (( c > 0x30) && ( c < 0x39)) {
 80057e6:	f1a1 0331 	sub.w	r3, r1, #49	; 0x31
 80057ea:	b2db      	uxtb	r3, r3
 80057ec:	2b07      	cmp	r3, #7
 80057ee:	d83d      	bhi.n	800586c <befehl+0x930>
                             c &= 0x0f;
 80057f0:	f001 040f 	and.w	r4, r1, #15
                             if ( e == '1') {
 80057f4:	2a31      	cmp	r2, #49	; 0x31
 80057f6:	d00a      	beq.n	800580e <befehl+0x8d2>
                                else {send_float_val(set_end_druck,rampe1.end_druck_rauf[d-1]); }
 80057f8:	f104 030b 	add.w	r3, r4, #11
 80057fc:	4a38      	ldr	r2, [pc, #224]	; (80058e0 <befehl+0x9a4>)
 80057fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005802:	ed93 0a01 	vldr	s0, [r3, #4]
 8005806:	2064      	movs	r0, #100	; 0x64
 8005808:	f7ff fb68 	bl	8004edc <send_float_val>
 800580c:	e43e      	b.n	800508c <befehl+0x150>
                                 c = str[j++];
 800580e:	f89d 3013 	ldrb.w	r3, [sp, #19]
                                 if( c == ';') {
 8005812:	2b3b      	cmp	r3, #59	; 0x3b
 8005814:	d004      	beq.n	8005820 <befehl+0x8e4>
                                     else {  send_ACK(set_end_druck, 0); }
 8005816:	2100      	movs	r1, #0
 8005818:	2064      	movs	r0, #100	; 0x64
 800581a:	f7ff fa7d 	bl	8004d18 <send_ACK>
 800581e:	e435      	b.n	800508c <befehl+0x150>
                                     f = get_ser_float(&str[j],&l);
 8005820:	a903      	add	r1, sp, #12
 8005822:	a805      	add	r0, sp, #20
 8005824:	f7ff fac6 	bl	8004db4 <get_ser_float>
                                     rampe1.end_druck_rauf[d-1]= f;
 8005828:	f104 020b 	add.w	r2, r4, #11
 800582c:	4b2c      	ldr	r3, [pc, #176]	; (80058e0 <befehl+0x9a4>)
 800582e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8005832:	ed83 0a01 	vstr	s0, [r3, #4]
                                     if ( d ==1) { rampe1.start_druck_rauf[0]=0;}
 8005836:	2c01      	cmp	r4, #1
 8005838:	d014      	beq.n	8005864 <befehl+0x928>
                                         if ( d < 9) { rampe1.start_druck_rauf[d]=f;}
 800583a:	2c08      	cmp	r4, #8
 800583c:	d805      	bhi.n	800584a <befehl+0x90e>
 800583e:	1d21      	adds	r1, r4, #4
 8005840:	4b27      	ldr	r3, [pc, #156]	; (80058e0 <befehl+0x9a4>)
 8005842:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8005846:	ed83 0a00 	vstr	s0, [r3]
                                         store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800584a:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800584e:	2108      	movs	r1, #8
 8005850:	4823      	ldr	r0, [pc, #140]	; (80058e0 <befehl+0x9a4>)
 8005852:	f7ff f9bd 	bl	8004bd0 <store_struct>
                                         setup_m_gesch();
 8005856:	f001 fd4f 	bl	80072f8 <setup_m_gesch>
                                         send_ACK(set_end_druck, 1);
 800585a:	2101      	movs	r1, #1
 800585c:	2064      	movs	r0, #100	; 0x64
 800585e:	f7ff fa5b 	bl	8004d18 <send_ACK>
 8005862:	e413      	b.n	800508c <befehl+0x150>
                                     if ( d ==1) { rampe1.start_druck_rauf[0]=0;}
 8005864:	2200      	movs	r2, #0
 8005866:	4b1e      	ldr	r3, [pc, #120]	; (80058e0 <befehl+0x9a4>)
 8005868:	611a      	str	r2, [r3, #16]
 800586a:	e7e6      	b.n	800583a <befehl+0x8fe>
                            else {  send_ACK(set_end_druck, 0); }
 800586c:	2100      	movs	r1, #0
 800586e:	2064      	movs	r0, #100	; 0x64
 8005870:	f7ff fa52 	bl	8004d18 <send_ACK>
 8005874:	e40a      	b.n	800508c <befehl+0x150>
                    else {  send_ACK(set_end_druck, 0); }
 8005876:	2100      	movs	r1, #0
 8005878:	2064      	movs	r0, #100	; 0x64
 800587a:	f7ff fa4d 	bl	8004d18 <send_ACK>
 800587e:	e405      	b.n	800508c <befehl+0x150>
                 i = get_in_buff_len();
 8005880:	f7fe feaa 	bl	80045d8 <get_in_buff_len>
 8005884:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8005886:	2400      	movs	r4, #0
 8005888:	9403      	str	r4, [sp, #12]
                 while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800588a:	e008      	b.n	800589e <befehl+0x962>
 800588c:	1c66      	adds	r6, r4, #1
 800588e:	f7fe feab 	bl	80045e8 <get_char>
 8005892:	ab0e      	add	r3, sp, #56	; 0x38
 8005894:	441c      	add	r4, r3
 8005896:	f804 0c28 	strb.w	r0, [r4, #-40]
 800589a:	3d01      	subs	r5, #1
 800589c:	4634      	mov	r4, r6
 800589e:	2d00      	cmp	r5, #0
 80058a0:	dd01      	ble.n	80058a6 <befehl+0x96a>
 80058a2:	2c27      	cmp	r4, #39	; 0x27
 80058a4:	ddf2      	ble.n	800588c <befehl+0x950>
                 str[k]= ';' ;
 80058a6:	ab0e      	add	r3, sp, #56	; 0x38
 80058a8:	441c      	add	r4, r3
 80058aa:	233b      	movs	r3, #59	; 0x3b
 80058ac:	f804 3c28 	strb.w	r3, [r4, #-40]
                 c = str[j++];
 80058b0:	f89d 2010 	ldrb.w	r2, [sp, #16]
                 if (( c > 0x2f) && ( c < 0x39)) {
 80058b4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80058b8:	b2db      	uxtb	r3, r3
 80058ba:	2b08      	cmp	r3, #8
 80058bc:	d851      	bhi.n	8005962 <befehl+0xa26>
                     c = str[j++];
 80058be:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if( c == ';') {
 80058c2:	2b3b      	cmp	r3, #59	; 0x3b
 80058c4:	d010      	beq.n	80058e8 <befehl+0x9ac>
                     else {  send_ACK(set_rueck_geschw, 0); }
 80058c6:	2100      	movs	r1, #0
 80058c8:	2072      	movs	r0, #114	; 0x72
 80058ca:	f7ff fa25 	bl	8004d18 <send_ACK>
 80058ce:	f7ff bbdd 	b.w	800508c <befehl+0x150>
 80058d2:	bf00      	nop
 80058d4:	200010f0 	.word	0x200010f0
 80058d8:	20000d98 	.word	0x20000d98
 80058dc:	20000dc4 	.word	0x20000dc4
 80058e0:	20000b30 	.word	0x20000b30
 80058e4:	20000f20 	.word	0x20000f20
                         c = str[j++];
 80058e8:	f89d 3012 	ldrb.w	r3, [sp, #18]
                         if (( c > 0x30) && ( c < 0x39)) {
 80058ec:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80058f0:	b2c9      	uxtb	r1, r1
 80058f2:	2907      	cmp	r1, #7
 80058f4:	d82f      	bhi.n	8005956 <befehl+0xa1a>
                             c &= 0x0f;
 80058f6:	f003 040f 	and.w	r4, r3, #15
                             if( e =='1') {
 80058fa:	2a31      	cmp	r2, #49	; 0x31
 80058fc:	d00b      	beq.n	8005916 <befehl+0x9da>
                             else {send_float_val(set_rueck_geschw, rampe1.geschwindr[d-1]);}
 80058fe:	f104 0379 	add.w	r3, r4, #121	; 0x79
 8005902:	4ac7      	ldr	r2, [pc, #796]	; (8005c20 <befehl+0xce4>)
 8005904:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8005908:	ed93 0a00 	vldr	s0, [r3]
 800590c:	2072      	movs	r0, #114	; 0x72
 800590e:	f7ff fae5 	bl	8004edc <send_float_val>
 8005912:	f7ff bbbb 	b.w	800508c <befehl+0x150>
                                 c = str[j++];
 8005916:	f89d 3013 	ldrb.w	r3, [sp, #19]
                                 if( c == ';') {
 800591a:	2b3b      	cmp	r3, #59	; 0x3b
 800591c:	d005      	beq.n	800592a <befehl+0x9ee>
                                 else {  send_ACK(set_rueck_geschw, 0); }
 800591e:	2100      	movs	r1, #0
 8005920:	2072      	movs	r0, #114	; 0x72
 8005922:	f7ff f9f9 	bl	8004d18 <send_ACK>
 8005926:	f7ff bbb1 	b.w	800508c <befehl+0x150>
                                     f = get_ser_float(&str[j],&l);
 800592a:	a903      	add	r1, sp, #12
 800592c:	a805      	add	r0, sp, #20
 800592e:	f7ff fa41 	bl	8004db4 <get_ser_float>
                                     rampe1.geschwindr[d-1]= f;
 8005932:	48bb      	ldr	r0, [pc, #748]	; (8005c20 <befehl+0xce4>)
 8005934:	f104 0379 	add.w	r3, r4, #121	; 0x79
 8005938:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800593c:	ed83 0a00 	vstr	s0, [r3]
                                     store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005940:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005944:	2108      	movs	r1, #8
 8005946:	f7ff f943 	bl	8004bd0 <store_struct>
                                     send_ACK(set_rueck_geschw, 1);
 800594a:	2101      	movs	r1, #1
 800594c:	2072      	movs	r0, #114	; 0x72
 800594e:	f7ff f9e3 	bl	8004d18 <send_ACK>
 8005952:	f7ff bb9b 	b.w	800508c <befehl+0x150>
                         else {  send_ACK(set_rueck_geschw, 0); }
 8005956:	2100      	movs	r1, #0
 8005958:	2072      	movs	r0, #114	; 0x72
 800595a:	f7ff f9dd 	bl	8004d18 <send_ACK>
 800595e:	f7ff bb95 	b.w	800508c <befehl+0x150>
                 else {  send_ACK(set_rueck_geschw, 0); }
 8005962:	2100      	movs	r1, #0
 8005964:	2072      	movs	r0, #114	; 0x72
 8005966:	f7ff f9d7 	bl	8004d18 <send_ACK>
 800596a:	f7ff bb8f 	b.w	800508c <befehl+0x150>
                 if (password==1 ) {
 800596e:	4bad      	ldr	r3, [pc, #692]	; (8005c24 <befehl+0xce8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d005      	beq.n	8005982 <befehl+0xa46>
                else {  send_ACK(set_max_step, 0);  }
 8005976:	2100      	movs	r1, #0
 8005978:	2062      	movs	r0, #98	; 0x62
 800597a:	f7ff f9cd 	bl	8004d18 <send_ACK>
 800597e:	f7ff bb85 	b.w	800508c <befehl+0x150>
                     i = get_in_buff_len();
 8005982:	f7fe fe29 	bl	80045d8 <get_in_buff_len>
 8005986:	4605      	mov	r5, r0
                     k =0; j =0; l =0;
 8005988:	2400      	movs	r4, #0
 800598a:	9403      	str	r4, [sp, #12]
                     while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800598c:	e008      	b.n	80059a0 <befehl+0xa64>
 800598e:	1c66      	adds	r6, r4, #1
 8005990:	f7fe fe2a 	bl	80045e8 <get_char>
 8005994:	ab0e      	add	r3, sp, #56	; 0x38
 8005996:	441c      	add	r4, r3
 8005998:	f804 0c28 	strb.w	r0, [r4, #-40]
 800599c:	3d01      	subs	r5, #1
 800599e:	4634      	mov	r4, r6
 80059a0:	2d00      	cmp	r5, #0
 80059a2:	dd01      	ble.n	80059a8 <befehl+0xa6c>
 80059a4:	2c27      	cmp	r4, #39	; 0x27
 80059a6:	ddf2      	ble.n	800598e <befehl+0xa52>
                     str[k] = ';';
 80059a8:	ab0e      	add	r3, sp, #56	; 0x38
 80059aa:	441c      	add	r4, r3
 80059ac:	233b      	movs	r3, #59	; 0x3b
 80059ae:	f804 3c28 	strb.w	r3, [r4, #-40]
                     c = str[j++];
 80059b2:	f89d 2010 	ldrb.w	r2, [sp, #16]
                     if (( c > 0x2f) && ( c < 0x39)) {
 80059b6:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80059ba:	b2db      	uxtb	r3, r3
 80059bc:	2b08      	cmp	r3, #8
 80059be:	d86a      	bhi.n	8005a96 <befehl+0xb5a>
                         c = str[j++];
 80059c0:	f89d 3011 	ldrb.w	r3, [sp, #17]
                         if( c == ';') {
 80059c4:	2b3b      	cmp	r3, #59	; 0x3b
 80059c6:	d005      	beq.n	80059d4 <befehl+0xa98>
                        else { send_ACK(set_max_step, 0); }
 80059c8:	2100      	movs	r1, #0
 80059ca:	2062      	movs	r0, #98	; 0x62
 80059cc:	f7ff f9a4 	bl	8004d18 <send_ACK>
 80059d0:	f7ff bb5c 	b.w	800508c <befehl+0x150>
                             if( e =='1') {
 80059d4:	2a31      	cmp	r2, #49	; 0x31
 80059d6:	d041      	beq.n	8005a5c <befehl+0xb20>
                                 strcpy(dummy,"Ab;");
 80059d8:	4c93      	ldr	r4, [pc, #588]	; (8005c28 <befehl+0xcec>)
 80059da:	4b94      	ldr	r3, [pc, #592]	; (8005c2c <befehl+0xcf0>)
 80059dc:	6818      	ldr	r0, [r3, #0]
 80059de:	6020      	str	r0, [r4, #0]
                                 i = rampe1.max_steps;
 80059e0:	f8df 823c 	ldr.w	r8, [pc, #572]	; 8005c20 <befehl+0xce4>
                                 sprintf(dummy2,"%d",i);
 80059e4:	4f92      	ldr	r7, [pc, #584]	; (8005c30 <befehl+0xcf4>)
 80059e6:	4d93      	ldr	r5, [pc, #588]	; (8005c34 <befehl+0xcf8>)
 80059e8:	f8d8 21e4 	ldr.w	r2, [r8, #484]	; 0x1e4
 80059ec:	4639      	mov	r1, r7
 80059ee:	4628      	mov	r0, r5
 80059f0:	f004 fa98 	bl	8009f24 <siprintf>
                                 strcat(dummy,dummy2);
 80059f4:	4629      	mov	r1, r5
 80059f6:	4620      	mov	r0, r4
 80059f8:	f004 fab8 	bl	8009f6c <strcat>
                                 strcat(dummy,";");
 80059fc:	4620      	mov	r0, r4
 80059fe:	f7fa fbf1 	bl	80001e4 <strlen>
 8005a02:	4b8d      	ldr	r3, [pc, #564]	; (8005c38 <befehl+0xcfc>)
 8005a04:	881e      	ldrh	r6, [r3, #0]
 8005a06:	5226      	strh	r6, [r4, r0]
                                 sprintf(dummy2,"%d",i);
 8005a08:	f8d8 22a4 	ldr.w	r2, [r8, #676]	; 0x2a4
 8005a0c:	4639      	mov	r1, r7
 8005a0e:	4628      	mov	r0, r5
 8005a10:	f004 fa88 	bl	8009f24 <siprintf>
                                 strcat(dummy,dummy2);
 8005a14:	4629      	mov	r1, r5
 8005a16:	4620      	mov	r0, r4
 8005a18:	f004 faa8 	bl	8009f6c <strcat>
                                 strcat(dummy,";");
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f7fa fbe1 	bl	80001e4 <strlen>
 8005a22:	5226      	strh	r6, [r4, r0]
                                 sprintf(dummy2,"%04.1f",max_druck);
 8005a24:	4b85      	ldr	r3, [pc, #532]	; (8005c3c <befehl+0xd00>)
 8005a26:	6818      	ldr	r0, [r3, #0]
 8005a28:	f7fa fd9e 	bl	8000568 <__aeabi_f2d>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	460b      	mov	r3, r1
 8005a30:	4983      	ldr	r1, [pc, #524]	; (8005c40 <befehl+0xd04>)
 8005a32:	4628      	mov	r0, r5
 8005a34:	f004 fa76 	bl	8009f24 <siprintf>
                                 strcat(dummy,dummy2);
 8005a38:	4629      	mov	r1, r5
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	f004 fa96 	bl	8009f6c <strcat>
                                 strcat(dummy,";Z");
 8005a40:	4620      	mov	r0, r4
 8005a42:	f7fa fbcf 	bl	80001e4 <strlen>
 8005a46:	1902      	adds	r2, r0, r4
 8005a48:	4b7e      	ldr	r3, [pc, #504]	; (8005c44 <befehl+0xd08>)
 8005a4a:	8819      	ldrh	r1, [r3, #0]
 8005a4c:	789b      	ldrb	r3, [r3, #2]
 8005a4e:	5301      	strh	r1, [r0, r4]
 8005a50:	7093      	strb	r3, [r2, #2]
                                 print_f_lf0(dummy);
 8005a52:	4620      	mov	r0, r4
 8005a54:	f7fe fd94 	bl	8004580 <print_f_lf0>
 8005a58:	f7ff bb18 	b.w	800508c <befehl+0x150>
                                 i = get_ser_int(&str[j],&l);
 8005a5c:	a903      	add	r1, sp, #12
 8005a5e:	f10d 0012 	add.w	r0, sp, #18
 8005a62:	f7ff f981 	bl	8004d68 <get_ser_int>
                                 rampe1.max_steps= i;
 8005a66:	4c6e      	ldr	r4, [pc, #440]	; (8005c20 <befehl+0xce4>)
 8005a68:	f8c4 01e4 	str.w	r0, [r4, #484]	; 0x1e4
                                 j =l+j;
 8005a6c:	9b03      	ldr	r3, [sp, #12]
 8005a6e:	3302      	adds	r3, #2
                                 i = get_ser_int(&str[j],&l);
 8005a70:	a903      	add	r1, sp, #12
 8005a72:	aa04      	add	r2, sp, #16
 8005a74:	18d0      	adds	r0, r2, r3
 8005a76:	f7ff f977 	bl	8004d68 <get_ser_int>
                                 rampe1.offset_step= i;
 8005a7a:	f8c4 02a4 	str.w	r0, [r4, #676]	; 0x2a4
                                 store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005a7e:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005a82:	2108      	movs	r1, #8
 8005a84:	4620      	mov	r0, r4
 8005a86:	f7ff f8a3 	bl	8004bd0 <store_struct>
                                 send_ACK(set_max_step, 1);
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	2062      	movs	r0, #98	; 0x62
 8005a8e:	f7ff f943 	bl	8004d18 <send_ACK>
 8005a92:	f7ff bafb 	b.w	800508c <befehl+0x150>
                    else {  send_ACK(set_max_step, 0);  }
 8005a96:	2100      	movs	r1, #0
 8005a98:	2062      	movs	r0, #98	; 0x62
 8005a9a:	f7ff f93d 	bl	8004d18 <send_ACK>
 8005a9e:	f7ff baf5 	b.w	800508c <befehl+0x150>
               i = get_in_buff_len();
 8005aa2:	f7fe fd99 	bl	80045d8 <get_in_buff_len>
 8005aa6:	4605      	mov	r5, r0
               k =0; j =0; l =0;
 8005aa8:	2400      	movs	r4, #0
 8005aaa:	9403      	str	r4, [sp, #12]
               while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005aac:	e008      	b.n	8005ac0 <befehl+0xb84>
 8005aae:	1c66      	adds	r6, r4, #1
 8005ab0:	f7fe fd9a 	bl	80045e8 <get_char>
 8005ab4:	ab0e      	add	r3, sp, #56	; 0x38
 8005ab6:	441c      	add	r4, r3
 8005ab8:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005abc:	3d01      	subs	r5, #1
 8005abe:	4634      	mov	r4, r6
 8005ac0:	2d00      	cmp	r5, #0
 8005ac2:	dd01      	ble.n	8005ac8 <befehl+0xb8c>
 8005ac4:	2c27      	cmp	r4, #39	; 0x27
 8005ac6:	ddf2      	ble.n	8005aae <befehl+0xb72>
               str[k] = ';';
 8005ac8:	ab0e      	add	r3, sp, #56	; 0x38
 8005aca:	441c      	add	r4, r3
 8005acc:	233b      	movs	r3, #59	; 0x3b
 8005ace:	f804 3c28 	strb.w	r3, [r4, #-40]
                  c = str[j++];
 8005ad2:	f89d 3010 	ldrb.w	r3, [sp, #16]
                  if( c == ';') {
 8005ad6:	2b3b      	cmp	r3, #59	; 0x3b
 8005ad8:	d012      	beq.n	8005b00 <befehl+0xbc4>
                  else {send_ACK( start, 0); }
 8005ada:	2100      	movs	r1, #0
 8005adc:	2073      	movs	r0, #115	; 0x73
 8005ade:	f7ff f91b 	bl	8004d18 <send_ACK>
              if (( main_state == 30) || (main_state ==40)) {   
 8005ae2:	4b59      	ldr	r3, [pc, #356]	; (8005c48 <befehl+0xd0c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2b1e      	cmp	r3, #30
 8005ae8:	d002      	beq.n	8005af0 <befehl+0xbb4>
 8005aea:	2b28      	cmp	r3, #40	; 0x28
 8005aec:	f47f aace 	bne.w	800508c <befehl+0x150>
                  main_state = 0;
 8005af0:	2200      	movs	r2, #0
 8005af2:	4b55      	ldr	r3, [pc, #340]	; (8005c48 <befehl+0xd0c>)
 8005af4:	601a      	str	r2, [r3, #0]
                  tasten_ende =1;
 8005af6:	2201      	movs	r2, #1
 8005af8:	4b54      	ldr	r3, [pc, #336]	; (8005c4c <befehl+0xd10>)
 8005afa:	601a      	str	r2, [r3, #0]
 8005afc:	f7ff bac6 	b.w	800508c <befehl+0x150>
                    rs232_druck = get_ser_float(&str[j],&l);
 8005b00:	a903      	add	r1, sp, #12
 8005b02:	f10d 0011 	add.w	r0, sp, #17
 8005b06:	f7ff f955 	bl	8004db4 <get_ser_float>
 8005b0a:	ee10 0a10 	vmov	r0, s0
 8005b0e:	4b50      	ldr	r3, [pc, #320]	; (8005c50 <befehl+0xd14>)
 8005b10:	ed83 0a00 	vstr	s0, [r3]
                    printf("\nrs232_druck %f", rs232_druck);
 8005b14:	f7fa fd28 	bl	8000568 <__aeabi_f2d>
 8005b18:	4602      	mov	r2, r0
 8005b1a:	460b      	mov	r3, r1
 8005b1c:	484d      	ldr	r0, [pc, #308]	; (8005c54 <befehl+0xd18>)
 8005b1e:	f004 f971 	bl	8009e04 <iprintf>
                     send_ACK(start, 1); 
 8005b22:	2101      	movs	r1, #1
 8005b24:	2073      	movs	r0, #115	; 0x73
 8005b26:	f7ff f8f7 	bl	8004d18 <send_ACK>
                     i= find_offset();
 8005b2a:	f7ff f8bb 	bl	8004ca4 <find_offset>
 8005b2e:	e7d8      	b.n	8005ae2 <befehl+0xba6>
                    if (( main_state== 8)||(main_state ==0) || (main_state==1)) {
 8005b30:	4b45      	ldr	r3, [pc, #276]	; (8005c48 <befehl+0xd0c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2b08      	cmp	r3, #8
 8005b36:	d002      	beq.n	8005b3e <befehl+0xc02>
 8005b38:	b10b      	cbz	r3, 8005b3e <befehl+0xc02>
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d12a      	bne.n	8005b94 <befehl+0xc58>
                        l = sdo_reseive(1,0x6040,0); 
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f246 0140 	movw	r1, #24640	; 0x6040
 8005b44:	2001      	movs	r0, #1
 8005b46:	f7fe fae7 	bl	8004118 <sdo_reseive>
 8005b4a:	9003      	str	r0, [sp, #12]
                        wait_ms(2);
 8005b4c:	2002      	movs	r0, #2
 8005b4e:	f001 fc81 	bl	8007454 <wait_ms>
                        l |=0x0100;
 8005b52:	9b03      	ldr	r3, [sp, #12]
 8005b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b58:	9303      	str	r3, [sp, #12]
                        i= sdo_send (1,0x6040, 0,l,2); 
 8005b5a:	2402      	movs	r4, #2
 8005b5c:	9400      	str	r4, [sp, #0]
 8005b5e:	2200      	movs	r2, #0
 8005b60:	f246 0140 	movw	r1, #24640	; 0x6040
 8005b64:	2001      	movs	r0, #1
 8005b66:	f7fe fb5f 	bl	8004228 <sdo_send>
                        wait_ms(2);
 8005b6a:	4620      	mov	r0, r4
 8005b6c:	f001 fc72 	bl	8007454 <wait_ms>
                        l = sdo_reseive(1,0x6040,0); 
 8005b70:	2200      	movs	r2, #0
 8005b72:	f246 0140 	movw	r1, #24640	; 0x6040
 8005b76:	2001      	movs	r0, #1
 8005b78:	f7fe face 	bl	8004118 <sdo_reseive>
 8005b7c:	9003      	str	r0, [sp, #12]
                        wait_ms(2);
 8005b7e:	4620      	mov	r0, r4
 8005b80:	f001 fc68 	bl	8007454 <wait_ms>
                        set_motor_power_off();
 8005b84:	f002 fd04 	bl	8008590 <set_motor_power_off>
                        main_error =6;
 8005b88:	2206      	movs	r2, #6
 8005b8a:	4b33      	ldr	r3, [pc, #204]	; (8005c58 <befehl+0xd1c>)
 8005b8c:	601a      	str	r2, [r3, #0]
                        main_state = 20;
 8005b8e:	2214      	movs	r2, #20
 8005b90:	4b2d      	ldr	r3, [pc, #180]	; (8005c48 <befehl+0xd0c>)
 8005b92:	601a      	str	r2, [r3, #0]
                    if (( main_state== 9)||(main_state ==10)) {
 8005b94:	4b2c      	ldr	r3, [pc, #176]	; (8005c48 <befehl+0xd0c>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	3b09      	subs	r3, #9
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d905      	bls.n	8005baa <befehl+0xc6e>
              send_ACK(stop, 1);
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	2053      	movs	r0, #83	; 0x53
 8005ba2:	f7ff f8b9 	bl	8004d18 <send_ACK>
          break;
 8005ba6:	f7ff ba71 	b.w	800508c <befehl+0x150>
                        main_error = 6;
 8005baa:	2206      	movs	r2, #6
 8005bac:	4b2a      	ldr	r3, [pc, #168]	; (8005c58 <befehl+0xd1c>)
 8005bae:	601a      	str	r2, [r3, #0]
                        main_state = 21;
 8005bb0:	2215      	movs	r2, #21
 8005bb2:	4b25      	ldr	r3, [pc, #148]	; (8005c48 <befehl+0xd0c>)
 8005bb4:	601a      	str	r2, [r3, #0]
 8005bb6:	e7f2      	b.n	8005b9e <befehl+0xc62>
              if (password==1 ) {
 8005bb8:	4b1a      	ldr	r3, [pc, #104]	; (8005c24 <befehl+0xce8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d005      	beq.n	8005bcc <befehl+0xc90>
           else { send_ACK(set_beschl_rauf, 0); }
 8005bc0:	2100      	movs	r1, #0
 8005bc2:	2063      	movs	r0, #99	; 0x63
 8005bc4:	f7ff f8a8 	bl	8004d18 <send_ACK>
 8005bc8:	f7ff ba60 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 8005bcc:	f7fe fd04 	bl	80045d8 <get_in_buff_len>
 8005bd0:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005bd2:	2400      	movs	r4, #0
 8005bd4:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005bd6:	e008      	b.n	8005bea <befehl+0xcae>
 8005bd8:	1c66      	adds	r6, r4, #1
 8005bda:	f7fe fd05 	bl	80045e8 <get_char>
 8005bde:	ab0e      	add	r3, sp, #56	; 0x38
 8005be0:	441c      	add	r4, r3
 8005be2:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005be6:	3d01      	subs	r5, #1
 8005be8:	4634      	mov	r4, r6
 8005bea:	2d00      	cmp	r5, #0
 8005bec:	dd01      	ble.n	8005bf2 <befehl+0xcb6>
 8005bee:	2c27      	cmp	r4, #39	; 0x27
 8005bf0:	ddf2      	ble.n	8005bd8 <befehl+0xc9c>
                  str[k] = ';';
 8005bf2:	ab0e      	add	r3, sp, #56	; 0x38
 8005bf4:	441c      	add	r4, r3
 8005bf6:	233b      	movs	r3, #59	; 0x3b
 8005bf8:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 8005bfc:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 8005c00:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d859      	bhi.n	8005cbe <befehl+0xd82>
                          c = str[j++];
 8005c0a:	f89d 3011 	ldrb.w	r3, [sp, #17]
                          if ( c == ';') {
 8005c0e:	2b3b      	cmp	r3, #59	; 0x3b
 8005c10:	d024      	beq.n	8005c5c <befehl+0xd20>
                     else { send_ACK(set_beschl_rauf, 0); }
 8005c12:	2100      	movs	r1, #0
 8005c14:	2063      	movs	r0, #99	; 0x63
 8005c16:	f7ff f87f 	bl	8004d18 <send_ACK>
 8005c1a:	f7ff ba37 	b.w	800508c <befehl+0x150>
 8005c1e:	bf00      	nop
 8005c20:	20000b30 	.word	0x20000b30
 8005c24:	20000000 	.word	0x20000000
 8005c28:	200010f0 	.word	0x200010f0
 8005c2c:	0800d814 	.word	0x0800d814
 8005c30:	0800d8d0 	.word	0x0800d8d0
 8005c34:	20001080 	.word	0x20001080
 8005c38:	0800d864 	.word	0x0800d864
 8005c3c:	20001768 	.word	0x20001768
 8005c40:	0800d8c8 	.word	0x0800d8c8
 8005c44:	0800d8d4 	.word	0x0800d8d4
 8005c48:	20000200 	.word	0x20000200
 8005c4c:	20000f1c 	.word	0x20000f1c
 8005c50:	200011f4 	.word	0x200011f4
 8005c54:	0800d818 	.word	0x0800d818
 8005c58:	2000024c 	.word	0x2000024c
                              c = str[j++];
 8005c5c:	f89d 4012 	ldrb.w	r4, [sp, #18]
                              if (( c > 0x30) && ( c < 0x39)) {
 8005c60:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	2b07      	cmp	r3, #7
 8005c68:	d823      	bhi.n	8005cb2 <befehl+0xd76>
                                d = c & 0x0f;
 8005c6a:	f004 040f 	and.w	r4, r4, #15
                                if ( e=='1') {
 8005c6e:	2a31      	cmp	r2, #49	; 0x31
 8005c70:	d009      	beq.n	8005c86 <befehl+0xd4a>
                              else { send_int_val(set_beschl_rauf,rampe1.rampe_start[d-1]);   }
 8005c72:	3441      	adds	r4, #65	; 0x41
 8005c74:	4bc0      	ldr	r3, [pc, #768]	; (8005f78 <befehl+0x103c>)
 8005c76:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8005c7a:	6861      	ldr	r1, [r4, #4]
 8005c7c:	2063      	movs	r0, #99	; 0x63
 8005c7e:	f7ff f903 	bl	8004e88 <send_int_val>
 8005c82:	f7ff ba03 	b.w	800508c <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8005c86:	a903      	add	r1, sp, #12
 8005c88:	a805      	add	r0, sp, #20
 8005c8a:	f7ff f86d 	bl	8004d68 <get_ser_int>
                                rampe1.rampe_start[d-1]= i;
 8005c8e:	4dba      	ldr	r5, [pc, #744]	; (8005f78 <befehl+0x103c>)
 8005c90:	f104 0341 	add.w	r3, r4, #65	; 0x41
 8005c94:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8005c98:	6058      	str	r0, [r3, #4]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005c9a:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005c9e:	2108      	movs	r1, #8
 8005ca0:	4628      	mov	r0, r5
 8005ca2:	f7fe ff95 	bl	8004bd0 <store_struct>
                                send_ACK(set_beschl_rauf, 1);
 8005ca6:	2101      	movs	r1, #1
 8005ca8:	2063      	movs	r0, #99	; 0x63
 8005caa:	f7ff f835 	bl	8004d18 <send_ACK>
 8005cae:	f7ff b9ed 	b.w	800508c <befehl+0x150>
                           else {send_ACK(set_beschl_rauf, 0); }
 8005cb2:	2100      	movs	r1, #0
 8005cb4:	2063      	movs	r0, #99	; 0x63
 8005cb6:	f7ff f82f 	bl	8004d18 <send_ACK>
 8005cba:	f7ff b9e7 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_beschl_rauf, 1); }
 8005cbe:	2101      	movs	r1, #1
 8005cc0:	2063      	movs	r0, #99	; 0x63
 8005cc2:	f7ff f829 	bl	8004d18 <send_ACK>
 8005cc6:	f7ff b9e1 	b.w	800508c <befehl+0x150>
              if (password==1 ) {
 8005cca:	4bac      	ldr	r3, [pc, #688]	; (8005f7c <befehl+0x1040>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d005      	beq.n	8005cde <befehl+0xda2>
           else { send_ACK(set_beschl_runter, 0); }
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	2065      	movs	r0, #101	; 0x65
 8005cd6:	f7ff f81f 	bl	8004d18 <send_ACK>
 8005cda:	f7ff b9d7 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 8005cde:	f7fe fc7b 	bl	80045d8 <get_in_buff_len>
 8005ce2:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8005ce4:	2400      	movs	r4, #0
 8005ce6:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005ce8:	e008      	b.n	8005cfc <befehl+0xdc0>
 8005cea:	1c66      	adds	r6, r4, #1
 8005cec:	f7fe fc7c 	bl	80045e8 <get_char>
 8005cf0:	ab0e      	add	r3, sp, #56	; 0x38
 8005cf2:	441c      	add	r4, r3
 8005cf4:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005cf8:	3d01      	subs	r5, #1
 8005cfa:	4634      	mov	r4, r6
 8005cfc:	2d00      	cmp	r5, #0
 8005cfe:	dd01      	ble.n	8005d04 <befehl+0xdc8>
 8005d00:	2c27      	cmp	r4, #39	; 0x27
 8005d02:	ddf2      	ble.n	8005cea <befehl+0xdae>
                  str[k++] = ';';
 8005d04:	1c63      	adds	r3, r4, #1
 8005d06:	aa0e      	add	r2, sp, #56	; 0x38
 8005d08:	4414      	add	r4, r2
 8005d0a:	223b      	movs	r2, #59	; 0x3b
 8005d0c:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k]=0;
 8005d10:	aa0e      	add	r2, sp, #56	; 0x38
 8005d12:	4413      	add	r3, r2
 8005d14:	2200      	movs	r2, #0
 8005d16:	f803 2c28 	strb.w	r2, [r3, #-40]
                   c = str[j++];
 8005d1a:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 8005d1e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b07      	cmp	r3, #7
 8005d26:	d837      	bhi.n	8005d98 <befehl+0xe5c>
                      c = str[j++];
 8005d28:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 8005d2c:	2b3b      	cmp	r3, #59	; 0x3b
 8005d2e:	d005      	beq.n	8005d3c <befehl+0xe00>
                     else {send_ACK(set_beschl_runter, 0); }
 8005d30:	2100      	movs	r1, #0
 8005d32:	2065      	movs	r0, #101	; 0x65
 8005d34:	f7fe fff0 	bl	8004d18 <send_ACK>
 8005d38:	f7ff b9a8 	b.w	800508c <befehl+0x150>
                        c = str[j++];
 8005d3c:	f89d 3012 	ldrb.w	r3, [sp, #18]
                        if (( c > 0x30) && ( c < 0x39)) {
 8005d40:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8005d44:	b2c9      	uxtb	r1, r1
 8005d46:	2907      	cmp	r1, #7
 8005d48:	d81e      	bhi.n	8005d88 <befehl+0xe4c>
                          d = c & 0x0f;
 8005d4a:	f003 040f 	and.w	r4, r3, #15
                          if ( e == '1'){
 8005d4e:	2a31      	cmp	r2, #49	; 0x31
 8005d50:	d005      	beq.n	8005d5e <befehl+0xe22>
                              else {  send_ACK(set_beschl_runter, 0); }
 8005d52:	2100      	movs	r1, #0
 8005d54:	2065      	movs	r0, #101	; 0x65
 8005d56:	f7fe ffdf 	bl	8004d18 <send_ACK>
 8005d5a:	f7ff b997 	b.w	800508c <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8005d5e:	a903      	add	r1, sp, #12
 8005d60:	a805      	add	r0, sp, #20
 8005d62:	f7ff f801 	bl	8004d68 <get_ser_int>
                                rampe1.rampe_stop[d-1]= i;
 8005d66:	4d84      	ldr	r5, [pc, #528]	; (8005f78 <befehl+0x103c>)
 8005d68:	f104 034b 	add.w	r3, r4, #75	; 0x4b
 8005d6c:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005d70:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005d74:	2108      	movs	r1, #8
 8005d76:	4628      	mov	r0, r5
 8005d78:	f7fe ff2a 	bl	8004bd0 <store_struct>
                                send_ACK(set_beschl_runter, 1);
 8005d7c:	2101      	movs	r1, #1
 8005d7e:	2065      	movs	r0, #101	; 0x65
 8005d80:	f7fe ffca 	bl	8004d18 <send_ACK>
 8005d84:	f7ff b982 	b.w	800508c <befehl+0x150>
                           else {send_int_val(set_beschl_runter,rampe1.rampe_stop[d-1]); }
 8005d88:	4b7b      	ldr	r3, [pc, #492]	; (8005f78 <befehl+0x103c>)
 8005d8a:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
 8005d8e:	2065      	movs	r0, #101	; 0x65
 8005d90:	f7ff f87a 	bl	8004e88 <send_int_val>
 8005d94:	f7ff b97a 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_beschl_runter, 0); }
 8005d98:	2100      	movs	r1, #0
 8005d9a:	2065      	movs	r0, #101	; 0x65
 8005d9c:	f7fe ffbc 	bl	8004d18 <send_ACK>
 8005da0:	f7ff b974 	b.w	800508c <befehl+0x150>
                    strcpy(dummy,"Alaufzeitwerte= ;");
 8005da4:	4c76      	ldr	r4, [pc, #472]	; (8005f80 <befehl+0x1044>)
 8005da6:	4d77      	ldr	r5, [pc, #476]	; (8005f84 <befehl+0x1048>)
 8005da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8005daa:	6020      	str	r0, [r4, #0]
 8005dac:	6061      	str	r1, [r4, #4]
 8005dae:	60a2      	str	r2, [r4, #8]
 8005db0:	60e3      	str	r3, [r4, #12]
 8005db2:	882b      	ldrh	r3, [r5, #0]
 8005db4:	8223      	strh	r3, [r4, #16]
                    sprintf(dummy2,"%04.1f;",ist_druck);
 8005db6:	4b74      	ldr	r3, [pc, #464]	; (8005f88 <befehl+0x104c>)
 8005db8:	6818      	ldr	r0, [r3, #0]
 8005dba:	f7fa fbd5 	bl	8000568 <__aeabi_f2d>
 8005dbe:	4e73      	ldr	r6, [pc, #460]	; (8005f8c <befehl+0x1050>)
 8005dc0:	4d73      	ldr	r5, [pc, #460]	; (8005f90 <befehl+0x1054>)
 8005dc2:	4602      	mov	r2, r0
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	f004 f8ab 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005dce:	4629      	mov	r1, r5
 8005dd0:	4620      	mov	r0, r4
 8005dd2:	f004 f8cb 	bl	8009f6c <strcat>
                    sprintf(dummy2,"%04.1f;",max_druck);
 8005dd6:	4b6f      	ldr	r3, [pc, #444]	; (8005f94 <befehl+0x1058>)
 8005dd8:	6818      	ldr	r0, [r3, #0]
 8005dda:	f7fa fbc5 	bl	8000568 <__aeabi_f2d>
 8005dde:	4602      	mov	r2, r0
 8005de0:	460b      	mov	r3, r1
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	f004 f89d 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005dea:	4629      	mov	r1, r5
 8005dec:	4620      	mov	r0, r4
 8005dee:	f004 f8bd 	bl	8009f6c <strcat>
                    sprintf(dummy2,"%02d;",main_state);
 8005df2:	4b69      	ldr	r3, [pc, #420]	; (8005f98 <befehl+0x105c>)
 8005df4:	681a      	ldr	r2, [r3, #0]
 8005df6:	4969      	ldr	r1, [pc, #420]	; (8005f9c <befehl+0x1060>)
 8005df8:	4628      	mov	r0, r5
 8005dfa:	f004 f893 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005dfe:	4629      	mov	r1, r5
 8005e00:	4620      	mov	r0, r4
 8005e02:	f004 f8b3 	bl	8009f6c <strcat>
                    sprintf(dummy2,"%04.1f;",oel_stand);
 8005e06:	4b66      	ldr	r3, [pc, #408]	; (8005fa0 <befehl+0x1064>)
 8005e08:	6818      	ldr	r0, [r3, #0]
 8005e0a:	f7fa fbad 	bl	8000568 <__aeabi_f2d>
 8005e0e:	4602      	mov	r2, r0
 8005e10:	460b      	mov	r3, r1
 8005e12:	4631      	mov	r1, r6
 8005e14:	4628      	mov	r0, r5
 8005e16:	f004 f885 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005e1a:	4629      	mov	r1, r5
 8005e1c:	4620      	mov	r0, r4
 8005e1e:	f004 f8a5 	bl	8009f6c <strcat>
                    sprintf(dummy2,"%d;",soll_zeit);
 8005e22:	4e60      	ldr	r6, [pc, #384]	; (8005fa4 <befehl+0x1068>)
 8005e24:	4b60      	ldr	r3, [pc, #384]	; (8005fa8 <befehl+0x106c>)
 8005e26:	681a      	ldr	r2, [r3, #0]
 8005e28:	4631      	mov	r1, r6
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	f004 f87a 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005e30:	4629      	mov	r1, r5
 8005e32:	4620      	mov	r0, r4
 8005e34:	f004 f89a 	bl	8009f6c <strcat>
                    sprintf(dummy2,"%d;",motor_timer);
 8005e38:	4b5c      	ldr	r3, [pc, #368]	; (8005fac <befehl+0x1070>)
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	4631      	mov	r1, r6
 8005e3e:	4628      	mov	r0, r5
 8005e40:	f004 f870 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8005e44:	4629      	mov	r1, r5
 8005e46:	4620      	mov	r0, r4
 8005e48:	f004 f890 	bl	8009f6c <strcat>
                    strcat(dummy,"Z");
 8005e4c:	4620      	mov	r0, r4
 8005e4e:	f7fa f9c9 	bl	80001e4 <strlen>
 8005e52:	4b57      	ldr	r3, [pc, #348]	; (8005fb0 <befehl+0x1074>)
 8005e54:	881b      	ldrh	r3, [r3, #0]
 8005e56:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy); 
 8005e58:	4620      	mov	r0, r4
 8005e5a:	f7fe fb91 	bl	8004580 <print_f_lf0>
          break;
 8005e5e:	f7ff b915 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();
 8005e62:	f7fe fbb9 	bl	80045d8 <get_in_buff_len>
 8005e66:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 8005e68:	2400      	movs	r4, #0
 8005e6a:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005e6c:	e008      	b.n	8005e80 <befehl+0xf44>
 8005e6e:	1c66      	adds	r6, r4, #1
 8005e70:	f7fe fbba 	bl	80045e8 <get_char>
 8005e74:	ab0e      	add	r3, sp, #56	; 0x38
 8005e76:	441c      	add	r4, r3
 8005e78:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005e7c:	3d01      	subs	r5, #1
 8005e7e:	4634      	mov	r4, r6
 8005e80:	2d00      	cmp	r5, #0
 8005e82:	dd01      	ble.n	8005e88 <befehl+0xf4c>
 8005e84:	2c27      	cmp	r4, #39	; 0x27
 8005e86:	ddf2      	ble.n	8005e6e <befehl+0xf32>
              str[k] =0;
 8005e88:	ab0e      	add	r3, sp, #56	; 0x38
 8005e8a:	441c      	add	r4, r3
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	f804 3c28 	strb.w	r3, [r4, #-40]
              i = strcmp(rampe1.pass_word, str);
 8005e92:	a904      	add	r1, sp, #16
 8005e94:	4847      	ldr	r0, [pc, #284]	; (8005fb4 <befehl+0x1078>)
 8005e96:	f7fa f99b 	bl	80001d0 <strcmp>
              if ( i==0 ){ password = 1 ;}
 8005e9a:	b910      	cbnz	r0, 8005ea2 <befehl+0xf66>
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	4b37      	ldr	r3, [pc, #220]	; (8005f7c <befehl+0x1040>)
 8005ea0:	601a      	str	r2, [r3, #0]
              send_ACK(passwort, 1);
 8005ea2:	2101      	movs	r1, #1
 8005ea4:	2061      	movs	r0, #97	; 0x61
 8005ea6:	f7fe ff37 	bl	8004d18 <send_ACK>
          break;
 8005eaa:	f7ff b8ef 	b.w	800508c <befehl+0x150>
               if (password==1 ) {
 8005eae:	4b33      	ldr	r3, [pc, #204]	; (8005f7c <befehl+0x1040>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b01      	cmp	r3, #1
 8005eb4:	d005      	beq.n	8005ec2 <befehl+0xf86>
              else { send_ACK(set_max_druck_geber, 1); }
 8005eb6:	2101      	movs	r1, #1
 8005eb8:	204d      	movs	r0, #77	; 0x4d
 8005eba:	f7fe ff2d 	bl	8004d18 <send_ACK>
 8005ebe:	f7ff b8e5 	b.w	800508c <befehl+0x150>
                 i = get_in_buff_len();
 8005ec2:	f7fe fb89 	bl	80045d8 <get_in_buff_len>
 8005ec6:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8005ec8:	2400      	movs	r4, #0
 8005eca:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005ecc:	e008      	b.n	8005ee0 <befehl+0xfa4>
 8005ece:	1c66      	adds	r6, r4, #1
 8005ed0:	f7fe fb8a 	bl	80045e8 <get_char>
 8005ed4:	ab0e      	add	r3, sp, #56	; 0x38
 8005ed6:	441c      	add	r4, r3
 8005ed8:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005edc:	3d01      	subs	r5, #1
 8005ede:	4634      	mov	r4, r6
 8005ee0:	2d00      	cmp	r5, #0
 8005ee2:	dd01      	ble.n	8005ee8 <befehl+0xfac>
 8005ee4:	2c27      	cmp	r4, #39	; 0x27
 8005ee6:	ddf2      	ble.n	8005ece <befehl+0xf92>
                  str[k++]= ';';
 8005ee8:	1c63      	adds	r3, r4, #1
 8005eea:	aa0e      	add	r2, sp, #56	; 0x38
 8005eec:	4414      	add	r4, r2
 8005eee:	223b      	movs	r2, #59	; 0x3b
 8005ef0:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k] =0;
 8005ef4:	aa0e      	add	r2, sp, #56	; 0x38
 8005ef6:	4413      	add	r3, r2
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f803 2c28 	strb.w	r2, [r3, #-40]
                   f = get_ser_float(&str[j],&l);
 8005efe:	a903      	add	r1, sp, #12
 8005f00:	f10d 0012 	add.w	r0, sp, #18
 8005f04:	f7fe ff56 	bl	8004db4 <get_ser_float>
 8005f08:	eeb0 8a40 	vmov.f32	s16, s0
                   rampe1.max_druck_sensor= f;
 8005f0c:	4c1a      	ldr	r4, [pc, #104]	; (8005f78 <befehl+0x103c>)
 8005f0e:	ed84 0a89 	vstr	s0, [r4, #548]	; 0x224
                   f1 =  get_adc_val();
 8005f12:	f7fd ffc1 	bl	8003e98 <get_adc_val>
                   f2 = rampe1.offset_sensor;
 8005f16:	edd4 7a88 	vldr	s15, [r4, #544]	; 0x220
                   f2 = f1 -f2;
 8005f1a:	ee70 7a67 	vsub.f32	s15, s0, s15
                   rampe1.m= f/f2;
 8005f1e:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8005f22:	ed84 7a8b 	vstr	s14, [r4, #556]	; 0x22c
                   rampe1.b = f-(rampe1.m*f1);
 8005f26:	ee20 0a07 	vmul.f32	s0, s0, s14
 8005f2a:	ee38 8a40 	vsub.f32	s16, s16, s0
 8005f2e:	ed84 8a8c 	vstr	s16, [r4, #560]	; 0x230
                   store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8005f32:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005f36:	2108      	movs	r1, #8
 8005f38:	4620      	mov	r0, r4
 8005f3a:	f7fe fe49 	bl	8004bd0 <store_struct>
                  store_struct((char *) &rampe1, 8, sizeof(rampe1)); 
 8005f3e:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8005f42:	2108      	movs	r1, #8
 8005f44:	4620      	mov	r0, r4
 8005f46:	f7fe fe43 	bl	8004bd0 <store_struct>
                   send_ACK(set_max_druck_geber, 1);
 8005f4a:	2101      	movs	r1, #1
 8005f4c:	204d      	movs	r0, #77	; 0x4d
 8005f4e:	f7fe fee3 	bl	8004d18 <send_ACK>
 8005f52:	f7ff b89b 	b.w	800508c <befehl+0x150>
               if (password==1 ) {
 8005f56:	4b09      	ldr	r3, [pc, #36]	; (8005f7c <befehl+0x1040>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d005      	beq.n	8005f6a <befehl+0x102e>
              else { send_ACK(set_beschl_rauf, 1); }
 8005f5e:	2101      	movs	r1, #1
 8005f60:	2063      	movs	r0, #99	; 0x63
 8005f62:	f7fe fed9 	bl	8004d18 <send_ACK>
 8005f66:	f7ff b891 	b.w	800508c <befehl+0x150>
                 i = get_in_buff_len();
 8005f6a:	f7fe fb35 	bl	80045d8 <get_in_buff_len>
 8005f6e:	4605      	mov	r5, r0
                 k =0; j =0; l =0;
 8005f70:	2400      	movs	r4, #0
 8005f72:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8005f74:	e029      	b.n	8005fca <befehl+0x108e>
 8005f76:	bf00      	nop
 8005f78:	20000b30 	.word	0x20000b30
 8005f7c:	20000000 	.word	0x20000000
 8005f80:	200010f0 	.word	0x200010f0
 8005f84:	0800d828 	.word	0x0800d828
 8005f88:	20000df0 	.word	0x20000df0
 8005f8c:	0800d7ec 	.word	0x0800d7ec
 8005f90:	20001080 	.word	0x20001080
 8005f94:	20001768 	.word	0x20001768
 8005f98:	20000200 	.word	0x20000200
 8005f9c:	0800d83c 	.word	0x0800d83c
 8005fa0:	200016ec 	.word	0x200016ec
 8005fa4:	0800d7e8 	.word	0x0800d7e8
 8005fa8:	2000125c 	.word	0x2000125c
 8005fac:	200015f8 	.word	0x200015f8
 8005fb0:	0800d7e0 	.word	0x0800d7e0
 8005fb4:	20000d3c 	.word	0x20000d3c
 8005fb8:	1c66      	adds	r6, r4, #1
 8005fba:	f7fe fb15 	bl	80045e8 <get_char>
 8005fbe:	ab0e      	add	r3, sp, #56	; 0x38
 8005fc0:	441c      	add	r4, r3
 8005fc2:	f804 0c28 	strb.w	r0, [r4, #-40]
 8005fc6:	3d01      	subs	r5, #1
 8005fc8:	4634      	mov	r4, r6
 8005fca:	2d00      	cmp	r5, #0
 8005fcc:	dd01      	ble.n	8005fd2 <befehl+0x1096>
 8005fce:	2c27      	cmp	r4, #39	; 0x27
 8005fd0:	ddf2      	ble.n	8005fb8 <befehl+0x107c>
                  str[k++]= ';';
 8005fd2:	1c63      	adds	r3, r4, #1
 8005fd4:	aa0e      	add	r2, sp, #56	; 0x38
 8005fd6:	4414      	add	r4, r2
 8005fd8:	223b      	movs	r2, #59	; 0x3b
 8005fda:	f804 2c28 	strb.w	r2, [r4, #-40]
                  str[k] =0;
 8005fde:	aa0e      	add	r2, sp, #56	; 0x38
 8005fe0:	4413      	add	r3, r2
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f803 2c28 	strb.w	r2, [r3, #-40]
                   f = get_ser_float(&str[j],&l);
 8005fe8:	a903      	add	r1, sp, #12
 8005fea:	a804      	add	r0, sp, #16
 8005fec:	f7fe fee2 	bl	8004db4 <get_ser_float>
                   rampe1.m= f/f1;
 8005ff0:	eeb1 7a02 	vmov.f32	s14, #18	; 0x40900000  4.5
 8005ff4:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8005ff8:	48cf      	ldr	r0, [pc, #828]	; (8006338 <befehl+0x13fc>)
 8005ffa:	edc0 7a8b 	vstr	s15, [r0, #556]	; 0x22c
                   rampe1.b = f-(rampe1.m*f1);
 8005ffe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006002:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006006:	ed80 0a8c 	vstr	s0, [r0, #560]	; 0x230
                   store_struct((char *) &rampe1, 8, sizeof(rampe1)); 
 800600a:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800600e:	2108      	movs	r1, #8
 8006010:	f7fe fdde 	bl	8004bd0 <store_struct>
                  send_ACK(set_max_druck, 1);
 8006014:	2101      	movs	r1, #1
 8006016:	206d      	movs	r0, #109	; 0x6d
 8006018:	f7fe fe7e 	bl	8004d18 <send_ACK>
 800601c:	f7ff b836 	b.w	800508c <befehl+0x150>
               if (password==1 ) {
 8006020:	4bc6      	ldr	r3, [pc, #792]	; (800633c <befehl+0x1400>)
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2b01      	cmp	r3, #1
 8006026:	d005      	beq.n	8006034 <befehl+0x10f8>
              else { send_ACK(set_offset, 1); }
 8006028:	2101      	movs	r1, #1
 800602a:	206f      	movs	r0, #111	; 0x6f
 800602c:	f7fe fe74 	bl	8004d18 <send_ACK>
 8006030:	f7ff b82c 	b.w	800508c <befehl+0x150>
                   f = get_adc_val();
 8006034:	f7fd ff30 	bl	8003e98 <get_adc_val>
                   rampe1.offset_sensor=f;
 8006038:	48bf      	ldr	r0, [pc, #764]	; (8006338 <befehl+0x13fc>)
 800603a:	ed80 0a88 	vstr	s0, [r0, #544]	; 0x220
                   store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800603e:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006042:	2108      	movs	r1, #8
 8006044:	f7fe fdc4 	bl	8004bd0 <store_struct>
                  send_ACK(set_offset, 1);
 8006048:	2101      	movs	r1, #1
 800604a:	206f      	movs	r0, #111	; 0x6f
 800604c:	f7fe fe64 	bl	8004d18 <send_ACK>
 8006050:	f7ff b81c 	b.w	800508c <befehl+0x150>
                f = get_adc_val();
 8006054:	f7fd ff20 	bl	8003e98 <get_adc_val>
                i = get_in_buff_len();
 8006058:	f7fe fabe 	bl	80045d8 <get_in_buff_len>
 800605c:	4605      	mov	r5, r0
                k =0; j =0; l =0;
 800605e:	2400      	movs	r4, #0
 8006060:	9403      	str	r4, [sp, #12]
                while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006062:	e008      	b.n	8006076 <befehl+0x113a>
 8006064:	1c66      	adds	r6, r4, #1
 8006066:	f7fe fabf 	bl	80045e8 <get_char>
 800606a:	ab0e      	add	r3, sp, #56	; 0x38
 800606c:	441c      	add	r4, r3
 800606e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006072:	3d01      	subs	r5, #1
 8006074:	4634      	mov	r4, r6
 8006076:	2d00      	cmp	r5, #0
 8006078:	dd01      	ble.n	800607e <befehl+0x1142>
 800607a:	2c27      	cmp	r4, #39	; 0x27
 800607c:	ddf2      	ble.n	8006064 <befehl+0x1128>
                str[k] = ';';
 800607e:	ab0e      	add	r3, sp, #56	; 0x38
 8006080:	441c      	add	r4, r3
 8006082:	233b      	movs	r3, #59	; 0x3b
 8006084:	f804 3c28 	strb.w	r3, [r4, #-40]
                if ( str[k++] == '1'){
 8006088:	f89d 3010 	ldrb.w	r3, [sp, #16]
 800608c:	2b31      	cmp	r3, #49	; 0x31
 800608e:	f47e affd 	bne.w	800508c <befehl+0x150>
                    if ( str[k++] == ';') {
 8006092:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8006096:	2b3b      	cmp	r3, #59	; 0x3b
 8006098:	f43e aff8 	beq.w	800508c <befehl+0x150>
                     else { send_ACK(set_steigung, 0); }
 800609c:	2100      	movs	r1, #0
 800609e:	2074      	movs	r0, #116	; 0x74
 80060a0:	f7fe fe3a 	bl	8004d18 <send_ACK>
 80060a4:	f7fe bff2 	b.w	800508c <befehl+0x150>
               if (password==1 ) {
 80060a8:	4ba4      	ldr	r3, [pc, #656]	; (800633c <befehl+0x1400>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d005      	beq.n	80060bc <befehl+0x1180>
           else { send_ACK(set_beschl_rauf_r, 0); }
 80060b0:	2100      	movs	r1, #0
 80060b2:	2044      	movs	r0, #68	; 0x44
 80060b4:	f7fe fe30 	bl	8004d18 <send_ACK>
 80060b8:	f7fe bfe8 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 80060bc:	f7fe fa8c 	bl	80045d8 <get_in_buff_len>
 80060c0:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 80060c2:	2400      	movs	r4, #0
 80060c4:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80060c6:	e008      	b.n	80060da <befehl+0x119e>
 80060c8:	1c66      	adds	r6, r4, #1
 80060ca:	f7fe fa8d 	bl	80045e8 <get_char>
 80060ce:	ab0e      	add	r3, sp, #56	; 0x38
 80060d0:	441c      	add	r4, r3
 80060d2:	f804 0c28 	strb.w	r0, [r4, #-40]
 80060d6:	3d01      	subs	r5, #1
 80060d8:	4634      	mov	r4, r6
 80060da:	2d00      	cmp	r5, #0
 80060dc:	dd01      	ble.n	80060e2 <befehl+0x11a6>
 80060de:	2c27      	cmp	r4, #39	; 0x27
 80060e0:	ddf2      	ble.n	80060c8 <befehl+0x118c>
                  str[k] = ';';
 80060e2:	ab0e      	add	r3, sp, #56	; 0x38
 80060e4:	441c      	add	r4, r3
 80060e6:	233b      	movs	r3, #59	; 0x3b
 80060e8:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 80060ec:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 80060f0:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b07      	cmp	r3, #7
 80060f8:	d83a      	bhi.n	8006170 <befehl+0x1234>
                      c = str[j++];
 80060fa:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 80060fe:	2b3b      	cmp	r3, #59	; 0x3b
 8006100:	d005      	beq.n	800610e <befehl+0x11d2>
                     else { send_ACK(set_beschl_rauf_r, 0); }
 8006102:	2100      	movs	r1, #0
 8006104:	2044      	movs	r0, #68	; 0x44
 8006106:	f7fe fe07 	bl	8004d18 <send_ACK>
 800610a:	f7fe bfbf 	b.w	800508c <befehl+0x150>
                        c = str[j++];
 800610e:	f89d 4012 	ldrb.w	r4, [sp, #18]
                        if (( c > 0x30) && ( c < 0x39)) {
 8006112:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 8006116:	b2db      	uxtb	r3, r3
 8006118:	2b07      	cmp	r3, #7
 800611a:	d823      	bhi.n	8006164 <befehl+0x1228>
                          d = c & 0x0f;
 800611c:	f004 040f 	and.w	r4, r4, #15
                          if ( e =='1') {
 8006120:	2a31      	cmp	r2, #49	; 0x31
 8006122:	d009      	beq.n	8006138 <befehl+0x11fc>
                              else {send_int_val(set_beschl_rauf_r,rampe1.rampe_start_r[d-1]);  }
 8006124:	3453      	adds	r4, #83	; 0x53
 8006126:	4b84      	ldr	r3, [pc, #528]	; (8006338 <befehl+0x13fc>)
 8006128:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800612c:	6861      	ldr	r1, [r4, #4]
 800612e:	2044      	movs	r0, #68	; 0x44
 8006130:	f7fe feaa 	bl	8004e88 <send_int_val>
 8006134:	f7fe bfaa 	b.w	800508c <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 8006138:	a903      	add	r1, sp, #12
 800613a:	a805      	add	r0, sp, #20
 800613c:	f7fe fe14 	bl	8004d68 <get_ser_int>
                                rampe1.rampe_start_r[d-1]= i;
 8006140:	4d7d      	ldr	r5, [pc, #500]	; (8006338 <befehl+0x13fc>)
 8006142:	f104 0353 	add.w	r3, r4, #83	; 0x53
 8006146:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800614a:	6058      	str	r0, [r3, #4]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800614c:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006150:	2108      	movs	r1, #8
 8006152:	4628      	mov	r0, r5
 8006154:	f7fe fd3c 	bl	8004bd0 <store_struct>
                                send_ACK(set_beschl_rauf_r, 1);
 8006158:	2101      	movs	r1, #1
 800615a:	2044      	movs	r0, #68	; 0x44
 800615c:	f7fe fddc 	bl	8004d18 <send_ACK>
 8006160:	f7fe bf94 	b.w	800508c <befehl+0x150>
                           else {send_ACK(set_beschl_rauf_r, 0); }
 8006164:	2100      	movs	r1, #0
 8006166:	2044      	movs	r0, #68	; 0x44
 8006168:	f7fe fdd6 	bl	8004d18 <send_ACK>
 800616c:	f7fe bf8e 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_beschl_rauf_r, 0); }
 8006170:	2100      	movs	r1, #0
 8006172:	2044      	movs	r0, #68	; 0x44
 8006174:	f7fe fdd0 	bl	8004d18 <send_ACK>
 8006178:	f7fe bf88 	b.w	800508c <befehl+0x150>
               if (password==1 ) {
 800617c:	4b6f      	ldr	r3, [pc, #444]	; (800633c <befehl+0x1400>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d005      	beq.n	8006190 <befehl+0x1254>
           else { send_ACK(set_beschl_runter_r, 0); }
 8006184:	2100      	movs	r1, #0
 8006186:	2045      	movs	r0, #69	; 0x45
 8006188:	f7fe fdc6 	bl	8004d18 <send_ACK>
 800618c:	f7fe bf7e 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 8006190:	f7fe fa22 	bl	80045d8 <get_in_buff_len>
 8006194:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8006196:	2400      	movs	r4, #0
 8006198:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800619a:	e008      	b.n	80061ae <befehl+0x1272>
 800619c:	1c66      	adds	r6, r4, #1
 800619e:	f7fe fa23 	bl	80045e8 <get_char>
 80061a2:	ab0e      	add	r3, sp, #56	; 0x38
 80061a4:	441c      	add	r4, r3
 80061a6:	f804 0c28 	strb.w	r0, [r4, #-40]
 80061aa:	3d01      	subs	r5, #1
 80061ac:	4634      	mov	r4, r6
 80061ae:	2d00      	cmp	r5, #0
 80061b0:	dd01      	ble.n	80061b6 <befehl+0x127a>
 80061b2:	2c27      	cmp	r4, #39	; 0x27
 80061b4:	ddf2      	ble.n	800619c <befehl+0x1260>
                  str[k] = ';';
 80061b6:	ab0e      	add	r3, sp, #56	; 0x38
 80061b8:	441c      	add	r4, r3
 80061ba:	233b      	movs	r3, #59	; 0x3b
 80061bc:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 80061c0:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x30) && ( c < 0x39)) {
 80061c4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b07      	cmp	r3, #7
 80061cc:	d837      	bhi.n	800623e <befehl+0x1302>
                     c = str[j++];
 80061ce:	f89d 3011 	ldrb.w	r3, [sp, #17]
                     if ( c == ';') {
 80061d2:	2b3b      	cmp	r3, #59	; 0x3b
 80061d4:	d005      	beq.n	80061e2 <befehl+0x12a6>
                     else {send_ACK(set_beschl_runter_r, 0);   }
 80061d6:	2100      	movs	r1, #0
 80061d8:	2045      	movs	r0, #69	; 0x45
 80061da:	f7fe fd9d 	bl	8004d18 <send_ACK>
 80061de:	f7fe bf55 	b.w	800508c <befehl+0x150>
                       c = str[j++];
 80061e2:	f89d 4012 	ldrb.w	r4, [sp, #18]
                       if (( c > 0x30) && ( c < 0x39)) {
 80061e6:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 80061ea:	b2db      	uxtb	r3, r3
 80061ec:	2b07      	cmp	r3, #7
 80061ee:	d820      	bhi.n	8006232 <befehl+0x12f6>
                         d = c & 0x0f;
 80061f0:	f004 040f 	and.w	r4, r4, #15
                         if( e == '1') {
 80061f4:	2a31      	cmp	r2, #49	; 0x31
 80061f6:	d008      	beq.n	800620a <befehl+0x12ce>
                              else {send_int_val(set_beschl_runter_r,rampe1.rampe_stop_r[d-1]); }
 80061f8:	345d      	adds	r4, #93	; 0x5d
 80061fa:	4b4f      	ldr	r3, [pc, #316]	; (8006338 <befehl+0x13fc>)
 80061fc:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 8006200:	2045      	movs	r0, #69	; 0x45
 8006202:	f7fe fe41 	bl	8004e88 <send_int_val>
 8006206:	f7fe bf41 	b.w	800508c <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 800620a:	a903      	add	r1, sp, #12
 800620c:	a805      	add	r0, sp, #20
 800620e:	f7fe fdab 	bl	8004d68 <get_ser_int>
                                rampe1.rampe_stop_r[d-1]= i;
 8006212:	4b49      	ldr	r3, [pc, #292]	; (8006338 <befehl+0x13fc>)
 8006214:	345d      	adds	r4, #93	; 0x5d
 8006216:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 800621a:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 800621e:	2108      	movs	r1, #8
 8006220:	4618      	mov	r0, r3
 8006222:	f7fe fcd5 	bl	8004bd0 <store_struct>
                                send_ACK(set_beschl_runter_r, 1);
 8006226:	2101      	movs	r1, #1
 8006228:	2045      	movs	r0, #69	; 0x45
 800622a:	f7fe fd75 	bl	8004d18 <send_ACK>
 800622e:	f7fe bf2d 	b.w	800508c <befehl+0x150>
                           else {send_ACK(set_beschl_runter_r, 0); }
 8006232:	2100      	movs	r1, #0
 8006234:	2045      	movs	r0, #69	; 0x45
 8006236:	f7fe fd6f 	bl	8004d18 <send_ACK>
 800623a:	f7fe bf27 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_beschl_runter_r, 1); }
 800623e:	2101      	movs	r1, #1
 8006240:	2045      	movs	r0, #69	; 0x45
 8006242:	f7fe fd69 	bl	8004d18 <send_ACK>
 8006246:	f7fe bf21 	b.w	800508c <befehl+0x150>
                if (password==1 ) {
 800624a:	4b3c      	ldr	r3, [pc, #240]	; (800633c <befehl+0x1400>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d005      	beq.n	800625e <befehl+0x1322>
           else { send_ACK(set_strom, 0); }
 8006252:	2100      	movs	r1, #0
 8006254:	2067      	movs	r0, #103	; 0x67
 8006256:	f7fe fd5f 	bl	8004d18 <send_ACK>
 800625a:	f7fe bf17 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 800625e:	f7fe f9bb 	bl	80045d8 <get_in_buff_len>
 8006262:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8006264:	2400      	movs	r4, #0
 8006266:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006268:	e008      	b.n	800627c <befehl+0x1340>
 800626a:	1c66      	adds	r6, r4, #1
 800626c:	f7fe f9bc 	bl	80045e8 <get_char>
 8006270:	ab0e      	add	r3, sp, #56	; 0x38
 8006272:	441c      	add	r4, r3
 8006274:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006278:	3d01      	subs	r5, #1
 800627a:	4634      	mov	r4, r6
 800627c:	2d00      	cmp	r5, #0
 800627e:	dd01      	ble.n	8006284 <befehl+0x1348>
 8006280:	2c27      	cmp	r4, #39	; 0x27
 8006282:	ddf2      	ble.n	800626a <befehl+0x132e>
                  str[k] = ';';
 8006284:	ab0e      	add	r3, sp, #56	; 0x38
 8006286:	441c      	add	r4, r3
 8006288:	233b      	movs	r3, #59	; 0x3b
 800628a:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 800628e:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 8006292:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006296:	b2db      	uxtb	r3, r3
 8006298:	2b08      	cmp	r3, #8
 800629a:	d837      	bhi.n	800630c <befehl+0x13d0>
                      c = str[j++];
 800629c:	f89d 3011 	ldrb.w	r3, [sp, #17]
                      if ( c == ';') {
 80062a0:	2b3b      	cmp	r3, #59	; 0x3b
 80062a2:	d005      	beq.n	80062b0 <befehl+0x1374>
                     else {  send_ACK(set_strom, 1);  }
 80062a4:	2101      	movs	r1, #1
 80062a6:	2067      	movs	r0, #103	; 0x67
 80062a8:	f7fe fd36 	bl	8004d18 <send_ACK>
 80062ac:	f7fe beee 	b.w	800508c <befehl+0x150>
                         c = str[j++];
 80062b0:	f89d 4012 	ldrb.w	r4, [sp, #18]
                         if (( c > 0x30) && ( c < 0x39)) {
 80062b4:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b07      	cmp	r3, #7
 80062bc:	d820      	bhi.n	8006300 <befehl+0x13c4>
                           d = c & 0x0f;
 80062be:	f004 040f 	and.w	r4, r4, #15
                           if ( e =='1' ) {
 80062c2:	2a31      	cmp	r2, #49	; 0x31
 80062c4:	d008      	beq.n	80062d8 <befehl+0x139c>
                              else { send_int_val(set_strom,rampe1.strom[d-1]); }
 80062c6:	3427      	adds	r4, #39	; 0x27
 80062c8:	4b1b      	ldr	r3, [pc, #108]	; (8006338 <befehl+0x13fc>)
 80062ca:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 80062ce:	2067      	movs	r0, #103	; 0x67
 80062d0:	f7fe fdda 	bl	8004e88 <send_int_val>
 80062d4:	f7fe beda 	b.w	800508c <befehl+0x150>
                                i = get_ser_int(&str[j],&l);
 80062d8:	a903      	add	r1, sp, #12
 80062da:	a805      	add	r0, sp, #20
 80062dc:	f7fe fd44 	bl	8004d68 <get_ser_int>
                                rampe1.strom[d-1]= i;
 80062e0:	4b15      	ldr	r3, [pc, #84]	; (8006338 <befehl+0x13fc>)
 80062e2:	3427      	adds	r4, #39	; 0x27
 80062e4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
                                store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80062e8:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80062ec:	2108      	movs	r1, #8
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7fe fc6e 	bl	8004bd0 <store_struct>
                                send_ACK(set_strom, 1);
 80062f4:	2101      	movs	r1, #1
 80062f6:	2067      	movs	r0, #103	; 0x67
 80062f8:	f7fe fd0e 	bl	8004d18 <send_ACK>
 80062fc:	f7fe bec6 	b.w	800508c <befehl+0x150>
                           else {send_ACK(set_strom, 0); }
 8006300:	2100      	movs	r1, #0
 8006302:	2067      	movs	r0, #103	; 0x67
 8006304:	f7fe fd08 	bl	8004d18 <send_ACK>
 8006308:	f7fe bec0 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_strom, 1); }
 800630c:	2101      	movs	r1, #1
 800630e:	2067      	movs	r0, #103	; 0x67
 8006310:	f7fe fd02 	bl	8004d18 <send_ACK>
 8006314:	f7fe beba 	b.w	800508c <befehl+0x150>
                if (password==1 ) {
 8006318:	4b08      	ldr	r3, [pc, #32]	; (800633c <befehl+0x1400>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2b01      	cmp	r3, #1
 800631e:	d005      	beq.n	800632c <befehl+0x13f0>
           else { send_ACK(set_strom_r, 0); }
 8006320:	2100      	movs	r1, #0
 8006322:	206a      	movs	r0, #106	; 0x6a
 8006324:	f7fe fcf8 	bl	8004d18 <send_ACK>
 8006328:	f7fe beb0 	b.w	800508c <befehl+0x150>
                  i = get_in_buff_len();
 800632c:	f7fe f954 	bl	80045d8 <get_in_buff_len>
 8006330:	4605      	mov	r5, r0
                  k =0; j =0; l =0;
 8006332:	2400      	movs	r4, #0
 8006334:	9403      	str	r4, [sp, #12]
                  while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006336:	e00c      	b.n	8006352 <befehl+0x1416>
 8006338:	20000b30 	.word	0x20000b30
 800633c:	20000000 	.word	0x20000000
 8006340:	1c66      	adds	r6, r4, #1
 8006342:	f7fe f951 	bl	80045e8 <get_char>
 8006346:	ab0e      	add	r3, sp, #56	; 0x38
 8006348:	441c      	add	r4, r3
 800634a:	f804 0c28 	strb.w	r0, [r4, #-40]
 800634e:	3d01      	subs	r5, #1
 8006350:	4634      	mov	r4, r6
 8006352:	2d00      	cmp	r5, #0
 8006354:	dd01      	ble.n	800635a <befehl+0x141e>
 8006356:	2c27      	cmp	r4, #39	; 0x27
 8006358:	ddf2      	ble.n	8006340 <befehl+0x1404>
                  str[k] = ';';
 800635a:	ab0e      	add	r3, sp, #56	; 0x38
 800635c:	441c      	add	r4, r3
 800635e:	233b      	movs	r3, #59	; 0x3b
 8006360:	f804 3c28 	strb.w	r3, [r4, #-40]
                   c = str[j++];
 8006364:	f89d 2010 	ldrb.w	r2, [sp, #16]
                   if (( c > 0x2f) && ( c < 0x39)) {
 8006368:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b08      	cmp	r3, #8
 8006370:	d83a      	bhi.n	80063e8 <befehl+0x14ac>
                        c = str[j++];
 8006372:	f89d 3011 	ldrb.w	r3, [sp, #17]
                          if ( c == ';') {
 8006376:	2b3b      	cmp	r3, #59	; 0x3b
 8006378:	d005      	beq.n	8006386 <befehl+0x144a>
                     else { send_ACK(set_strom_r, 0); }
 800637a:	2100      	movs	r1, #0
 800637c:	206a      	movs	r0, #106	; 0x6a
 800637e:	f7fe fccb 	bl	8004d18 <send_ACK>
 8006382:	f7fe be83 	b.w	800508c <befehl+0x150>
                              c = str[j++];
 8006386:	f89d 4012 	ldrb.w	r4, [sp, #18]
                              if (( c > 0x30) && ( c < 0x39)) {
 800638a:	f1a4 0331 	sub.w	r3, r4, #49	; 0x31
 800638e:	b2db      	uxtb	r3, r3
 8006390:	2b07      	cmp	r3, #7
 8006392:	d823      	bhi.n	80063dc <befehl+0x14a0>
                                d = c & 0x0f;
 8006394:	f004 040f 	and.w	r4, r4, #15
                                if ( e=='1') {
 8006398:	2a31      	cmp	r2, #49	; 0x31
 800639a:	d009      	beq.n	80063b0 <befehl+0x1474>
                              else {send_int_val(set_strom,rampe1.strom_r[d-1]);  }
 800639c:	342f      	adds	r4, #47	; 0x2f
 800639e:	4bc7      	ldr	r3, [pc, #796]	; (80066bc <befehl+0x1780>)
 80063a0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80063a4:	6861      	ldr	r1, [r4, #4]
 80063a6:	2067      	movs	r0, #103	; 0x67
 80063a8:	f7fe fd6e 	bl	8004e88 <send_int_val>
 80063ac:	f7fe be6e 	b.w	800508c <befehl+0x150>
                                  i = get_ser_int(&str[j],&l);
 80063b0:	a903      	add	r1, sp, #12
 80063b2:	a805      	add	r0, sp, #20
 80063b4:	f7fe fcd8 	bl	8004d68 <get_ser_int>
                                  rampe1.strom_r[d-1]= i;
 80063b8:	4dc0      	ldr	r5, [pc, #768]	; (80066bc <befehl+0x1780>)
 80063ba:	f104 032f 	add.w	r3, r4, #47	; 0x2f
 80063be:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80063c2:	6058      	str	r0, [r3, #4]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80063c4:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80063c8:	2108      	movs	r1, #8
 80063ca:	4628      	mov	r0, r5
 80063cc:	f7fe fc00 	bl	8004bd0 <store_struct>
                                  send_ACK(set_strom_r, 1);
 80063d0:	2101      	movs	r1, #1
 80063d2:	206a      	movs	r0, #106	; 0x6a
 80063d4:	f7fe fca0 	bl	8004d18 <send_ACK>
 80063d8:	f7fe be58 	b.w	800508c <befehl+0x150>
                           else {send_ACK(set_strom_r, 0); }
 80063dc:	2100      	movs	r1, #0
 80063de:	206a      	movs	r0, #106	; 0x6a
 80063e0:	f7fe fc9a 	bl	8004d18 <send_ACK>
 80063e4:	f7fe be52 	b.w	800508c <befehl+0x150>
               else { send_ACK(set_strom_r, 1); }
 80063e8:	2101      	movs	r1, #1
 80063ea:	206a      	movs	r0, #106	; 0x6a
 80063ec:	f7fe fc94 	bl	8004d18 <send_ACK>
 80063f0:	f7fe be4c 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();
 80063f4:	f7fe f8f0 	bl	80045d8 <get_in_buff_len>
 80063f8:	4605      	mov	r5, r0
              k =0; j =0; l =0;
 80063fa:	2400      	movs	r4, #0
 80063fc:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80063fe:	e008      	b.n	8006412 <befehl+0x14d6>
 8006400:	1c66      	adds	r6, r4, #1
 8006402:	f7fe f8f1 	bl	80045e8 <get_char>
 8006406:	ab0e      	add	r3, sp, #56	; 0x38
 8006408:	441c      	add	r4, r3
 800640a:	f804 0c28 	strb.w	r0, [r4, #-40]
 800640e:	3d01      	subs	r5, #1
 8006410:	4634      	mov	r4, r6
 8006412:	2d00      	cmp	r5, #0
 8006414:	dd01      	ble.n	800641a <befehl+0x14de>
 8006416:	2c27      	cmp	r4, #39	; 0x27
 8006418:	ddf2      	ble.n	8006400 <befehl+0x14c4>
              str[k++]= ';' ;
 800641a:	1c63      	adds	r3, r4, #1
 800641c:	aa0e      	add	r2, sp, #56	; 0x38
 800641e:	4414      	add	r4, r2
 8006420:	223b      	movs	r2, #59	; 0x3b
 8006422:	f804 2c28 	strb.w	r2, [r4, #-40]
              str[k]=0;
 8006426:	aa0e      	add	r2, sp, #56	; 0x38
 8006428:	4413      	add	r3, r2
 800642a:	2200      	movs	r2, #0
 800642c:	f803 2c28 	strb.w	r2, [r3, #-40]
              c = str[j++];
 8006430:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8006434:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b08      	cmp	r3, #8
 800643c:	d845      	bhi.n	80064ca <befehl+0x158e>
                  c = str[j++];
 800643e:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8006442:	2b3b      	cmp	r3, #59	; 0x3b
 8006444:	d005      	beq.n	8006452 <befehl+0x1516>
                  else {  send_ACK(set_delay, 0); }
 8006446:	2100      	movs	r1, #0
 8006448:	206b      	movs	r0, #107	; 0x6b
 800644a:	f7fe fc65 	bl	8004d18 <send_ACK>
 800644e:	f7fe be1d 	b.w	800508c <befehl+0x150>
                      c = str[j++];
 8006452:	f89d 3012 	ldrb.w	r3, [sp, #18]
                      if (( c > 0x30) && ( c < 0x39)) {
 8006456:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800645a:	b2c9      	uxtb	r1, r1
 800645c:	2907      	cmp	r1, #7
 800645e:	d82e      	bhi.n	80064be <befehl+0x1582>
                          c &= 0x0f;
 8006460:	f003 040f 	and.w	r4, r3, #15
                          if ( e == '1') {
 8006464:	2a31      	cmp	r2, #49	; 0x31
 8006466:	d009      	beq.n	800647c <befehl+0x1540>
                          else {send_int_val(set_delay,rampe1.delay[d-1]); }
 8006468:	f104 0339 	add.w	r3, r4, #57	; 0x39
 800646c:	4a93      	ldr	r2, [pc, #588]	; (80066bc <befehl+0x1780>)
 800646e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006472:	206b      	movs	r0, #107	; 0x6b
 8006474:	f7fe fd08 	bl	8004e88 <send_int_val>
 8006478:	f7fe be08 	b.w	800508c <befehl+0x150>
                              c = str[j++];
 800647c:	f89d 3013 	ldrb.w	r3, [sp, #19]
                              if( c == ';') {
 8006480:	2b3b      	cmp	r3, #59	; 0x3b
 8006482:	d005      	beq.n	8006490 <befehl+0x1554>
                              else {  send_ACK(set_delay, 0); }
 8006484:	2100      	movs	r1, #0
 8006486:	206b      	movs	r0, #107	; 0x6b
 8006488:	f7fe fc46 	bl	8004d18 <send_ACK>
 800648c:	f7fe bdfe 	b.w	800508c <befehl+0x150>
                                  i = get_ser_int(&str[j],&l); 
 8006490:	a903      	add	r1, sp, #12
 8006492:	a805      	add	r0, sp, #20
 8006494:	f7fe fc68 	bl	8004d68 <get_ser_int>
                                  rampe1.delay[d-1]= i;
 8006498:	4d88      	ldr	r5, [pc, #544]	; (80066bc <befehl+0x1780>)
 800649a:	f104 0339 	add.w	r3, r4, #57	; 0x39
 800649e:	f845 0023 	str.w	r0, [r5, r3, lsl #2]
                                  store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80064a2:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80064a6:	2108      	movs	r1, #8
 80064a8:	4628      	mov	r0, r5
 80064aa:	f7fe fb91 	bl	8004bd0 <store_struct>
                                  setup_m_gesch(); 
 80064ae:	f000 ff23 	bl	80072f8 <setup_m_gesch>
                                  send_ACK(set_delay, 1);  
 80064b2:	2101      	movs	r1, #1
 80064b4:	206b      	movs	r0, #107	; 0x6b
 80064b6:	f7fe fc2f 	bl	8004d18 <send_ACK>
 80064ba:	f7fe bde7 	b.w	800508c <befehl+0x150>
                      else {  send_ACK(set_delay, 0); }
 80064be:	2100      	movs	r1, #0
 80064c0:	206b      	movs	r0, #107	; 0x6b
 80064c2:	f7fe fc29 	bl	8004d18 <send_ACK>
 80064c6:	f7fe bde1 	b.w	800508c <befehl+0x150>
              else {  send_ACK(set_delay, 0); }
 80064ca:	2100      	movs	r1, #0
 80064cc:	206b      	movs	r0, #107	; 0x6b
 80064ce:	f7fe fc23 	bl	8004d18 <send_ACK>
 80064d2:	f7fe bddb 	b.w	800508c <befehl+0x150>
                i = get_in_buff_len();
 80064d6:	f7fe f87f 	bl	80045d8 <get_in_buff_len>
                c = get_char(); // Rampe Nr.
 80064da:	f7fe f885 	bl	80045e8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 80064de:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b07      	cmp	r3, #7
 80064e6:	f200 808a 	bhi.w	80065fe <befehl+0x16c2>
                    c &= 0x0f;
 80064ea:	f000 050f 	and.w	r5, r0, #15
                    strcpy(dummy,"A Startdruck = ;");
 80064ee:	4c74      	ldr	r4, [pc, #464]	; (80066c0 <befehl+0x1784>)
 80064f0:	4e74      	ldr	r6, [pc, #464]	; (80066c4 <befehl+0x1788>)
 80064f2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80064f4:	6020      	str	r0, [r4, #0]
 80064f6:	6061      	str	r1, [r4, #4]
 80064f8:	60a2      	str	r2, [r4, #8]
 80064fa:	60e3      	str	r3, [r4, #12]
 80064fc:	7833      	ldrb	r3, [r6, #0]
 80064fe:	7423      	strb	r3, [r4, #16]
                    f = rampe1.start_druck_rauf[c-1];
 8006500:	4f6e      	ldr	r7, [pc, #440]	; (80066bc <befehl+0x1780>)
 8006502:	1ceb      	adds	r3, r5, #3
 8006504:	eb07 0383 	add.w	r3, r7, r3, lsl #2
                    printf("%04.1f",f);
 8006508:	6818      	ldr	r0, [r3, #0]
 800650a:	f7fa f82d 	bl	8000568 <__aeabi_f2d>
 800650e:	4680      	mov	r8, r0
 8006510:	4689      	mov	r9, r1
 8006512:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 80066e8 <befehl+0x17ac>
 8006516:	4602      	mov	r2, r0
 8006518:	460b      	mov	r3, r1
 800651a:	4650      	mov	r0, sl
 800651c:	f003 fc72 	bl	8009e04 <iprintf>
                    sprintf(dummy2,"%04.1f",f);
 8006520:	4e69      	ldr	r6, [pc, #420]	; (80066c8 <befehl+0x178c>)
 8006522:	4642      	mov	r2, r8
 8006524:	464b      	mov	r3, r9
 8006526:	4651      	mov	r1, sl
 8006528:	4630      	mov	r0, r6
 800652a:	f003 fcfb 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 800652e:	4631      	mov	r1, r6
 8006530:	4620      	mov	r0, r4
 8006532:	f003 fd1b 	bl	8009f6c <strcat>
                    strcat(dummy,";");
 8006536:	4620      	mov	r0, r4
 8006538:	f7f9 fe54 	bl	80001e4 <strlen>
 800653c:	4b63      	ldr	r3, [pc, #396]	; (80066cc <befehl+0x1790>)
 800653e:	f8b3 8000 	ldrh.w	r8, [r3]
 8006542:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy," Enddruck = ;");
 8006546:	4620      	mov	r0, r4
 8006548:	f7f9 fe4c 	bl	80001e4 <strlen>
 800654c:	4684      	mov	ip, r0
 800654e:	eb00 0e04 	add.w	lr, r0, r4
 8006552:	4b5f      	ldr	r3, [pc, #380]	; (80066d0 <befehl+0x1794>)
 8006554:	cb07      	ldmia	r3!, {r0, r1, r2}
 8006556:	f84c 0004 	str.w	r0, [ip, r4]
 800655a:	f8ce 1004 	str.w	r1, [lr, #4]
 800655e:	f8ce 2008 	str.w	r2, [lr, #8]
 8006562:	881b      	ldrh	r3, [r3, #0]
 8006564:	f8ae 300c 	strh.w	r3, [lr, #12]
                    f = rampe1.end_druck_rauf[c-1];
 8006568:	f105 030b 	add.w	r3, r5, #11
 800656c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
                    sprintf(dummy2,"%04.1f",f);
 8006570:	6858      	ldr	r0, [r3, #4]
 8006572:	f7f9 fff9 	bl	8000568 <__aeabi_f2d>
 8006576:	4602      	mov	r2, r0
 8006578:	460b      	mov	r3, r1
 800657a:	4651      	mov	r1, sl
 800657c:	4630      	mov	r0, r6
 800657e:	f003 fcd1 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8006582:	4631      	mov	r1, r6
 8006584:	4620      	mov	r0, r4
 8006586:	f003 fcf1 	bl	8009f6c <strcat>
                    strcat(dummy,";");
 800658a:	4620      	mov	r0, r4
 800658c:	f7f9 fe2a 	bl	80001e4 <strlen>
 8006590:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy," geschwind = ;");
 8006594:	4620      	mov	r0, r4
 8006596:	f7f9 fe25 	bl	80001e4 <strlen>
 800659a:	4684      	mov	ip, r0
 800659c:	eb00 0e04 	add.w	lr, r0, r4
 80065a0:	4b4c      	ldr	r3, [pc, #304]	; (80066d4 <befehl+0x1798>)
 80065a2:	cb07      	ldmia	r3!, {r0, r1, r2}
 80065a4:	f84c 0004 	str.w	r0, [ip, r4]
 80065a8:	f8ce 1004 	str.w	r1, [lr, #4]
 80065ac:	f8ce 2008 	str.w	r2, [lr, #8]
 80065b0:	881a      	ldrh	r2, [r3, #0]
 80065b2:	789b      	ldrb	r3, [r3, #2]
 80065b4:	f8ae 200c 	strh.w	r2, [lr, #12]
 80065b8:	f88e 300e 	strb.w	r3, [lr, #14]
                    i = rampe1.geschwind[c-1];
 80065bc:	3515      	adds	r5, #21
 80065be:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 80065c2:	edd7 7a00 	vldr	s15, [r7]
                    sprintf(dummy2,"%d",i);
 80065c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80065ca:	ee17 2a90 	vmov	r2, s15
 80065ce:	4942      	ldr	r1, [pc, #264]	; (80066d8 <befehl+0x179c>)
 80065d0:	4630      	mov	r0, r6
 80065d2:	f003 fca7 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 80065d6:	4631      	mov	r1, r6
 80065d8:	4620      	mov	r0, r4
 80065da:	f003 fcc7 	bl	8009f6c <strcat>
                    strcat(dummy,";");
 80065de:	4620      	mov	r0, r4
 80065e0:	f7f9 fe00 	bl	80001e4 <strlen>
 80065e4:	f824 8000 	strh.w	r8, [r4, r0]
                    strcat(dummy,"Z");
 80065e8:	4620      	mov	r0, r4
 80065ea:	f7f9 fdfb 	bl	80001e4 <strlen>
 80065ee:	4b3b      	ldr	r3, [pc, #236]	; (80066dc <befehl+0x17a0>)
 80065f0:	881b      	ldrh	r3, [r3, #0]
 80065f2:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy); 
 80065f4:	4620      	mov	r0, r4
 80065f6:	f7fd ffc3 	bl	8004580 <print_f_lf0>
 80065fa:	f7fe bd47 	b.w	800508c <befehl+0x150>
                else {send_ACK(print_druck, 0); }  
 80065fe:	2100      	movs	r1, #0
 8006600:	2050      	movs	r0, #80	; 0x50
 8006602:	f7fe fb89 	bl	8004d18 <send_ACK>
 8006606:	f7fe bd41 	b.w	800508c <befehl+0x150>
                i = get_in_buff_len();
 800660a:	f7fd ffe5 	bl	80045d8 <get_in_buff_len>
                c = get_char();
 800660e:	f7fd ffeb 	bl	80045e8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 8006612:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b07      	cmp	r3, #7
 800661a:	d849      	bhi.n	80066b0 <befehl+0x1774>
                    c &= 0x0f;
 800661c:	f000 070f 	and.w	r7, r0, #15
                    strcpy(dummy,"Startrampe = ;");
 8006620:	4c27      	ldr	r4, [pc, #156]	; (80066c0 <befehl+0x1784>)
 8006622:	4b2f      	ldr	r3, [pc, #188]	; (80066e0 <befehl+0x17a4>)
 8006624:	cb07      	ldmia	r3!, {r0, r1, r2}
 8006626:	6020      	str	r0, [r4, #0]
 8006628:	6061      	str	r1, [r4, #4]
 800662a:	60a2      	str	r2, [r4, #8]
 800662c:	881a      	ldrh	r2, [r3, #0]
 800662e:	789b      	ldrb	r3, [r3, #2]
 8006630:	81a2      	strh	r2, [r4, #12]
 8006632:	73a3      	strb	r3, [r4, #14]
                    i = rampe1.rampe_start[c-1];
 8006634:	f8df 9084 	ldr.w	r9, [pc, #132]	; 80066bc <befehl+0x1780>
 8006638:	f107 0341 	add.w	r3, r7, #65	; 0x41
 800663c:	eb09 0383 	add.w	r3, r9, r3, lsl #2
                    sprintf(dummy2,"%d",i);
 8006640:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80066d8 <befehl+0x179c>
 8006644:	4d20      	ldr	r5, [pc, #128]	; (80066c8 <befehl+0x178c>)
 8006646:	685a      	ldr	r2, [r3, #4]
 8006648:	4641      	mov	r1, r8
 800664a:	4628      	mov	r0, r5
 800664c:	f003 fc6a 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8006650:	4629      	mov	r1, r5
 8006652:	4620      	mov	r0, r4
 8006654:	f003 fc8a 	bl	8009f6c <strcat>
                    strcat(dummy,";Stoprampe = ;");
 8006658:	4620      	mov	r0, r4
 800665a:	f7f9 fdc3 	bl	80001e4 <strlen>
 800665e:	4686      	mov	lr, r0
 8006660:	1906      	adds	r6, r0, r4
 8006662:	4b20      	ldr	r3, [pc, #128]	; (80066e4 <befehl+0x17a8>)
 8006664:	cb07      	ldmia	r3!, {r0, r1, r2}
 8006666:	f84e 0004 	str.w	r0, [lr, r4]
 800666a:	6071      	str	r1, [r6, #4]
 800666c:	60b2      	str	r2, [r6, #8]
 800666e:	881a      	ldrh	r2, [r3, #0]
 8006670:	789b      	ldrb	r3, [r3, #2]
 8006672:	81b2      	strh	r2, [r6, #12]
 8006674:	73b3      	strb	r3, [r6, #14]
                    i = rampe1.rampe_stop[c-1];
 8006676:	f107 034b 	add.w	r3, r7, #75	; 0x4b
                    sprintf(dummy2,"%d",i);
 800667a:	f859 2023 	ldr.w	r2, [r9, r3, lsl #2]
 800667e:	4641      	mov	r1, r8
 8006680:	4628      	mov	r0, r5
 8006682:	f003 fc4f 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8006686:	4629      	mov	r1, r5
 8006688:	4620      	mov	r0, r4
 800668a:	f003 fc6f 	bl	8009f6c <strcat>
                    strcat(dummy,";");
 800668e:	4620      	mov	r0, r4
 8006690:	f7f9 fda8 	bl	80001e4 <strlen>
 8006694:	4b0d      	ldr	r3, [pc, #52]	; (80066cc <befehl+0x1790>)
 8006696:	881b      	ldrh	r3, [r3, #0]
 8006698:	5223      	strh	r3, [r4, r0]
                    strcat(dummy,"Z");
 800669a:	4620      	mov	r0, r4
 800669c:	f7f9 fda2 	bl	80001e4 <strlen>
 80066a0:	4b0e      	ldr	r3, [pc, #56]	; (80066dc <befehl+0x17a0>)
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	5223      	strh	r3, [r4, r0]
                    print_f_lf0(dummy);
 80066a6:	4620      	mov	r0, r4
 80066a8:	f7fd ff6a 	bl	8004580 <print_f_lf0>
 80066ac:	f7fe bcee 	b.w	800508c <befehl+0x150>
              else{send_ACK(print_rampe_vor, 0);}
 80066b0:	2100      	movs	r1, #0
 80066b2:	2042      	movs	r0, #66	; 0x42
 80066b4:	f7fe fb30 	bl	8004d18 <send_ACK>
 80066b8:	f7fe bce8 	b.w	800508c <befehl+0x150>
 80066bc:	20000b30 	.word	0x20000b30
 80066c0:	200010f0 	.word	0x200010f0
 80066c4:	0800d844 	.word	0x0800d844
 80066c8:	20001080 	.word	0x20001080
 80066cc:	0800d864 	.word	0x0800d864
 80066d0:	0800d858 	.word	0x0800d858
 80066d4:	0800d868 	.word	0x0800d868
 80066d8:	0800d8d0 	.word	0x0800d8d0
 80066dc:	0800d7e0 	.word	0x0800d7e0
 80066e0:	0800d878 	.word	0x0800d878
 80066e4:	0800d888 	.word	0x0800d888
 80066e8:	0800d8c8 	.word	0x0800d8c8
                i = get_in_buff_len();
 80066ec:	f7fd ff74 	bl	80045d8 <get_in_buff_len>
                c = get_char();
 80066f0:	f7fd ff7a 	bl	80045e8 <get_char>
                if (( c > 0x30) && ( c < 0x39)) {
 80066f4:	f1a0 0331 	sub.w	r3, r0, #49	; 0x31
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	2b07      	cmp	r3, #7
 80066fc:	d847      	bhi.n	800678e <befehl+0x1852>
                    c &= 0x0f;
 80066fe:	f000 070f 	and.w	r7, r0, #15
                    strcpy(dummy,"Startrampe Ruecklauf= ;");
 8006702:	4cd9      	ldr	r4, [pc, #868]	; (8006a68 <befehl+0x1b2c>)
 8006704:	4dd9      	ldr	r5, [pc, #868]	; (8006a6c <befehl+0x1b30>)
 8006706:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006708:	6020      	str	r0, [r4, #0]
 800670a:	6061      	str	r1, [r4, #4]
 800670c:	60a2      	str	r2, [r4, #8]
 800670e:	60e3      	str	r3, [r4, #12]
 8006710:	cd03      	ldmia	r5!, {r0, r1}
 8006712:	6120      	str	r0, [r4, #16]
 8006714:	6161      	str	r1, [r4, #20]
                    i = rampe1.rampe_start_r[c-1];
 8006716:	f8df a360 	ldr.w	sl, [pc, #864]	; 8006a78 <befehl+0x1b3c>
 800671a:	f107 0353 	add.w	r3, r7, #83	; 0x53
 800671e:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
                    sprintf(dummy2,"%d",i);
 8006722:	f8df 9358 	ldr.w	r9, [pc, #856]	; 8006a7c <befehl+0x1b40>
 8006726:	f8df 8358 	ldr.w	r8, [pc, #856]	; 8006a80 <befehl+0x1b44>
 800672a:	685a      	ldr	r2, [r3, #4]
 800672c:	4649      	mov	r1, r9
 800672e:	4640      	mov	r0, r8
 8006730:	f003 fbf8 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 8006734:	4641      	mov	r1, r8
 8006736:	4620      	mov	r0, r4
 8006738:	f003 fc18 	bl	8009f6c <strcat>
                    strcat(dummy,";Stoprampe Ruecklauf= ;");
 800673c:	4620      	mov	r0, r4
 800673e:	f7f9 fd51 	bl	80001e4 <strlen>
 8006742:	4686      	mov	lr, r0
 8006744:	1906      	adds	r6, r0, r4
 8006746:	4dca      	ldr	r5, [pc, #808]	; (8006a70 <befehl+0x1b34>)
 8006748:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800674a:	f84e 0004 	str.w	r0, [lr, r4]
 800674e:	6071      	str	r1, [r6, #4]
 8006750:	60b2      	str	r2, [r6, #8]
 8006752:	60f3      	str	r3, [r6, #12]
 8006754:	cd03      	ldmia	r5!, {r0, r1}
 8006756:	6130      	str	r0, [r6, #16]
 8006758:	6171      	str	r1, [r6, #20]
                    i = rampe1.rampe_stop_r[c-1];
 800675a:	f107 035d 	add.w	r3, r7, #93	; 0x5d
                    sprintf(dummy2,"%d",i);
 800675e:	f85a 2023 	ldr.w	r2, [sl, r3, lsl #2]
 8006762:	4649      	mov	r1, r9
 8006764:	4640      	mov	r0, r8
 8006766:	f003 fbdd 	bl	8009f24 <siprintf>
                    strcat(dummy,dummy2);
 800676a:	4641      	mov	r1, r8
 800676c:	4620      	mov	r0, r4
 800676e:	f003 fbfd 	bl	8009f6c <strcat>
                    strcat(dummy,";Z");
 8006772:	4620      	mov	r0, r4
 8006774:	f7f9 fd36 	bl	80001e4 <strlen>
 8006778:	1902      	adds	r2, r0, r4
 800677a:	4bbe      	ldr	r3, [pc, #760]	; (8006a74 <befehl+0x1b38>)
 800677c:	8819      	ldrh	r1, [r3, #0]
 800677e:	789b      	ldrb	r3, [r3, #2]
 8006780:	5301      	strh	r1, [r0, r4]
 8006782:	7093      	strb	r3, [r2, #2]
                    print_f_lf0(dummy); 
 8006784:	4620      	mov	r0, r4
 8006786:	f7fd fefb 	bl	8004580 <print_f_lf0>
 800678a:	f7fe bc7f 	b.w	800508c <befehl+0x150>
              else{send_ACK(print_rampe_zurueck, 0);}
 800678e:	2100      	movs	r1, #0
 8006790:	2043      	movs	r0, #67	; 0x43
 8006792:	f7fe fac1 	bl	8004d18 <send_ACK>
 8006796:	f7fe bc79 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 800679a:	f7fd ff1d 	bl	80045d8 <get_in_buff_len>
 800679e:	4605      	mov	r5, r0
 80067a0:	2400      	movs	r4, #0
 80067a2:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80067a4:	e008      	b.n	80067b8 <befehl+0x187c>
 80067a6:	1c66      	adds	r6, r4, #1
 80067a8:	f7fd ff1e 	bl	80045e8 <get_char>
 80067ac:	ab0e      	add	r3, sp, #56	; 0x38
 80067ae:	441c      	add	r4, r3
 80067b0:	f804 0c28 	strb.w	r0, [r4, #-40]
 80067b4:	3d01      	subs	r5, #1
 80067b6:	4634      	mov	r4, r6
 80067b8:	2d00      	cmp	r5, #0
 80067ba:	dd01      	ble.n	80067c0 <befehl+0x1884>
 80067bc:	2c27      	cmp	r4, #39	; 0x27
 80067be:	ddf2      	ble.n	80067a6 <befehl+0x186a>
              str[k]= ';' ;c = str[j++];
 80067c0:	ab0e      	add	r3, sp, #56	; 0x38
 80067c2:	441c      	add	r4, r3
 80067c4:	233b      	movs	r3, #59	; 0x3b
 80067c6:	f804 3c28 	strb.w	r3, [r4, #-40]
 80067ca:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 80067ce:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80067d2:	b2db      	uxtb	r3, r3
 80067d4:	2b08      	cmp	r3, #8
 80067d6:	d827      	bhi.n	8006828 <befehl+0x18ec>
                  e = c; c = str[j++];
 80067d8:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 80067dc:	2b3b      	cmp	r3, #59	; 0x3b
 80067de:	d005      	beq.n	80067ec <befehl+0x18b0>
                  else {  send_ACK(set_SS1, 0); }
 80067e0:	2100      	movs	r1, #0
 80067e2:	204a      	movs	r0, #74	; 0x4a
 80067e4:	f7fe fa98 	bl	8004d18 <send_ACK>
 80067e8:	f7fe bc50 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 80067ec:	2a31      	cmp	r2, #49	; 0x31
 80067ee:	d007      	beq.n	8006800 <befehl+0x18c4>
                     else {send_int_val(set_SS1, rampe1.SS1);}
 80067f0:	4ba1      	ldr	r3, [pc, #644]	; (8006a78 <befehl+0x1b3c>)
 80067f2:	f8d3 12d0 	ldr.w	r1, [r3, #720]	; 0x2d0
 80067f6:	204a      	movs	r0, #74	; 0x4a
 80067f8:	f7fe fb46 	bl	8004e88 <send_int_val>
 80067fc:	f7fe bc46 	b.w	800508c <befehl+0x150>
                        rampe1.SS1 = get_ser_int(&str[j],&l);
 8006800:	a903      	add	r1, sp, #12
 8006802:	f10d 0012 	add.w	r0, sp, #18
 8006806:	f7fe faaf 	bl	8004d68 <get_ser_int>
 800680a:	4b9b      	ldr	r3, [pc, #620]	; (8006a78 <befehl+0x1b3c>)
 800680c:	f8c3 02d0 	str.w	r0, [r3, #720]	; 0x2d0
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006810:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006814:	2108      	movs	r1, #8
 8006816:	4618      	mov	r0, r3
 8006818:	f7fe f9da 	bl	8004bd0 <store_struct>
                        send_ACK(set_SS1, 1);
 800681c:	2101      	movs	r1, #1
 800681e:	204a      	movs	r0, #74	; 0x4a
 8006820:	f7fe fa7a 	bl	8004d18 <send_ACK>
 8006824:	f7fe bc32 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SS1, 0); }
 8006828:	2100      	movs	r1, #0
 800682a:	204a      	movs	r0, #74	; 0x4a
 800682c:	f7fe fa74 	bl	8004d18 <send_ACK>
 8006830:	f7fe bc2c 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 8006834:	f7fd fed0 	bl	80045d8 <get_in_buff_len>
 8006838:	4605      	mov	r5, r0
 800683a:	2400      	movs	r4, #0
 800683c:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 800683e:	e008      	b.n	8006852 <befehl+0x1916>
 8006840:	1c66      	adds	r6, r4, #1
 8006842:	f7fd fed1 	bl	80045e8 <get_char>
 8006846:	ab0e      	add	r3, sp, #56	; 0x38
 8006848:	441c      	add	r4, r3
 800684a:	f804 0c28 	strb.w	r0, [r4, #-40]
 800684e:	3d01      	subs	r5, #1
 8006850:	4634      	mov	r4, r6
 8006852:	2d00      	cmp	r5, #0
 8006854:	dd01      	ble.n	800685a <befehl+0x191e>
 8006856:	2c27      	cmp	r4, #39	; 0x27
 8006858:	ddf2      	ble.n	8006840 <befehl+0x1904>
              str[k]= ';' ;c = str[j++];
 800685a:	ab0e      	add	r3, sp, #56	; 0x38
 800685c:	441c      	add	r4, r3
 800685e:	233b      	movs	r3, #59	; 0x3b
 8006860:	f804 3c28 	strb.w	r3, [r4, #-40]
 8006864:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8006868:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b08      	cmp	r3, #8
 8006870:	d827      	bhi.n	80068c2 <befehl+0x1986>
                  e = c; c = str[j++];
 8006872:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8006876:	2b3b      	cmp	r3, #59	; 0x3b
 8006878:	d005      	beq.n	8006886 <befehl+0x194a>
                  else {  send_ACK(set_SR1, 0); }
 800687a:	2100      	movs	r1, #0
 800687c:	204c      	movs	r0, #76	; 0x4c
 800687e:	f7fe fa4b 	bl	8004d18 <send_ACK>
 8006882:	f7fe bc03 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 8006886:	2a31      	cmp	r2, #49	; 0x31
 8006888:	d007      	beq.n	800689a <befehl+0x195e>
                     else {send_int_val(set_SR1, rampe1.SR1);}
 800688a:	4b7b      	ldr	r3, [pc, #492]	; (8006a78 <befehl+0x1b3c>)
 800688c:	f8d3 12d4 	ldr.w	r1, [r3, #724]	; 0x2d4
 8006890:	204c      	movs	r0, #76	; 0x4c
 8006892:	f7fe faf9 	bl	8004e88 <send_int_val>
 8006896:	f7fe bbf9 	b.w	800508c <befehl+0x150>
                        rampe1.SR1 = get_ser_int(&str[j],&l);
 800689a:	a903      	add	r1, sp, #12
 800689c:	f10d 0012 	add.w	r0, sp, #18
 80068a0:	f7fe fa62 	bl	8004d68 <get_ser_int>
 80068a4:	4b74      	ldr	r3, [pc, #464]	; (8006a78 <befehl+0x1b3c>)
 80068a6:	f8c3 02d4 	str.w	r0, [r3, #724]	; 0x2d4
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80068aa:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80068ae:	2108      	movs	r1, #8
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7fe f98d 	bl	8004bd0 <store_struct>
                        send_ACK(set_SR1, 1);
 80068b6:	2101      	movs	r1, #1
 80068b8:	204c      	movs	r0, #76	; 0x4c
 80068ba:	f7fe fa2d 	bl	8004d18 <send_ACK>
 80068be:	f7fe bbe5 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SR1, 0); }
 80068c2:	2100      	movs	r1, #0
 80068c4:	204c      	movs	r0, #76	; 0x4c
 80068c6:	f7fe fa27 	bl	8004d18 <send_ACK>
 80068ca:	f7fe bbdf 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 80068ce:	f7fd fe83 	bl	80045d8 <get_in_buff_len>
 80068d2:	4605      	mov	r5, r0
 80068d4:	2400      	movs	r4, #0
 80068d6:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 80068d8:	e008      	b.n	80068ec <befehl+0x19b0>
 80068da:	1c66      	adds	r6, r4, #1
 80068dc:	f7fd fe84 	bl	80045e8 <get_char>
 80068e0:	ab0e      	add	r3, sp, #56	; 0x38
 80068e2:	441c      	add	r4, r3
 80068e4:	f804 0c28 	strb.w	r0, [r4, #-40]
 80068e8:	3d01      	subs	r5, #1
 80068ea:	4634      	mov	r4, r6
 80068ec:	2d00      	cmp	r5, #0
 80068ee:	dd01      	ble.n	80068f4 <befehl+0x19b8>
 80068f0:	2c27      	cmp	r4, #39	; 0x27
 80068f2:	ddf2      	ble.n	80068da <befehl+0x199e>
              str[k]= ';' ;c = str[j++];
 80068f4:	ab0e      	add	r3, sp, #56	; 0x38
 80068f6:	441c      	add	r4, r3
 80068f8:	233b      	movs	r3, #59	; 0x3b
 80068fa:	f804 3c28 	strb.w	r3, [r4, #-40]
 80068fe:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8006902:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006906:	b2db      	uxtb	r3, r3
 8006908:	2b08      	cmp	r3, #8
 800690a:	d827      	bhi.n	800695c <befehl+0x1a20>
                  e = c; c = str[j++];
 800690c:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8006910:	2b3b      	cmp	r3, #59	; 0x3b
 8006912:	d005      	beq.n	8006920 <befehl+0x19e4>
                  else {  send_ACK(set_SS2, 0); }
 8006914:	2100      	movs	r1, #0
 8006916:	204e      	movs	r0, #78	; 0x4e
 8006918:	f7fe f9fe 	bl	8004d18 <send_ACK>
 800691c:	f7fe bbb6 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 8006920:	2a31      	cmp	r2, #49	; 0x31
 8006922:	d007      	beq.n	8006934 <befehl+0x19f8>
                     else {send_int_val(set_SS2, rampe1.SS2);}
 8006924:	4b54      	ldr	r3, [pc, #336]	; (8006a78 <befehl+0x1b3c>)
 8006926:	f8d3 12d8 	ldr.w	r1, [r3, #728]	; 0x2d8
 800692a:	204e      	movs	r0, #78	; 0x4e
 800692c:	f7fe faac 	bl	8004e88 <send_int_val>
 8006930:	f7fe bbac 	b.w	800508c <befehl+0x150>
                        rampe1.SS2 = get_ser_int(&str[j],&l);
 8006934:	a903      	add	r1, sp, #12
 8006936:	f10d 0012 	add.w	r0, sp, #18
 800693a:	f7fe fa15 	bl	8004d68 <get_ser_int>
 800693e:	4b4e      	ldr	r3, [pc, #312]	; (8006a78 <befehl+0x1b3c>)
 8006940:	f8c3 02d8 	str.w	r0, [r3, #728]	; 0x2d8
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006944:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006948:	2108      	movs	r1, #8
 800694a:	4618      	mov	r0, r3
 800694c:	f7fe f940 	bl	8004bd0 <store_struct>
                        send_ACK(set_SS2, 1);
 8006950:	2101      	movs	r1, #1
 8006952:	204e      	movs	r0, #78	; 0x4e
 8006954:	f7fe f9e0 	bl	8004d18 <send_ACK>
 8006958:	f7fe bb98 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SS2, 0); }
 800695c:	2100      	movs	r1, #0
 800695e:	204e      	movs	r0, #78	; 0x4e
 8006960:	f7fe f9da 	bl	8004d18 <send_ACK>
 8006964:	f7fe bb92 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 8006968:	f7fd fe36 	bl	80045d8 <get_in_buff_len>
 800696c:	4605      	mov	r5, r0
 800696e:	2400      	movs	r4, #0
 8006970:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006972:	e008      	b.n	8006986 <befehl+0x1a4a>
 8006974:	1c66      	adds	r6, r4, #1
 8006976:	f7fd fe37 	bl	80045e8 <get_char>
 800697a:	ab0e      	add	r3, sp, #56	; 0x38
 800697c:	441c      	add	r4, r3
 800697e:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006982:	3d01      	subs	r5, #1
 8006984:	4634      	mov	r4, r6
 8006986:	2d00      	cmp	r5, #0
 8006988:	dd01      	ble.n	800698e <befehl+0x1a52>
 800698a:	2c27      	cmp	r4, #39	; 0x27
 800698c:	ddf2      	ble.n	8006974 <befehl+0x1a38>
              str[k]= ';' ;c = str[j++];
 800698e:	ab0e      	add	r3, sp, #56	; 0x38
 8006990:	441c      	add	r4, r3
 8006992:	233b      	movs	r3, #59	; 0x3b
 8006994:	f804 3c28 	strb.w	r3, [r4, #-40]
 8006998:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 800699c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80069a0:	b2db      	uxtb	r3, r3
 80069a2:	2b08      	cmp	r3, #8
 80069a4:	d827      	bhi.n	80069f6 <befehl+0x1aba>
                  e = c; c = str[j++];
 80069a6:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 80069aa:	2b3b      	cmp	r3, #59	; 0x3b
 80069ac:	d005      	beq.n	80069ba <befehl+0x1a7e>
                  else {  send_ACK(set_SR2, 0); }
 80069ae:	2100      	movs	r1, #0
 80069b0:	204f      	movs	r0, #79	; 0x4f
 80069b2:	f7fe f9b1 	bl	8004d18 <send_ACK>
 80069b6:	f7fe bb69 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 80069ba:	2a31      	cmp	r2, #49	; 0x31
 80069bc:	d007      	beq.n	80069ce <befehl+0x1a92>
                     else {send_int_val(set_SR2, rampe1.SR2);}
 80069be:	4b2e      	ldr	r3, [pc, #184]	; (8006a78 <befehl+0x1b3c>)
 80069c0:	f8d3 12dc 	ldr.w	r1, [r3, #732]	; 0x2dc
 80069c4:	204f      	movs	r0, #79	; 0x4f
 80069c6:	f7fe fa5f 	bl	8004e88 <send_int_val>
 80069ca:	f7fe bb5f 	b.w	800508c <befehl+0x150>
                        rampe1.SR2 = get_ser_int(&str[j],&l);
 80069ce:	a903      	add	r1, sp, #12
 80069d0:	f10d 0012 	add.w	r0, sp, #18
 80069d4:	f7fe f9c8 	bl	8004d68 <get_ser_int>
 80069d8:	4b27      	ldr	r3, [pc, #156]	; (8006a78 <befehl+0x1b3c>)
 80069da:	f8c3 02dc 	str.w	r0, [r3, #732]	; 0x2dc
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80069de:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80069e2:	2108      	movs	r1, #8
 80069e4:	4618      	mov	r0, r3
 80069e6:	f7fe f8f3 	bl	8004bd0 <store_struct>
                        send_ACK(set_SR2, 1);
 80069ea:	2101      	movs	r1, #1
 80069ec:	204f      	movs	r0, #79	; 0x4f
 80069ee:	f7fe f993 	bl	8004d18 <send_ACK>
 80069f2:	f7fe bb4b 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SR2, 0); }
 80069f6:	2100      	movs	r1, #0
 80069f8:	204f      	movs	r0, #79	; 0x4f
 80069fa:	f7fe f98d 	bl	8004d18 <send_ACK>
 80069fe:	f7fe bb45 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 8006a02:	f7fd fde9 	bl	80045d8 <get_in_buff_len>
 8006a06:	4605      	mov	r5, r0
 8006a08:	2400      	movs	r4, #0
 8006a0a:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006a0c:	e008      	b.n	8006a20 <befehl+0x1ae4>
 8006a0e:	1c66      	adds	r6, r4, #1
 8006a10:	f7fd fdea 	bl	80045e8 <get_char>
 8006a14:	ab0e      	add	r3, sp, #56	; 0x38
 8006a16:	441c      	add	r4, r3
 8006a18:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006a1c:	3d01      	subs	r5, #1
 8006a1e:	4634      	mov	r4, r6
 8006a20:	2d00      	cmp	r5, #0
 8006a22:	dd01      	ble.n	8006a28 <befehl+0x1aec>
 8006a24:	2c27      	cmp	r4, #39	; 0x27
 8006a26:	ddf2      	ble.n	8006a0e <befehl+0x1ad2>
              str[k]= ';' ;c = str[j++];
 8006a28:	ab0e      	add	r3, sp, #56	; 0x38
 8006a2a:	441c      	add	r4, r3
 8006a2c:	233b      	movs	r3, #59	; 0x3b
 8006a2e:	f804 3c28 	strb.w	r3, [r4, #-40]
 8006a32:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8006a36:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b08      	cmp	r3, #8
 8006a3e:	d835      	bhi.n	8006aac <befehl+0x1b70>
                  e = c; c = str[j++];
 8006a40:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8006a44:	2b3b      	cmp	r3, #59	; 0x3b
 8006a46:	d005      	beq.n	8006a54 <befehl+0x1b18>
                  else {  send_ACK(set_SS3, 0); }
 8006a48:	2100      	movs	r1, #0
 8006a4a:	2051      	movs	r0, #81	; 0x51
 8006a4c:	f7fe f964 	bl	8004d18 <send_ACK>
 8006a50:	f7fe bb1c 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 8006a54:	2a31      	cmp	r2, #49	; 0x31
 8006a56:	d015      	beq.n	8006a84 <befehl+0x1b48>
                     else {send_int_val(set_SS3, rampe1.SS3);}
 8006a58:	4b07      	ldr	r3, [pc, #28]	; (8006a78 <befehl+0x1b3c>)
 8006a5a:	f8d3 12e0 	ldr.w	r1, [r3, #736]	; 0x2e0
 8006a5e:	2051      	movs	r0, #81	; 0x51
 8006a60:	f7fe fa12 	bl	8004e88 <send_int_val>
 8006a64:	f7fe bb12 	b.w	800508c <befehl+0x150>
 8006a68:	200010f0 	.word	0x200010f0
 8006a6c:	0800d898 	.word	0x0800d898
 8006a70:	0800d8b0 	.word	0x0800d8b0
 8006a74:	0800d8d4 	.word	0x0800d8d4
 8006a78:	20000b30 	.word	0x20000b30
 8006a7c:	0800d8d0 	.word	0x0800d8d0
 8006a80:	20001080 	.word	0x20001080
                        rampe1.SS3 = get_ser_int(&str[j],&l);
 8006a84:	a903      	add	r1, sp, #12
 8006a86:	f10d 0012 	add.w	r0, sp, #18
 8006a8a:	f7fe f96d 	bl	8004d68 <get_ser_int>
 8006a8e:	4b5a      	ldr	r3, [pc, #360]	; (8006bf8 <befehl+0x1cbc>)
 8006a90:	f8c3 02e0 	str.w	r0, [r3, #736]	; 0x2e0
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006a94:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006a98:	2108      	movs	r1, #8
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f7fe f898 	bl	8004bd0 <store_struct>
                        send_ACK(set_SS3, 1);
 8006aa0:	2101      	movs	r1, #1
 8006aa2:	2051      	movs	r0, #81	; 0x51
 8006aa4:	f7fe f938 	bl	8004d18 <send_ACK>
 8006aa8:	f7fe baf0 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SS3, 0); }
 8006aac:	2100      	movs	r1, #0
 8006aae:	2051      	movs	r0, #81	; 0x51
 8006ab0:	f7fe f932 	bl	8004d18 <send_ACK>
 8006ab4:	f7fe baea 	b.w	800508c <befehl+0x150>
              i = get_in_buff_len();k =0; j =0; l =0;
 8006ab8:	f7fd fd8e 	bl	80045d8 <get_in_buff_len>
 8006abc:	4605      	mov	r5, r0
 8006abe:	2400      	movs	r4, #0
 8006ac0:	9403      	str	r4, [sp, #12]
              while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006ac2:	e008      	b.n	8006ad6 <befehl+0x1b9a>
 8006ac4:	1c66      	adds	r6, r4, #1
 8006ac6:	f7fd fd8f 	bl	80045e8 <get_char>
 8006aca:	ab0e      	add	r3, sp, #56	; 0x38
 8006acc:	441c      	add	r4, r3
 8006ace:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006ad2:	3d01      	subs	r5, #1
 8006ad4:	4634      	mov	r4, r6
 8006ad6:	2d00      	cmp	r5, #0
 8006ad8:	dd01      	ble.n	8006ade <befehl+0x1ba2>
 8006ada:	2c27      	cmp	r4, #39	; 0x27
 8006adc:	ddf2      	ble.n	8006ac4 <befehl+0x1b88>
              str[k]= ';' ;c = str[j++];
 8006ade:	ab0e      	add	r3, sp, #56	; 0x38
 8006ae0:	441c      	add	r4, r3
 8006ae2:	233b      	movs	r3, #59	; 0x3b
 8006ae4:	f804 3c28 	strb.w	r3, [r4, #-40]
 8006ae8:	f89d 2010 	ldrb.w	r2, [sp, #16]
              if (( c > 0x2f) && ( c < 0x39)) {
 8006aec:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b08      	cmp	r3, #8
 8006af4:	d827      	bhi.n	8006b46 <befehl+0x1c0a>
                  e = c; c = str[j++];
 8006af6:	f89d 3011 	ldrb.w	r3, [sp, #17]
                  if( c == ';') {
 8006afa:	2b3b      	cmp	r3, #59	; 0x3b
 8006afc:	d005      	beq.n	8006b0a <befehl+0x1bce>
                  else {  send_ACK(set_SR3, 0); }
 8006afe:	2100      	movs	r1, #0
 8006b00:	2075      	movs	r0, #117	; 0x75
 8006b02:	f7fe f909 	bl	8004d18 <send_ACK>
 8006b06:	f7fe bac1 	b.w	800508c <befehl+0x150>
                     if( e =='1') {
 8006b0a:	2a31      	cmp	r2, #49	; 0x31
 8006b0c:	d007      	beq.n	8006b1e <befehl+0x1be2>
                     else {send_int_val(set_SR3, rampe1.SR3);}
 8006b0e:	4b3a      	ldr	r3, [pc, #232]	; (8006bf8 <befehl+0x1cbc>)
 8006b10:	f8d3 12e4 	ldr.w	r1, [r3, #740]	; 0x2e4
 8006b14:	2075      	movs	r0, #117	; 0x75
 8006b16:	f7fe f9b7 	bl	8004e88 <send_int_val>
 8006b1a:	f7fe bab7 	b.w	800508c <befehl+0x150>
                        rampe1.SR3 = get_ser_int(&str[j],&l);
 8006b1e:	a903      	add	r1, sp, #12
 8006b20:	f10d 0012 	add.w	r0, sp, #18
 8006b24:	f7fe f920 	bl	8004d68 <get_ser_int>
 8006b28:	4b33      	ldr	r3, [pc, #204]	; (8006bf8 <befehl+0x1cbc>)
 8006b2a:	f8c3 02e4 	str.w	r0, [r3, #740]	; 0x2e4
                        store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006b2e:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006b32:	2108      	movs	r1, #8
 8006b34:	4618      	mov	r0, r3
 8006b36:	f7fe f84b 	bl	8004bd0 <store_struct>
                        send_ACK(set_SR3, 1);
 8006b3a:	2101      	movs	r1, #1
 8006b3c:	2075      	movs	r0, #117	; 0x75
 8006b3e:	f7fe f8eb 	bl	8004d18 <send_ACK>
 8006b42:	f7fe baa3 	b.w	800508c <befehl+0x150>
            else {  send_ACK(set_SR3, 0); }
 8006b46:	2100      	movs	r1, #0
 8006b48:	2075      	movs	r0, #117	; 0x75
 8006b4a:	f7fe f8e5 	bl	8004d18 <send_ACK>
 8006b4e:	f7fe ba9d 	b.w	800508c <befehl+0x150>
               i = get_in_buff_len();k =0; j =0; l =0;
 8006b52:	f7fd fd41 	bl	80045d8 <get_in_buff_len>
 8006b56:	4605      	mov	r5, r0
 8006b58:	2400      	movs	r4, #0
 8006b5a:	9403      	str	r4, [sp, #12]
               while(( i> 0 ) && ( k<40)) {str[k++] = get_char();i--; }
 8006b5c:	e008      	b.n	8006b70 <befehl+0x1c34>
 8006b5e:	1c66      	adds	r6, r4, #1
 8006b60:	f7fd fd42 	bl	80045e8 <get_char>
 8006b64:	ab0e      	add	r3, sp, #56	; 0x38
 8006b66:	441c      	add	r4, r3
 8006b68:	f804 0c28 	strb.w	r0, [r4, #-40]
 8006b6c:	3d01      	subs	r5, #1
 8006b6e:	4634      	mov	r4, r6
 8006b70:	2d00      	cmp	r5, #0
 8006b72:	dd01      	ble.n	8006b78 <befehl+0x1c3c>
 8006b74:	2c27      	cmp	r4, #39	; 0x27
 8006b76:	ddf2      	ble.n	8006b5e <befehl+0x1c22>
               str[k]= ';' ;c = str[j++];
 8006b78:	ab0e      	add	r3, sp, #56	; 0x38
 8006b7a:	441c      	add	r4, r3
 8006b7c:	233b      	movs	r3, #59	; 0x3b
 8006b7e:	f804 3c28 	strb.w	r3, [r4, #-40]
 8006b82:	f89d 2010 	ldrb.w	r2, [sp, #16]
               if (( c > 0x2f) && ( c < 0x39)) {
 8006b86:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	2b08      	cmp	r3, #8
 8006b8e:	d827      	bhi.n	8006be0 <befehl+0x1ca4>
                   e = c; c = str[j++];
 8006b90:	f89d 3011 	ldrb.w	r3, [sp, #17]
                   if( c == ';') {
 8006b94:	2b3b      	cmp	r3, #59	; 0x3b
 8006b96:	d005      	beq.n	8006ba4 <befehl+0x1c68>
                   else {  send_ACK(set_SSLimit, 0); }
 8006b98:	2100      	movs	r1, #0
 8006b9a:	2071      	movs	r0, #113	; 0x71
 8006b9c:	f7fe f8bc 	bl	8004d18 <send_ACK>
 8006ba0:	f7fe ba74 	b.w	800508c <befehl+0x150>
                      if( e =='1') {
 8006ba4:	2a31      	cmp	r2, #49	; 0x31
 8006ba6:	d007      	beq.n	8006bb8 <befehl+0x1c7c>
                      else {send_int_val(set_SSLimit, rampe1.SSLimit);}
 8006ba8:	4b13      	ldr	r3, [pc, #76]	; (8006bf8 <befehl+0x1cbc>)
 8006baa:	f8d3 12e8 	ldr.w	r1, [r3, #744]	; 0x2e8
 8006bae:	2071      	movs	r0, #113	; 0x71
 8006bb0:	f7fe f96a 	bl	8004e88 <send_int_val>
 8006bb4:	f7fe ba6a 	b.w	800508c <befehl+0x150>
                         rampe1.SSLimit = get_ser_int(&str[j],&l);
 8006bb8:	a903      	add	r1, sp, #12
 8006bba:	f10d 0012 	add.w	r0, sp, #18
 8006bbe:	f7fe f8d3 	bl	8004d68 <get_ser_int>
 8006bc2:	4b0d      	ldr	r3, [pc, #52]	; (8006bf8 <befehl+0x1cbc>)
 8006bc4:	f8c3 02e8 	str.w	r0, [r3, #744]	; 0x2e8
                         store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8006bc8:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8006bcc:	2108      	movs	r1, #8
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fd fffe 	bl	8004bd0 <store_struct>
                         send_ACK(set_SSLimit, 1);
 8006bd4:	2101      	movs	r1, #1
 8006bd6:	2071      	movs	r0, #113	; 0x71
 8006bd8:	f7fe f89e 	bl	8004d18 <send_ACK>
 8006bdc:	f7fe ba56 	b.w	800508c <befehl+0x150>
             else {  send_ACK(set_SSLimit, 0); }
 8006be0:	2100      	movs	r1, #0
 8006be2:	2071      	movs	r0, #113	; 0x71
 8006be4:	f7fe f898 	bl	8004d18 <send_ACK>
 8006be8:	f7fe ba50 	b.w	800508c <befehl+0x150>
                send_ACK(b,0);
 8006bec:	2100      	movs	r1, #0
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f7fe f892 	bl	8004d18 <send_ACK>
          break;
 8006bf4:	f7fe ba4a 	b.w	800508c <befehl+0x150>
 8006bf8:	20000b30 	.word	0x20000b30

08006bfc <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8006bfc:	b508      	push	{r3, lr}
//#ifdef debug_print
printf(" Error");
 8006bfe:	4802      	ldr	r0, [pc, #8]	; (8006c08 <Error_Handler+0xc>)
 8006c00:	f003 f900 	bl	8009e04 <iprintf>
 8006c04:	e7fe      	b.n	8006c04 <Error_Handler+0x8>
 8006c06:	bf00      	nop
 8006c08:	0800d928 	.word	0x0800d928

08006c0c <SystemClock_Config>:
{
 8006c0c:	b500      	push	{lr}
 8006c0e:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006c10:	2301      	movs	r3, #1
 8006c12:	9301      	str	r3, [sp, #4]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006c14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006c18:	9302      	str	r3, [sp, #8]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	9203      	str	r2, [sp, #12]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006c1e:	2202      	movs	r2, #2
 8006c20:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006c22:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006c24:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8006c28:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8006c2a:	a801      	add	r0, sp, #4
 8006c2c:	f7fb fe9c 	bl	8002968 <HAL_RCC_OscConfig>
 8006c30:	b980      	cbnz	r0, 8006c54 <SystemClock_Config+0x48>
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8006c32:	230f      	movs	r3, #15
 8006c34:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006c36:	2102      	movs	r1, #2
 8006c38:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8006c3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c42:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006c44:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 8006c46:	a80b      	add	r0, sp, #44	; 0x2c
 8006c48:	f7fc fab6 	bl	80031b8 <HAL_RCC_ClockConfig>
 8006c4c:	b920      	cbnz	r0, 8006c58 <SystemClock_Config+0x4c>
}
 8006c4e:	b011      	add	sp, #68	; 0x44
 8006c50:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8006c54:	f7ff ffd2 	bl	8006bfc <Error_Handler>
    Error_Handler();
 8006c58:	f7ff ffd0 	bl	8006bfc <Error_Handler>

08006c5c <uart_init>:
    /* Reception Error */
   // Error_Handler();
  }
}

 void uart_init(void) {
 8006c5c:	b510      	push	{r4, lr}
  UartHandle.Instance        = USARTx;
 8006c5e:	4c0c      	ldr	r4, [pc, #48]	; (8006c90 <uart_init+0x34>)
 8006c60:	4b0c      	ldr	r3, [pc, #48]	; (8006c94 <uart_init+0x38>)
 8006c62:	6023      	str	r3, [r4, #0]
  HAL_UART_DeInit(&UartHandle); 
 8006c64:	4620      	mov	r0, r4
 8006c66:	f7fc fe5e 	bl	8003926 <HAL_UART_DeInit>
 
  UartHandle.Init.BaudRate   = 115200;
 8006c6a:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8006c6e:	6063      	str	r3, [r4, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 8006c70:	2300      	movs	r3, #0
 8006c72:	60a3      	str	r3, [r4, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 8006c74:	60e3      	str	r3, [r4, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 8006c76:	6123      	str	r3, [r4, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8006c78:	61a3      	str	r3, [r4, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 8006c7a:	220c      	movs	r2, #12
 8006c7c:	6162      	str	r2, [r4, #20]
  UartHandle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006c7e:	6263      	str	r3, [r4, #36]	; 0x24
//  HAL_UART_MspInit(&UartHandle);
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 8006c80:	4620      	mov	r0, r4
 8006c82:	f7fd f878 	bl	8003d76 <HAL_UART_Init>
 8006c86:	b900      	cbnz	r0, 8006c8a <uart_init+0x2e>
 8006c88:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
 8006c8a:	f7ff ffb7 	bl	8006bfc <Error_Handler>
 8006c8e:	bf00      	nop
 8006c90:	20001660 	.word	0x20001660
 8006c94:	40004400 	.word	0x40004400

08006c98 <CAN_Config>:
{
 8006c98:	b500      	push	{lr}
 8006c9a:	b08b      	sub	sp, #44	; 0x2c
  CanHandle.Instance = CANx;
 8006c9c:	482c      	ldr	r0, [pc, #176]	; (8006d50 <CAN_Config+0xb8>)
 8006c9e:	4b2d      	ldr	r3, [pc, #180]	; (8006d54 <CAN_Config+0xbc>)
 8006ca0:	6003      	str	r3, [r0, #0]
  CanHandle.pTxMsg = &TxMessage;
 8006ca2:	4b2d      	ldr	r3, [pc, #180]	; (8006d58 <CAN_Config+0xc0>)
 8006ca4:	6303      	str	r3, [r0, #48]	; 0x30
  CanHandle.pRxMsg = &RxMessage;
 8006ca6:	4b2d      	ldr	r3, [pc, #180]	; (8006d5c <CAN_Config+0xc4>)
 8006ca8:	6343      	str	r3, [r0, #52]	; 0x34
  CanHandle.Init.TTCM = DISABLE;
 8006caa:	2300      	movs	r3, #0
 8006cac:	6183      	str	r3, [r0, #24]
  CanHandle.Init.ABOM = DISABLE;
 8006cae:	61c3      	str	r3, [r0, #28]
  CanHandle.Init.AWUM = DISABLE;
 8006cb0:	6203      	str	r3, [r0, #32]
  CanHandle.Init.NART = DISABLE;
 8006cb2:	6243      	str	r3, [r0, #36]	; 0x24
  CanHandle.Init.RFLM = DISABLE;
 8006cb4:	6283      	str	r3, [r0, #40]	; 0x28
  CanHandle.Init.TXFP = DISABLE;
 8006cb6:	62c3      	str	r3, [r0, #44]	; 0x2c
  CanHandle.Init.Mode = CAN_MODE_NORMAL;
 8006cb8:	6083      	str	r3, [r0, #8]
  CanHandle.Init.SJW = CAN_SJW_1TQ;
 8006cba:	60c3      	str	r3, [r0, #12]
  CanHandle.Init.BS1 = CAN_BS1_4TQ;
 8006cbc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8006cc0:	6103      	str	r3, [r0, #16]
  CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8006cc2:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8006cc6:	6143      	str	r3, [r0, #20]
  CanHandle.Init.Prescaler = 4;
 8006cc8:	2304      	movs	r3, #4
 8006cca:	6043      	str	r3, [r0, #4]
  i = HAL_CAN_Init(&CanHandle);
 8006ccc:	f7fa fb31 	bl	8001332 <HAL_CAN_Init>
  if (i != HAL_OK)
 8006cd0:	2800      	cmp	r0, #0
 8006cd2:	d131      	bne.n	8006d38 <CAN_Config+0xa0>
  printf("kein init error\n");
 8006cd4:	4822      	ldr	r0, [pc, #136]	; (8006d60 <CAN_Config+0xc8>)
 8006cd6:	f003 f91d 	bl	8009f14 <puts>
  sFilterConfig.FilterNumber = 0;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	9305      	str	r3, [sp, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8006cde:	9306      	str	r3, [sp, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8006ce0:	2201      	movs	r2, #1
 8006ce2:	9207      	str	r2, [sp, #28]
  sFilterConfig.FilterIdHigh = 0x0000;
 8006ce4:	9300      	str	r3, [sp, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8006ce6:	9301      	str	r3, [sp, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8006ce8:	9302      	str	r3, [sp, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8006cea:	9303      	str	r3, [sp, #12]
  sFilterConfig.FilterFIFOAssignment = 0;
 8006cec:	9304      	str	r3, [sp, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8006cee:	9208      	str	r2, [sp, #32]
  sFilterConfig.BankNumber = 14;
 8006cf0:	230e      	movs	r3, #14
 8006cf2:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig) != HAL_OK)
 8006cf4:	4669      	mov	r1, sp
 8006cf6:	4816      	ldr	r0, [pc, #88]	; (8006d50 <CAN_Config+0xb8>)
 8006cf8:	f7fa fa9a 	bl	8001230 <HAL_CAN_ConfigFilter>
 8006cfc:	bb10      	cbnz	r0, 8006d44 <CAN_Config+0xac>
  printf("KEIN init filter error\n");
 8006cfe:	4819      	ldr	r0, [pc, #100]	; (8006d64 <CAN_Config+0xcc>)
 8006d00:	f003 f908 	bl	8009f14 <puts>
  CanHandle.pTxMsg->StdId = 0x321;
 8006d04:	4b12      	ldr	r3, [pc, #72]	; (8006d50 <CAN_Config+0xb8>)
 8006d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d08:	f240 3121 	movw	r1, #801	; 0x321
 8006d0c:	6011      	str	r1, [r2, #0]
  CanHandle.pTxMsg->ExtId = 0x01;
 8006d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d10:	2101      	movs	r1, #1
 8006d12:	6051      	str	r1, [r2, #4]
  CanHandle.pTxMsg->RTR = CAN_RTR_DATA;
 8006d14:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d16:	2200      	movs	r2, #0
 8006d18:	60ca      	str	r2, [r1, #12]
  CanHandle.pTxMsg->IDE = CAN_ID_STD;
 8006d1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d1c:	608a      	str	r2, [r1, #8]
  CanHandle.pTxMsg->DLC = 2;
 8006d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d20:	2102      	movs	r1, #2
 8006d22:	6119      	str	r1, [r3, #16]
  HAL_NVIC_SetPriority((IRQn_Type)(CAN_RX0_IRQn), 0x0F, 0);
 8006d24:	210f      	movs	r1, #15
 8006d26:	2014      	movs	r0, #20
 8006d28:	f7fa fe9e 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8006d2c:	2014      	movs	r0, #20
 8006d2e:	f7fa fecd 	bl	8001acc <HAL_NVIC_EnableIRQ>
}
 8006d32:	b00b      	add	sp, #44	; 0x2c
 8006d34:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d38:	4601      	mov	r1, r0
  printf("init can error %d \n", i);
 8006d3a:	480b      	ldr	r0, [pc, #44]	; (8006d68 <CAN_Config+0xd0>)
 8006d3c:	f003 f862 	bl	8009e04 <iprintf>
    Error_Handler();
 8006d40:	f7ff ff5c 	bl	8006bfc <Error_Handler>
  printf("init filter error\n");
 8006d44:	4809      	ldr	r0, [pc, #36]	; (8006d6c <CAN_Config+0xd4>)
 8006d46:	f003 f8e5 	bl	8009f14 <puts>
    Error_Handler();
 8006d4a:	f7ff ff57 	bl	8006bfc <Error_Handler>
 8006d4e:	bf00      	nop
 8006d50:	20001618 	.word	0x20001618
 8006d54:	40006400 	.word	0x40006400
 8006d58:	2000022c 	.word	0x2000022c
 8006d5c:	20000208 	.word	0x20000208
 8006d60:	0800d8ec 	.word	0x0800d8ec
 8006d64:	0800d910 	.word	0x0800d910
 8006d68:	0800d8d8 	.word	0x0800d8d8
 8006d6c:	0800d8fc 	.word	0x0800d8fc

08006d70 <get_timer_val>:
int get_timer_val(int art){
 8006d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d74:	ed2d 8b02 	vpush	{d8}
 8006d78:	b085      	sub	sp, #20
 i = rampe1.array_nr;
 8006d7a:	4ba9      	ldr	r3, [pc, #676]	; (8007020 <get_timer_val+0x2b0>)
 8006d7c:	685d      	ldr	r5, [r3, #4]
 if( art ==0) {
 8006d7e:	2800      	cmp	r0, #0
 8006d80:	f000 80a6 	beq.w	8006ed0 <get_timer_val+0x160>
     a = rampe1.rampe_start_r[i];
 8006d84:	4ca6      	ldr	r4, [pc, #664]	; (8007020 <get_timer_val+0x2b0>)
 8006d86:	f105 0354 	add.w	r3, r5, #84	; 0x54
 8006d8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006d8e:	6858      	ldr	r0, [r3, #4]
 8006d90:	f7f9 fbd8 	bl	8000544 <__aeabi_i2d>
    a /= 60.0;
 8006d94:	2200      	movs	r2, #0
 8006d96:	4ba3      	ldr	r3, [pc, #652]	; (8007024 <get_timer_val+0x2b4>)
 8006d98:	f7f9 fd64 	bl	8000864 <__aeabi_ddiv>
 8006d9c:	4680      	mov	r8, r0
 8006d9e:	4689      	mov	r9, r1
    v= rampe1.geschwindr[i];
 8006da0:	f105 037a 	add.w	r3, r5, #122	; 0x7a
 8006da4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006da8:	6818      	ldr	r0, [r3, #0]
 8006daa:	f7f9 fbdd 	bl	8000568 <__aeabi_f2d>
    v /= 60.0;
 8006dae:	2200      	movs	r2, #0
 8006db0:	4b9c      	ldr	r3, [pc, #624]	; (8007024 <get_timer_val+0x2b4>)
 8006db2:	f7f9 fd57 	bl	8000864 <__aeabi_ddiv>
 8006db6:	4682      	mov	sl, r0
 8006db8:	468b      	mov	fp, r1
    t= v/a;
 8006dba:	4642      	mov	r2, r8
 8006dbc:	464b      	mov	r3, r9
 8006dbe:	f7f9 fd51 	bl	8000864 <__aeabi_ddiv>
 8006dc2:	4606      	mov	r6, r0
 8006dc4:	460f      	mov	r7, r1
    s1= a/2;
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	4b97      	ldr	r3, [pc, #604]	; (8007028 <get_timer_val+0x2b8>)
 8006dca:	4640      	mov	r0, r8
 8006dcc:	4649      	mov	r1, r9
 8006dce:	f7f9 fc1f 	bl	8000610 <__aeabi_dmul>
    s1 *= t;
 8006dd2:	4602      	mov	r2, r0
 8006dd4:	460b      	mov	r3, r1
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	4639      	mov	r1, r7
 8006dda:	f7f9 fc19 	bl	8000610 <__aeabi_dmul>
    s1 *= t;  // s = a/2 * t+t
 8006dde:	4602      	mov	r2, r0
 8006de0:	460b      	mov	r3, r1
 8006de2:	4630      	mov	r0, r6
 8006de4:	4639      	mov	r1, r7
 8006de6:	f7f9 fc13 	bl	8000610 <__aeabi_dmul>
 8006dea:	e9cd 0102 	strd	r0, r1, [sp, #8]
    a = rampe1.rampe_stop_r[i];
 8006dee:	355e      	adds	r5, #94	; 0x5e
 8006df0:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006df4:	f7f9 fba6 	bl	8000544 <__aeabi_i2d>
    a /= 60.0 ;
 8006df8:	2200      	movs	r2, #0
 8006dfa:	4b8a      	ldr	r3, [pc, #552]	; (8007024 <get_timer_val+0x2b4>)
 8006dfc:	f7f9 fd32 	bl	8000864 <__aeabi_ddiv>
 8006e00:	4680      	mov	r8, r0
 8006e02:	4689      	mov	r9, r1
    t2 = v/a;
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	e9cd ab00 	strd	sl, fp, [sp]
 8006e0c:	4650      	mov	r0, sl
 8006e0e:	4659      	mov	r1, fp
 8006e10:	f7f9 fd28 	bl	8000864 <__aeabi_ddiv>
 8006e14:	4682      	mov	sl, r0
 8006e16:	468b      	mov	fp, r1
    s2 = a/2;
 8006e18:	2200      	movs	r2, #0
 8006e1a:	4b83      	ldr	r3, [pc, #524]	; (8007028 <get_timer_val+0x2b8>)
 8006e1c:	4640      	mov	r0, r8
 8006e1e:	4649      	mov	r1, r9
 8006e20:	f7f9 fbf6 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006e24:	4602      	mov	r2, r0
 8006e26:	460b      	mov	r3, r1
 8006e28:	4650      	mov	r0, sl
 8006e2a:	4659      	mov	r1, fp
 8006e2c:	f7f9 fbf0 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006e30:	4602      	mov	r2, r0
 8006e32:	460b      	mov	r3, r1
 8006e34:	4650      	mov	r0, sl
 8006e36:	4659      	mov	r1, fp
 8006e38:	f7f9 fbea 	bl	8000610 <__aeabi_dmul>
    sg = s1 + s2;
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	460b      	mov	r3, r1
 8006e40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006e44:	f7f9 fa32 	bl	80002ac <__adddf3>
    sg *= 2000;// Steps / umdr
 8006e48:	2200      	movs	r2, #0
 8006e4a:	4b78      	ldr	r3, [pc, #480]	; (800702c <get_timer_val+0x2bc>)
 8006e4c:	f7f9 fbe0 	bl	8000610 <__aeabi_dmul>
 8006e50:	4680      	mov	r8, r0
 8006e52:	4689      	mov	r9, r1
    tg = t+t2;
 8006e54:	4652      	mov	r2, sl
 8006e56:	465b      	mov	r3, fp
 8006e58:	4630      	mov	r0, r6
 8006e5a:	4639      	mov	r1, r7
 8006e5c:	f7f9 fa26 	bl	80002ac <__adddf3>
 8006e60:	4606      	mov	r6, r0
 8006e62:	460f      	mov	r7, r1
    j =  my_position+rampe1.max_steps-sg; // noch zu fahrende steps
 8006e64:	f8d4 01e4 	ldr.w	r0, [r4, #484]	; 0x1e4
 8006e68:	4b71      	ldr	r3, [pc, #452]	; (8007030 <get_timer_val+0x2c0>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	4418      	add	r0, r3
 8006e6e:	f7f9 fb69 	bl	8000544 <__aeabi_i2d>
 8006e72:	4642      	mov	r2, r8
 8006e74:	464b      	mov	r3, r9
 8006e76:	f7f9 fa17 	bl	80002a8 <__aeabi_dsub>
 8006e7a:	f7f9 fe79 	bl	8000b70 <__aeabi_d2iz>
 8006e7e:	ee08 0a10 	vmov	s16, r0
    v *=2000; // steps / sec
 8006e82:	2200      	movs	r2, #0
 8006e84:	4b69      	ldr	r3, [pc, #420]	; (800702c <get_timer_val+0x2bc>)
 8006e86:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e8a:	f7f9 fbc1 	bl	8000610 <__aeabi_dmul>
 8006e8e:	4604      	mov	r4, r0
 8006e90:	460d      	mov	r5, r1
    t3 = (float) j / v; // Zeit in sec
 8006e92:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 8006e96:	ee17 0a90 	vmov	r0, s15
 8006e9a:	f7f9 fb65 	bl	8000568 <__aeabi_f2d>
 8006e9e:	4622      	mov	r2, r4
 8006ea0:	462b      	mov	r3, r5
 8006ea2:	f7f9 fcdf 	bl	8000864 <__aeabi_ddiv>
    tg += t3;
 8006ea6:	4602      	mov	r2, r0
 8006ea8:	460b      	mov	r3, r1
 8006eaa:	4630      	mov	r0, r6
 8006eac:	4639      	mov	r1, r7
 8006eae:	f7f9 f9fd 	bl	80002ac <__adddf3>
    tg *= 100; // in timer_tics
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	4b5f      	ldr	r3, [pc, #380]	; (8007034 <get_timer_val+0x2c4>)
 8006eb6:	f7f9 fbab 	bl	8000610 <__aeabi_dmul>
    erg = (int) tg;
 8006eba:	f7f9 fe59 	bl	8000b70 <__aeabi_d2iz>
 motor_timer =0;
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	4b5d      	ldr	r3, [pc, #372]	; (8007038 <get_timer_val+0x2c8>)
 8006ec2:	601a      	str	r2, [r3, #0]
 }
 8006ec4:	301e      	adds	r0, #30
 8006ec6:	b005      	add	sp, #20
 8006ec8:	ecbd 8b02 	vpop	{d8}
 8006ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a = rampe1.rampe_start[i];
 8006ed0:	461c      	mov	r4, r3
 8006ed2:	f105 0342 	add.w	r3, r5, #66	; 0x42
 8006ed6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006eda:	6858      	ldr	r0, [r3, #4]
 8006edc:	f7f9 fb32 	bl	8000544 <__aeabi_i2d>
    a /= 60.0;
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	4b50      	ldr	r3, [pc, #320]	; (8007024 <get_timer_val+0x2b4>)
 8006ee4:	f7f9 fcbe 	bl	8000864 <__aeabi_ddiv>
 8006ee8:	4680      	mov	r8, r0
 8006eea:	4689      	mov	r9, r1
    v= rampe1.geschwind[i];
 8006eec:	f105 0316 	add.w	r3, r5, #22
 8006ef0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ef4:	6818      	ldr	r0, [r3, #0]
 8006ef6:	f7f9 fb37 	bl	8000568 <__aeabi_f2d>
    v /= 60.0;
 8006efa:	2200      	movs	r2, #0
 8006efc:	4b49      	ldr	r3, [pc, #292]	; (8007024 <get_timer_val+0x2b4>)
 8006efe:	f7f9 fcb1 	bl	8000864 <__aeabi_ddiv>
 8006f02:	4682      	mov	sl, r0
 8006f04:	468b      	mov	fp, r1
    t= v/a;
 8006f06:	4642      	mov	r2, r8
 8006f08:	464b      	mov	r3, r9
 8006f0a:	f7f9 fcab 	bl	8000864 <__aeabi_ddiv>
 8006f0e:	4606      	mov	r6, r0
 8006f10:	460f      	mov	r7, r1
    s1= a/2;
 8006f12:	2200      	movs	r2, #0
 8006f14:	4b44      	ldr	r3, [pc, #272]	; (8007028 <get_timer_val+0x2b8>)
 8006f16:	4640      	mov	r0, r8
 8006f18:	4649      	mov	r1, r9
 8006f1a:	f7f9 fb79 	bl	8000610 <__aeabi_dmul>
    s1 *= t;
 8006f1e:	4602      	mov	r2, r0
 8006f20:	460b      	mov	r3, r1
 8006f22:	4630      	mov	r0, r6
 8006f24:	4639      	mov	r1, r7
 8006f26:	f7f9 fb73 	bl	8000610 <__aeabi_dmul>
    s1 *= t;  // s = a/2 * t+t
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	4630      	mov	r0, r6
 8006f30:	4639      	mov	r1, r7
 8006f32:	f7f9 fb6d 	bl	8000610 <__aeabi_dmul>
 8006f36:	e9cd 0102 	strd	r0, r1, [sp, #8]
    a = rampe1.rampe_stop[i];
 8006f3a:	354c      	adds	r5, #76	; 0x4c
 8006f3c:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
 8006f40:	f7f9 fb00 	bl	8000544 <__aeabi_i2d>
    a/= 60.0;
 8006f44:	2200      	movs	r2, #0
 8006f46:	4b37      	ldr	r3, [pc, #220]	; (8007024 <get_timer_val+0x2b4>)
 8006f48:	f7f9 fc8c 	bl	8000864 <__aeabi_ddiv>
 8006f4c:	4680      	mov	r8, r0
 8006f4e:	4689      	mov	r9, r1
    t2 = v/a;
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	e9cd ab00 	strd	sl, fp, [sp]
 8006f58:	4650      	mov	r0, sl
 8006f5a:	4659      	mov	r1, fp
 8006f5c:	f7f9 fc82 	bl	8000864 <__aeabi_ddiv>
 8006f60:	4682      	mov	sl, r0
 8006f62:	468b      	mov	fp, r1
    s2 = a/2;
 8006f64:	2200      	movs	r2, #0
 8006f66:	4b30      	ldr	r3, [pc, #192]	; (8007028 <get_timer_val+0x2b8>)
 8006f68:	4640      	mov	r0, r8
 8006f6a:	4649      	mov	r1, r9
 8006f6c:	f7f9 fb50 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	4650      	mov	r0, sl
 8006f76:	4659      	mov	r1, fp
 8006f78:	f7f9 fb4a 	bl	8000610 <__aeabi_dmul>
    s2 *=t2;
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	460b      	mov	r3, r1
 8006f80:	4650      	mov	r0, sl
 8006f82:	4659      	mov	r1, fp
 8006f84:	f7f9 fb44 	bl	8000610 <__aeabi_dmul>
    sg = s1 + s2;
 8006f88:	4602      	mov	r2, r0
 8006f8a:	460b      	mov	r3, r1
 8006f8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f90:	f7f9 f98c 	bl	80002ac <__adddf3>
    sg *= 2000;// Steps / umdr
 8006f94:	2200      	movs	r2, #0
 8006f96:	4b25      	ldr	r3, [pc, #148]	; (800702c <get_timer_val+0x2bc>)
 8006f98:	f7f9 fb3a 	bl	8000610 <__aeabi_dmul>
 8006f9c:	4680      	mov	r8, r0
 8006f9e:	4689      	mov	r9, r1
    tg = t+t2;
 8006fa0:	4652      	mov	r2, sl
 8006fa2:	465b      	mov	r3, fp
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	4639      	mov	r1, r7
 8006fa8:	f7f9 f980 	bl	80002ac <__adddf3>
 8006fac:	4606      	mov	r6, r0
 8006fae:	460f      	mov	r7, r1
    j =  rampe1.max_steps-sg-rampe1.offset_step; // noch zu fahrende steps
 8006fb0:	f8d4 01e4 	ldr.w	r0, [r4, #484]	; 0x1e4
 8006fb4:	f7f9 fac6 	bl	8000544 <__aeabi_i2d>
 8006fb8:	4642      	mov	r2, r8
 8006fba:	464b      	mov	r3, r9
 8006fbc:	f7f9 f974 	bl	80002a8 <__aeabi_dsub>
 8006fc0:	4680      	mov	r8, r0
 8006fc2:	4689      	mov	r9, r1
 8006fc4:	f8d4 02a4 	ldr.w	r0, [r4, #676]	; 0x2a4
 8006fc8:	f7f9 fabc 	bl	8000544 <__aeabi_i2d>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	460b      	mov	r3, r1
 8006fd0:	4640      	mov	r0, r8
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	f7f9 f968 	bl	80002a8 <__aeabi_dsub>
 8006fd8:	f7f9 fdca 	bl	8000b70 <__aeabi_d2iz>
 8006fdc:	ee08 0a10 	vmov	s16, r0
    v *=2000; // steps / sec
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	4b12      	ldr	r3, [pc, #72]	; (800702c <get_timer_val+0x2bc>)
 8006fe4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006fe8:	f7f9 fb12 	bl	8000610 <__aeabi_dmul>
 8006fec:	4604      	mov	r4, r0
 8006fee:	460d      	mov	r5, r1
    t3 = (float) j / v; // Zeit in sec
 8006ff0:	eef8 7ac8 	vcvt.f32.s32	s15, s16
 8006ff4:	ee17 0a90 	vmov	r0, s15
 8006ff8:	f7f9 fab6 	bl	8000568 <__aeabi_f2d>
 8006ffc:	4622      	mov	r2, r4
 8006ffe:	462b      	mov	r3, r5
 8007000:	f7f9 fc30 	bl	8000864 <__aeabi_ddiv>
    tg += t3;
 8007004:	4602      	mov	r2, r0
 8007006:	460b      	mov	r3, r1
 8007008:	4630      	mov	r0, r6
 800700a:	4639      	mov	r1, r7
 800700c:	f7f9 f94e 	bl	80002ac <__adddf3>
    tg *= 100; // in timer_tics
 8007010:	2200      	movs	r2, #0
 8007012:	4b08      	ldr	r3, [pc, #32]	; (8007034 <get_timer_val+0x2c4>)
 8007014:	f7f9 fafc 	bl	8000610 <__aeabi_dmul>
    erg = (int)tg;
 8007018:	f7f9 fdaa 	bl	8000b70 <__aeabi_d2iz>
 800701c:	e74f      	b.n	8006ebe <get_timer_val+0x14e>
 800701e:	bf00      	nop
 8007020:	20000b30 	.word	0x20000b30
 8007024:	404e0000 	.word	0x404e0000
 8007028:	3fe00000 	.word	0x3fe00000
 800702c:	409f4000 	.word	0x409f4000
 8007030:	2000107c 	.word	0x2000107c
 8007034:	40590000 	.word	0x40590000
 8007038:	200015f8 	.word	0x200015f8

0800703c <get_oel_stand>:
float get_oel_stand(void) {
 800703c:	b500      	push	{lr}
 800703e:	b083      	sub	sp, #12
 __IO uint16_t uhADCxConvertedValue = 0;
 8007040:	2300      	movs	r3, #0
 8007042:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (HAL_ADC_Start(&AdcHandle) != HAL_OK)
 8007046:	4823      	ldr	r0, [pc, #140]	; (80070d4 <get_oel_stand+0x98>)
 8007048:	f7f9 ff4e 	bl	8000ee8 <HAL_ADC_Start>
 800704c:	2800      	cmp	r0, #0
 800704e:	d139      	bne.n	80070c4 <get_oel_stand+0x88>
  if (HAL_ADC_PollForConversion(&AdcHandle, 10) != HAL_OK)
 8007050:	210a      	movs	r1, #10
 8007052:	4820      	ldr	r0, [pc, #128]	; (80070d4 <get_oel_stand+0x98>)
 8007054:	f7f9 ff8e 	bl	8000f74 <HAL_ADC_PollForConversion>
 8007058:	bbb0      	cbnz	r0, 80070c8 <get_oel_stand+0x8c>
    uhADCxConvertedValue = HAL_ADC_GetValue(&AdcHandle);
 800705a:	481e      	ldr	r0, [pc, #120]	; (80070d4 <get_oel_stand+0x98>)
 800705c:	f7fa f854 	bl	8001108 <HAL_ADC_GetValue>
 8007060:	b280      	uxth	r0, r0
 8007062:	f8ad 0006 	strh.w	r0, [sp, #6]
  adc_oel=uhADCxConvertedValue;
 8007066:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800706a:	b21b      	sxth	r3, r3
 800706c:	4a1a      	ldr	r2, [pc, #104]	; (80070d8 <get_oel_stand+0x9c>)
 800706e:	8013      	strh	r3, [r2, #0]
  f = (float ) adc_oel;
 8007070:	ee07 3a90 	vmov	s15, r3
 8007074:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  f -= (float) rampe1.fuell_min;
 8007078:	4b18      	ldr	r3, [pc, #96]	; (80070dc <get_oel_stand+0xa0>)
 800707a:	f9b3 2234 	ldrsh.w	r2, [r3, #564]	; 0x234
 800707e:	ee07 2a10 	vmov	s14, r2
 8007082:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 8007086:	ee77 7ae6 	vsub.f32	s15, s15, s13
  f1 = (float )rampe1.fuell_max -(float) rampe1.fuell_min;
 800708a:	f9b3 3236 	ldrsh.w	r3, [r3, #566]	; 0x236
 800708e:	ee07 3a10 	vmov	s14, r3
 8007092:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8007096:	ee37 7a66 	vsub.f32	s14, s14, s13
  f = f/f1;
 800709a:	ee87 0a87 	vdiv.f32	s0, s15, s14
  f *= 100.0;
 800709e:	eddf 7a10 	vldr	s15, [pc, #64]	; 80070e0 <get_oel_stand+0xa4>
 80070a2:	ee20 0a27 	vmul.f32	s0, s0, s15
  if ( f >100.0) { f = 100.0;}
 80070a6:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80070aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070ae:	dd01      	ble.n	80070b4 <get_oel_stand+0x78>
 80070b0:	eeb0 0a67 	vmov.f32	s0, s15
  if ( f< 0.0) { f = 0.0;}
 80070b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80070b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070bc:	d406      	bmi.n	80070cc <get_oel_stand+0x90>
 }
 80070be:	b003      	add	sp, #12
 80070c0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80070c4:	f7ff fd9a 	bl	8006bfc <Error_Handler>
    Error_Handler();
 80070c8:	f7ff fd98 	bl	8006bfc <Error_Handler>
  if ( f< 0.0) { f = 0.0;}
 80070cc:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80070e4 <get_oel_stand+0xa8>
 return f;
 80070d0:	e7f5      	b.n	80070be <get_oel_stand+0x82>
 80070d2:	bf00      	nop
 80070d4:	200017e8 	.word	0x200017e8
 80070d8:	20000f20 	.word	0x20000f20
 80070dc:	20000b30 	.word	0x20000b30
 80070e0:	42c80000 	.word	0x42c80000
 80070e4:	00000000 	.word	0x00000000

080070e8 <init_adc>:
void init_adc(void) {
 80070e8:	b500      	push	{lr}
 80070ea:	b085      	sub	sp, #20
__HAL_RCC_ADC1_CONFIG(RCC_ADC1PCLK2_DIV6);
 80070ec:	4a14      	ldr	r2, [pc, #80]	; (8007140 <init_adc+0x58>)
 80070ee:	6853      	ldr	r3, [r2, #4]
 80070f0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80070f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070f8:	6053      	str	r3, [r2, #4]
  AdcHandle.Instance          = ADCx;
 80070fa:	4812      	ldr	r0, [pc, #72]	; (8007144 <init_adc+0x5c>)
 80070fc:	4b12      	ldr	r3, [pc, #72]	; (8007148 <init_adc+0x60>)
 80070fe:	6003      	str	r3, [r0, #0]
  AdcHandle.Init.ScanConvMode          = DISABLE;
 8007100:	2300      	movs	r3, #0
 8007102:	6083      	str	r3, [r0, #8]
  AdcHandle.Init.ContinuousConvMode    = DISABLE;
 8007104:	60c3      	str	r3, [r0, #12]
  AdcHandle.Init.DiscontinuousConvMode = DISABLE;
 8007106:	6143      	str	r3, [r0, #20]
  AdcHandle.Init.NbrOfDiscConversion   = 0;
 8007108:	6183      	str	r3, [r0, #24]
  AdcHandle.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 800710a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800710e:	61c2      	str	r2, [r0, #28]
  AdcHandle.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 8007110:	6043      	str	r3, [r0, #4]
  AdcHandle.Init.NbrOfConversion       = 1;
 8007112:	2301      	movs	r3, #1
 8007114:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&AdcHandle) != HAL_OK)
 8007116:	f7f9 fe5f 	bl	8000dd8 <HAL_ADC_Init>
 800711a:	b960      	cbnz	r0, 8007136 <init_adc+0x4e>
  sConfig.Channel      = ADCx_CHANNEL;
 800711c:	2300      	movs	r3, #0
 800711e:	9301      	str	r3, [sp, #4]
  sConfig.Rank         = 1;
 8007120:	2301      	movs	r3, #1
 8007122:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8007124:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&AdcHandle, &sConfig) != HAL_OK)
 8007126:	a901      	add	r1, sp, #4
 8007128:	4806      	ldr	r0, [pc, #24]	; (8007144 <init_adc+0x5c>)
 800712a:	f7f9 fff1 	bl	8001110 <HAL_ADC_ConfigChannel>
 800712e:	b920      	cbnz	r0, 800713a <init_adc+0x52>
}
 8007130:	b005      	add	sp, #20
 8007132:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8007136:	f7ff fd61 	bl	8006bfc <Error_Handler>
    Error_Handler();
 800713a:	f7ff fd5f 	bl	8006bfc <Error_Handler>
 800713e:	bf00      	nop
 8007140:	40021000 	.word	0x40021000
 8007144:	200017e8 	.word	0x200017e8
 8007148:	40012400 	.word	0x40012400

0800714c <set_up_motor_rampe>:
  rampe1.delta_druck[array_nr]=rampe1.end_druck_rauf[array_nr] - rampe1.start_druck_rauf[array_nr] ;
 800714c:	4b09      	ldr	r3, [pc, #36]	; (8007174 <set_up_motor_rampe+0x28>)
 800714e:	f100 020c 	add.w	r2, r0, #12
 8007152:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007156:	edd2 7a01 	vldr	s15, [r2, #4]
 800715a:	1d02      	adds	r2, r0, #4
 800715c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8007160:	ed92 7a00 	vldr	s14, [r2]
 8007164:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007168:	301e      	adds	r0, #30
 800716a:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800716e:	edc3 7a01 	vstr	s15, [r3, #4]
 8007172:	4770      	bx	lr
 8007174:	20000b30 	.word	0x20000b30

08007178 <init_motor2>:
void init_motor2(void){
 8007178:	b510      	push	{r4, lr}
  rampe1.array_nr =0;
 800717a:	4a52      	ldr	r2, [pc, #328]	; (80072c4 <init_motor2+0x14c>)
 800717c:	2300      	movs	r3, #0
 800717e:	6053      	str	r3, [r2, #4]
  rampe1.max_array =0; 
 8007180:	6093      	str	r3, [r2, #8]
  rampe1.richtung =1;
 8007182:	2101      	movs	r1, #1
 8007184:	60d1      	str	r1, [r2, #12]
  for ( i=0; i<8; i++) {  
 8007186:	e038      	b.n	80071fa <init_motor2+0x82>
      rampe1.end_druck_rauf[i] =0;   
 8007188:	4a4e      	ldr	r2, [pc, #312]	; (80072c4 <init_motor2+0x14c>)
 800718a:	f103 010c 	add.w	r1, r3, #12
 800718e:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 8007192:	2000      	movs	r0, #0
 8007194:	6048      	str	r0, [r1, #4]
      rampe1.delay[i] =0;
 8007196:	f103 013a 	add.w	r1, r3, #58	; 0x3a
 800719a:	2400      	movs	r4, #0
 800719c:	f842 4021 	str.w	r4, [r2, r1, lsl #2]
      rampe1.geschwind[i]=0;
 80071a0:	f103 0116 	add.w	r1, r3, #22
 80071a4:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80071a8:	6008      	str	r0, [r1, #0]
      rampe1.delta_druck[i]=0;
 80071aa:	f103 011e 	add.w	r1, r3, #30
 80071ae:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80071b2:	6048      	str	r0, [r1, #4]
      rampe1.rampe_stop[i]=400;
 80071b4:	f103 014c 	add.w	r1, r3, #76	; 0x4c
 80071b8:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80071bc:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.rampe_stop_r[i]=400;
 80071c0:	f103 015e 	add.w	r1, r3, #94	; 0x5e
 80071c4:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.rampe_start[i]=250;
 80071c8:	f103 0142 	add.w	r1, r3, #66	; 0x42
 80071cc:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80071d0:	24fa      	movs	r4, #250	; 0xfa
 80071d2:	604c      	str	r4, [r1, #4]
      rampe1.rampe_start_r[i]=400;
 80071d4:	f103 0154 	add.w	r1, r3, #84	; 0x54
 80071d8:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 80071dc:	6048      	str	r0, [r1, #4]
      rampe1.strom[i] =  1000;
 80071de:	f103 0128 	add.w	r1, r3, #40	; 0x28
 80071e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80071e6:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
      rampe1.strom_r[i] =  2500;
 80071ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80071ee:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80071f2:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80071f6:	6051      	str	r1, [r2, #4]
  for ( i=0; i<8; i++) {  
 80071f8:	3301      	adds	r3, #1
 80071fa:	2b07      	cmp	r3, #7
 80071fc:	ddc4      	ble.n	8007188 <init_motor2+0x10>
  rampe1.geschwind[0]= 125;
 80071fe:	4b31      	ldr	r3, [pc, #196]	; (80072c4 <init_motor2+0x14c>)
 8007200:	4a31      	ldr	r2, [pc, #196]	; (80072c8 <init_motor2+0x150>)
 8007202:	659a      	str	r2, [r3, #88]	; 0x58
  rampe1.start_druck_rauf[0]=0;
 8007204:	2200      	movs	r2, #0
 8007206:	611a      	str	r2, [r3, #16]
  rampe1.end_druck_rauf[0]    =100; // Druck in MPa
 8007208:	4a30      	ldr	r2, [pc, #192]	; (80072cc <init_motor2+0x154>)
 800720a:	635a      	str	r2, [r3, #52]	; 0x34
  rampe1.delay[0] =3000;
 800720c:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8007210:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
  rampe1.geschwindr[0]=800.0;// min ^-1 
 8007214:	492e      	ldr	r1, [pc, #184]	; (80072d0 <init_motor2+0x158>)
 8007216:	f8c3 11e8 	str.w	r1, [r3, #488]	; 0x1e8
  rampe1.geschwind[1]= 97;
 800721a:	492e      	ldr	r1, [pc, #184]	; (80072d4 <init_motor2+0x15c>)
 800721c:	65d9      	str	r1, [r3, #92]	; 0x5c
  rampe1.start_druck_rauf[1]= 100;
 800721e:	615a      	str	r2, [r3, #20]
  rampe1.end_druck_rauf[1]    =180; // Druck in MPa
 8007220:	4a2d      	ldr	r2, [pc, #180]	; (80072d8 <init_motor2+0x160>)
 8007222:	639a      	str	r2, [r3, #56]	; 0x38
  rampe1.delay[1] =4000;
 8007224:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 8007228:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
  rampe1.geschwindr[1]=750.0;// min^-1 
 800722c:	492b      	ldr	r1, [pc, #172]	; (80072dc <init_motor2+0x164>)
 800722e:	f8c3 11ec 	str.w	r1, [r3, #492]	; 0x1ec
  rampe1.geschwind[2]= 83;
 8007232:	492b      	ldr	r1, [pc, #172]	; (80072e0 <init_motor2+0x168>)
 8007234:	6619      	str	r1, [r3, #96]	; 0x60
  rampe1.start_druck_rauf[2]= 180;
 8007236:	619a      	str	r2, [r3, #24]
  rampe1.end_druck_rauf[2]    =250; // Druck in MPa
 8007238:	4a2a      	ldr	r2, [pc, #168]	; (80072e4 <init_motor2+0x16c>)
 800723a:	63da      	str	r2, [r3, #60]	; 0x3c
  rampe1.delay[2] =5000;
 800723c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007240:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  rampe1.geschwindr[2]=700;// min^-1 
 8007244:	4a28      	ldr	r2, [pc, #160]	; (80072e8 <init_motor2+0x170>)
 8007246:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
  rampe1.max_steps= 2000*58; // 2000 steps pro Umdrehung 60 Umdehungen pro Hub
 800724a:	4a28      	ldr	r2, [pc, #160]	; (80072ec <init_motor2+0x174>)
 800724c:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
  j=0;
 8007250:	2000      	movs	r0, #0
  for( i=0; i<8; i++)  {   if(rampe1.geschwind[i] > 0) { j++; } } 
 8007252:	4603      	mov	r3, r0
 8007254:	e000      	b.n	8007258 <init_motor2+0xe0>
 8007256:	3301      	adds	r3, #1
 8007258:	2b07      	cmp	r3, #7
 800725a:	dc0d      	bgt.n	8007278 <init_motor2+0x100>
 800725c:	f103 0216 	add.w	r2, r3, #22
 8007260:	4918      	ldr	r1, [pc, #96]	; (80072c4 <init_motor2+0x14c>)
 8007262:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007266:	edd2 7a00 	vldr	s15, [r2]
 800726a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800726e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007272:	ddf0      	ble.n	8007256 <init_motor2+0xde>
 8007274:	3001      	adds	r0, #1
 8007276:	e7ee      	b.n	8007256 <init_motor2+0xde>
  rampe1.max_array =j-1;
 8007278:	3801      	subs	r0, #1
 800727a:	4b12      	ldr	r3, [pc, #72]	; (80072c4 <init_motor2+0x14c>)
 800727c:	6098      	str	r0, [r3, #8]
  for (i=0; i<= rampe1.max_array; i++) {
 800727e:	2400      	movs	r4, #0
 8007280:	e003      	b.n	800728a <init_motor2+0x112>
     set_up_motor_rampe(i); 
 8007282:	4620      	mov	r0, r4
 8007284:	f7ff ff62 	bl	800714c <set_up_motor_rampe>
  for (i=0; i<= rampe1.max_array; i++) {
 8007288:	3401      	adds	r4, #1
 800728a:	4b0e      	ldr	r3, [pc, #56]	; (80072c4 <init_motor2+0x14c>)
 800728c:	689b      	ldr	r3, [r3, #8]
 800728e:	429c      	cmp	r4, r3
 8007290:	ddf7      	ble.n	8007282 <init_motor2+0x10a>
  rampe1.array_nr =0;
 8007292:	4b0c      	ldr	r3, [pc, #48]	; (80072c4 <init_motor2+0x14c>)
 8007294:	2200      	movs	r2, #0
 8007296:	605a      	str	r2, [r3, #4]
  strcpy(rampe1.pass,"Wurz12");
 8007298:	4a15      	ldr	r2, [pc, #84]	; (80072f0 <init_motor2+0x178>)
 800729a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800729e:	f8c3 0268 	str.w	r0, [r3, #616]	; 0x268
 80072a2:	f8a3 126c 	strh.w	r1, [r3, #620]	; 0x26c
 80072a6:	0c09      	lsrs	r1, r1, #16
 80072a8:	f883 126e 	strb.w	r1, [r3, #622]	; 0x26e
  akt_geschw = rampe1.geschwind[i];
 80072ac:	3416      	adds	r4, #22
 80072ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80072b2:	edd4 7a00 	vldr	s15, [r4]
 80072b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80072ba:	4b0e      	ldr	r3, [pc, #56]	; (80072f4 <init_motor2+0x17c>)
 80072bc:	edc3 7a00 	vstr	s15, [r3]
 80072c0:	bd10      	pop	{r4, pc}
 80072c2:	bf00      	nop
 80072c4:	20000b30 	.word	0x20000b30
 80072c8:	42fa0000 	.word	0x42fa0000
 80072cc:	42c80000 	.word	0x42c80000
 80072d0:	44480000 	.word	0x44480000
 80072d4:	42c20000 	.word	0x42c20000
 80072d8:	43340000 	.word	0x43340000
 80072dc:	443b8000 	.word	0x443b8000
 80072e0:	42a60000 	.word	0x42a60000
 80072e4:	437a0000 	.word	0x437a0000
 80072e8:	442f0000 	.word	0x442f0000
 80072ec:	0001c520 	.word	0x0001c520
 80072f0:	0800d94c 	.word	0x0800d94c
 80072f4:	20001210 	.word	0x20001210

080072f8 <setup_m_gesch>:
void setup_m_gesch(void) {
 80072f8:	b510      	push	{r4, lr}
  rampe1.array_nr =0;
 80072fa:	4a18      	ldr	r2, [pc, #96]	; (800735c <setup_m_gesch+0x64>)
 80072fc:	2300      	movs	r3, #0
 80072fe:	6053      	str	r3, [r2, #4]
  rampe1.richtung =1;
 8007300:	2101      	movs	r1, #1
 8007302:	60d1      	str	r1, [r2, #12]
 j=0;
 8007304:	4618      	mov	r0, r3
  for( i=0; i<8; i++)  {   if(rampe1.geschwind[i] > 0) { j++; } } 
 8007306:	e000      	b.n	800730a <setup_m_gesch+0x12>
 8007308:	3301      	adds	r3, #1
 800730a:	2b07      	cmp	r3, #7
 800730c:	dc0d      	bgt.n	800732a <setup_m_gesch+0x32>
 800730e:	f103 0216 	add.w	r2, r3, #22
 8007312:	4912      	ldr	r1, [pc, #72]	; (800735c <setup_m_gesch+0x64>)
 8007314:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8007318:	edd2 7a00 	vldr	s15, [r2]
 800731c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007324:	ddf0      	ble.n	8007308 <setup_m_gesch+0x10>
 8007326:	3001      	adds	r0, #1
 8007328:	e7ee      	b.n	8007308 <setup_m_gesch+0x10>
  rampe1.max_array =j-1;
 800732a:	3801      	subs	r0, #1
 800732c:	4b0b      	ldr	r3, [pc, #44]	; (800735c <setup_m_gesch+0x64>)
 800732e:	6098      	str	r0, [r3, #8]
  for (i=0; i<= rampe1.max_array; i++) {
 8007330:	2400      	movs	r4, #0
 8007332:	e003      	b.n	800733c <setup_m_gesch+0x44>
     set_up_motor_rampe(i); 
 8007334:	4620      	mov	r0, r4
 8007336:	f7ff ff09 	bl	800714c <set_up_motor_rampe>
  for (i=0; i<= rampe1.max_array; i++) {
 800733a:	3401      	adds	r4, #1
 800733c:	4b07      	ldr	r3, [pc, #28]	; (800735c <setup_m_gesch+0x64>)
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	429c      	cmp	r4, r3
 8007342:	ddf7      	ble.n	8007334 <setup_m_gesch+0x3c>
  rampe1.array_nr =0;
 8007344:	4b05      	ldr	r3, [pc, #20]	; (800735c <setup_m_gesch+0x64>)
 8007346:	2200      	movs	r2, #0
 8007348:	605a      	str	r2, [r3, #4]
  akt_geschw =rampe1.geschwind[0];
 800734a:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800734e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007352:	4b03      	ldr	r3, [pc, #12]	; (8007360 <setup_m_gesch+0x68>)
 8007354:	edc3 7a00 	vstr	s15, [r3]
 8007358:	bd10      	pop	{r4, pc}
 800735a:	bf00      	nop
 800735c:	20000b30 	.word	0x20000b30
 8007360:	20001210 	.word	0x20001210

08007364 <get_taste>:
void get_taste(void) {
 8007364:	b508      	push	{r3, lr}
j = HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_8);// & bit8;
 8007366:	f44f 7180 	mov.w	r1, #256	; 0x100
 800736a:	4819      	ldr	r0, [pc, #100]	; (80073d0 <get_taste+0x6c>)
 800736c:	f7fb f8f0 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_enter ; }
 8007370:	b9d8      	cbnz	r0, 80073aa <get_taste+0x46>
 8007372:	4a18      	ldr	r2, [pc, #96]	; (80073d4 <get_taste+0x70>)
 8007374:	6813      	ldr	r3, [r2, #0]
 8007376:	f043 0304 	orr.w	r3, r3, #4
 800737a:	6013      	str	r3, [r2, #0]
 j = HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_9);// & bit9;
 800737c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007380:	4813      	ldr	r0, [pc, #76]	; (80073d0 <get_taste+0x6c>)
 8007382:	f7fb f8e5 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_runter ; }
 8007386:	b9b0      	cbnz	r0, 80073b6 <get_taste+0x52>
 8007388:	4a12      	ldr	r2, [pc, #72]	; (80073d4 <get_taste+0x70>)
 800738a:	6813      	ldr	r3, [r2, #0]
 800738c:	f043 0302 	orr.w	r3, r3, #2
 8007390:	6013      	str	r3, [r2, #0]
 j = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4); // & bit4;
 8007392:	2110      	movs	r1, #16
 8007394:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007398:	f7fb f8da 	bl	8002550 <HAL_GPIO_ReadPin>
 if ( j ==0) { tasten |= taste_rauf ; }
 800739c:	b188      	cbz	r0, 80073c2 <get_taste+0x5e>
 else        { tasten &= ~taste_rauf;} 
 800739e:	4a0d      	ldr	r2, [pc, #52]	; (80073d4 <get_taste+0x70>)
 80073a0:	6813      	ldr	r3, [r2, #0]
 80073a2:	f023 0301 	bic.w	r3, r3, #1
 80073a6:	6013      	str	r3, [r2, #0]
 80073a8:	bd08      	pop	{r3, pc}
 else        { tasten &= ~taste_enter;}
 80073aa:	4a0a      	ldr	r2, [pc, #40]	; (80073d4 <get_taste+0x70>)
 80073ac:	6813      	ldr	r3, [r2, #0]
 80073ae:	f023 0304 	bic.w	r3, r3, #4
 80073b2:	6013      	str	r3, [r2, #0]
 80073b4:	e7e2      	b.n	800737c <get_taste+0x18>
 else        { tasten &= ~taste_runter;}
 80073b6:	4a07      	ldr	r2, [pc, #28]	; (80073d4 <get_taste+0x70>)
 80073b8:	6813      	ldr	r3, [r2, #0]
 80073ba:	f023 0302 	bic.w	r3, r3, #2
 80073be:	6013      	str	r3, [r2, #0]
 80073c0:	e7e7      	b.n	8007392 <get_taste+0x2e>
 if ( j ==0) { tasten |= taste_rauf ; }
 80073c2:	4a04      	ldr	r2, [pc, #16]	; (80073d4 <get_taste+0x70>)
 80073c4:	6813      	ldr	r3, [r2, #0]
 80073c6:	f043 0301 	orr.w	r3, r3, #1
 80073ca:	6013      	str	r3, [r2, #0]
 80073cc:	bd08      	pop	{r3, pc}
 80073ce:	bf00      	nop
 80073d0:	48001000 	.word	0x48001000
 80073d4:	20001828 	.word	0x20001828

080073d8 <timer3_int>:
void timer3_int(void) {
 80073d8:	b508      	push	{r3, lr}
 blink_timer++;
 80073da:	4a17      	ldr	r2, [pc, #92]	; (8007438 <timer3_int+0x60>)
 80073dc:	6813      	ldr	r3, [r2, #0]
 80073de:	3301      	adds	r3, #1
 80073e0:	6013      	str	r3, [r2, #0]
 motor_timer++;
 80073e2:	4a16      	ldr	r2, [pc, #88]	; (800743c <timer3_int+0x64>)
 80073e4:	6813      	ldr	r3, [r2, #0]
 80073e6:	3301      	adds	r3, #1
 80073e8:	6013      	str	r3, [r2, #0]
 adc_timer++;
 80073ea:	4a15      	ldr	r2, [pc, #84]	; (8007440 <timer3_int+0x68>)
 80073ec:	6813      	ldr	r3, [r2, #0]
 80073ee:	3301      	adds	r3, #1
 80073f0:	6013      	str	r3, [r2, #0]
 get_taste();
 80073f2:	f7ff ffb7 	bl	8007364 <get_taste>
  if ( can_time_out_freigabe ==1 ) {
 80073f6:	4b13      	ldr	r3, [pc, #76]	; (8007444 <timer3_int+0x6c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d00a      	beq.n	8007414 <timer3_int+0x3c>
  else {can_time_out =0;
 80073fe:	2200      	movs	r2, #0
 8007400:	4b11      	ldr	r3, [pc, #68]	; (8007448 <timer3_int+0x70>)
 8007402:	601a      	str	r2, [r3, #0]
  if (  rs_232_time_out_freigabe ==1) {
 8007404:	4b11      	ldr	r3, [pc, #68]	; (800744c <timer3_int+0x74>)
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	2b01      	cmp	r3, #1
 800740a:	d008      	beq.n	800741e <timer3_int+0x46>
   else {rs_232_time_out =0;
 800740c:	2200      	movs	r2, #0
 800740e:	4b10      	ldr	r3, [pc, #64]	; (8007450 <timer3_int+0x78>)
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	bd08      	pop	{r3, pc}
      can_time_out++;
 8007414:	4a0c      	ldr	r2, [pc, #48]	; (8007448 <timer3_int+0x70>)
 8007416:	6813      	ldr	r3, [r2, #0]
 8007418:	3301      	adds	r3, #1
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	e7f2      	b.n	8007404 <timer3_int+0x2c>
      rs_232_time_out ++;
 800741e:	4a0c      	ldr	r2, [pc, #48]	; (8007450 <timer3_int+0x78>)
 8007420:	6813      	ldr	r3, [r2, #0]
 8007422:	3301      	adds	r3, #1
 8007424:	6013      	str	r3, [r2, #0]
      if ( rs_232_time_out > 500 ) {
 8007426:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800742a:	ddf2      	ble.n	8007412 <timer3_int+0x3a>
            rs_232_time_out_freigabe =0;
 800742c:	2200      	movs	r2, #0
 800742e:	4b07      	ldr	r3, [pc, #28]	; (800744c <timer3_int+0x74>)
 8007430:	601a      	str	r2, [r3, #0]
            reset_in_0_buff();
 8007432:	f7fd f85b 	bl	80044ec <reset_in_0_buff>
 8007436:	bd08      	pop	{r3, pc}
 8007438:	20000f78 	.word	0x20000f78
 800743c:	200015f8 	.word	0x200015f8
 8007440:	20001208 	.word	0x20001208
 8007444:	20000b28 	.word	0x20000b28
 8007448:	200011f8 	.word	0x200011f8
 800744c:	20000f14 	.word	0x20000f14
 8007450:	20000b1c 	.word	0x20000b1c

08007454 <wait_ms>:
void wait_ms(int msec) {
 8007454:	b510      	push	{r4, lr}
 8007456:	4604      	mov	r4, r0
  timer3 =0;
 8007458:	2200      	movs	r2, #0
 800745a:	4b07      	ldr	r3, [pc, #28]	; (8007478 <wait_ms+0x24>)
 800745c:	601a      	str	r2, [r3, #0]
  while(timer3 < msec) {
 800745e:	4b06      	ldr	r3, [pc, #24]	; (8007478 <wait_ms+0x24>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	42a3      	cmp	r3, r4
 8007464:	da06      	bge.n	8007474 <wait_ms+0x20>
       if ( ser_in_flag0 >0) {   befehl();     }
 8007466:	4b05      	ldr	r3, [pc, #20]	; (800747c <wait_ms+0x28>)
 8007468:	781b      	ldrb	r3, [r3, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d0f7      	beq.n	800745e <wait_ms+0xa>
 800746e:	f7fd fd65 	bl	8004f3c <befehl>
 8007472:	e7f4      	b.n	800745e <wait_ms+0xa>
 }
 8007474:	bd10      	pop	{r4, pc}
 8007476:	bf00      	nop
 8007478:	20001204 	.word	0x20001204
 800747c:	20000b20 	.word	0x20000b20

08007480 <get_float>:
{
 8007480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007482:	4615      	mov	r5, r2
 blink_timer =0;
 8007484:	2300      	movs	r3, #0
 8007486:	4a5f      	ldr	r2, [pc, #380]	; (8007604 <get_float+0x184>)
 8007488:	6013      	str	r3, [r2, #0]
 adc_timer=0;
 800748a:	4a5f      	ldr	r2, [pc, #380]	; (8007608 <get_float+0x188>)
 800748c:	6013      	str	r3, [r2, #0]
 wartezeit = 50;
 800748e:	2632      	movs	r6, #50	; 0x32
 while( tasten_ende ==0) {
 8007490:	e065      	b.n	800755e <get_float+0xde>
    if ( ser_in_flag0 >0) {  befehl(); }
 8007492:	f7fd fd53 	bl	8004f3c <befehl>
 8007496:	e06a      	b.n	800756e <get_float+0xee>
                if ( tasten ==0) {wartezeit = 40; 
 8007498:	4b5c      	ldr	r3, [pc, #368]	; (800760c <get_float+0x18c>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	b94b      	cbnz	r3, 80074b2 <get_float+0x32>
                    if( blink_timer > 500) { anzeige_state =0; }
 800749e:	4a59      	ldr	r2, [pc, #356]	; (8007604 <get_float+0x184>)
 80074a0:	6812      	ldr	r2, [r2, #0]
 80074a2:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80074a6:	dd2f      	ble.n	8007508 <get_float+0x88>
 80074a8:	2100      	movs	r1, #0
 80074aa:	4a59      	ldr	r2, [pc, #356]	; (8007610 <get_float+0x190>)
 80074ac:	6011      	str	r1, [r2, #0]
                if ( tasten ==0) {wartezeit = 40; 
 80074ae:	2628      	movs	r6, #40	; 0x28
 80074b0:	e002      	b.n	80074b8 <get_float+0x38>
                else { blink_timer =0; }
 80074b2:	2100      	movs	r1, #0
 80074b4:	4a53      	ldr	r2, [pc, #332]	; (8007604 <get_float+0x184>)
 80074b6:	6011      	str	r1, [r2, #0]
                if ( tasten ==taste_enter) { tasten_ende =1; }
 80074b8:	2b04      	cmp	r3, #4
 80074ba:	d027      	beq.n	800750c <get_float+0x8c>
                if ( tasten == taste_rauf ) { // +
 80074bc:	2b01      	cmp	r3, #1
 80074be:	d029      	beq.n	8007514 <get_float+0x94>
                if ( tasten == taste_runter) { // 
 80074c0:	4b52      	ldr	r3, [pc, #328]	; (800760c <get_float+0x18c>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2b02      	cmp	r3, #2
 80074c6:	d14a      	bne.n	800755e <get_float+0xde>
                    if ( wert > rampe1.maximal_druck) { wert =  rampe1.maximal_druck -1;}
 80074c8:	ee07 5a90 	vmov	s15, r5
 80074cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074d0:	4b50      	ldr	r3, [pc, #320]	; (8007614 <get_float+0x194>)
 80074d2:	ed93 7aad 	vldr	s14, [r3, #692]	; 0x2b4
 80074d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80074da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074de:	dd07      	ble.n	80074f0 <get_float+0x70>
 80074e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80074e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80074e8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80074ec:	ee17 5a90 	vmov	r5, s15
                if ( wert < 0 ) { wert = 0 ;}
 80074f0:	3d01      	subs	r5, #1
 80074f2:	d42a      	bmi.n	800754a <get_float+0xca>
                      anzeige_send_int(wert);
 80074f4:	4628      	mov	r0, r5
 80074f6:	f7fc fd69 	bl	8003fcc <anzeige_send_int>
                      wait_ms(wartezeit);
 80074fa:	4630      	mov	r0, r6
 80074fc:	f7ff ffaa 	bl	8007454 <wait_ms>
                      if(wartezeit > 5) { wartezeit -=2; }       
 8007500:	2e05      	cmp	r6, #5
 8007502:	dd2c      	ble.n	800755e <get_float+0xde>
 8007504:	3e02      	subs	r6, #2
 8007506:	e02a      	b.n	800755e <get_float+0xde>
                if ( tasten ==0) {wartezeit = 40; 
 8007508:	2628      	movs	r6, #40	; 0x28
 800750a:	e7d5      	b.n	80074b8 <get_float+0x38>
                if ( tasten ==taste_enter) { tasten_ende =1; }
 800750c:	2101      	movs	r1, #1
 800750e:	4a42      	ldr	r2, [pc, #264]	; (8007618 <get_float+0x198>)
 8007510:	6011      	str	r1, [r2, #0]
 8007512:	e7d3      	b.n	80074bc <get_float+0x3c>
                    wert ++;
 8007514:	3501      	adds	r5, #1
                    if ( wert > rampe1.maximal_druck ) { wert = rampe1.maximal_druck  ;}
 8007516:	ee07 5a90 	vmov	s15, r5
 800751a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800751e:	4b3d      	ldr	r3, [pc, #244]	; (8007614 <get_float+0x194>)
 8007520:	edd3 7aad 	vldr	s15, [r3, #692]	; 0x2b4
 8007524:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007528:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800752c:	dd03      	ble.n	8007536 <get_float+0xb6>
 800752e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007532:	ee17 5a90 	vmov	r5, s15
                        anzeige_send_int(wert);
 8007536:	4628      	mov	r0, r5
 8007538:	f7fc fd48 	bl	8003fcc <anzeige_send_int>
                        wait_ms(wartezeit);
 800753c:	4630      	mov	r0, r6
 800753e:	f7ff ff89 	bl	8007454 <wait_ms>
                        if(wartezeit > 5) { wartezeit -=2; }       
 8007542:	2e05      	cmp	r6, #5
 8007544:	ddbc      	ble.n	80074c0 <get_float+0x40>
 8007546:	3e02      	subs	r6, #2
 8007548:	e7ba      	b.n	80074c0 <get_float+0x40>
                if ( wert < 0 ) { wert = 0 ;}
 800754a:	4625      	mov	r5, r4
 800754c:	e7d2      	b.n	80074f4 <get_float+0x74>
       case 0:set_blink();
 800754e:	f7fc fda3 	bl	8004098 <set_blink>
              anzeige_state =2;
 8007552:	2202      	movs	r2, #2
 8007554:	4b2e      	ldr	r3, [pc, #184]	; (8007610 <get_float+0x190>)
 8007556:	601a      	str	r2, [r3, #0]
             adc_timer =0;
 8007558:	2200      	movs	r2, #0
 800755a:	4b2b      	ldr	r3, [pc, #172]	; (8007608 <get_float+0x188>)
 800755c:	601a      	str	r2, [r3, #0]
 while( tasten_ende ==0) {
 800755e:	4b2e      	ldr	r3, [pc, #184]	; (8007618 <get_float+0x198>)
 8007560:	681c      	ldr	r4, [r3, #0]
 8007562:	2c00      	cmp	r4, #0
 8007564:	d144      	bne.n	80075f0 <get_float+0x170>
    if ( ser_in_flag0 >0) {  befehl(); }
 8007566:	4b2d      	ldr	r3, [pc, #180]	; (800761c <get_float+0x19c>)
 8007568:	781b      	ldrb	r3, [r3, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d191      	bne.n	8007492 <get_float+0x12>
    switch (anzeige_state) {
 800756e:	4b28      	ldr	r3, [pc, #160]	; (8007610 <get_float+0x190>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	2b01      	cmp	r3, #1
 8007574:	d090      	beq.n	8007498 <get_float+0x18>
 8007576:	2b02      	cmp	r3, #2
 8007578:	d002      	beq.n	8007580 <get_float+0x100>
 800757a:	2b00      	cmp	r3, #0
 800757c:	d1ef      	bne.n	800755e <get_float+0xde>
 800757e:	e7e6      	b.n	800754e <get_float+0xce>
             if ( adc_timer >25 ) { 
 8007580:	4b21      	ldr	r3, [pc, #132]	; (8007608 <get_float+0x188>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b19      	cmp	r3, #25
 8007586:	dc10      	bgt.n	80075aa <get_float+0x12a>
             if( tasten != 0 ) {
 8007588:	4b20      	ldr	r3, [pc, #128]	; (800760c <get_float+0x18c>)
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d0e6      	beq.n	800755e <get_float+0xde>
                anzeige_state=1;
 8007590:	4c1f      	ldr	r4, [pc, #124]	; (8007610 <get_float+0x190>)
 8007592:	2701      	movs	r7, #1
 8007594:	6027      	str	r7, [r4, #0]
                reset_blink();
 8007596:	f7fc fd93 	bl	80040c0 <reset_blink>
                anzeige_send_int(wert);
 800759a:	4628      	mov	r0, r5
 800759c:	f7fc fd16 	bl	8003fcc <anzeige_send_int>
                blink_timer=0;
 80075a0:	2200      	movs	r2, #0
 80075a2:	4b18      	ldr	r3, [pc, #96]	; (8007604 <get_float+0x184>)
 80075a4:	601a      	str	r2, [r3, #0]
                anzeige_state =1;
 80075a6:	6027      	str	r7, [r4, #0]
 80075a8:	e7d9      	b.n	800755e <get_float+0xde>
                ist_druck =get_adc_val();
 80075aa:	f7fc fc75 	bl	8003e98 <get_adc_val>
                ist_druck *=  rampe1.m;
 80075ae:	4b19      	ldr	r3, [pc, #100]	; (8007614 <get_float+0x194>)
 80075b0:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 80075b4:	ee20 0a27 	vmul.f32	s0, s0, s15
                ist_druck +=  rampe1.b;
 80075b8:	edd3 7a8c 	vldr	s15, [r3, #560]	; 0x230
 80075bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80075c0:	4b17      	ldr	r3, [pc, #92]	; (8007620 <get_float+0x1a0>)
 80075c2:	ed83 0a00 	vstr	s0, [r3]
                if( ist_druck <0) { ist_druck =0;}
 80075c6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80075ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ce:	d40c      	bmi.n	80075ea <get_float+0x16a>
                anzeige_send_int(ist_druck);
 80075d0:	4b13      	ldr	r3, [pc, #76]	; (8007620 <get_float+0x1a0>)
 80075d2:	edd3 7a00 	vldr	s15, [r3]
 80075d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80075da:	ee17 0a90 	vmov	r0, s15
 80075de:	f7fc fcf5 	bl	8003fcc <anzeige_send_int>
                adc_timer=0;
 80075e2:	2200      	movs	r2, #0
 80075e4:	4b08      	ldr	r3, [pc, #32]	; (8007608 <get_float+0x188>)
 80075e6:	601a      	str	r2, [r3, #0]
 80075e8:	e7ce      	b.n	8007588 <get_float+0x108>
                if( ist_druck <0) { ist_druck =0;}
 80075ea:	2200      	movs	r2, #0
 80075ec:	601a      	str	r2, [r3, #0]
 80075ee:	e7ef      	b.n	80075d0 <get_float+0x150>
 tasten_ende=0;
 80075f0:	2200      	movs	r2, #0
 80075f2:	601a      	str	r2, [r3, #0]
 reset_blink();
 80075f4:	f7fc fd64 	bl	80040c0 <reset_blink>
  }
 80075f8:	ee07 5a90 	vmov	s15, r5
 80075fc:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8007600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007602:	bf00      	nop
 8007604:	20000f78 	.word	0x20000f78
 8007608:	20001208 	.word	0x20001208
 800760c:	20001828 	.word	0x20001828
 8007610:	200001fc 	.word	0x200001fc
 8007614:	20000b30 	.word	0x20000b30
 8007618:	20000f1c 	.word	0x20000f1c
 800761c:	20000b20 	.word	0x20000b20
 8007620:	20000df0 	.word	0x20000df0

08007624 <set_timer3>:
void set_timer3(void) {
 8007624:	b510      	push	{r4, lr}
 8007626:	b082      	sub	sp, #8
  uwPrescalerValue = (uint32_t) (SystemCoreClock / 10000) - 1;
 8007628:	4b1b      	ldr	r3, [pc, #108]	; (8007698 <set_timer3+0x74>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a1b      	ldr	r2, [pc, #108]	; (800769c <set_timer3+0x78>)
 800762e:	fba2 2303 	umull	r2, r3, r2, r3
 8007632:	0b5b      	lsrs	r3, r3, #13
 8007634:	3b01      	subs	r3, #1
 8007636:	4a1a      	ldr	r2, [pc, #104]	; (80076a0 <set_timer3+0x7c>)
 8007638:	6013      	str	r3, [r2, #0]
  TimHandle.Instance = TIMx;
 800763a:	4c1a      	ldr	r4, [pc, #104]	; (80076a4 <set_timer3+0x80>)
 800763c:	481a      	ldr	r0, [pc, #104]	; (80076a8 <set_timer3+0x84>)
 800763e:	6020      	str	r0, [r4, #0]
  TimHandle.Init.Period = 100 - 1;
 8007640:	2263      	movs	r2, #99	; 0x63
 8007642:	60e2      	str	r2, [r4, #12]
  TimHandle.Init.Prescaler = uwPrescalerValue;
 8007644:	6063      	str	r3, [r4, #4]
  TimHandle.Init.ClockDivision = 0;
 8007646:	2300      	movs	r3, #0
 8007648:	6123      	str	r3, [r4, #16]
  TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800764a:	60a3      	str	r3, [r4, #8]
   __HAL_RCC_TIM3_CLK_ENABLE();
 800764c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007650:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8007654:	69da      	ldr	r2, [r3, #28]
 8007656:	f042 0202 	orr.w	r2, r2, #2
 800765a:	61da      	str	r2, [r3, #28]
 800765c:	69db      	ldr	r3, [r3, #28]
 800765e:	f003 0302 	and.w	r3, r3, #2
 8007662:	9301      	str	r3, [sp, #4]
 8007664:	9b01      	ldr	r3, [sp, #4]
  TIM_Base_SetConfig(TimHandle.Instance, &TimHandle.Init); 
 8007666:	1d21      	adds	r1, r4, #4
 8007668:	f7fc f8e2 	bl	8003830 <TIM_Base_SetConfig>
  if(HAL_TIM_Base_Init(&TimHandle) != HAL_OK)
 800766c:	4620      	mov	r0, r4
 800766e:	f7fc f93f 	bl	80038f0 <HAL_TIM_Base_Init>
 8007672:	b968      	cbnz	r0, 8007690 <set_timer3+0x6c>
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 8007674:	2200      	movs	r2, #0
 8007676:	2104      	movs	r1, #4
 8007678:	201d      	movs	r0, #29
 800767a:	f7fa f9f5 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 800767e:	201d      	movs	r0, #29
 8007680:	f7fa fa24 	bl	8001acc <HAL_NVIC_EnableIRQ>
  if(HAL_TIM_Base_Start_IT(&TimHandle) != HAL_OK)
 8007684:	4807      	ldr	r0, [pc, #28]	; (80076a4 <set_timer3+0x80>)
 8007686:	f7fc f805 	bl	8003694 <HAL_TIM_Base_Start_IT>
 800768a:	b918      	cbnz	r0, 8007694 <set_timer3+0x70>
}
 800768c:	b002      	add	sp, #8
 800768e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007690:	f7ff fab4 	bl	8006bfc <Error_Handler>
    Error_Handler();
 8007694:	f7ff fab2 	bl	8006bfc <Error_Handler>
 8007698:	20000008 	.word	0x20000008
 800769c:	d1b71759 	.word	0xd1b71759
 80076a0:	20000250 	.word	0x20000250
 80076a4:	20001838 	.word	0x20001838
 80076a8:	40000400 	.word	0x40000400
 80076ac:	00000000 	.word	0x00000000

080076b0 <main_init>:
void main_init(void) {
 80076b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 uart_init();
 80076b2:	f7ff fad3 	bl	8006c5c <uart_init>
 uart2Init();
 80076b6:	f7fc fef9 	bl	80044ac <uart2Init>
 spi_pin_init();
 80076ba:	f001 fccd 	bl	8009058 <spi_pin_init>
init_eep();
 80076be:	f7fd f84d 	bl	800475c <init_eep>
  CAN_Config();
 80076c2:	f7ff fae9 	bl	8006c98 <CAN_Config>
  printf("CAN Config ok\n");
 80076c6:	4870      	ldr	r0, [pc, #448]	; (8007888 <main_init+0x1d8>)
 80076c8:	f002 fc24 	bl	8009f14 <puts>
  can_rx_first =0;
 80076cc:	2100      	movs	r1, #0
 80076ce:	4b6f      	ldr	r3, [pc, #444]	; (800788c <main_init+0x1dc>)
 80076d0:	6019      	str	r1, [r3, #0]
  if (HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0) != HAL_OK)
 80076d2:	486f      	ldr	r0, [pc, #444]	; (8007890 <main_init+0x1e0>)
 80076d4:	f7f9 ffc8 	bl	8001668 <HAL_CAN_Receive_IT>
 80076d8:	2800      	cmp	r0, #0
 80076da:	f040 8086 	bne.w	80077ea <main_init+0x13a>
  I2C1_Init();
 80076de:	f001 fc99 	bl	8009014 <I2C1_Init>
  anzeige_init();
 80076e2:	f7fc fc1b 	bl	8003f1c <anzeige_init>
  anzeige_send_int(0);
 80076e6:	2000      	movs	r0, #0
 80076e8:	f7fc fc70 	bl	8003fcc <anzeige_send_int>
  set_timer3();
 80076ec:	f7ff ff9a 	bl	8007624 <set_timer3>
  can_status=0;
 80076f0:	2200      	movs	r2, #0
 80076f2:	4b68      	ldr	r3, [pc, #416]	; (8007894 <main_init+0x1e4>)
 80076f4:	601a      	str	r2, [r3, #0]
  init_eep();
 80076f6:	f7fd f831 	bl	800475c <init_eep>
  get_struct((char *)&rampe1, 8, sizeof(rampe1) );
 80076fa:	4c67      	ldr	r4, [pc, #412]	; (8007898 <main_init+0x1e8>)
 80076fc:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8007700:	2108      	movs	r1, #8
 8007702:	4620      	mov	r0, r4
 8007704:	f7fd fa8a 	bl	8004c1c <get_struct>
  if ( rampe1.version == 0xffffffff)
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800770e:	d071      	beq.n	80077f4 <main_init+0x144>
  if( rampe1.version != '9') {
 8007710:	4b61      	ldr	r3, [pc, #388]	; (8007898 <main_init+0x1e8>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b39      	cmp	r3, #57	; 0x39
 8007716:	f000 80a2 	beq.w	800785e <main_init+0x1ae>
      init_motor2();
 800771a:	f7ff fd2d 	bl	8007178 <init_motor2>
      rampe1.version = '9';
 800771e:	4c5e      	ldr	r4, [pc, #376]	; (8007898 <main_init+0x1e8>)
 8007720:	2339      	movs	r3, #57	; 0x39
 8007722:	6023      	str	r3, [r4, #0]
      strcpy(rampe1.ssid,"Hermes");
 8007724:	4b5d      	ldr	r3, [pc, #372]	; (800789c <main_init+0x1ec>)
 8007726:	e893 0003 	ldmia.w	r3, {r0, r1}
 800772a:	f8c4 0240 	str.w	r0, [r4, #576]	; 0x240
 800772e:	f8a4 1244 	strh.w	r1, [r4, #580]	; 0x244
 8007732:	0c09      	lsrs	r1, r1, #16
 8007734:	f884 1246 	strb.w	r1, [r4, #582]	; 0x246
      strcpy(rampe1.pass,"?Gulpl@Hermes17a");
 8007738:	f504 751a 	add.w	r5, r4, #616	; 0x268
 800773c:	4e58      	ldr	r6, [pc, #352]	; (80078a0 <main_init+0x1f0>)
 800773e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8007740:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007742:	6833      	ldr	r3, [r6, #0]
 8007744:	702b      	strb	r3, [r5, #0]
      rampe1.ip_adress[0]= 192;
 8007746:	23c0      	movs	r3, #192	; 0xc0
 8007748:	f884 3290 	strb.w	r3, [r4, #656]	; 0x290
      rampe1.ip_adress[1]= 168;
 800774c:	23a8      	movs	r3, #168	; 0xa8
 800774e:	f884 3291 	strb.w	r3, [r4, #657]	; 0x291
      rampe1.ip_adress[2]= 178;
 8007752:	23b2      	movs	r3, #178	; 0xb2
 8007754:	f884 3292 	strb.w	r3, [r4, #658]	; 0x292
      rampe1.ip_adress[3]= 100;
 8007758:	2364      	movs	r3, #100	; 0x64
 800775a:	f884 3293 	strb.w	r3, [r4, #659]	; 0x293
      strcpy(rampe1.kennung,"anfang");
 800775e:	4b51      	ldr	r3, [pc, #324]	; (80078a4 <main_init+0x1f4>)
 8007760:	e893 0003 	ldmia.w	r3, {r0, r1}
 8007764:	f8c4 0294 	str.w	r0, [r4, #660]	; 0x294
 8007768:	f8a4 1298 	strh.w	r1, [r4, #664]	; 0x298
 800776c:	0c09      	lsrs	r1, r1, #16
 800776e:	f884 129a 	strb.w	r1, [r4, #666]	; 0x29a
      rampe1.fuell_min= 25;
 8007772:	2319      	movs	r3, #25
 8007774:	f8a4 3234 	strh.w	r3, [r4, #564]	; 0x234
      rampe1.fuell_max= 75;
 8007778:	234b      	movs	r3, #75	; 0x4b
 800777a:	f8a4 3236 	strh.w	r3, [r4, #566]	; 0x236
      rampe1.max_steps=136000;
 800777e:	4b4a      	ldr	r3, [pc, #296]	; (80078a8 <main_init+0x1f8>)
 8007780:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
      rampe1.offset_step = 1500;
 8007784:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8007788:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
      rampe1.startstrom=800; 
 800778c:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007790:	f8c4 32a8 	str.w	r3, [r4, #680]	; 0x2a8
      rampe1.b = -4.82523;
 8007794:	4b45      	ldr	r3, [pc, #276]	; (80078ac <main_init+0x1fc>)
 8007796:	f8c4 3230 	str.w	r3, [r4, #560]	; 0x230
      rampe1.m = 68.985;
 800779a:	4b45      	ldr	r3, [pc, #276]	; (80078b0 <main_init+0x200>)
 800779c:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
      rampe1.max_fuell_st= 90.0;
 80077a0:	4b44      	ldr	r3, [pc, #272]	; (80078b4 <main_init+0x204>)
 80077a2:	f8c4 32ac 	str.w	r3, [r4, #684]	; 0x2ac
      rampe1.min_fuell_st=10.0;
 80077a6:	4b44      	ldr	r3, [pc, #272]	; (80078b8 <main_init+0x208>)
 80077a8:	f8c4 32b0 	str.w	r3, [r4, #688]	; 0x2b0
      rampe1.maximal_druck= 250.0;
 80077ac:	4b43      	ldr	r3, [pc, #268]	; (80078bc <main_init+0x20c>)
 80077ae:	f8c4 32b4 	str.w	r3, [r4, #692]	; 0x2b4
      store_struct((char *) &rampe1, 8, sizeof(rampe1));
 80077b2:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 80077b6:	2108      	movs	r1, #8
 80077b8:	4620      	mov	r0, r4
 80077ba:	f7fd fa09 	bl	8004bd0 <store_struct>
init_adc();
 80077be:	f7ff fc93 	bl	80070e8 <init_adc>
 AdcInit();
 80077c2:	f7fc fb0c 	bl	8003dde <AdcInit>
    f = get_adc_val(); 
 80077c6:	f7fc fb67 	bl	8003e98 <get_adc_val>
    f = get_adc_val(); 
 80077ca:	f7fc fb65 	bl	8003e98 <get_adc_val>
    ee_status = rampe1.end_druck_rauf[rampe1.max_array];
 80077ce:	4b32      	ldr	r3, [pc, #200]	; (8007898 <main_init+0x1e8>)
 80077d0:	689a      	ldr	r2, [r3, #8]
 80077d2:	320c      	adds	r2, #12
 80077d4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80077d8:	edd3 7a01 	vldr	s15, [r3, #4]
    anzeige_send_int((int)ee_status);
 80077dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80077e0:	ee17 0a90 	vmov	r0, s15
 80077e4:	f7fc fbf2 	bl	8003fcc <anzeige_send_int>
 80077e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  printf("Can receive error\n");
 80077ea:	4835      	ldr	r0, [pc, #212]	; (80078c0 <main_init+0x210>)
 80077ec:	f002 fb92 	bl	8009f14 <puts>
    Error_Handler();
 80077f0:	f7ff fa04 	bl	8006bfc <Error_Handler>
    y10 = get_adc_val();
 80077f4:	f7fc fb50 	bl	8003e98 <get_adc_val>
    y10 =0.158;
 80077f8:	a11b      	add	r1, pc, #108	; (adr r1, 8007868 <main_init+0x1b8>)
 80077fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077fe:	4b31      	ldr	r3, [pc, #196]	; (80078c4 <main_init+0x214>)
 8007800:	e9c3 0100 	strd	r0, r1, [r3]
    y2 = 4.5;
 8007804:	2000      	movs	r0, #0
 8007806:	4930      	ldr	r1, [pc, #192]	; (80078c8 <main_init+0x218>)
 8007808:	4b30      	ldr	r3, [pc, #192]	; (80078cc <main_init+0x21c>)
 800780a:	e9c3 0100 	strd	r0, r1, [r3]
    x2 = 300;
 800780e:	a318      	add	r3, pc, #96	; (adr r3, 8007870 <main_init+0x1c0>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	4c2e      	ldr	r4, [pc, #184]	; (80078d0 <main_init+0x220>)
 8007816:	e9c4 2300 	strd	r2, r3, [r4]
    m = x2 /(y2-y10);
 800781a:	a717      	add	r7, pc, #92	; (adr r7, 8007878 <main_init+0x1c8>)
 800781c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8007820:	4c2c      	ldr	r4, [pc, #176]	; (80078d4 <main_init+0x224>)
 8007822:	e9c4 6700 	strd	r6, r7, [r4]
    b= 300 -(m *4.5) ;
 8007826:	a716      	add	r7, pc, #88	; (adr r7, 8007880 <main_init+0x1d0>)
 8007828:	e9d7 6700 	ldrd	r6, r7, [r7]
 800782c:	4c2a      	ldr	r4, [pc, #168]	; (80078d8 <main_init+0x228>)
 800782e:	e9c4 6700 	strd	r6, r7, [r4]
  x1 = 4.5;
 8007832:	4c2a      	ldr	r4, [pc, #168]	; (80078dc <main_init+0x22c>)
 8007834:	e9c4 0100 	strd	r0, r1, [r4]
  dd+=b;
 8007838:	4929      	ldr	r1, [pc, #164]	; (80078e0 <main_init+0x230>)
 800783a:	e9c1 2300 	strd	r2, r3, [r1]
rampe1.b = -4.82523;
 800783e:	4816      	ldr	r0, [pc, #88]	; (8007898 <main_init+0x1e8>)
 8007840:	4b1a      	ldr	r3, [pc, #104]	; (80078ac <main_init+0x1fc>)
 8007842:	f8c0 3230 	str.w	r3, [r0, #560]	; 0x230
rampe1.m = 68.985;
 8007846:	4b1a      	ldr	r3, [pc, #104]	; (80078b0 <main_init+0x200>)
 8007848:	f8c0 322c 	str.w	r3, [r0, #556]	; 0x22c
rampe1.maximal_druck= 250.0;
 800784c:	4b1b      	ldr	r3, [pc, #108]	; (80078bc <main_init+0x20c>)
 800784e:	f8c0 32b4 	str.w	r3, [r0, #692]	; 0x2b4
store_struct((char *) &rampe1, 8, sizeof(rampe1));
 8007852:	f44f 723b 	mov.w	r2, #748	; 0x2ec
 8007856:	2108      	movs	r1, #8
 8007858:	f7fd f9ba 	bl	8004bd0 <store_struct>
 800785c:	e758      	b.n	8007710 <main_init+0x60>
      setup_m_gesch(); 
 800785e:	f7ff fd4b 	bl	80072f8 <setup_m_gesch>
 8007862:	e7ac      	b.n	80077be <main_init+0x10e>
 8007864:	f3af 8000 	nop.w
 8007868:	10624dd3 	.word	0x10624dd3
 800786c:	3fc43958 	.word	0x3fc43958
 8007870:	00000000 	.word	0x00000000
 8007874:	4072c000 	.word	0x4072c000
 8007878:	e5b44bf1 	.word	0xe5b44bf1
 800787c:	405145ec 	.word	0x405145ec
 8007880:	4d5aade0 	.word	0x4d5aade0
 8007884:	c025d550 	.word	0xc025d550
 8007888:	0800db48 	.word	0x0800db48
 800788c:	200016e8 	.word	0x200016e8
 8007890:	20001618 	.word	0x20001618
 8007894:	20001818 	.word	0x20001818
 8007898:	20000b30 	.word	0x20000b30
 800789c:	0800db6c 	.word	0x0800db6c
 80078a0:	0800db74 	.word	0x0800db74
 80078a4:	0800db88 	.word	0x0800db88
 80078a8:	00021340 	.word	0x00021340
 80078ac:	c09a6849 	.word	0xc09a6849
 80078b0:	4289f852 	.word	0x4289f852
 80078b4:	42b40000 	.word	0x42b40000
 80078b8:	41200000 	.word	0x41200000
 80078bc:	437a0000 	.word	0x437a0000
 80078c0:	0800db58 	.word	0x0800db58
 80078c4:	200017d8 	.word	0x200017d8
 80078c8:	40120000 	.word	0x40120000
 80078cc:	200016d8 	.word	0x200016d8
 80078d0:	200016e0 	.word	0x200016e0
 80078d4:	20001830 	.word	0x20001830
 80078d8:	20001260 	.word	0x20001260
 80078dc:	20001820 	.word	0x20001820
 80078e0:	200016f8 	.word	0x200016f8

080078e4 <main>:
{
 80078e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078e8:	ed2d 8b02 	vpush	{d8}
 80078ec:	b089      	sub	sp, #36	; 0x24
  HAL_Init();
 80078ee:	f7f9 f9ed 	bl	8000ccc <HAL_Init>
  SystemClock_Config();
 80078f2:	f7ff f98b 	bl	8006c0c <SystemClock_Config>
  connect=0;
 80078f6:	2400      	movs	r4, #0
 80078f8:	4ba6      	ldr	r3, [pc, #664]	; (8007b94 <main+0x2b0>)
 80078fa:	601c      	str	r4, [r3, #0]
  main_init();
 80078fc:	f7ff fed8 	bl	80076b0 <main_init>
for (i=0; i < 99; ++i){Druckwerte[i]=0;}
 8007900:	4ba5      	ldr	r3, [pc, #660]	; (8007b98 <main+0x2b4>)
 8007902:	601c      	str	r4, [r3, #0]
 8007904:	e009      	b.n	800791a <main+0x36>
 8007906:	4aa5      	ldr	r2, [pc, #660]	; (8007b9c <main+0x2b8>)
 8007908:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800790c:	2000      	movs	r0, #0
 800790e:	2100      	movs	r1, #0
 8007910:	e9c2 0100 	strd	r0, r1, [r2]
 8007914:	3301      	adds	r3, #1
 8007916:	4aa0      	ldr	r2, [pc, #640]	; (8007b98 <main+0x2b4>)
 8007918:	6013      	str	r3, [r2, #0]
 800791a:	4b9f      	ldr	r3, [pc, #636]	; (8007b98 <main+0x2b4>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2b62      	cmp	r3, #98	; 0x62
 8007920:	ddf1      	ble.n	8007906 <main+0x22>
printf("\n %d %d %d %d \n",rampe1.Oszi, rampe1.Oszi_UT_Toleranz, rampe1.Oszi_OT_Toleranz, rampe1.Oszi_Schrittweite);
 8007922:	4c9f      	ldr	r4, [pc, #636]	; (8007ba0 <main+0x2bc>)
 8007924:	4d9f      	ldr	r5, [pc, #636]	; (8007ba4 <main+0x2c0>)
 8007926:	f8d4 32c4 	ldr.w	r3, [r4, #708]	; 0x2c4
 800792a:	9300      	str	r3, [sp, #0]
 800792c:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8007930:	f8d4 22bc 	ldr.w	r2, [r4, #700]	; 0x2bc
 8007934:	f8d4 12b8 	ldr.w	r1, [r4, #696]	; 0x2b8
 8007938:	4628      	mov	r0, r5
 800793a:	f002 fa63 	bl	8009e04 <iprintf>
wait_ms(50);
 800793e:	2032      	movs	r0, #50	; 0x32
 8007940:	f7ff fd88 	bl	8007454 <wait_ms>
printf("\n %d %d %d %d \n",rampe1.rampe_start[0], rampe1.rampe_stop[0], rampe1.rampe_start_r[0], rampe1.rampe_stop_r[0]);
 8007944:	f8d4 3178 	ldr.w	r3, [r4, #376]	; 0x178
 8007948:	9300      	str	r3, [sp, #0]
 800794a:	f8d4 3154 	ldr.w	r3, [r4, #340]	; 0x154
 800794e:	f8d4 2130 	ldr.w	r2, [r4, #304]	; 0x130
 8007952:	f8d4 110c 	ldr.w	r1, [r4, #268]	; 0x10c
 8007956:	4628      	mov	r0, r5
 8007958:	f002 fa54 	bl	8009e04 <iprintf>
wait_ms(50);
 800795c:	2032      	movs	r0, #50	; 0x32
 800795e:	f7ff fd79 	bl	8007454 <wait_ms>
  main_state =t_warte_rauf_runter2; //30
 8007962:	4e91      	ldr	r6, [pc, #580]	; (8007ba8 <main+0x2c4>)
 8007964:	271e      	movs	r7, #30
 8007966:	6037      	str	r7, [r6, #0]
  tasten_ende =0;
 8007968:	2300      	movs	r3, #0
 800796a:	4a90      	ldr	r2, [pc, #576]	; (8007bac <main+0x2c8>)
 800796c:	6013      	str	r3, [r2, #0]
  taste=0;
 800796e:	4a90      	ldr	r2, [pc, #576]	; (8007bb0 <main+0x2cc>)
 8007970:	6013      	str	r3, [r2, #0]
  tasten =0;
 8007972:	4a90      	ldr	r2, [pc, #576]	; (8007bb4 <main+0x2d0>)
 8007974:	6013      	str	r3, [r2, #0]
  taste_alt =0;
 8007976:	4a90      	ldr	r2, [pc, #576]	; (8007bb8 <main+0x2d4>)
 8007978:	6013      	str	r3, [r2, #0]
  motor_zeit=0;
 800797a:	4a90      	ldr	r2, [pc, #576]	; (8007bbc <main+0x2d8>)
 800797c:	6013      	str	r3, [r2, #0]
  pid_freigabe =0;
 800797e:	4a90      	ldr	r2, [pc, #576]	; (8007bc0 <main+0x2dc>)
 8007980:	6013      	str	r3, [r2, #0]
  pid_Init( 0.0,0.0 , 0.0,100.0);
 8007982:	ed9f 8a90 	vldr	s16, [pc, #576]	; 8007bc4 <main+0x2e0>
 8007986:	eddf 1a90 	vldr	s3, [pc, #576]	; 8007bc8 <main+0x2e4>
 800798a:	eeb0 1a48 	vmov.f32	s2, s16
 800798e:	eef0 0a48 	vmov.f32	s1, s16
 8007992:	eeb0 0a48 	vmov.f32	s0, s16
 8007996:	f7fc fd0d 	bl	80043b4 <pid_Init>
  set_pid_start();
 800799a:	f7fc fcd5 	bl	8004348 <set_pid_start>
  i= find_offset(); //EEprom
 800799e:	f7fd f981 	bl	8004ca4 <find_offset>
 80079a2:	4d7d      	ldr	r5, [pc, #500]	; (8007b98 <main+0x2b4>)
 80079a4:	6028      	str	r0, [r5, #0]
  AdcInit();
 80079a6:	f7fc fa1a 	bl	8003dde <AdcInit>
  y10 = get_adc_val();
 80079aa:	f7fc fa75 	bl	8003e98 <get_adc_val>
 80079ae:	ee10 0a10 	vmov	r0, s0
 80079b2:	f7f8 fdd9 	bl	8000568 <__aeabi_f2d>
 80079b6:	4602      	mov	r2, r0
 80079b8:	460b      	mov	r3, r1
 80079ba:	4984      	ldr	r1, [pc, #528]	; (8007bcc <main+0x2e8>)
 80079bc:	e9c1 2300 	strd	r2, r3, [r1]
  printf("\n Druck %f \n",y10);
 80079c0:	4883      	ldr	r0, [pc, #524]	; (8007bd0 <main+0x2ec>)
 80079c2:	f002 fa1f 	bl	8009e04 <iprintf>
 get_oel_stand();
 80079c6:	f7ff fb39 	bl	800703c <get_oel_stand>
 oel_stand=get_oel_stand();
 80079ca:	f7ff fb37 	bl	800703c <get_oel_stand>
 80079ce:	f8df 8258 	ldr.w	r8, [pc, #600]	; 8007c28 <main+0x344>
 80079d2:	ed88 0a00 	vstr	s0, [r8]
  max_ad_val =0.0;
 80079d6:	4b7f      	ldr	r3, [pc, #508]	; (8007bd4 <main+0x2f0>)
 80079d8:	ed83 8a00 	vstr	s16, [r3]
  min_ad_val = 10.0; 
 80079dc:	4a7e      	ldr	r2, [pc, #504]	; (8007bd8 <main+0x2f4>)
 80079de:	4b7f      	ldr	r3, [pc, #508]	; (8007bdc <main+0x2f8>)
 80079e0:	601a      	str	r2, [r3, #0]
  anzeige_send_int((int)oel_stand);
 80079e2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80079e6:	ee17 0a90 	vmov	r0, s15
 80079ea:	f7fc faef 	bl	8003fcc <anzeige_send_int>
  printf("\n Oil level %f \n",oel_stand);
 80079ee:	f8d8 0000 	ldr.w	r0, [r8]
 80079f2:	f7f8 fdb9 	bl	8000568 <__aeabi_f2d>
 80079f6:	4602      	mov	r2, r0
 80079f8:	460b      	mov	r3, r1
 80079fa:	4879      	ldr	r0, [pc, #484]	; (8007be0 <main+0x2fc>)
 80079fc:	f002 fa02 	bl	8009e04 <iprintf>
      HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_SET);
 8007a00:	2201      	movs	r2, #1
 8007a02:	2180      	movs	r1, #128	; 0x80
 8007a04:	4877      	ldr	r0, [pc, #476]	; (8007be4 <main+0x300>)
 8007a06:	f7fa fdaa 	bl	800255e <HAL_GPIO_WritePin>
  wait_ms(50);
 8007a0a:	2032      	movs	r0, #50	; 0x32
 8007a0c:	f7ff fd22 	bl	8007454 <wait_ms>
 rampe1.Drehrichtung = 1;
 8007a10:	2301      	movs	r3, #1
 8007a12:	f8c4 32c8 	str.w	r3, [r4, #712]	; 0x2c8
  main_state =t_warte_rauf_runter2;
 8007a16:	6037      	str	r7, [r6, #0]
  for (i=1; i<=30;++i){printf("a");}printf("\n");
 8007a18:	602b      	str	r3, [r5, #0]
 8007a1a:	e006      	b.n	8007a2a <main+0x146>
 8007a1c:	2061      	movs	r0, #97	; 0x61
 8007a1e:	f002 fa09 	bl	8009e34 <putchar>
 8007a22:	4a5d      	ldr	r2, [pc, #372]	; (8007b98 <main+0x2b4>)
 8007a24:	6813      	ldr	r3, [r2, #0]
 8007a26:	3301      	adds	r3, #1
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	4b5b      	ldr	r3, [pc, #364]	; (8007b98 <main+0x2b4>)
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	2b1e      	cmp	r3, #30
 8007a30:	ddf4      	ble.n	8007a1c <main+0x138>
 8007a32:	200a      	movs	r0, #10
 8007a34:	f002 f9fe 	bl	8009e34 <putchar>
  anzeige_send_int(8);
 8007a38:	2008      	movs	r0, #8
 8007a3a:	f7fc fac7 	bl	8003fcc <anzeige_send_int>
  wait_ms1(200);
 8007a3e:	20c8      	movs	r0, #200	; 0xc8
 8007a40:	f000 fd2f 	bl	80084a2 <wait_ms1>
  i= set_motor_entlage_rechts();
 8007a44:	f000 fdba 	bl	80085bc <set_motor_entlage_rechts>
 8007a48:	4c53      	ldr	r4, [pc, #332]	; (8007b98 <main+0x2b4>)
 8007a4a:	6020      	str	r0, [r4, #0]
  anzeige_send_int(9);
 8007a4c:	2009      	movs	r0, #9
 8007a4e:	f7fc fabd 	bl	8003fcc <anzeige_send_int>
  wait_ms1(200);
 8007a52:	20c8      	movs	r0, #200	; 0xc8
 8007a54:	f000 fd25 	bl	80084a2 <wait_ms1>
  for (i=1; i<=30;++i){printf("b");}printf("\n");
 8007a58:	2301      	movs	r3, #1
 8007a5a:	6023      	str	r3, [r4, #0]
 8007a5c:	e006      	b.n	8007a6c <main+0x188>
 8007a5e:	2062      	movs	r0, #98	; 0x62
 8007a60:	f002 f9e8 	bl	8009e34 <putchar>
 8007a64:	4a4c      	ldr	r2, [pc, #304]	; (8007b98 <main+0x2b4>)
 8007a66:	6813      	ldr	r3, [r2, #0]
 8007a68:	3301      	adds	r3, #1
 8007a6a:	6013      	str	r3, [r2, #0]
 8007a6c:	4b4a      	ldr	r3, [pc, #296]	; (8007b98 <main+0x2b4>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	2b1e      	cmp	r3, #30
 8007a72:	ddf4      	ble.n	8007a5e <main+0x17a>
 8007a74:	200a      	movs	r0, #10
 8007a76:	f002 f9dd 	bl	8009e34 <putchar>
  if( i == -1 ) {
 8007a7a:	4b47      	ldr	r3, [pc, #284]	; (8007b98 <main+0x2b4>)
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a82:	d105      	bne.n	8007a90 <main+0x1ac>
     main_error = e_motor_power_faild;
 8007a84:	2201      	movs	r2, #1
 8007a86:	4b58      	ldr	r3, [pc, #352]	; (8007be8 <main+0x304>)
 8007a88:	601a      	str	r2, [r3, #0]
     main_state = m_error;
 8007a8a:	2264      	movs	r2, #100	; 0x64
 8007a8c:	4b46      	ldr	r3, [pc, #280]	; (8007ba8 <main+0x2c4>)
 8007a8e:	601a      	str	r2, [r3, #0]
rampe1.entlagen_rechts=entlage_rechts;
 8007a90:	4c43      	ldr	r4, [pc, #268]	; (8007ba0 <main+0x2bc>)
 8007a92:	4b56      	ldr	r3, [pc, #344]	; (8007bec <main+0x308>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
printf(" Nullpunkt (OT) bei %d \n",my_position);
 8007a9a:	4b55      	ldr	r3, [pc, #340]	; (8007bf0 <main+0x30c>)
 8007a9c:	6819      	ldr	r1, [r3, #0]
 8007a9e:	4855      	ldr	r0, [pc, #340]	; (8007bf4 <main+0x310>)
 8007aa0:	f002 f9b0 	bl	8009e04 <iprintf>
if (rampe1.Drehrichtung == 1) {my_position += rampe1.offset_step;}
 8007aa4:	f8d4 22c8 	ldr.w	r2, [r4, #712]	; 0x2c8
 8007aa8:	2a01      	cmp	r2, #1
 8007aaa:	d105      	bne.n	8007ab8 <main+0x1d4>
 8007aac:	f8d4 02a4 	ldr.w	r0, [r4, #676]	; 0x2a4
 8007ab0:	494f      	ldr	r1, [pc, #316]	; (8007bf0 <main+0x30c>)
 8007ab2:	680b      	ldr	r3, [r1, #0]
 8007ab4:	4403      	add	r3, r0
 8007ab6:	600b      	str	r3, [r1, #0]
if (rampe1.Drehrichtung == 0) {my_position -= rampe1.offset_step;}
 8007ab8:	b932      	cbnz	r2, 8007ac8 <main+0x1e4>
 8007aba:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <main+0x2bc>)
 8007abc:	f8d3 12a4 	ldr.w	r1, [r3, #676]	; 0x2a4
 8007ac0:	4a4b      	ldr	r2, [pc, #300]	; (8007bf0 <main+0x30c>)
 8007ac2:	6813      	ldr	r3, [r2, #0]
 8007ac4:	1a5b      	subs	r3, r3, r1
 8007ac6:	6013      	str	r3, [r2, #0]
for (i=1; i<=30;++i){printf("x");}printf("\n");
 8007ac8:	2201      	movs	r2, #1
 8007aca:	4b33      	ldr	r3, [pc, #204]	; (8007b98 <main+0x2b4>)
 8007acc:	601a      	str	r2, [r3, #0]
 8007ace:	e006      	b.n	8007ade <main+0x1fa>
 8007ad0:	2078      	movs	r0, #120	; 0x78
 8007ad2:	f002 f9af 	bl	8009e34 <putchar>
 8007ad6:	4a30      	ldr	r2, [pc, #192]	; (8007b98 <main+0x2b4>)
 8007ad8:	6813      	ldr	r3, [r2, #0]
 8007ada:	3301      	adds	r3, #1
 8007adc:	6013      	str	r3, [r2, #0]
 8007ade:	4b2e      	ldr	r3, [pc, #184]	; (8007b98 <main+0x2b4>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2b1e      	cmp	r3, #30
 8007ae4:	ddf4      	ble.n	8007ad0 <main+0x1ec>
 8007ae6:	200a      	movs	r0, #10
 8007ae8:	f002 f9a4 	bl	8009e34 <putchar>
printf("\n Nullpunkt (OT) mit Offset bei %d \n",my_position);
 8007aec:	4c40      	ldr	r4, [pc, #256]	; (8007bf0 <main+0x30c>)
 8007aee:	6821      	ldr	r1, [r4, #0]
 8007af0:	4841      	ldr	r0, [pc, #260]	; (8007bf8 <main+0x314>)
 8007af2:	f002 f987 	bl	8009e04 <iprintf>
position_alt = my_position;
 8007af6:	6822      	ldr	r2, [r4, #0]
 8007af8:	4b40      	ldr	r3, [pc, #256]	; (8007bfc <main+0x318>)
 8007afa:	601a      	str	r2, [r3, #0]
anzeige_send_int((int)max_druck);
 8007afc:	4c40      	ldr	r4, [pc, #256]	; (8007c00 <main+0x31c>)
 8007afe:	edd4 7a00 	vldr	s15, [r4]
 8007b02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b06:	ee17 0a90 	vmov	r0, s15
 8007b0a:	f7fc fa5f 	bl	8003fcc <anzeige_send_int>
printf(" maxdruck %f\n",max_druck);
 8007b0e:	6820      	ldr	r0, [r4, #0]
 8007b10:	f7f8 fd2a 	bl	8000568 <__aeabi_f2d>
 8007b14:	4602      	mov	r2, r0
 8007b16:	460b      	mov	r3, r1
 8007b18:	483a      	ldr	r0, [pc, #232]	; (8007c04 <main+0x320>)
 8007b1a:	f002 f973 	bl	8009e04 <iprintf>
if (rampe1.Drehrichtung == 1) {val = rampe1.max_steps+ my_position;}
 8007b1e:	4b20      	ldr	r3, [pc, #128]	; (8007ba0 <main+0x2bc>)
 8007b20:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d129      	bne.n	8007b7c <main+0x298>
 8007b28:	4b1d      	ldr	r3, [pc, #116]	; (8007ba0 <main+0x2bc>)
 8007b2a:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 8007b2e:	4a30      	ldr	r2, [pc, #192]	; (8007bf0 <main+0x30c>)
 8007b30:	6812      	ldr	r2, [r2, #0]
 8007b32:	4413      	add	r3, r2
 8007b34:	4a34      	ldr	r2, [pc, #208]	; (8007c08 <main+0x324>)
 8007b36:	6013      	str	r3, [r2, #0]
printf("\n my_position %d val %d \n", my_position, val);
 8007b38:	4c33      	ldr	r4, [pc, #204]	; (8007c08 <main+0x324>)
 8007b3a:	4d2d      	ldr	r5, [pc, #180]	; (8007bf0 <main+0x30c>)
 8007b3c:	6822      	ldr	r2, [r4, #0]
 8007b3e:	6829      	ldr	r1, [r5, #0]
 8007b40:	4832      	ldr	r0, [pc, #200]	; (8007c0c <main+0x328>)
 8007b42:	f002 f95f 	bl	8009e04 <iprintf>
val1 = my_position;
 8007b46:	682b      	ldr	r3, [r5, #0]
 8007b48:	4a31      	ldr	r2, [pc, #196]	; (8007c10 <main+0x32c>)
 8007b4a:	6013      	str	r3, [r2, #0]
Oszi_OT_Multi=1;
 8007b4c:	2201      	movs	r2, #1
 8007b4e:	4931      	ldr	r1, [pc, #196]	; (8007c14 <main+0x330>)
 8007b50:	600a      	str	r2, [r1, #0]
Oszi_UT_Multi=1;
 8007b52:	4931      	ldr	r1, [pc, #196]	; (8007c18 <main+0x334>)
 8007b54:	600a      	str	r2, [r1, #0]
Oszi_UT_Temp = val;
 8007b56:	6821      	ldr	r1, [r4, #0]
 8007b58:	4a30      	ldr	r2, [pc, #192]	; (8007c1c <main+0x338>)
 8007b5a:	6011      	str	r1, [r2, #0]
Oszi_OT_Temp = my_position;
 8007b5c:	4a30      	ldr	r2, [pc, #192]	; (8007c20 <main+0x33c>)
 8007b5e:	6013      	str	r3, [r2, #0]
SpeedMultiplier= rampe1.geschwind[rampe1.array_nr];
 8007b60:	4b0f      	ldr	r3, [pc, #60]	; (8007ba0 <main+0x2bc>)
 8007b62:	685a      	ldr	r2, [r3, #4]
 8007b64:	3216      	adds	r2, #22
 8007b66:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007b6a:	edd3 7a00 	vldr	s15, [r3]
 8007b6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007b72:	4b2c      	ldr	r3, [pc, #176]	; (8007c24 <main+0x340>)
 8007b74:	edc3 7a00 	vstr	s15, [r3]
  int l;int SpeedMesser=0;
 8007b78:	2400      	movs	r4, #0
 8007b7a:	e05f      	b.n	8007c3c <main+0x358>
else {val = my_position - rampe1.max_steps;}
 8007b7c:	4b08      	ldr	r3, [pc, #32]	; (8007ba0 <main+0x2bc>)
 8007b7e:	f8d3 21e4 	ldr.w	r2, [r3, #484]	; 0x1e4
 8007b82:	4b1b      	ldr	r3, [pc, #108]	; (8007bf0 <main+0x30c>)
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	1a9b      	subs	r3, r3, r2
 8007b88:	4a1f      	ldr	r2, [pc, #124]	; (8007c08 <main+0x324>)
 8007b8a:	6013      	str	r3, [r2, #0]
 8007b8c:	e7d4      	b.n	8007b38 <main+0x254>
	  if ( ser_in_flag0 >0) {   befehl();     } //Wlan-Befehl
 8007b8e:	f7fd f9d5 	bl	8004f3c <befehl>
 8007b92:	e058      	b.n	8007c46 <main+0x362>
 8007b94:	20000b10 	.word	0x20000b10
 8007b98:	200016f0 	.word	0x200016f0
 8007b9c:	200012d0 	.word	0x200012d0
 8007ba0:	20000b30 	.word	0x20000b30
 8007ba4:	0800d954 	.word	0x0800d954
 8007ba8:	20000200 	.word	0x20000200
 8007bac:	20000f1c 	.word	0x20000f1c
 8007bb0:	20001614 	.word	0x20001614
 8007bb4:	20001828 	.word	0x20001828
 8007bb8:	200016f4 	.word	0x200016f4
 8007bbc:	20000b18 	.word	0x20000b18
 8007bc0:	200010e4 	.word	0x200010e4
 8007bc4:	00000000 	.word	0x00000000
 8007bc8:	42c80000 	.word	0x42c80000
 8007bcc:	200017d8 	.word	0x200017d8
 8007bd0:	0800d964 	.word	0x0800d964
 8007bd4:	2000120c 	.word	0x2000120c
 8007bd8:	41200000 	.word	0x41200000
 8007bdc:	20000f04 	.word	0x20000f04
 8007be0:	0800d974 	.word	0x0800d974
 8007be4:	48001400 	.word	0x48001400
 8007be8:	2000024c 	.word	0x2000024c
 8007bec:	20000ef8 	.word	0x20000ef8
 8007bf0:	2000107c 	.word	0x2000107c
 8007bf4:	0800d988 	.word	0x0800d988
 8007bf8:	0800d9a4 	.word	0x0800d9a4
 8007bfc:	20001658 	.word	0x20001658
 8007c00:	20001768 	.word	0x20001768
 8007c04:	0800d9cc 	.word	0x0800d9cc
 8007c08:	20001894 	.word	0x20001894
 8007c0c:	0800d9dc 	.word	0x0800d9dc
 8007c10:	200018a4 	.word	0x200018a4
 8007c14:	200018a8 	.word	0x200018a8
 8007c18:	200018ac 	.word	0x200018ac
 8007c1c:	200018b0 	.word	0x200018b0
 8007c20:	20001890 	.word	0x20001890
 8007c24:	20001874 	.word	0x20001874
 8007c28:	200016ec 	.word	0x200016ec
    switch (main_state) {
 8007c2c:	2b1e      	cmp	r3, #30
 8007c2e:	d03d      	beq.n	8007cac <main+0x3c8>
 8007c30:	2b64      	cmp	r3, #100	; 0x64
 8007c32:	f000 8336 	beq.w	80082a2 <main+0x9be>
 8007c36:	2b15      	cmp	r3, #21
 8007c38:	f000 830e 	beq.w	8008258 <main+0x974>
	  ++SpeedMesser;
 8007c3c:	3401      	adds	r4, #1
	  if ( ser_in_flag0 >0) {   befehl();     } //Wlan-Befehl
 8007c3e:	4bb0      	ldr	r3, [pc, #704]	; (8007f00 <main+0x61c>)
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d1a3      	bne.n	8007b8e <main+0x2aa>
    switch (main_state) {
 8007c46:	4baf      	ldr	r3, [pc, #700]	; (8007f04 <main+0x620>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	2b14      	cmp	r3, #20
 8007c4c:	f000 8343 	beq.w	80082d6 <main+0x9f2>
 8007c50:	dcec      	bgt.n	8007c2c <main+0x348>
 8007c52:	2b08      	cmp	r3, #8
 8007c54:	f000 8086 	beq.w	8007d64 <main+0x480>
 8007c58:	2b09      	cmp	r3, #9
 8007c5a:	f000 821f 	beq.w	800809c <main+0x7b8>
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d1ec      	bne.n	8007c3c <main+0x358>
     	  main_error=0;
 8007c62:	2600      	movs	r6, #0
 8007c64:	4ba8      	ldr	r3, [pc, #672]	; (8007f08 <main+0x624>)
 8007c66:	601e      	str	r6, [r3, #0]
     	 SpeedMultiplier= rampe1.geschwind[rampe1.array_nr];
 8007c68:	4ba8      	ldr	r3, [pc, #672]	; (8007f0c <main+0x628>)
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	3216      	adds	r2, #22
 8007c6e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007c72:	edd3 7a00 	vldr	s15, [r3]
 8007c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007c7a:	ee17 0a90 	vmov	r0, s15
 8007c7e:	4ba4      	ldr	r3, [pc, #656]	; (8007f10 <main+0x62c>)
 8007c80:	edc3 7a00 	vstr	s15, [r3]
     	  i = setup_motorhinfahrt(SpeedMultiplier);
 8007c84:	f000 ffa4 	bl	8008bd0 <setup_motorhinfahrt>
 8007c88:	4da2      	ldr	r5, [pc, #648]	; (8007f14 <main+0x630>)
 8007c8a:	6028      	str	r0, [r5, #0]
                 soll_zeit = get_timer_val(0);
 8007c8c:	4630      	mov	r0, r6
 8007c8e:	f7ff f86f 	bl	8006d70 <get_timer_val>
 8007c92:	4ba1      	ldr	r3, [pc, #644]	; (8007f18 <main+0x634>)
 8007c94:	6018      	str	r0, [r3, #0]
                 if( i !=1) {
 8007c96:	682b      	ldr	r3, [r5, #0]
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	f000 8310 	beq.w	80082be <main+0x9da>
                     main_error = e_motor_power_faild;
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	4b99      	ldr	r3, [pc, #612]	; (8007f08 <main+0x624>)
 8007ca2:	601a      	str	r2, [r3, #0]
                     main_state = m_error;
 8007ca4:	2264      	movs	r2, #100	; 0x64
 8007ca6:	4b97      	ldr	r3, [pc, #604]	; (8007f04 <main+0x620>)
 8007ca8:	601a      	str	r2, [r3, #0]
 8007caa:	e7c7      	b.n	8007c3c <main+0x358>
    	  rs232_druck = 0.0;
 8007cac:	4d9b      	ldr	r5, [pc, #620]	; (8007f1c <main+0x638>)
 8007cae:	2300      	movs	r3, #0
 8007cb0:	602b      	str	r3, [r5, #0]
    	  printf("Max Druck 1 %f \n", max_druck);
 8007cb2:	4e9b      	ldr	r6, [pc, #620]	; (8007f20 <main+0x63c>)
 8007cb4:	6830      	ldr	r0, [r6, #0]
 8007cb6:	f7f8 fc57 	bl	8000568 <__aeabi_f2d>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4899      	ldr	r0, [pc, #612]	; (8007f24 <main+0x640>)
 8007cc0:	f002 f8a0 	bl	8009e04 <iprintf>
           max_druck= get_float(1,"Max Druck = ",(int)rampe1.maximal_druck, rampe1.maximal_druck); 
 8007cc4:	4b91      	ldr	r3, [pc, #580]	; (8007f0c <main+0x628>)
 8007cc6:	edd3 7aad 	vldr	s15, [r3, #692]	; 0x2b4
 8007cca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007cce:	edcd 7a07 	vstr	s15, [sp, #28]
 8007cd2:	ee17 3a90 	vmov	r3, s15
 8007cd6:	ee17 2a90 	vmov	r2, s15
 8007cda:	4993      	ldr	r1, [pc, #588]	; (8007f28 <main+0x644>)
 8007cdc:	2001      	movs	r0, #1
 8007cde:	f7ff fbcf 	bl	8007480 <get_float>
 8007ce2:	ed86 0a00 	vstr	s0, [r6]
           if ( rs232_druck > 0.0) {  max_druck= rs232_druck; }
 8007ce6:	edd5 7a00 	vldr	s15, [r5]
 8007cea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007cf2:	dd01      	ble.n	8007cf8 <main+0x414>
 8007cf4:	edc6 7a00 	vstr	s15, [r6]
           if ( rs232_druck > rampe1.maximal_druck) { max_druck = rampe1.maximal_druck;} 
 8007cf8:	4b84      	ldr	r3, [pc, #528]	; (8007f0c <main+0x628>)
 8007cfa:	ed93 7aad 	vldr	s14, [r3, #692]	; 0x2b4
 8007cfe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d06:	dd02      	ble.n	8007d0e <main+0x42a>
 8007d08:	4b85      	ldr	r3, [pc, #532]	; (8007f20 <main+0x63c>)
 8007d0a:	ed83 7a00 	vstr	s14, [r3]
           printf("Max Druck 2 %f \n", max_druck);
 8007d0e:	4b84      	ldr	r3, [pc, #528]	; (8007f20 <main+0x63c>)
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	f7f8 fc29 	bl	8000568 <__aeabi_f2d>
 8007d16:	4602      	mov	r2, r0
 8007d18:	460b      	mov	r3, r1
 8007d1a:	4884      	ldr	r0, [pc, #528]	; (8007f2c <main+0x648>)
 8007d1c:	f002 f872 	bl	8009e04 <iprintf>
           l=0;
 8007d20:	2300      	movs	r3, #0
            while( l < rampe1.max_array){
 8007d22:	e000      	b.n	8007d26 <main+0x442>
                  l ++;
 8007d24:	3301      	adds	r3, #1
            while( l < rampe1.max_array){
 8007d26:	4a79      	ldr	r2, [pc, #484]	; (8007f0c <main+0x628>)
 8007d28:	6890      	ldr	r0, [r2, #8]
 8007d2a:	4283      	cmp	r3, r0
 8007d2c:	da12      	bge.n	8007d54 <main+0x470>
                 if ( ist_druck <  rampe1.end_druck_rauf[l]) {
 8007d2e:	f103 010c 	add.w	r1, r3, #12
 8007d32:	4a76      	ldr	r2, [pc, #472]	; (8007f0c <main+0x628>)
 8007d34:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8007d38:	ed92 7a01 	vldr	s14, [r2, #4]
 8007d3c:	4a7c      	ldr	r2, [pc, #496]	; (8007f30 <main+0x64c>)
 8007d3e:	edd2 7a00 	vldr	s15, [r2]
 8007d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d4a:	ddeb      	ble.n	8007d24 <main+0x440>
                    rampe1.array_nr =l;
 8007d4c:	4a6f      	ldr	r2, [pc, #444]	; (8007f0c <main+0x628>)
 8007d4e:	6053      	str	r3, [r2, #4]
                    l = rampe1.max_array;
 8007d50:	4603      	mov	r3, r0
 8007d52:	e7e7      	b.n	8007d24 <main+0x440>
            main_state = m_start;		// Main State gesetzt
 8007d54:	2200      	movs	r2, #0
 8007d56:	4b6b      	ldr	r3, [pc, #428]	; (8007f04 <main+0x620>)
 8007d58:	601a      	str	r2, [r3, #0]
            i= find_offset();
 8007d5a:	f7fc ffa3 	bl	8004ca4 <find_offset>
 8007d5e:	4b6d      	ldr	r3, [pc, #436]	; (8007f14 <main+0x630>)
 8007d60:	6018      	str	r0, [r3, #0]
      break;
 8007d62:	e76b      	b.n	8007c3c <main+0x358>
    	  printf("\n xxxxxxxxxxxxxxx m_links_lauf 8 max Druck %f", max_druck);
 8007d64:	4b6e      	ldr	r3, [pc, #440]	; (8007f20 <main+0x63c>)
 8007d66:	6818      	ldr	r0, [r3, #0]
 8007d68:	f7f8 fbfe 	bl	8000568 <__aeabi_f2d>
 8007d6c:	4602      	mov	r2, r0
 8007d6e:	460b      	mov	r3, r1
 8007d70:	4870      	ldr	r0, [pc, #448]	; (8007f34 <main+0x650>)
 8007d72:	f002 f847 	bl	8009e04 <iprintf>
    	  rampe1.max_array = 8;
 8007d76:	2208      	movs	r2, #8
 8007d78:	4b64      	ldr	r3, [pc, #400]	; (8007f0c <main+0x628>)
 8007d7a:	609a      	str	r2, [r3, #8]
    	  int l = 0;
 8007d7c:	2100      	movs	r1, #0
    	  while( l < rampe1.max_array){
 8007d7e:	e010      	b.n	8007da2 <main+0x4be>
              if ( ist_druck <  rampe1.end_druck_rauf[l]) {
 8007d80:	f101 020c 	add.w	r2, r1, #12
 8007d84:	4b61      	ldr	r3, [pc, #388]	; (8007f0c <main+0x628>)
 8007d86:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8007d8a:	ed93 7a01 	vldr	s14, [r3, #4]
 8007d8e:	4b68      	ldr	r3, [pc, #416]	; (8007f30 <main+0x64c>)
 8007d90:	edd3 7a00 	vldr	s15, [r3]
 8007d94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007d98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007d9c:	f300 80a0 	bgt.w	8007ee0 <main+0x5fc>
              l ++;
 8007da0:	3101      	adds	r1, #1
    	  while( l < rampe1.max_array){
 8007da2:	4b5a      	ldr	r3, [pc, #360]	; (8007f0c <main+0x628>)
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	4299      	cmp	r1, r3
 8007da8:	dbea      	blt.n	8007d80 <main+0x49c>
          l = sdo_reseive(1,0x6064,0);    // aktuelle Position
 8007daa:	2200      	movs	r2, #0
 8007dac:	f246 0164 	movw	r1, #24676	; 0x6064
 8007db0:	2001      	movs	r0, #1
 8007db2:	f7fc f9b1 	bl	8004118 <sdo_reseive>
 8007db6:	4605      	mov	r5, r0
           wait_ms(2);
 8007db8:	2002      	movs	r0, #2
 8007dba:	f7ff fb4b 	bl	8007454 <wait_ms>
           if (rampe1.Drehrichtung == 1) {
 8007dbe:	4b53      	ldr	r3, [pc, #332]	; (8007f0c <main+0x628>)
 8007dc0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d11a      	bne.n	8007dfe <main+0x51a>
			  if (l >= (V1-5)){
 8007dc8:	4b5b      	ldr	r3, [pc, #364]	; (8007f38 <main+0x654>)
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	3b05      	subs	r3, #5
 8007dce:	429d      	cmp	r5, r3
 8007dd0:	db15      	blt.n	8007dfe <main+0x51a>
				  printf("\n Ziel erreicht %d \n", SpeedMesser);
 8007dd2:	4621      	mov	r1, r4
 8007dd4:	4859      	ldr	r0, [pc, #356]	; (8007f3c <main+0x658>)
 8007dd6:	f002 f815 	bl	8009e04 <iprintf>
				  pid_freigabe=0;
 8007dda:	2000      	movs	r0, #0
 8007ddc:	4b58      	ldr	r3, [pc, #352]	; (8007f40 <main+0x65c>)
 8007dde:	6018      	str	r0, [r3, #0]
				  main_state = m_rechts_lauf;
 8007de0:	2209      	movs	r2, #9
 8007de2:	4b48      	ldr	r3, [pc, #288]	; (8007f04 <main+0x620>)
 8007de4:	601a      	str	r2, [r3, #0]
		          i=setup_motorrueckfahrt(0);
 8007de6:	f001 f86d 	bl	8008ec4 <setup_motorrueckfahrt>
 8007dea:	4b4a      	ldr	r3, [pc, #296]	; (8007f14 <main+0x630>)
 8007dec:	6018      	str	r0, [r3, #0]
		              if ( i== 1) {
 8007dee:	2801      	cmp	r0, #1
 8007df0:	d17d      	bne.n	8007eee <main+0x60a>
		                    main_state = m_rechts_lauf;
 8007df2:	2209      	movs	r2, #9
 8007df4:	4b43      	ldr	r3, [pc, #268]	; (8007f04 <main+0x620>)
 8007df6:	601a      	str	r2, [r3, #0]
		                    anzeige_timer=0;
 8007df8:	2400      	movs	r4, #0
 8007dfa:	4b52      	ldr	r3, [pc, #328]	; (8007f44 <main+0x660>)
 8007dfc:	601c      	str	r4, [r3, #0]
          if (rampe1.Drehrichtung == 0) {
 8007dfe:	4b43      	ldr	r3, [pc, #268]	; (8007f0c <main+0x628>)
 8007e00:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007e04:	b9b3      	cbnz	r3, 8007e34 <main+0x550>
				  if (l <= (V1+5)){
 8007e06:	4b4c      	ldr	r3, [pc, #304]	; (8007f38 <main+0x654>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3305      	adds	r3, #5
 8007e0c:	429d      	cmp	r5, r3
 8007e0e:	dc11      	bgt.n	8007e34 <main+0x550>
					  pid_freigabe=0;
 8007e10:	2000      	movs	r0, #0
 8007e12:	4b4b      	ldr	r3, [pc, #300]	; (8007f40 <main+0x65c>)
 8007e14:	6018      	str	r0, [r3, #0]
					  main_state = m_rechts_lauf;
 8007e16:	2209      	movs	r2, #9
 8007e18:	4b3a      	ldr	r3, [pc, #232]	; (8007f04 <main+0x620>)
 8007e1a:	601a      	str	r2, [r3, #0]
			          i=setup_motorrueckfahrt(0);
 8007e1c:	f001 f852 	bl	8008ec4 <setup_motorrueckfahrt>
 8007e20:	4b3c      	ldr	r3, [pc, #240]	; (8007f14 <main+0x630>)
 8007e22:	6018      	str	r0, [r3, #0]
			              if ( i== 1) {
 8007e24:	2801      	cmp	r0, #1
 8007e26:	d164      	bne.n	8007ef2 <main+0x60e>
			                    main_state = m_rechts_lauf;
 8007e28:	2209      	movs	r2, #9
 8007e2a:	4b36      	ldr	r3, [pc, #216]	; (8007f04 <main+0x620>)
 8007e2c:	601a      	str	r2, [r3, #0]
			                    anzeige_timer=0;
 8007e2e:	2200      	movs	r2, #0
 8007e30:	4b44      	ldr	r3, [pc, #272]	; (8007f44 <main+0x660>)
 8007e32:	601a      	str	r2, [r3, #0]
 	  timer3 =0;
 8007e34:	2200      	movs	r2, #0
 8007e36:	4b44      	ldr	r3, [pc, #272]	; (8007f48 <main+0x664>)
 8007e38:	601a      	str	r2, [r3, #0]
             ist_druck =get_adc_val();
 8007e3a:	f7fc f82d 	bl	8003e98 <get_adc_val>
 8007e3e:	eeb0 8a40 	vmov.f32	s16, s0
             mess_druck = ist_druck;
 8007e42:	ee10 0a10 	vmov	r0, s0
 8007e46:	f7f8 fb8f 	bl	8000568 <__aeabi_f2d>
 8007e4a:	4682      	mov	sl, r0
 8007e4c:	468b      	mov	fp, r1
 8007e4e:	4b3f      	ldr	r3, [pc, #252]	; (8007f4c <main+0x668>)
 8007e50:	e9c3 ab00 	strd	sl, fp, [r3]
             ist_druck *=  rampe1.m;
 8007e54:	4b2d      	ldr	r3, [pc, #180]	; (8007f0c <main+0x628>)
 8007e56:	edd3 8a8b 	vldr	s17, [r3, #556]	; 0x22c
 8007e5a:	ee68 7a28 	vmul.f32	s15, s16, s17
             ist_druck +=  rampe1.b;
 8007e5e:	ed93 8a8c 	vldr	s16, [r3, #560]	; 0x230
 8007e62:	ee77 7a88 	vadd.f32	s15, s15, s16
 8007e66:	4b32      	ldr	r3, [pc, #200]	; (8007f30 <main+0x64c>)
 8007e68:	edc3 7a00 	vstr	s15, [r3]
             Druckwerte[Druckzaehler] = ist_druck;
 8007e6c:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8007f60 <main+0x67c>
 8007e70:	f8d8 5000 	ldr.w	r5, [r8]
 8007e74:	ee17 0a90 	vmov	r0, s15
 8007e78:	f7f8 fb76 	bl	8000568 <__aeabi_f2d>
 8007e7c:	4606      	mov	r6, r0
 8007e7e:	460f      	mov	r7, r1
 8007e80:	4b33      	ldr	r3, [pc, #204]	; (8007f50 <main+0x66c>)
 8007e82:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007e86:	e9c3 6700 	strd	r6, r7, [r3]
 	  	  	 ++ Druckzaehler;
 8007e8a:	3501      	adds	r5, #1
 8007e8c:	f8c8 5000 	str.w	r5, [r8]
 	  	  	 if (Druckzaehler > 9) Druckzaehler = 0;
 8007e90:	2d09      	cmp	r5, #9
 8007e92:	dd02      	ble.n	8007e9a <main+0x5b6>
 8007e94:	2200      	movs	r2, #0
 8007e96:	f8c8 2000 	str.w	r2, [r8]
             printf("Druckwerte: Ist-Druck: %f m: %f b: %f mess_druck: %f \n", ist_druck, rampe1.m, rampe1.b, mess_druck);
 8007e9a:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8007e9e:	ee18 0a10 	vmov	r0, s16
 8007ea2:	f7f8 fb61 	bl	8000568 <__aeabi_f2d>
 8007ea6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007eaa:	ee18 0a90 	vmov	r0, s17
 8007eae:	f7f8 fb5b 	bl	8000568 <__aeabi_f2d>
 8007eb2:	e9cd 0100 	strd	r0, r1, [sp]
 8007eb6:	4632      	mov	r2, r6
 8007eb8:	463b      	mov	r3, r7
 8007eba:	4826      	ldr	r0, [pc, #152]	; (8007f54 <main+0x670>)
 8007ebc:	f001 ffa2 	bl	8009e04 <iprintf>
             if( ist_druck <0) { ist_druck =0;}
 8007ec0:	4b1b      	ldr	r3, [pc, #108]	; (8007f30 <main+0x64c>)
 8007ec2:	edd3 7a00 	vldr	s15, [r3]
 8007ec6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007ece:	d501      	bpl.n	8007ed4 <main+0x5f0>
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	601a      	str	r2, [r3, #0]
             oel_stand=get_oel_stand();
 8007ed4:	f7ff f8b2 	bl	800703c <get_oel_stand>
 8007ed8:	4b1f      	ldr	r3, [pc, #124]	; (8007f58 <main+0x674>)
 8007eda:	ed83 0a00 	vstr	s0, [r3]
 8007ede:	e046      	b.n	8007f6e <main+0x68a>
                  rampe1.array_nr =l;
 8007ee0:	4d0a      	ldr	r5, [pc, #40]	; (8007f0c <main+0x628>)
 8007ee2:	6069      	str	r1, [r5, #4]
                  printf("%d", l);
 8007ee4:	481d      	ldr	r0, [pc, #116]	; (8007f5c <main+0x678>)
 8007ee6:	f001 ff8d 	bl	8009e04 <iprintf>
                  l = rampe1.max_array;
 8007eea:	68a9      	ldr	r1, [r5, #8]
 8007eec:	e758      	b.n	8007da0 <main+0x4bc>
 				  SpeedMesser = 0;
 8007eee:	2400      	movs	r4, #0
 8007ef0:	e785      	b.n	8007dfe <main+0x51a>
			                main_error = e_motor_power_faild;
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	4b04      	ldr	r3, [pc, #16]	; (8007f08 <main+0x624>)
 8007ef6:	601a      	str	r2, [r3, #0]
			                main_state = m_error;
 8007ef8:	2264      	movs	r2, #100	; 0x64
 8007efa:	4b02      	ldr	r3, [pc, #8]	; (8007f04 <main+0x620>)
 8007efc:	601a      	str	r2, [r3, #0]
 8007efe:	e799      	b.n	8007e34 <main+0x550>
 8007f00:	20000b20 	.word	0x20000b20
 8007f04:	20000200 	.word	0x20000200
 8007f08:	2000024c 	.word	0x2000024c
 8007f0c:	20000b30 	.word	0x20000b30
 8007f10:	20001874 	.word	0x20001874
 8007f14:	200016f0 	.word	0x200016f0
 8007f18:	2000125c 	.word	0x2000125c
 8007f1c:	200011f4 	.word	0x200011f4
 8007f20:	20001768 	.word	0x20001768
 8007f24:	0800d9f8 	.word	0x0800d9f8
 8007f28:	0800da0c 	.word	0x0800da0c
 8007f2c:	0800da1c 	.word	0x0800da1c
 8007f30:	20000df0 	.word	0x20000df0
 8007f34:	0800da30 	.word	0x0800da30
 8007f38:	2000188c 	.word	0x2000188c
 8007f3c:	0800da60 	.word	0x0800da60
 8007f40:	200010e4 	.word	0x200010e4
 8007f44:	2000187c 	.word	0x2000187c
 8007f48:	20001204 	.word	0x20001204
 8007f4c:	20001608 	.word	0x20001608
 8007f50:	200012d0 	.word	0x200012d0
 8007f54:	0800da78 	.word	0x0800da78
 8007f58:	200016ec 	.word	0x200016ec
 8007f5c:	0800d8d0 	.word	0x0800d8d0
 8007f60:	20000204 	.word	0x20000204
                  if (tasten == taste_enter ){
 8007f64:	4bab      	ldr	r3, [pc, #684]	; (8008214 <main+0x930>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	f000 8083 	beq.w	8008074 <main+0x790>
             while(timer3 < 10) {
 8007f6e:	4baa      	ldr	r3, [pc, #680]	; (8008218 <main+0x934>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	2b09      	cmp	r3, #9
 8007f74:	ddf6      	ble.n	8007f64 <main+0x680>
             printf(" Ist Druck %f max_Druck %f \n ", ist_druck, max_druck);
 8007f76:	4ea9      	ldr	r6, [pc, #676]	; (800821c <main+0x938>)
 8007f78:	6830      	ldr	r0, [r6, #0]
 8007f7a:	f7f8 faf5 	bl	8000568 <__aeabi_f2d>
 8007f7e:	4680      	mov	r8, r0
 8007f80:	4689      	mov	r9, r1
 8007f82:	4da7      	ldr	r5, [pc, #668]	; (8008220 <main+0x93c>)
 8007f84:	6828      	ldr	r0, [r5, #0]
 8007f86:	f7f8 faef 	bl	8000568 <__aeabi_f2d>
 8007f8a:	e9cd 0100 	strd	r0, r1, [sp]
 8007f8e:	4642      	mov	r2, r8
 8007f90:	464b      	mov	r3, r9
 8007f92:	48a4      	ldr	r0, [pc, #656]	; (8008224 <main+0x940>)
 8007f94:	f001 ff36 	bl	8009e04 <iprintf>
             if (ist_druck >= max_druck) {
 8007f98:	ed96 7a00 	vldr	s14, [r6]
 8007f9c:	edd5 7a00 	vldr	s15, [r5]
 8007fa0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007fa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007fa8:	db08      	blt.n	8007fbc <main+0x6d8>
                 setup_motorrueckfahrt(1);
 8007faa:	2001      	movs	r0, #1
 8007fac:	f000 ff8a 	bl	8008ec4 <setup_motorrueckfahrt>
                 main_state = m_motor_stoppen_v1;
 8007fb0:	2214      	movs	r2, #20
 8007fb2:	4b9d      	ldr	r3, [pc, #628]	; (8008228 <main+0x944>)
 8007fb4:	601a      	str	r2, [r3, #0]
                 timer3 = 21;
 8007fb6:	2215      	movs	r2, #21
 8007fb8:	4b97      	ldr	r3, [pc, #604]	; (8008218 <main+0x934>)
 8007fba:	601a      	str	r2, [r3, #0]
              anzeige_timer++;
 8007fbc:	4a9b      	ldr	r2, [pc, #620]	; (800822c <main+0x948>)
 8007fbe:	6813      	ldr	r3, [r2, #0]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	6013      	str	r3, [r2, #0]
              if( anzeige_timer>5 ) {
 8007fc4:	2b05      	cmp	r3, #5
 8007fc6:	dd12      	ble.n	8007fee <main+0x70a>
                   anzeige_timer =0;
 8007fc8:	2200      	movs	r2, #0
 8007fca:	4b98      	ldr	r3, [pc, #608]	; (800822c <main+0x948>)
 8007fcc:	601a      	str	r2, [r3, #0]
                   if ((tasten == taste_rauf ) || ( tasten == taste_runter)) {
 8007fce:	4b91      	ldr	r3, [pc, #580]	; (8008214 <main+0x930>)
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	3b01      	subs	r3, #1
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d857      	bhi.n	8008088 <main+0x7a4>
                      oel_stand=get_oel_stand();
 8007fd8:	f7ff f830 	bl	800703c <get_oel_stand>
 8007fdc:	4b94      	ldr	r3, [pc, #592]	; (8008230 <main+0x94c>)
 8007fde:	ed83 0a00 	vstr	s0, [r3]
                      anzeige_send_int((int)oel_stand);
 8007fe2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007fe6:	ee17 0a90 	vmov	r0, s15
 8007fea:	f7fb ffef 	bl	8003fcc <anzeige_send_int>
              i =  sdo_reseive(1,0x6041,0);
 8007fee:	2200      	movs	r2, #0
 8007ff0:	f246 0141 	movw	r1, #24641	; 0x6041
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	f7fc f88f 	bl	8004118 <sdo_reseive>
 8007ffa:	4d8e      	ldr	r5, [pc, #568]	; (8008234 <main+0x950>)
 8007ffc:	6028      	str	r0, [r5, #0]
              wait_ms(2);
 8007ffe:	2002      	movs	r0, #2
 8008000:	f7ff fa28 	bl	8007454 <wait_ms>
              int j =  sdo_reseive(1,0x1003,0);
 8008004:	2200      	movs	r2, #0
 8008006:	f241 0103 	movw	r1, #4099	; 0x1003
 800800a:	2001      	movs	r0, #1
 800800c:	f7fc f884 	bl	8004118 <sdo_reseive>
              Schleppfehler = 0;
 8008010:	2200      	movs	r2, #0
 8008012:	4b89      	ldr	r3, [pc, #548]	; (8008238 <main+0x954>)
 8008014:	601a      	str	r2, [r3, #0]
              if((i & 8192) == 8192) {
 8008016:	682b      	ldr	r3, [r5, #0]
 8008018:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800801c:	d005      	beq.n	800802a <main+0x746>
                  printf("Schleppfehler!\n");
 800801e:	4887      	ldr	r0, [pc, #540]	; (800823c <main+0x958>)
 8008020:	f001 ff78 	bl	8009f14 <puts>
            	  Schleppfehler = 1;
 8008024:	2201      	movs	r2, #1
 8008026:	4b84      	ldr	r3, [pc, #528]	; (8008238 <main+0x954>)
 8008028:	601a      	str	r2, [r3, #0]
              if ( main_error == 0 ) {
 800802a:	4b85      	ldr	r3, [pc, #532]	; (8008240 <main+0x95c>)
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	2b00      	cmp	r3, #0
 8008030:	f47f ae04 	bne.w	8007c3c <main+0x358>
            	  if (Schleppfehler == 1){
 8008034:	4b80      	ldr	r3, [pc, #512]	; (8008238 <main+0x954>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2b01      	cmp	r3, #1
 800803a:	f47f adff 	bne.w	8007c3c <main+0x358>
					  Schleppfehler = 0;
 800803e:	2300      	movs	r3, #0
 8008040:	4a7d      	ldr	r2, [pc, #500]	; (8008238 <main+0x954>)
 8008042:	6013      	str	r3, [r2, #0]
                      pid_freigabe=0;
 8008044:	4a7f      	ldr	r2, [pc, #508]	; (8008244 <main+0x960>)
 8008046:	6013      	str	r3, [r2, #0]
                      SpeedMultiplier -= 10;
 8008048:	4a7f      	ldr	r2, [pc, #508]	; (8008248 <main+0x964>)
 800804a:	6813      	ldr	r3, [r2, #0]
 800804c:	3b0a      	subs	r3, #10
 800804e:	6013      	str	r3, [r2, #0]
                      	 if (SpeedMultiplier <= 50) SpeedMultiplier = 50;
 8008050:	2b32      	cmp	r3, #50	; 0x32
 8008052:	dc02      	bgt.n	800805a <main+0x776>
 8008054:	2232      	movs	r2, #50	; 0x32
 8008056:	4b7c      	ldr	r3, [pc, #496]	; (8008248 <main+0x964>)
 8008058:	601a      	str	r2, [r3, #0]
                      	 printf("Speed %d",SpeedMultiplier);
 800805a:	4d7b      	ldr	r5, [pc, #492]	; (8008248 <main+0x964>)
 800805c:	6829      	ldr	r1, [r5, #0]
 800805e:	487b      	ldr	r0, [pc, #492]	; (800824c <main+0x968>)
 8008060:	f001 fed0 	bl	8009e04 <iprintf>
                      	set_motor_power_off();
 8008064:	f000 fa94 	bl	8008590 <set_motor_power_off>
                      	 i=setup_motorhinfahrt(SpeedMultiplier);
 8008068:	6828      	ldr	r0, [r5, #0]
 800806a:	f000 fdb1 	bl	8008bd0 <setup_motorhinfahrt>
 800806e:	4b71      	ldr	r3, [pc, #452]	; (8008234 <main+0x950>)
 8008070:	6018      	str	r0, [r3, #0]
 8008072:	e5e3      	b.n	8007c3c <main+0x358>
                    setup_motorrueckfahrt(1);
 8008074:	2001      	movs	r0, #1
 8008076:	f000 ff25 	bl	8008ec4 <setup_motorrueckfahrt>
                    main_state = m_motor_stoppen_v1;
 800807a:	2214      	movs	r2, #20
 800807c:	4b6a      	ldr	r3, [pc, #424]	; (8008228 <main+0x944>)
 800807e:	601a      	str	r2, [r3, #0]
                    timer3 = 21;
 8008080:	2215      	movs	r2, #21
 8008082:	4b65      	ldr	r3, [pc, #404]	; (8008218 <main+0x934>)
 8008084:	601a      	str	r2, [r3, #0]
 8008086:	e772      	b.n	8007f6e <main+0x68a>
                      anzeige_send_int((int)ist_druck );
 8008088:	4b64      	ldr	r3, [pc, #400]	; (800821c <main+0x938>)
 800808a:	edd3 7a00 	vldr	s15, [r3]
 800808e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008092:	ee17 0a90 	vmov	r0, s15
 8008096:	f7fb ff99 	bl	8003fcc <anzeige_send_int>
 800809a:	e7a8      	b.n	8007fee <main+0x70a>
          l = sdo_reseive(1,0x6064,0);    // aktuelle Position
 800809c:	2200      	movs	r2, #0
 800809e:	f246 0164 	movw	r1, #24676	; 0x6064
 80080a2:	2001      	movs	r0, #1
 80080a4:	f7fc f838 	bl	8004118 <sdo_reseive>
 80080a8:	4605      	mov	r5, r0
            wait_ms(2);
 80080aa:	2002      	movs	r0, #2
 80080ac:	f7ff f9d2 	bl	8007454 <wait_ms>
            if (rampe1.Drehrichtung == 1){
 80080b0:	4b67      	ldr	r3, [pc, #412]	; (8008250 <main+0x96c>)
 80080b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d121      	bne.n	80080fe <main+0x81a>
            	if (l <= (V1+5)){
 80080ba:	4b66      	ldr	r3, [pc, #408]	; (8008254 <main+0x970>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	3305      	adds	r3, #5
 80080c0:	429d      	cmp	r5, r3
 80080c2:	dc1c      	bgt.n	80080fe <main+0x81a>
            		main_state = m_links_lauf;
 80080c4:	2208      	movs	r2, #8
 80080c6:	4b58      	ldr	r3, [pc, #352]	; (8008228 <main+0x944>)
 80080c8:	601a      	str	r2, [r3, #0]
            		SpeedMultiplier= rampe1.geschwind[rampe1.array_nr];
 80080ca:	4b61      	ldr	r3, [pc, #388]	; (8008250 <main+0x96c>)
 80080cc:	685a      	ldr	r2, [r3, #4]
 80080ce:	3216      	adds	r2, #22
 80080d0:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80080d4:	edd3 7a00 	vldr	s15, [r3]
 80080d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080dc:	ee17 0a90 	vmov	r0, s15
 80080e0:	4b59      	ldr	r3, [pc, #356]	; (8008248 <main+0x964>)
 80080e2:	edc3 7a00 	vstr	s15, [r3]
            		i=setup_motorhinfahrt(SpeedMultiplier);
 80080e6:	f000 fd73 	bl	8008bd0 <setup_motorhinfahrt>
 80080ea:	4b52      	ldr	r3, [pc, #328]	; (8008234 <main+0x950>)
 80080ec:	6018      	str	r0, [r3, #0]
  		              if ( i== 1) {
 80080ee:	2801      	cmp	r0, #1
 80080f0:	d178      	bne.n	80081e4 <main+0x900>
  		                    main_state = m_links_lauf;
 80080f2:	2208      	movs	r2, #8
 80080f4:	4b4c      	ldr	r3, [pc, #304]	; (8008228 <main+0x944>)
 80080f6:	601a      	str	r2, [r3, #0]
  		                    anzeige_timer=0;
 80080f8:	2200      	movs	r2, #0
 80080fa:	4b4c      	ldr	r3, [pc, #304]	; (800822c <main+0x948>)
 80080fc:	601a      	str	r2, [r3, #0]
           if (rampe1.Drehrichtung == 0) {
 80080fe:	4b54      	ldr	r3, [pc, #336]	; (8008250 <main+0x96c>)
 8008100:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008104:	bb0b      	cbnz	r3, 800814a <main+0x866>
           	if (l >= (V1-5)){
 8008106:	4b53      	ldr	r3, [pc, #332]	; (8008254 <main+0x970>)
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	3b05      	subs	r3, #5
 800810c:	429d      	cmp	r5, r3
 800810e:	db1c      	blt.n	800814a <main+0x866>
           	            		main_state = m_links_lauf;
 8008110:	2208      	movs	r2, #8
 8008112:	4b45      	ldr	r3, [pc, #276]	; (8008228 <main+0x944>)
 8008114:	601a      	str	r2, [r3, #0]
           	            		SpeedMultiplier= rampe1.geschwind[rampe1.array_nr];
 8008116:	4b4e      	ldr	r3, [pc, #312]	; (8008250 <main+0x96c>)
 8008118:	685a      	ldr	r2, [r3, #4]
 800811a:	3216      	adds	r2, #22
 800811c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008120:	edd3 7a00 	vldr	s15, [r3]
 8008124:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008128:	ee17 0a90 	vmov	r0, s15
 800812c:	4b46      	ldr	r3, [pc, #280]	; (8008248 <main+0x964>)
 800812e:	edc3 7a00 	vstr	s15, [r3]
           	  		             i=setup_motorhinfahrt(SpeedMultiplier);
 8008132:	f000 fd4d 	bl	8008bd0 <setup_motorhinfahrt>
 8008136:	4b3f      	ldr	r3, [pc, #252]	; (8008234 <main+0x950>)
 8008138:	6018      	str	r0, [r3, #0]
           	  		              if ( i== 1) {
 800813a:	2801      	cmp	r0, #1
 800813c:	d159      	bne.n	80081f2 <main+0x90e>
           	  		                    main_state = m_links_lauf;
 800813e:	2208      	movs	r2, #8
 8008140:	4b39      	ldr	r3, [pc, #228]	; (8008228 <main+0x944>)
 8008142:	601a      	str	r2, [r3, #0]
           	  		                    anzeige_timer=0;
 8008144:	2200      	movs	r2, #0
 8008146:	4b39      	ldr	r3, [pc, #228]	; (800822c <main+0x948>)
 8008148:	601a      	str	r2, [r3, #0]
    	  timer3 =0;
 800814a:	2200      	movs	r2, #0
 800814c:	4b32      	ldr	r3, [pc, #200]	; (8008218 <main+0x934>)
 800814e:	601a      	str	r2, [r3, #0]
              if (tasten == taste_enter ){
 8008150:	4b30      	ldr	r3, [pc, #192]	; (8008214 <main+0x930>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b04      	cmp	r3, #4
 8008156:	d107      	bne.n	8008168 <main+0x884>
                  main_error = e_abbruch;
 8008158:	2006      	movs	r0, #6
 800815a:	4b39      	ldr	r3, [pc, #228]	; (8008240 <main+0x95c>)
 800815c:	6018      	str	r0, [r3, #0]
                  main_state = m_motor_stoppen_v2;
 800815e:	2215      	movs	r2, #21
 8008160:	4b31      	ldr	r3, [pc, #196]	; (8008228 <main+0x944>)
 8008162:	601a      	str	r2, [r3, #0]
                  anzeige_send_fehler(main_error);
 8008164:	f7fb ff6a 	bl	800403c <anzeige_send_fehler>
             ist_druck =get_adc_val();
 8008168:	f7fb fe96 	bl	8003e98 <get_adc_val>
             ist_druck *=  rampe1.m;
 800816c:	4b38      	ldr	r3, [pc, #224]	; (8008250 <main+0x96c>)
 800816e:	edd3 7a8b 	vldr	s15, [r3, #556]	; 0x22c
 8008172:	ee60 7a27 	vmul.f32	s15, s0, s15
             ist_druck +=  rampe1.b;
 8008176:	ed93 7a8c 	vldr	s14, [r3, #560]	; 0x230
 800817a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800817e:	4b27      	ldr	r3, [pc, #156]	; (800821c <main+0x938>)
 8008180:	edc3 7a00 	vstr	s15, [r3]
             if( ist_druck <0) { ist_druck =0;}
 8008184:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800818c:	d501      	bpl.n	8008192 <main+0x8ae>
 800818e:	2200      	movs	r2, #0
 8008190:	601a      	str	r2, [r3, #0]
             oel_stand=get_oel_stand();
 8008192:	f7fe ff53 	bl	800703c <get_oel_stand>
 8008196:	4b26      	ldr	r3, [pc, #152]	; (8008230 <main+0x94c>)
 8008198:	ed83 0a00 	vstr	s0, [r3]
                anzeige_timer++;
 800819c:	4a23      	ldr	r2, [pc, #140]	; (800822c <main+0x948>)
 800819e:	6813      	ldr	r3, [r2, #0]
 80081a0:	3301      	adds	r3, #1
 80081a2:	6013      	str	r3, [r2, #0]
               if( anzeige_timer>5 ) {
 80081a4:	2b05      	cmp	r3, #5
 80081a6:	dd12      	ble.n	80081ce <main+0x8ea>
                   anzeige_timer =0;
 80081a8:	2200      	movs	r2, #0
 80081aa:	4b20      	ldr	r3, [pc, #128]	; (800822c <main+0x948>)
 80081ac:	601a      	str	r2, [r3, #0]
                   if ((tasten == taste_rauf ) || ( tasten == taste_runter)) {
 80081ae:	4b19      	ldr	r3, [pc, #100]	; (8008214 <main+0x930>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	3b01      	subs	r3, #1
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d823      	bhi.n	8008200 <main+0x91c>
                      oel_stand=get_oel_stand();
 80081b8:	f7fe ff40 	bl	800703c <get_oel_stand>
 80081bc:	4b1c      	ldr	r3, [pc, #112]	; (8008230 <main+0x94c>)
 80081be:	ed83 0a00 	vstr	s0, [r3]
                      anzeige_send_int((int)oel_stand);
 80081c2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80081c6:	ee17 0a90 	vmov	r0, s15
 80081ca:	f7fb feff 	bl	8003fcc <anzeige_send_int>
              while(timer3 < 10) {
 80081ce:	4b12      	ldr	r3, [pc, #72]	; (8008218 <main+0x934>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	2b09      	cmp	r3, #9
 80081d4:	ddfb      	ble.n	80081ce <main+0x8ea>
              l = sdo_reseive(1,0x6064,0);    // akuelle Position
 80081d6:	2200      	movs	r2, #0
 80081d8:	f246 0164 	movw	r1, #24676	; 0x6064
 80081dc:	2001      	movs	r0, #1
 80081de:	f7fb ff9b 	bl	8004118 <sdo_reseive>
 80081e2:	e52b      	b.n	8007c3c <main+0x358>
  		                main_error = e_motor_power_faild;
 80081e4:	2201      	movs	r2, #1
 80081e6:	4b16      	ldr	r3, [pc, #88]	; (8008240 <main+0x95c>)
 80081e8:	601a      	str	r2, [r3, #0]
  		                main_state = m_error;
 80081ea:	2264      	movs	r2, #100	; 0x64
 80081ec:	4b0e      	ldr	r3, [pc, #56]	; (8008228 <main+0x944>)
 80081ee:	601a      	str	r2, [r3, #0]
 80081f0:	e785      	b.n	80080fe <main+0x81a>
           	  		                main_error = e_motor_power_faild;
 80081f2:	2201      	movs	r2, #1
 80081f4:	4b12      	ldr	r3, [pc, #72]	; (8008240 <main+0x95c>)
 80081f6:	601a      	str	r2, [r3, #0]
           	  		                main_state = m_error;
 80081f8:	2264      	movs	r2, #100	; 0x64
 80081fa:	4b0b      	ldr	r3, [pc, #44]	; (8008228 <main+0x944>)
 80081fc:	601a      	str	r2, [r3, #0]
 80081fe:	e7a4      	b.n	800814a <main+0x866>
                      anzeige_send_int((int)ist_druck );
 8008200:	4b06      	ldr	r3, [pc, #24]	; (800821c <main+0x938>)
 8008202:	edd3 7a00 	vldr	s15, [r3]
 8008206:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800820a:	ee17 0a90 	vmov	r0, s15
 800820e:	f7fb fedd 	bl	8003fcc <anzeige_send_int>
 8008212:	e7dc      	b.n	80081ce <main+0x8ea>
 8008214:	20001828 	.word	0x20001828
 8008218:	20001204 	.word	0x20001204
 800821c:	20000df0 	.word	0x20000df0
 8008220:	20001768 	.word	0x20001768
 8008224:	0800dab0 	.word	0x0800dab0
 8008228:	20000200 	.word	0x20000200
 800822c:	2000187c 	.word	0x2000187c
 8008230:	200016ec 	.word	0x200016ec
 8008234:	200016f0 	.word	0x200016f0
 8008238:	20001258 	.word	0x20001258
 800823c:	0800dad0 	.word	0x0800dad0
 8008240:	2000024c 	.word	0x2000024c
 8008244:	200010e4 	.word	0x200010e4
 8008248:	20001874 	.word	0x20001874
 800824c:	0800dae0 	.word	0x0800dae0
 8008250:	20000b30 	.word	0x20000b30
 8008254:	2000188c 	.word	0x2000188c
    	  printf("xxxxxxxxxxxxxxx m_motor_stoppen_v2\n");
 8008258:	482d      	ldr	r0, [pc, #180]	; (8008310 <main+0xa2c>)
 800825a:	f001 fe5b 	bl	8009f14 <puts>
              wait_ms(2);
 800825e:	2002      	movs	r0, #2
 8008260:	f7ff f8f8 	bl	8007454 <wait_ms>
                 l = sdo_reseive(1,0x6064,0);    // aktuelle Position
 8008264:	2200      	movs	r2, #0
 8008266:	f246 0164 	movw	r1, #24676	; 0x6064
 800826a:	2001      	movs	r0, #1
 800826c:	f7fb ff54 	bl	8004118 <sdo_reseive>
 8008270:	4605      	mov	r5, r0
                  wait_ms(2);
 8008272:	2002      	movs	r0, #2
 8008274:	f7ff f8ee 	bl	8007454 <wait_ms>
                if ( l <=  my_position +5) {
 8008278:	4b26      	ldr	r3, [pc, #152]	; (8008314 <main+0xa30>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	3305      	adds	r3, #5
 800827e:	429d      	cmp	r5, r3
 8008280:	f73f acdc 	bgt.w	8007c3c <main+0x358>
                      main_state =t_warte_rauf_runter2;
 8008284:	221e      	movs	r2, #30
 8008286:	4b24      	ldr	r3, [pc, #144]	; (8008318 <main+0xa34>)
 8008288:	601a      	str	r2, [r3, #0]
                      set_motor_power_off();
 800828a:	f000 f981 	bl	8008590 <set_motor_power_off>
                       anzeige_send_int((int)max_druck);
 800828e:	4b23      	ldr	r3, [pc, #140]	; (800831c <main+0xa38>)
 8008290:	edd3 7a00 	vldr	s15, [r3]
 8008294:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008298:	ee17 0a90 	vmov	r0, s15
 800829c:	f7fb fe96 	bl	8003fcc <anzeige_send_int>
 80082a0:	e4cc      	b.n	8007c3c <main+0x358>
    	  printf("xxxxxxxxx m_error 100\n");
 80082a2:	481f      	ldr	r0, [pc, #124]	; (8008320 <main+0xa3c>)
 80082a4:	f001 fe36 	bl	8009f14 <puts>
    	  anzeige_send_fehler(main_error);
 80082a8:	4b1e      	ldr	r3, [pc, #120]	; (8008324 <main+0xa40>)
 80082aa:	6818      	ldr	r0, [r3, #0]
 80082ac:	f7fb fec6 	bl	800403c <anzeige_send_fehler>
            if ( ser_in_flag0 >0) {
 80082b0:	4b1d      	ldr	r3, [pc, #116]	; (8008328 <main+0xa44>)
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d0fb      	beq.n	80082b0 <main+0x9cc>
                befehl();
 80082b8:	f7fc fe40 	bl	8004f3c <befehl>
 80082bc:	e7f8      	b.n	80082b0 <main+0x9cc>
                       set_pid_start();
 80082be:	f7fc f843 	bl	8004348 <set_pid_start>
                       pid_freigabe=1;
 80082c2:	2201      	movs	r2, #1
 80082c4:	4b19      	ldr	r3, [pc, #100]	; (800832c <main+0xa48>)
 80082c6:	601a      	str	r2, [r3, #0]
                       main_state = m_links_lauf;
 80082c8:	2208      	movs	r2, #8
 80082ca:	4b13      	ldr	r3, [pc, #76]	; (8008318 <main+0xa34>)
 80082cc:	601a      	str	r2, [r3, #0]
                       anzeige_timer=0;
 80082ce:	2200      	movs	r2, #0
 80082d0:	4b17      	ldr	r3, [pc, #92]	; (8008330 <main+0xa4c>)
 80082d2:	601a      	str	r2, [r3, #0]
 80082d4:	e4b2      	b.n	8007c3c <main+0x358>
    	  printf("xxxxxxxxx m_motor_stoppen_v1\n");
 80082d6:	4817      	ldr	r0, [pc, #92]	; (8008334 <main+0xa50>)
 80082d8:	f001 fe1c 	bl	8009f14 <puts>
    	  anzeige_send_fehler(main_error);
 80082dc:	4b11      	ldr	r3, [pc, #68]	; (8008324 <main+0xa40>)
 80082de:	6818      	ldr	r0, [r3, #0]
 80082e0:	f7fb feac 	bl	800403c <anzeige_send_fehler>
            wait_ms(200);
 80082e4:	20c8      	movs	r0, #200	; 0xc8
 80082e6:	f7ff f8b5 	bl	8007454 <wait_ms>
            i=setup_motorrueckfahrt(2);
 80082ea:	2002      	movs	r0, #2
 80082ec:	f000 fdea 	bl	8008ec4 <setup_motorrueckfahrt>
 80082f0:	4b11      	ldr	r3, [pc, #68]	; (8008338 <main+0xa54>)
 80082f2:	6018      	str	r0, [r3, #0]
              if ( i== 1) {
 80082f4:	2801      	cmp	r0, #1
 80082f6:	d103      	bne.n	8008300 <main+0xa1c>
            	  main_state =m_motor_stoppen_v2;
 80082f8:	2215      	movs	r2, #21
 80082fa:	4b07      	ldr	r3, [pc, #28]	; (8008318 <main+0xa34>)
 80082fc:	601a      	str	r2, [r3, #0]
 80082fe:	e49d      	b.n	8007c3c <main+0x358>
            	main_error = e_motor_power_faild;
 8008300:	2201      	movs	r2, #1
 8008302:	4b08      	ldr	r3, [pc, #32]	; (8008324 <main+0xa40>)
 8008304:	601a      	str	r2, [r3, #0]
                main_state = m_error;
 8008306:	2264      	movs	r2, #100	; 0x64
 8008308:	4b03      	ldr	r3, [pc, #12]	; (8008318 <main+0xa34>)
 800830a:	601a      	str	r2, [r3, #0]
 800830c:	e496      	b.n	8007c3c <main+0x358>
 800830e:	bf00      	nop
 8008310:	0800daec 	.word	0x0800daec
 8008314:	2000107c 	.word	0x2000107c
 8008318:	20000200 	.word	0x20000200
 800831c:	20001768 	.word	0x20001768
 8008320:	0800db10 	.word	0x0800db10
 8008324:	2000024c 	.word	0x2000024c
 8008328:	20000b20 	.word	0x20000b20
 800832c:	200010e4 	.word	0x200010e4
 8008330:	2000187c 	.word	0x2000187c
 8008334:	0800db28 	.word	0x0800db28
 8008338:	200016f0 	.word	0x200016f0

0800833c <HAL_CAN_RxCpltCallback>:
{
 800833c:	b510      	push	{r4, lr}
if (CanHandle->pRxMsg->StdId == ( 0x701 )) {
 800833e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8008340:	6819      	ldr	r1, [r3, #0]
 8008342:	f240 7201 	movw	r2, #1793	; 0x701
 8008346:	4291      	cmp	r1, r2
 8008348:	d026      	beq.n	8008398 <HAL_CAN_RxCpltCallback+0x5c>
  if (CanHandle->pRxMsg->StdId == ( 0x580 | motor_node_id)) {
 800834a:	4a3a      	ldr	r2, [pc, #232]	; (8008434 <HAL_CAN_RxCpltCallback+0xf8>)
 800834c:	6812      	ldr	r2, [r2, #0]
  can_rx_flag =1; 
 800834e:	2401      	movs	r4, #1
 8008350:	4939      	ldr	r1, [pc, #228]	; (8008438 <HAL_CAN_RxCpltCallback+0xfc>)
 8008352:	600c      	str	r4, [r1, #0]
 last_NodeId = CanHandle->pRxMsg->StdId;
 8008354:	681c      	ldr	r4, [r3, #0]
 8008356:	4939      	ldr	r1, [pc, #228]	; (800843c <HAL_CAN_RxCpltCallback+0x100>)
 8008358:	600c      	str	r4, [r1, #0]
 if (CanHandle->pRxMsg->StdId == ( 0x180 | motor_node_id)) {
 800835a:	681c      	ldr	r4, [r3, #0]
 800835c:	f442 71c0 	orr.w	r1, r2, #384	; 0x180
 8008360:	428c      	cmp	r4, r1
 8008362:	d01d      	beq.n	80083a0 <HAL_CAN_RxCpltCallback+0x64>
 if (CanHandle->pRxMsg->StdId == ( 0x280 | motor_node_id)) {
 8008364:	681c      	ldr	r4, [r3, #0]
 8008366:	f442 7120 	orr.w	r1, r2, #640	; 0x280
 800836a:	428c      	cmp	r4, r1
 800836c:	d02e      	beq.n	80083cc <HAL_CAN_RxCpltCallback+0x90>
if (CanHandle->pRxMsg->StdId == ( 0x380 | motor_node_id)) {
 800836e:	681c      	ldr	r4, [r3, #0]
 8008370:	f442 7160 	orr.w	r1, r2, #896	; 0x380
 8008374:	428c      	cmp	r4, r1
 8008376:	d03b      	beq.n	80083f0 <HAL_CAN_RxCpltCallback+0xb4>
if (CanHandle->pRxMsg->StdId == ( 0x700 | motor_node_id)) {
 8008378:	681c      	ldr	r4, [r3, #0]
 800837a:	f442 61e0 	orr.w	r1, r2, #1792	; 0x700
 800837e:	428c      	cmp	r4, r1
 8008380:	d048      	beq.n	8008414 <HAL_CAN_RxCpltCallback+0xd8>
if (CanHandle->pRxMsg->StdId == ( 0x480 | motor_node_id)) {
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f442 6290 	orr.w	r2, r2, #1152	; 0x480
 8008388:	4293      	cmp	r3, r2
 800838a:	d049      	beq.n	8008420 <HAL_CAN_RxCpltCallback+0xe4>
  if (HAL_CAN_Receive_IT(CanHandle, CAN_FIFO0) != HAL_OK)
 800838c:	2100      	movs	r1, #0
 800838e:	f7f9 f96b 	bl	8001668 <HAL_CAN_Receive_IT>
 8008392:	2800      	cmp	r0, #0
 8008394:	d14a      	bne.n	800842c <HAL_CAN_RxCpltCallback+0xf0>
 8008396:	bd10      	pop	{r4, pc}
      can_rx_first=1;
 8008398:	2101      	movs	r1, #1
 800839a:	4a29      	ldr	r2, [pc, #164]	; (8008440 <HAL_CAN_RxCpltCallback+0x104>)
 800839c:	6011      	str	r1, [r2, #0]
 800839e:	e7d4      	b.n	800834a <HAL_CAN_RxCpltCallback+0xe>
      motor_status  = CanHandle->pRxMsg->Data[7]; motor_status <<=8;
 80083a0:	7ed9      	ldrb	r1, [r3, #27]
      motor_status |= CanHandle->pRxMsg->Data[6]; motor_status <<=8;
 80083a2:	7e9c      	ldrb	r4, [r3, #26]
 80083a4:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
      motor_status |= CanHandle->pRxMsg->Data[5]; motor_status <<=8;
 80083a8:	7e59      	ldrb	r1, [r3, #25]
 80083aa:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
      motor_status |= CanHandle->pRxMsg->Data[4];
 80083ae:	7e19      	ldrb	r1, [r3, #24]
 80083b0:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80083b4:	4c23      	ldr	r4, [pc, #140]	; (8008444 <HAL_CAN_RxCpltCallback+0x108>)
 80083b6:	6021      	str	r1, [r4, #0]
      motor_power_status = motor_status & 0x03ff;
 80083b8:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80083bc:	4c22      	ldr	r4, [pc, #136]	; (8008448 <HAL_CAN_RxCpltCallback+0x10c>)
 80083be:	6021      	str	r1, [r4, #0]
      can_status|=0x0001;
 80083c0:	4c22      	ldr	r4, [pc, #136]	; (800844c <HAL_CAN_RxCpltCallback+0x110>)
 80083c2:	6821      	ldr	r1, [r4, #0]
 80083c4:	f041 0101 	orr.w	r1, r1, #1
 80083c8:	6021      	str	r1, [r4, #0]
 80083ca:	e7cb      	b.n	8008364 <HAL_CAN_RxCpltCallback+0x28>
      motor_position  = CanHandle->pRxMsg->Data[3]; motor_position <<=8;
 80083cc:	7dd9      	ldrb	r1, [r3, #23]
      motor_position |= CanHandle->pRxMsg->Data[2]; motor_position <<=8;
 80083ce:	7d9c      	ldrb	r4, [r3, #22]
 80083d0:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
      motor_position |= CanHandle->pRxMsg->Data[1]; motor_position <<=8;
 80083d4:	7d59      	ldrb	r1, [r3, #21]
 80083d6:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
      motor_position |= CanHandle->pRxMsg->Data[0];
 80083da:	7d19      	ldrb	r1, [r3, #20]
 80083dc:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 80083e0:	4c1b      	ldr	r4, [pc, #108]	; (8008450 <HAL_CAN_RxCpltCallback+0x114>)
 80083e2:	6021      	str	r1, [r4, #0]
      can_status|=0x0002;
 80083e4:	4c19      	ldr	r4, [pc, #100]	; (800844c <HAL_CAN_RxCpltCallback+0x110>)
 80083e6:	6821      	ldr	r1, [r4, #0]
 80083e8:	f041 0102 	orr.w	r1, r1, #2
 80083ec:	6021      	str	r1, [r4, #0]
 80083ee:	e7be      	b.n	800836e <HAL_CAN_RxCpltCallback+0x32>
      motor_geschw  = CanHandle->pRxMsg->Data[7]; motor_geschw <<=8;
 80083f0:	7ed9      	ldrb	r1, [r3, #27]
      motor_geschw |= CanHandle->pRxMsg->Data[6]; motor_geschw <<=8;
 80083f2:	7e9c      	ldrb	r4, [r3, #26]
 80083f4:	ea44 2401 	orr.w	r4, r4, r1, lsl #8
      motor_geschw |= CanHandle->pRxMsg->Data[5]; motor_geschw <<=8;
 80083f8:	7e59      	ldrb	r1, [r3, #25]
 80083fa:	ea41 2404 	orr.w	r4, r1, r4, lsl #8
      motor_geschw |= CanHandle->pRxMsg->Data[4];
 80083fe:	7e19      	ldrb	r1, [r3, #24]
 8008400:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
 8008404:	4c13      	ldr	r4, [pc, #76]	; (8008454 <HAL_CAN_RxCpltCallback+0x118>)
 8008406:	6021      	str	r1, [r4, #0]
      can_status|=0x0004;  
 8008408:	4c10      	ldr	r4, [pc, #64]	; (800844c <HAL_CAN_RxCpltCallback+0x110>)
 800840a:	6821      	ldr	r1, [r4, #0]
 800840c:	f041 0104 	orr.w	r1, r1, #4
 8008410:	6021      	str	r1, [r4, #0]
 8008412:	e7b1      	b.n	8008378 <HAL_CAN_RxCpltCallback+0x3c>
      can_status|=0x0008;
 8008414:	4c0d      	ldr	r4, [pc, #52]	; (800844c <HAL_CAN_RxCpltCallback+0x110>)
 8008416:	6821      	ldr	r1, [r4, #0]
 8008418:	f041 0108 	orr.w	r1, r1, #8
 800841c:	6021      	str	r1, [r4, #0]
 800841e:	e7b0      	b.n	8008382 <HAL_CAN_RxCpltCallback+0x46>
      can_status|=0x0010;
 8008420:	4a0a      	ldr	r2, [pc, #40]	; (800844c <HAL_CAN_RxCpltCallback+0x110>)
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	f043 0310 	orr.w	r3, r3, #16
 8008428:	6013      	str	r3, [r2, #0]
 800842a:	e7af      	b.n	800838c <HAL_CAN_RxCpltCallback+0x50>
  printf("receiver error interrupt\n");
 800842c:	480a      	ldr	r0, [pc, #40]	; (8008458 <HAL_CAN_RxCpltCallback+0x11c>)
 800842e:	f001 fd71 	bl	8009f14 <puts>
}
 8008432:	e7b0      	b.n	8008396 <HAL_CAN_RxCpltCallback+0x5a>
 8008434:	20000004 	.word	0x20000004
 8008438:	20000248 	.word	0x20000248
 800843c:	2000182c 	.word	0x2000182c
 8008440:	200016e8 	.word	0x200016e8
 8008444:	20001610 	.word	0x20001610
 8008448:	20001770 	.word	0x20001770
 800844c:	20001818 	.word	0x20001818
 8008450:	20001600 	.word	0x20001600
 8008454:	200017e4 	.word	0x200017e4
 8008458:	0800d930 	.word	0x0800d930

0800845c <_write>:

 



 int _write(int file, char *ptr, int len) {
 800845c:	b430      	push	{r4, r5}
   /* Implement your write code here, this is used by puts and printf for example */
   for (int i = 0; i < len; i++)
 800845e:	2400      	movs	r4, #0
 8008460:	e001      	b.n	8008466 <_write+0xa>
 8008462:	3401      	adds	r4, #1
     ITM_SendChar((*ptr++));
 8008464:	4629      	mov	r1, r5
   for (int i = 0; i < len; i++)
 8008466:	4294      	cmp	r4, r2
 8008468:	da18      	bge.n	800849c <_write+0x40>
     ITM_SendChar((*ptr++));
 800846a:	1c4d      	adds	r5, r1, #1
 800846c:	7809      	ldrb	r1, [r1, #0]

    \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 800846e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008472:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8008476:	f013 0f01 	tst.w	r3, #1
 800847a:	d0f2      	beq.n	8008462 <_write+0x6>
      (ITM->TER & (1UL << 0)        )                    )     /* ITM Port #0 enabled */
 800847c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008480:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
  if ((ITM->TCR & ITM_TCR_ITMENA_Msk)                  &&      /* ITM enabled */
 8008484:	f013 0f01 	tst.w	r3, #1
 8008488:	d0eb      	beq.n	8008462 <_write+0x6>
  {
    while (ITM->PORT[0].u32 == 0);
 800848a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d0fa      	beq.n	800848a <_write+0x2e>
    ITM->PORT[0].u8 = (uint8_t) ch;
 8008494:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8008498:	7019      	strb	r1, [r3, #0]
 800849a:	e7e2      	b.n	8008462 <_write+0x6>
   return len;
 }
 800849c:	4610      	mov	r0, r2
 800849e:	bc30      	pop	{r4, r5}
 80084a0:	4770      	bx	lr

080084a2 <wait_ms1>:
int wert2;
int wert3;
int wert4;
int wert5;

void wait_ms1(int msec) {
 80084a2:	b508      	push	{r3, lr}
  //timer_m=0;
  //while(timer_m < msec) {
 // }
  wait_ms(msec);
 80084a4:	f7fe ffd6 	bl	8007454 <wait_ms>
 80084a8:	bd08      	pop	{r3, pc}

080084aa <set_motor_power_on>:
     // }
   //}
 return erg;
}

int set_motor_power_on(void) {
 80084aa:	b530      	push	{r4, r5, lr}
 80084ac:	b083      	sub	sp, #12
 int erg = 0;
 int i;
 int j;
 init_sdo();
 80084ae:	f7fb fe1b 	bl	80040e8 <init_sdo>
  i = sdo_send (1,0x6060, 0,0x01,1);
 80084b2:	2001      	movs	r0, #1
 80084b4:	9000      	str	r0, [sp, #0]
 80084b6:	4603      	mov	r3, r0
 80084b8:	2200      	movs	r2, #0
 80084ba:	f246 0160 	movw	r1, #24672	; 0x6060
 80084be:	f7fb feb3 	bl	8004228 <sdo_send>
 80084c2:	4604      	mov	r4, r0
  wait_ms1(2);
 80084c4:	2002      	movs	r0, #2
 80084c6:	f7ff ffec 	bl	80084a2 <wait_ms1>
  if ( i==1) {  
 80084ca:	2c01      	cmp	r4, #1
 80084cc:	d005      	beq.n	80084da <set_motor_power_on+0x30>
 int erg = 0;
 80084ce:	2400      	movs	r4, #0
            }
          }
       
      }
    }
 if ( erg ==1) {
 80084d0:	2c01      	cmp	r4, #1
 80084d2:	d045      	beq.n	8008560 <set_motor_power_on+0xb6>
    i &= 0xfffffffe;
    sdo_send (1,0x3202, 0,i,4); // Close loop off
    wait_ms1(2);
 }
 return erg;
 }
 80084d4:	4620      	mov	r0, r4
 80084d6:	b003      	add	sp, #12
 80084d8:	bd30      	pop	{r4, r5, pc}
      i= sdo_reseive(1,0x6041,0);
 80084da:	2200      	movs	r2, #0
 80084dc:	f246 0141 	movw	r1, #24641	; 0x6041
 80084e0:	2001      	movs	r0, #1
 80084e2:	f7fb fe19 	bl	8004118 <sdo_reseive>
      wait_ms1(2);
 80084e6:	2002      	movs	r0, #2
 80084e8:	f7ff ffdb 	bl	80084a2 <wait_ms1>
      i= sdo_send (1,0x6040, 0,0x0080,2); 
 80084ec:	2302      	movs	r3, #2
 80084ee:	9300      	str	r3, [sp, #0]
 80084f0:	2380      	movs	r3, #128	; 0x80
 80084f2:	2200      	movs	r2, #0
 80084f4:	f246 0140 	movw	r1, #24640	; 0x6040
 80084f8:	2001      	movs	r0, #1
 80084fa:	f7fb fe95 	bl	8004228 <sdo_send>
      if ( i==1) {
 80084fe:	2801      	cmp	r0, #1
 8008500:	d001      	beq.n	8008506 <set_motor_power_on+0x5c>
 int erg = 0;
 8008502:	2400      	movs	r4, #0
 8008504:	e7e4      	b.n	80084d0 <set_motor_power_on+0x26>
         wait_ms1(2);
 8008506:	2002      	movs	r0, #2
 8008508:	f7ff ffcb 	bl	80084a2 <wait_ms1>
         i= sdo_send (1,0x2031, 0,0x834,4);
 800850c:	2304      	movs	r3, #4
 800850e:	9300      	str	r3, [sp, #0]
 8008510:	f640 0334 	movw	r3, #2100	; 0x834
 8008514:	2200      	movs	r2, #0
 8008516:	f242 0131 	movw	r1, #8241	; 0x2031
 800851a:	2001      	movs	r0, #1
 800851c:	f7fb fe84 	bl	8004228 <sdo_send>
         if ( i==1) {
 8008520:	2801      	cmp	r0, #1
 8008522:	d001      	beq.n	8008528 <set_motor_power_on+0x7e>
 int erg = 0;
 8008524:	2400      	movs	r4, #0
 8008526:	e7d3      	b.n	80084d0 <set_motor_power_on+0x26>
            i = sdo_send (1,0x6040, 0,0x0006,2); 
 8008528:	2402      	movs	r4, #2
 800852a:	9400      	str	r4, [sp, #0]
 800852c:	2306      	movs	r3, #6
 800852e:	2200      	movs	r2, #0
 8008530:	f246 0140 	movw	r1, #24640	; 0x6040
 8008534:	f7fb fe78 	bl	8004228 <sdo_send>
 8008538:	4605      	mov	r5, r0
            wait_ms1(2);
 800853a:	4620      	mov	r0, r4
 800853c:	f7ff ffb1 	bl	80084a2 <wait_ms1>
            if ( i==1) {
 8008540:	2d01      	cmp	r5, #1
 8008542:	d001      	beq.n	8008548 <set_motor_power_on+0x9e>
 int erg = 0;
 8008544:	2400      	movs	r4, #0
 8008546:	e7c3      	b.n	80084d0 <set_motor_power_on+0x26>
              i= sdo_reseive(1,0x6041,0);
 8008548:	2200      	movs	r2, #0
 800854a:	f246 0141 	movw	r1, #24641	; 0x6041
 800854e:	2001      	movs	r0, #1
 8008550:	f7fb fde2 	bl	8004118 <sdo_reseive>
              i &= 0x000f;
 8008554:	f000 040f 	and.w	r4, r0, #15
              if ( i == 0x001) { erg = 1;}
 8008558:	2c01      	cmp	r4, #1
 800855a:	d0b9      	beq.n	80084d0 <set_motor_power_on+0x26>
 int erg = 0;
 800855c:	2400      	movs	r4, #0
 800855e:	e7b7      	b.n	80084d0 <set_motor_power_on+0x26>
    i = sdo_reseive(1,0x3202,0);
 8008560:	2200      	movs	r2, #0
 8008562:	f243 2102 	movw	r1, #12802	; 0x3202
 8008566:	2001      	movs	r0, #1
 8008568:	f7fb fdd6 	bl	8004118 <sdo_reseive>
 800856c:	4605      	mov	r5, r0
    wait_ms1(2);
 800856e:	2002      	movs	r0, #2
 8008570:	f7ff ff97 	bl	80084a2 <wait_ms1>
    sdo_send (1,0x3202, 0,i,4); // Close loop off
 8008574:	2304      	movs	r3, #4
 8008576:	9300      	str	r3, [sp, #0]
 8008578:	f025 0301 	bic.w	r3, r5, #1
 800857c:	2200      	movs	r2, #0
 800857e:	f243 2102 	movw	r1, #12802	; 0x3202
 8008582:	2001      	movs	r0, #1
 8008584:	f7fb fe50 	bl	8004228 <sdo_send>
    wait_ms1(2);
 8008588:	2002      	movs	r0, #2
 800858a:	f7ff ff8a 	bl	80084a2 <wait_ms1>
 return erg;
 800858e:	e7a1      	b.n	80084d4 <set_motor_power_on+0x2a>

08008590 <set_motor_power_off>:

int set_motor_power_off(void) {
 8008590:	b510      	push	{r4, lr}
 8008592:	b082      	sub	sp, #8
int i;
 int erg = 0;
 //i = sdo_reseive(1,0x6041,0);
 //wait_ms1(2);
 i = sdo_send (1,0x6040, 0,0,2);
 8008594:	2302      	movs	r3, #2
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	2300      	movs	r3, #0
 800859a:	461a      	mov	r2, r3
 800859c:	f246 0140 	movw	r1, #24640	; 0x6040
 80085a0:	2001      	movs	r0, #1
 80085a2:	f7fb fe41 	bl	8004228 <sdo_send>
 80085a6:	4604      	mov	r4, r0

  if( i==1) { erg =1; }
 80085a8:	2801      	cmp	r0, #1
 80085aa:	d000      	beq.n	80085ae <set_motor_power_off+0x1e>
 int erg = 0;
 80085ac:	2400      	movs	r4, #0
  wait_ms1(2);
 80085ae:	2002      	movs	r0, #2
 80085b0:	f7ff ff77 	bl	80084a2 <wait_ms1>
 return erg;
 }
 80085b4:	4620      	mov	r0, r4
 80085b6:	b002      	add	sp, #8
 80085b8:	bd10      	pop	{r4, pc}
	...

080085bc <set_motor_entlage_rechts>:
  }
 
 return erg;
 }

int set_motor_entlage_rechts(void) {
 80085bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c0:	b082      	sub	sp, #8

int erg = -1;
int j,k,i,z,l,u;
int ende;
int time_x = 2;
 if (set_motor_power_on() ==1) {
 80085c2:	f7ff ff72 	bl	80084aa <set_motor_power_on>
 80085c6:	2801      	cmp	r0, #1
 80085c8:	f040 8136 	bne.w	8008838 <set_motor_entlage_rechts+0x27c>
 80085cc:	4682      	mov	sl, r0

	 i = sdo_reseive(1,0x3202,0);
 80085ce:	2200      	movs	r2, #0
 80085d0:	f243 2102 	movw	r1, #12802	; 0x3202
 80085d4:	2001      	movs	r0, #1
 80085d6:	f7fb fd9f 	bl	8004118 <sdo_reseive>
 80085da:	4605      	mov	r5, r0
    wait_ms1(time_x);
 80085dc:	2002      	movs	r0, #2
 80085de:	f7ff ff60 	bl	80084a2 <wait_ms1>
   // debug_printf("object 3202= %x \n",i);
    i |= 1;

    sdo_send (1,0x3202, 0,i,4); // Closed loop
 80085e2:	2404      	movs	r4, #4
 80085e4:	9400      	str	r4, [sp, #0]
 80085e6:	f045 0301 	orr.w	r3, r5, #1
 80085ea:	2200      	movs	r2, #0
 80085ec:	f243 2102 	movw	r1, #12802	; 0x3202
 80085f0:	2001      	movs	r0, #1
 80085f2:	f7fb fe19 	bl	8004228 <sdo_send>

    wait_ms1(time_x);
 80085f6:	2002      	movs	r0, #2
 80085f8:	f7ff ff53 	bl	80084a2 <wait_ms1>

    j = sdo_reseive(1,0x6065,0); // Following Error Window , maximaler Schleppfehler, Default 100h (256 dez)
 80085fc:	2200      	movs	r2, #0
 80085fe:	f246 0165 	movw	r1, #24677	; 0x6065
 8008602:	2001      	movs	r0, #1
 8008604:	f7fb fd88 	bl	8004118 <sdo_reseive>
    wait_ms1(time_x);
 8008608:	2002      	movs	r0, #2
 800860a:	f7ff ff4a 	bl	80084a2 <wait_ms1>
    i = sdo_send (1,0x6065, 0,256,4);
 800860e:	9400      	str	r4, [sp, #0]
 8008610:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008614:	2200      	movs	r2, #0
 8008616:	f246 0165 	movw	r1, #24677	; 0x6065
 800861a:	2001      	movs	r0, #1
 800861c:	f7fb fe04 	bl	8004228 <sdo_send>
    wait_ms1(time_x);
 8008620:	2002      	movs	r0, #2
 8008622:	f7ff ff3e 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6065,0);
 8008626:	2200      	movs	r2, #0
 8008628:	f246 0165 	movw	r1, #24677	; 0x6065
 800862c:	2001      	movs	r0, #1
 800862e:	f7fb fd73 	bl	8004118 <sdo_reseive>
    wait_ms1(time_x);
 8008632:	2002      	movs	r0, #2
 8008634:	f7ff ff35 	bl	80084a2 <wait_ms1>

    j = sdo_reseive(1,0x2031,0); // Maximum Current
 8008638:	2200      	movs	r2, #0
 800863a:	f242 0131 	movw	r1, #8241	; 0x2031
 800863e:	2001      	movs	r0, #1
 8008640:	f7fb fd6a 	bl	8004118 <sdo_reseive>
    j /= teiler;
    wait_ms1(time_x);
 8008644:	2002      	movs	r0, #2
 8008646:	f7ff ff2c 	bl	80084a2 <wait_ms1>
    j = rampe1.startstrom;
 800864a:	4e7e      	ldr	r6, [pc, #504]	; (8008844 <set_motor_entlage_rechts+0x288>)
 800864c:	f8d6 52a8 	ldr.w	r5, [r6, #680]	; 0x2a8
    i = sdo_send (1,0x2031, 0,j,4); i <<=1; // Strom 210 mA
 8008650:	9400      	str	r4, [sp, #0]
 8008652:	462b      	mov	r3, r5
 8008654:	2200      	movs	r2, #0
 8008656:	f242 0131 	movw	r1, #8241	; 0x2031
 800865a:	2001      	movs	r0, #1
 800865c:	f7fb fde4 	bl	8004228 <sdo_send>





    wait_ms1(20);
 8008660:	2014      	movs	r0, #20
 8008662:	f7ff ff1e 	bl	80084a2 <wait_ms1>



    k = sdo_reseive(1,0x2031,0);
 8008666:	2200      	movs	r2, #0
 8008668:	f242 0131 	movw	r1, #8241	; 0x2031
 800866c:	2001      	movs	r0, #1
 800866e:	f7fb fd53 	bl	8004118 <sdo_reseive>
 8008672:	4604      	mov	r4, r0
    wait_ms1(time_x);
 8008674:	2002      	movs	r0, #2
 8008676:	f7ff ff14 	bl	80084a2 <wait_ms1>

    //printf("\n\n Drehrichtung xxx %d", Drehrichtung);
  if(rampe1.Drehrichtung == 0){l= sdo_send (1,0x607e, 0,0x00,1);wait_ms1(2);printf("Drehrichtung HP1\n");}
 800867a:	f8d6 32c8 	ldr.w	r3, [r6, #712]	; 0x2c8
 800867e:	2b00      	cmp	r3, #0
 8008680:	d05a      	beq.n	8008738 <set_motor_entlage_rechts+0x17c>
  if(rampe1.Drehrichtung == 1){l= sdo_send (1,0x607e, 0,0xc0,1);wait_ms1(2);printf("Drehrichtung HP2\n");}
 8008682:	4b70      	ldr	r3, [pc, #448]	; (8008844 <set_motor_entlage_rechts+0x288>)
 8008684:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008688:	2b01      	cmp	r3, #1
 800868a:	d063      	beq.n	8008754 <set_motor_entlage_rechts+0x198>


  wait_ms1(time_x);
 800868c:	2002      	movs	r0, #2
 800868e:	f7ff ff08 	bl	80084a2 <wait_ms1>

    if ( k==j) { j =1;
 8008692:	42a5      	cmp	r5, r4
 8008694:	f040 80d3 	bne.w	800883e <set_motor_entlage_rechts+0x282>
        // Auto-Setup CanOpen , Seite 25
    	j|= sdo_send (1,0x6060, 0,0x02,1);     j <<=1; // 6060h Modes of Operation, 02: Velocity Mode
 8008698:	2501      	movs	r5, #1
 800869a:	9500      	str	r5, [sp, #0]
 800869c:	2302      	movs	r3, #2
 800869e:	2200      	movs	r2, #0
 80086a0:	f246 0160 	movw	r1, #24672	; 0x6060
 80086a4:	4628      	mov	r0, r5
 80086a6:	f7fb fdbf 	bl	8004228 <sdo_send>
 80086aa:	40a8      	lsls	r0, r5
 80086ac:	f040 0702 	orr.w	r7, r0, #2
        wait_ms1(time_x);
 80086b0:	2002      	movs	r0, #2
 80086b2:	f7ff fef6 	bl	80084a2 <wait_ms1>

        j|= sdo_send (1,0x6042, 0,100,2);      j <<=1; // 6042 Target Velocity
 80086b6:	2402      	movs	r4, #2
 80086b8:	9400      	str	r4, [sp, #0]
 80086ba:	2364      	movs	r3, #100	; 0x64
 80086bc:	2200      	movs	r2, #0
 80086be:	f246 0142 	movw	r1, #24642	; 0x6042
 80086c2:	4628      	mov	r0, r5
 80086c4:	f7fb fdb0 	bl	8004228 <sdo_send>
 80086c8:	4307      	orrs	r7, r0
 80086ca:	40af      	lsls	r7, r5
        wait_ms1(time_x);
 80086cc:	4620      	mov	r0, r4
 80086ce:	f7ff fee8 	bl	80084a2 <wait_ms1>

        j|= sdo_send (1,0x6040, 0,0x0006,2);     j <<=1; // 6040 006 = 110 = Enable Voltage, QuickStop = Aus
 80086d2:	9400      	str	r4, [sp, #0]
 80086d4:	2306      	movs	r3, #6
 80086d6:	2200      	movs	r2, #0
 80086d8:	f246 0140 	movw	r1, #24640	; 0x6040
 80086dc:	4628      	mov	r0, r5
 80086de:	f7fb fda3 	bl	8004228 <sdo_send>
 80086e2:	4307      	orrs	r7, r0
 80086e4:	40af      	lsls	r7, r5
        wait_ms1(time_x);
 80086e6:	4620      	mov	r0, r4
 80086e8:	f7ff fedb 	bl	80084a2 <wait_ms1>

        j|= sdo_send (1,0x6040, 0,0x0007,2);     j <<=1; // 6040 007 = 111 Switched On = 1
 80086ec:	9400      	str	r4, [sp, #0]
 80086ee:	2307      	movs	r3, #7
 80086f0:	2200      	movs	r2, #0
 80086f2:	f246 0140 	movw	r1, #24640	; 0x6040
 80086f6:	4628      	mov	r0, r5
 80086f8:	f7fb fd96 	bl	8004228 <sdo_send>
 80086fc:	4307      	orrs	r7, r0
 80086fe:	40af      	lsls	r7, r5
        wait_ms1(time_x);
 8008700:	4620      	mov	r0, r4
 8008702:	f7ff fece 	bl	80084a2 <wait_ms1>

        j|= sdo_send (1,0x6040, 0,0x000f,2);     j <<=1; // 6040 000f = 1111 Enable Operation
 8008706:	9400      	str	r4, [sp, #0]
 8008708:	230f      	movs	r3, #15
 800870a:	2200      	movs	r2, #0
 800870c:	f246 0140 	movw	r1, #24640	; 0x6040
 8008710:	4628      	mov	r0, r5
 8008712:	f7fb fd89 	bl	8004228 <sdo_send>
 8008716:	4307      	orrs	r7, r0
 8008718:	40af      	lsls	r7, r5
        wait_ms1(time_x);
 800871a:	4620      	mov	r0, r4
 800871c:	f7ff fec1 	bl	80084a2 <wait_ms1>

        ende =0;
        z=0;
         
        l =  sdo_reseive(1,0x6063,0);	// 6063 Position Actual internal Value = Drehgeberposition
 8008720:	2200      	movs	r2, #0
 8008722:	f246 0163 	movw	r1, #24675	; 0x6063
 8008726:	4628      	mov	r0, r5
 8008728:	f7fb fcf6 	bl	8004118 <sdo_reseive>
 800872c:	4680      	mov	r8, r0
        wait_ms1(50);
 800872e:	2032      	movs	r0, #50	; 0x32
 8008730:	f7ff feb7 	bl	80084a2 <wait_ms1>
        ende =0;
 8008734:	2500      	movs	r5, #0

        // Schleife so lange bis sich Position nicht mehr ndert
        while (ende ==0) {
 8008736:	e022      	b.n	800877e <set_motor_entlage_rechts+0x1c2>
  if(rampe1.Drehrichtung == 0){l= sdo_send (1,0x607e, 0,0x00,1);wait_ms1(2);printf("Drehrichtung HP1\n");}
 8008738:	2001      	movs	r0, #1
 800873a:	9000      	str	r0, [sp, #0]
 800873c:	461a      	mov	r2, r3
 800873e:	f246 017e 	movw	r1, #24702	; 0x607e
 8008742:	f7fb fd71 	bl	8004228 <sdo_send>
 8008746:	2002      	movs	r0, #2
 8008748:	f7ff feab 	bl	80084a2 <wait_ms1>
 800874c:	483e      	ldr	r0, [pc, #248]	; (8008848 <set_motor_entlage_rechts+0x28c>)
 800874e:	f001 fbe1 	bl	8009f14 <puts>
 8008752:	e796      	b.n	8008682 <set_motor_entlage_rechts+0xc6>
  if(rampe1.Drehrichtung == 1){l= sdo_send (1,0x607e, 0,0xc0,1);wait_ms1(2);printf("Drehrichtung HP2\n");}
 8008754:	2001      	movs	r0, #1
 8008756:	9000      	str	r0, [sp, #0]
 8008758:	23c0      	movs	r3, #192	; 0xc0
 800875a:	2200      	movs	r2, #0
 800875c:	f246 017e 	movw	r1, #24702	; 0x607e
 8008760:	f7fb fd62 	bl	8004228 <sdo_send>
 8008764:	2002      	movs	r0, #2
 8008766:	f7ff fe9c 	bl	80084a2 <wait_ms1>
 800876a:	4838      	ldr	r0, [pc, #224]	; (800884c <set_motor_entlage_rechts+0x290>)
 800876c:	f001 fbd2 	bl	8009f14 <puts>
 8008770:	e78c      	b.n	800868c <set_motor_entlage_rechts+0xd0>
           wait_ms1(time_x);

           z =  sdo_reseive(1,0x1001,0); // fehler auslesen, 1001: Error-Register


           if(k == l ) { ende =1; }
 8008772:	46d1      	mov	r9, sl
 8008774:	4646      	mov	r6, r8
 8008776:	e017      	b.n	80087a8 <set_motor_entlage_rechts+0x1ec>
           else {l = k;}
           wait_ms1(10);
           z++;
           if(z > 3000) { j=0; ende =1; } // Fraglich ob das Sinn ergibt
 8008778:	462f      	mov	r7, r5
 800877a:	4655      	mov	r5, sl
 800877c:	46b0      	mov	r8, r6
        while (ende ==0) {
 800877e:	b9ed      	cbnz	r5, 80087bc <set_motor_entlage_rechts+0x200>
        	k =  sdo_reseive(1,0x6063,0); // POsition auslesen
 8008780:	2200      	movs	r2, #0
 8008782:	f246 0163 	movw	r1, #24675	; 0x6063
 8008786:	2001      	movs	r0, #1
 8008788:	f7fb fcc6 	bl	8004118 <sdo_reseive>
 800878c:	4606      	mov	r6, r0
           wait_ms1(time_x);
 800878e:	2002      	movs	r0, #2
 8008790:	f7ff fe87 	bl	80084a2 <wait_ms1>
           z =  sdo_reseive(1,0x1001,0); // fehler auslesen, 1001: Error-Register
 8008794:	2200      	movs	r2, #0
 8008796:	f241 0101 	movw	r1, #4097	; 0x1001
 800879a:	2001      	movs	r0, #1
 800879c:	f7fb fcbc 	bl	8004118 <sdo_reseive>
 80087a0:	4604      	mov	r4, r0
           if(k == l ) { ende =1; }
 80087a2:	45b0      	cmp	r8, r6
 80087a4:	d0e5      	beq.n	8008772 <set_motor_entlage_rechts+0x1b6>
 80087a6:	46a9      	mov	r9, r5
           wait_ms1(10);
 80087a8:	200a      	movs	r0, #10
 80087aa:	f7ff fe7a 	bl	80084a2 <wait_ms1>
           z++;
 80087ae:	3401      	adds	r4, #1
           if(z > 3000) { j=0; ende =1; } // Fraglich ob das Sinn ergibt
 80087b0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80087b4:	429c      	cmp	r4, r3
 80087b6:	dcdf      	bgt.n	8008778 <set_motor_entlage_rechts+0x1bc>
 80087b8:	464d      	mov	r5, r9
 80087ba:	e7df      	b.n	800877c <set_motor_entlage_rechts+0x1c0>
        }



        j|= sdo_send (1,0x6040, 0,0x0000,2);	// PSM PowerStateMAchine STOP
 80087bc:	2402      	movs	r4, #2
 80087be:	9400      	str	r4, [sp, #0]
 80087c0:	2300      	movs	r3, #0
 80087c2:	461a      	mov	r2, r3
 80087c4:	f246 0140 	movw	r1, #24640	; 0x6040
 80087c8:	2001      	movs	r0, #1
 80087ca:	f7fb fd2d 	bl	8004228 <sdo_send>
 80087ce:	4307      	orrs	r7, r0
        wait_ms1(2);
 80087d0:	4620      	mov	r0, r4
 80087d2:	f7ff fe66 	bl	80084a2 <wait_ms1>

        if( j ==   0x3f) { erg =1; } // Bedeutung unklar
 80087d6:	2f3f      	cmp	r7, #63	; 0x3f
 80087d8:	d001      	beq.n	80087de <set_motor_entlage_rechts+0x222>
int erg = -1;
 80087da:	f04f 35ff 	mov.w	r5, #4294967295

        l = sdo_reseive(1,0x6064,0);	// Position auslesen, Nullpunkt gefunden
 80087de:	2200      	movs	r2, #0
 80087e0:	f246 0164 	movw	r1, #24676	; 0x6064
 80087e4:	2001      	movs	r0, #1
 80087e6:	f7fb fc97 	bl	8004118 <sdo_reseive>
 80087ea:	4604      	mov	r4, r0
        entlage_rechts= l;
 80087ec:	4b18      	ldr	r3, [pc, #96]	; (8008850 <set_motor_entlage_rechts+0x294>)
 80087ee:	6018      	str	r0, [r3, #0]
        my_position=l;
 80087f0:	4b18      	ldr	r3, [pc, #96]	; (8008854 <set_motor_entlage_rechts+0x298>)
 80087f2:	6018      	str	r0, [r3, #0]
        wait_ms1(2);
 80087f4:	2002      	movs	r0, #2
 80087f6:	f7ff fe54 	bl	80084a2 <wait_ms1>

        //sdo_send (1,0x607c, 0,l,4);	//607c: Home-Offset = 0
        wait_ms1(2);
 80087fa:	2002      	movs	r0, #2
 80087fc:	f7ff fe51 	bl	80084a2 <wait_ms1>
        //sdo_reseive(1,0x607c,0);
        wait_ms1(2);
 8008800:	2002      	movs	r0, #2
 8008802:	f7ff fe4e 	bl	80084a2 <wait_ms1>



        k= sdo_send (1,0x607e, 0,0x00,1);  // 607e: Polarity, Drehrichtung
 8008806:	2001      	movs	r0, #1
 8008808:	9000      	str	r0, [sp, #0]
 800880a:	2300      	movs	r3, #0
 800880c:	461a      	mov	r2, r3
 800880e:	f246 017e 	movw	r1, #24702	; 0x607e
 8008812:	f7fb fd09 	bl	8004228 <sdo_send>
        wait_ms1(2);
 8008816:	2002      	movs	r0, #2
 8008818:	f7ff fe43 	bl	80084a2 <wait_ms1>

        //sdo_send (1,0x320b, 4,-1,4);
        wait_ms1(2);
 800881c:	2002      	movs	r0, #2
 800881e:	f7ff fe40 	bl	80084a2 <wait_ms1>
        //l = sdo_reseive(1,0x6064,0);
        wait_ms1(2);
 8008822:	2002      	movs	r0, #2
 8008824:	f7ff fe3d 	bl	80084a2 <wait_ms1>
        //my_position=l;
        printf("\n Null-Position = %d \n",l);
 8008828:	4621      	mov	r1, r4
 800882a:	480b      	ldr	r0, [pc, #44]	; (8008858 <set_motor_entlage_rechts+0x29c>)
 800882c:	f001 faea 	bl	8009e04 <iprintf>

           
    }  
  }
  return erg;
}
 8008830:	4628      	mov	r0, r5
 8008832:	b002      	add	sp, #8
 8008834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
int erg = -1;
 8008838:	f04f 35ff 	mov.w	r5, #4294967295
 800883c:	e7f8      	b.n	8008830 <set_motor_entlage_rechts+0x274>
 800883e:	f04f 35ff 	mov.w	r5, #4294967295
  return erg;
 8008842:	e7f5      	b.n	8008830 <set_motor_entlage_rechts+0x274>
 8008844:	20000b30 	.word	0x20000b30
 8008848:	0800db90 	.word	0x0800db90
 800884c:	0800dba4 	.word	0x0800dba4
 8008850:	20000ef8 	.word	0x20000ef8
 8008854:	2000107c 	.word	0x2000107c
 8008858:	0800dbb8 	.word	0x0800dbb8

0800885c <set_motor_gesch>:
      if ( j== 0x007f) { erg =1; }
   }
 return  erg;

 }
int set_motor_gesch(int val ) {
 800885c:	b530      	push	{r4, r5, lr}
 800885e:	b083      	sub	sp, #12
 8008860:	4604      	mov	r4, r0
 int erg = -1;
 int j;
     sdo_send (1,0x6081, 0,val,4); // Profile Velocity
 8008862:	2304      	movs	r3, #4
 8008864:	9300      	str	r3, [sp, #0]
 8008866:	4603      	mov	r3, r0
 8008868:	2200      	movs	r2, #0
 800886a:	f246 0181 	movw	r1, #24705	; 0x6081
 800886e:	2001      	movs	r0, #1
 8008870:	f7fb fcda 	bl	8004228 <sdo_send>
     wait_ms1(2);
 8008874:	2002      	movs	r0, #2
 8008876:	f7ff fe14 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6081,0);
 800887a:	2200      	movs	r2, #0
 800887c:	f246 0181 	movw	r1, #24705	; 0x6081
 8008880:	2001      	movs	r0, #1
 8008882:	f7fb fc49 	bl	8004118 <sdo_reseive>
 8008886:	4605      	mov	r5, r0
     wait_ms1(2);
 8008888:	2002      	movs	r0, #2
 800888a:	f7ff fe0a 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 800888e:	42ac      	cmp	r4, r5
 8008890:	d102      	bne.n	8008898 <set_motor_gesch+0x3c>
 8008892:	2001      	movs	r0, #1
	*/


    //    wert4=erg;
  return erg;
}
 8008894:	b003      	add	sp, #12
 8008896:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 8008898:	f04f 30ff 	mov.w	r0, #4294967295
 800889c:	e7fa      	b.n	8008894 <set_motor_gesch+0x38>

0800889e <set_mode>:
int set_mode(unsigned char val) {
 800889e:	b530      	push	{r4, r5, lr}
 80088a0:	b083      	sub	sp, #12
 80088a2:	4605      	mov	r5, r0
 int erg = -1;
 int j;


    sdo_send (1,0x6060, 0,val,1);
 80088a4:	2401      	movs	r4, #1
 80088a6:	9400      	str	r4, [sp, #0]
 80088a8:	4603      	mov	r3, r0
 80088aa:	2200      	movs	r2, #0
 80088ac:	f246 0160 	movw	r1, #24672	; 0x6060
 80088b0:	4620      	mov	r0, r4
 80088b2:	f7fb fcb9 	bl	8004228 <sdo_send>
      wait_ms1(2);
 80088b6:	2002      	movs	r0, #2
 80088b8:	f7ff fdf3 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6060,0);
 80088bc:	2200      	movs	r2, #0
 80088be:	f246 0160 	movw	r1, #24672	; 0x6060
 80088c2:	4620      	mov	r0, r4
 80088c4:	f7fb fc28 	bl	8004118 <sdo_reseive>
 80088c8:	4604      	mov	r4, r0
     wait_ms1(2);
 80088ca:	2002      	movs	r0, #2
 80088cc:	f7ff fde9 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 80088d0:	42a5      	cmp	r5, r4
 80088d2:	d102      	bne.n	80088da <set_mode+0x3c>
 80088d4:	2001      	movs	r0, #1
  return erg;
}
 80088d6:	b003      	add	sp, #12
 80088d8:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 80088da:	f04f 30ff 	mov.w	r0, #4294967295
 80088de:	e7fa      	b.n	80088d6 <set_mode+0x38>

080088e0 <set_strom_vor>:

int set_strom_vor(void) {
 80088e0:	b530      	push	{r4, r5, lr}
 80088e2:	b083      	sub	sp, #12
 int erg = -1;
 int j;
 int val;
 val = rampe1.strom[ rampe1.array_nr];
 80088e4:	4a11      	ldr	r2, [pc, #68]	; (800892c <set_strom_vor+0x4c>)
 80088e6:	6853      	ldr	r3, [r2, #4]
 80088e8:	3328      	adds	r3, #40	; 0x28
 80088ea:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    sdo_send (1,0x2031, 0,val,4);
 80088ee:	2304      	movs	r3, #4
 80088f0:	9300      	str	r3, [sp, #0]
 80088f2:	4623      	mov	r3, r4
 80088f4:	2200      	movs	r2, #0
 80088f6:	f242 0131 	movw	r1, #8241	; 0x2031
 80088fa:	2001      	movs	r0, #1
 80088fc:	f7fb fc94 	bl	8004228 <sdo_send>
      wait_ms1(2);
 8008900:	2002      	movs	r0, #2
 8008902:	f7ff fdce 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x2031,0);
 8008906:	2200      	movs	r2, #0
 8008908:	f242 0131 	movw	r1, #8241	; 0x2031
 800890c:	2001      	movs	r0, #1
 800890e:	f7fb fc03 	bl	8004118 <sdo_reseive>
 8008912:	4605      	mov	r5, r0
     wait_ms1(2);
 8008914:	2002      	movs	r0, #2
 8008916:	f7ff fdc4 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 800891a:	42ac      	cmp	r4, r5
 800891c:	d102      	bne.n	8008924 <set_strom_vor+0x44>
 800891e:	2001      	movs	r0, #1
  return erg;
}
 8008920:	b003      	add	sp, #12
 8008922:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	e7fa      	b.n	8008920 <set_strom_vor+0x40>
 800892a:	bf00      	nop
 800892c:	20000b30 	.word	0x20000b30

08008930 <set_strom_ru>:

int set_strom_ru(void) {
 8008930:	b530      	push	{r4, r5, lr}
 8008932:	b083      	sub	sp, #12
 int erg = -1;
 int j;
 int val;
 val = rampe1.strom_r[ rampe1.array_nr];
 8008934:	4b11      	ldr	r3, [pc, #68]	; (800897c <set_strom_ru+0x4c>)
 8008936:	685a      	ldr	r2, [r3, #4]
 8008938:	3230      	adds	r2, #48	; 0x30
 800893a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800893e:	685c      	ldr	r4, [r3, #4]
    sdo_send (1,0x2031, 0,val,4);
 8008940:	2304      	movs	r3, #4
 8008942:	9300      	str	r3, [sp, #0]
 8008944:	4623      	mov	r3, r4
 8008946:	2200      	movs	r2, #0
 8008948:	f242 0131 	movw	r1, #8241	; 0x2031
 800894c:	2001      	movs	r0, #1
 800894e:	f7fb fc6b 	bl	8004228 <sdo_send>
      wait_ms1(2);
 8008952:	2002      	movs	r0, #2
 8008954:	f7ff fda5 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x2031,0);
 8008958:	2200      	movs	r2, #0
 800895a:	f242 0131 	movw	r1, #8241	; 0x2031
 800895e:	2001      	movs	r0, #1
 8008960:	f7fb fbda 	bl	8004118 <sdo_reseive>
 8008964:	4605      	mov	r5, r0
     wait_ms1(2);
 8008966:	2002      	movs	r0, #2
 8008968:	f7ff fd9b 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 800896c:	42ac      	cmp	r4, r5
 800896e:	d102      	bne.n	8008976 <set_strom_ru+0x46>
 8008970:	2001      	movs	r0, #1
//    wert3=erg;
  return erg;
}
 8008972:	b003      	add	sp, #12
 8008974:	bd30      	pop	{r4, r5, pc}
 int erg = -1;
 8008976:	f04f 30ff 	mov.w	r0, #4294967295
 800897a:	e7fa      	b.n	8008972 <set_strom_ru+0x42>
 800897c:	20000b30 	.word	0x20000b30

08008980 <set_rampe_rauf>:


int set_rampe_rauf(void) {
 8008980:	b530      	push	{r4, r5, lr}
 8008982:	b083      	sub	sp, #12
int erg =-1;
int j;
int val= rampe1.rampe_start[rampe1.array_nr];
 8008984:	4b11      	ldr	r3, [pc, #68]	; (80089cc <set_rampe_rauf+0x4c>)
 8008986:	685a      	ldr	r2, [r3, #4]
 8008988:	3242      	adds	r2, #66	; 0x42
 800898a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800898e:	685c      	ldr	r4, [r3, #4]
    sdo_send (1,0x6083, 0,val,4); 
 8008990:	2304      	movs	r3, #4
 8008992:	9300      	str	r3, [sp, #0]
 8008994:	4623      	mov	r3, r4
 8008996:	2200      	movs	r2, #0
 8008998:	f246 0183 	movw	r1, #24707	; 0x6083
 800899c:	2001      	movs	r0, #1
 800899e:	f7fb fc43 	bl	8004228 <sdo_send>
     wait_ms1(2);
 80089a2:	2002      	movs	r0, #2
 80089a4:	f7ff fd7d 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6083,0);
 80089a8:	2200      	movs	r2, #0
 80089aa:	f246 0183 	movw	r1, #24707	; 0x6083
 80089ae:	2001      	movs	r0, #1
 80089b0:	f7fb fbb2 	bl	8004118 <sdo_reseive>
 80089b4:	4605      	mov	r5, r0
     wait_ms1(2);
 80089b6:	2002      	movs	r0, #2
 80089b8:	f7ff fd73 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 80089bc:	42ac      	cmp	r4, r5
 80089be:	d102      	bne.n	80089c6 <set_rampe_rauf+0x46>
 80089c0:	2001      	movs	r0, #1
//    wert1=erg;
  return erg;
}
 80089c2:	b003      	add	sp, #12
 80089c4:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 80089c6:	f04f 30ff 	mov.w	r0, #4294967295
 80089ca:	e7fa      	b.n	80089c2 <set_rampe_rauf+0x42>
 80089cc:	20000b30 	.word	0x20000b30

080089d0 <set_rampe_runter>:
int set_rampe_runter(void) {
 80089d0:	b530      	push	{r4, r5, lr}
 80089d2:	b083      	sub	sp, #12
int erg =-1;
int j;
int val =rampe1.rampe_stop[rampe1.array_nr];
 80089d4:	4a11      	ldr	r2, [pc, #68]	; (8008a1c <set_rampe_runter+0x4c>)
 80089d6:	6853      	ldr	r3, [r2, #4]
 80089d8:	334c      	adds	r3, #76	; 0x4c
 80089da:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    sdo_send (1,0x6084, 0,val,4); 
 80089de:	2304      	movs	r3, #4
 80089e0:	9300      	str	r3, [sp, #0]
 80089e2:	4623      	mov	r3, r4
 80089e4:	2200      	movs	r2, #0
 80089e6:	f246 0184 	movw	r1, #24708	; 0x6084
 80089ea:	2001      	movs	r0, #1
 80089ec:	f7fb fc1c 	bl	8004228 <sdo_send>
     wait_ms1(2);
 80089f0:	2002      	movs	r0, #2
 80089f2:	f7ff fd56 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6084,0);
 80089f6:	2200      	movs	r2, #0
 80089f8:	f246 0184 	movw	r1, #24708	; 0x6084
 80089fc:	2001      	movs	r0, #1
 80089fe:	f7fb fb8b 	bl	8004118 <sdo_reseive>
 8008a02:	4605      	mov	r5, r0
     wait_ms1(2);
 8008a04:	2002      	movs	r0, #2
 8008a06:	f7ff fd4c 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 8008a0a:	42ac      	cmp	r4, r5
 8008a0c:	d102      	bne.n	8008a14 <set_rampe_runter+0x44>
 8008a0e:	2001      	movs	r0, #1
//    wert2=erg;

  return erg;
}
 8008a10:	b003      	add	sp, #12
 8008a12:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008a14:	f04f 30ff 	mov.w	r0, #4294967295
 8008a18:	e7fa      	b.n	8008a10 <set_rampe_runter+0x40>
 8008a1a:	bf00      	nop
 8008a1c:	20000b30 	.word	0x20000b30

08008a20 <set_rampe_rauf_r>:
int set_rampe_rauf_r(void) {
 8008a20:	b530      	push	{r4, r5, lr}
 8008a22:	b083      	sub	sp, #12
int erg =-1;
int j;
int val= rampe1.rampe_start_r[rampe1.array_nr];
 8008a24:	4b11      	ldr	r3, [pc, #68]	; (8008a6c <set_rampe_rauf_r+0x4c>)
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	3254      	adds	r2, #84	; 0x54
 8008a2a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008a2e:	685c      	ldr	r4, [r3, #4]
    sdo_send (1,0x6083, 0,val,4); 
 8008a30:	2304      	movs	r3, #4
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	4623      	mov	r3, r4
 8008a36:	2200      	movs	r2, #0
 8008a38:	f246 0183 	movw	r1, #24707	; 0x6083
 8008a3c:	2001      	movs	r0, #1
 8008a3e:	f7fb fbf3 	bl	8004228 <sdo_send>
     wait_ms1(2);
 8008a42:	2002      	movs	r0, #2
 8008a44:	f7ff fd2d 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6083,0);
 8008a48:	2200      	movs	r2, #0
 8008a4a:	f246 0183 	movw	r1, #24707	; 0x6083
 8008a4e:	2001      	movs	r0, #1
 8008a50:	f7fb fb62 	bl	8004118 <sdo_reseive>
 8008a54:	4605      	mov	r5, r0
     wait_ms1(2);
 8008a56:	2002      	movs	r0, #2
 8008a58:	f7ff fd23 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 8008a5c:	42ac      	cmp	r4, r5
 8008a5e:	d102      	bne.n	8008a66 <set_rampe_rauf_r+0x46>
 8008a60:	2001      	movs	r0, #1
  return erg;
}
 8008a62:	b003      	add	sp, #12
 8008a64:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008a66:	f04f 30ff 	mov.w	r0, #4294967295
 8008a6a:	e7fa      	b.n	8008a62 <set_rampe_rauf_r+0x42>
 8008a6c:	20000b30 	.word	0x20000b30

08008a70 <set_rampe_runter_r>:
int set_rampe_runter_r(void) {
 8008a70:	b530      	push	{r4, r5, lr}
 8008a72:	b083      	sub	sp, #12
int erg =-1;
int j;
int val =rampe1.rampe_stop_r[rampe1.array_nr];
 8008a74:	4a11      	ldr	r2, [pc, #68]	; (8008abc <set_rampe_runter_r+0x4c>)
 8008a76:	6853      	ldr	r3, [r2, #4]
 8008a78:	335e      	adds	r3, #94	; 0x5e
 8008a7a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    sdo_send (1,0x6084, 0,val,4); 
 8008a7e:	2304      	movs	r3, #4
 8008a80:	9300      	str	r3, [sp, #0]
 8008a82:	4623      	mov	r3, r4
 8008a84:	2200      	movs	r2, #0
 8008a86:	f246 0184 	movw	r1, #24708	; 0x6084
 8008a8a:	2001      	movs	r0, #1
 8008a8c:	f7fb fbcc 	bl	8004228 <sdo_send>
     wait_ms1(2);
 8008a90:	2002      	movs	r0, #2
 8008a92:	f7ff fd06 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x6084,0);
 8008a96:	2200      	movs	r2, #0
 8008a98:	f246 0184 	movw	r1, #24708	; 0x6084
 8008a9c:	2001      	movs	r0, #1
 8008a9e:	f7fb fb3b 	bl	8004118 <sdo_reseive>
 8008aa2:	4605      	mov	r5, r0
     wait_ms1(2);
 8008aa4:	2002      	movs	r0, #2
 8008aa6:	f7ff fcfc 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 8008aaa:	42ac      	cmp	r4, r5
 8008aac:	d102      	bne.n	8008ab4 <set_rampe_runter_r+0x44>
 8008aae:	2001      	movs	r0, #1
  return erg;
}
 8008ab0:	b003      	add	sp, #12
 8008ab2:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8008ab8:	e7fa      	b.n	8008ab0 <set_rampe_runter_r+0x40>
 8008aba:	bf00      	nop
 8008abc:	20000b30 	.word	0x20000b30

08008ac0 <set_position>:

int set_position(void) {
 8008ac0:	b530      	push	{r4, r5, lr}
 8008ac2:	b083      	sub	sp, #12
int erg =-1;
int j;
int k;
 k=1;

if(rampe1.Drehrichtung == 1 && rampe1.Oszi == 1){
 8008ac4:	4b3c      	ldr	r3, [pc, #240]	; (8008bb8 <set_position+0xf8>)
 8008ac6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008aca:	2b01      	cmp	r3, #1
 8008acc:	d027      	beq.n	8008b1e <set_position+0x5e>

	if (val <= (Oszi_UT_Temp - rampe1.Oszi_UT_Toleranz)) {Oszi_UT_Multi = -1;}
	if (val >= (Oszi_UT_Temp )) {Oszi_UT_Multi = +1;}
	val -= Oszi_UT_Multi * rampe1.Oszi_Schrittweite;
}
if(rampe1.Drehrichtung == 0 && rampe1.Oszi == 1){
 8008ace:	b923      	cbnz	r3, 8008ada <set_position+0x1a>
 8008ad0:	4b39      	ldr	r3, [pc, #228]	; (8008bb8 <set_position+0xf8>)
 8008ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ad6:	2b01      	cmp	r3, #1
 8008ad8:	d048      	beq.n	8008b6c <set_position+0xac>
	if (val >= (Oszi_UT_Temp + rampe1.Oszi_UT_Toleranz)) {Oszi_UT_Multi = -1;}
	if (val <= (Oszi_UT_Temp )) {Oszi_UT_Multi = +1;}
	val += Oszi_UT_Multi * rampe1.Oszi_Schrittweite;
}

V1 = val;
 8008ada:	4c38      	ldr	r4, [pc, #224]	; (8008bbc <set_position+0xfc>)
 8008adc:	6822      	ldr	r2, [r4, #0]
 8008ade:	4b38      	ldr	r3, [pc, #224]	; (8008bc0 <set_position+0x100>)
 8008ae0:	601a      	str	r2, [r3, #0]
  sdo_send (1,0x607a, 0,val,4);
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	2204      	movs	r2, #4
 8008ae6:	9200      	str	r2, [sp, #0]
 8008ae8:	2200      	movs	r2, #0
 8008aea:	f246 017a 	movw	r1, #24698	; 0x607a
 8008aee:	2001      	movs	r0, #1
 8008af0:	f7fb fb9a 	bl	8004228 <sdo_send>
     wait_ms1(2);
 8008af4:	2002      	movs	r0, #2
 8008af6:	f7ff fcd4 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x607a,0);
 8008afa:	2200      	movs	r2, #0
 8008afc:	f246 017a 	movw	r1, #24698	; 0x607a
 8008b00:	2001      	movs	r0, #1
 8008b02:	f7fb fb09 	bl	8004118 <sdo_reseive>
 8008b06:	4605      	mov	r5, r0
     wait_ms1(2);
 8008b08:	2002      	movs	r0, #2
 8008b0a:	f7ff fcca 	bl	80084a2 <wait_ms1>
    if ( j == val) { erg =1; }
 8008b0e:	6823      	ldr	r3, [r4, #0]
 8008b10:	429d      	cmp	r5, r3
 8008b12:	d14d      	bne.n	8008bb0 <set_position+0xf0>
 8008b14:	2001      	movs	r0, #1
    wert3=erg;
 8008b16:	4b2b      	ldr	r3, [pc, #172]	; (8008bc4 <set_position+0x104>)
 8008b18:	6018      	str	r0, [r3, #0]
  return erg;
}
 8008b1a:	b003      	add	sp, #12
 8008b1c:	bd30      	pop	{r4, r5, pc}
if(rampe1.Drehrichtung == 1 && rampe1.Oszi == 1){
 8008b1e:	4a26      	ldr	r2, [pc, #152]	; (8008bb8 <set_position+0xf8>)
 8008b20:	f8d2 22b8 	ldr.w	r2, [r2, #696]	; 0x2b8
 8008b24:	2a01      	cmp	r2, #1
 8008b26:	d1d2      	bne.n	8008ace <set_position+0xe>
	if (val <= (Oszi_UT_Temp - rampe1.Oszi_UT_Toleranz)) {Oszi_UT_Multi = -1;}
 8008b28:	4a27      	ldr	r2, [pc, #156]	; (8008bc8 <set_position+0x108>)
 8008b2a:	6812      	ldr	r2, [r2, #0]
 8008b2c:	4922      	ldr	r1, [pc, #136]	; (8008bb8 <set_position+0xf8>)
 8008b2e:	f8d1 12bc 	ldr.w	r1, [r1, #700]	; 0x2bc
 8008b32:	1a52      	subs	r2, r2, r1
 8008b34:	4921      	ldr	r1, [pc, #132]	; (8008bbc <set_position+0xfc>)
 8008b36:	6809      	ldr	r1, [r1, #0]
 8008b38:	428a      	cmp	r2, r1
 8008b3a:	db03      	blt.n	8008b44 <set_position+0x84>
 8008b3c:	f04f 31ff 	mov.w	r1, #4294967295
 8008b40:	4a22      	ldr	r2, [pc, #136]	; (8008bcc <set_position+0x10c>)
 8008b42:	6011      	str	r1, [r2, #0]
	if (val >= (Oszi_UT_Temp )) {Oszi_UT_Multi = +1;}
 8008b44:	4a1d      	ldr	r2, [pc, #116]	; (8008bbc <set_position+0xfc>)
 8008b46:	6811      	ldr	r1, [r2, #0]
 8008b48:	4a1f      	ldr	r2, [pc, #124]	; (8008bc8 <set_position+0x108>)
 8008b4a:	6812      	ldr	r2, [r2, #0]
 8008b4c:	4291      	cmp	r1, r2
 8008b4e:	db02      	blt.n	8008b56 <set_position+0x96>
 8008b50:	2101      	movs	r1, #1
 8008b52:	4a1e      	ldr	r2, [pc, #120]	; (8008bcc <set_position+0x10c>)
 8008b54:	6011      	str	r1, [r2, #0]
	val -= Oszi_UT_Multi * rampe1.Oszi_Schrittweite;
 8008b56:	4a18      	ldr	r2, [pc, #96]	; (8008bb8 <set_position+0xf8>)
 8008b58:	f8d2 22c4 	ldr.w	r2, [r2, #708]	; 0x2c4
 8008b5c:	491b      	ldr	r1, [pc, #108]	; (8008bcc <set_position+0x10c>)
 8008b5e:	6808      	ldr	r0, [r1, #0]
 8008b60:	4916      	ldr	r1, [pc, #88]	; (8008bbc <set_position+0xfc>)
 8008b62:	680c      	ldr	r4, [r1, #0]
 8008b64:	fb00 4212 	mls	r2, r0, r2, r4
 8008b68:	600a      	str	r2, [r1, #0]
 8008b6a:	e7b0      	b.n	8008ace <set_position+0xe>
	if (val >= (Oszi_UT_Temp + rampe1.Oszi_UT_Toleranz)) {Oszi_UT_Multi = -1;}
 8008b6c:	4b12      	ldr	r3, [pc, #72]	; (8008bb8 <set_position+0xf8>)
 8008b6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008b72:	4a15      	ldr	r2, [pc, #84]	; (8008bc8 <set_position+0x108>)
 8008b74:	6812      	ldr	r2, [r2, #0]
 8008b76:	4413      	add	r3, r2
 8008b78:	4a10      	ldr	r2, [pc, #64]	; (8008bbc <set_position+0xfc>)
 8008b7a:	6812      	ldr	r2, [r2, #0]
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	dc03      	bgt.n	8008b88 <set_position+0xc8>
 8008b80:	f04f 32ff 	mov.w	r2, #4294967295
 8008b84:	4b11      	ldr	r3, [pc, #68]	; (8008bcc <set_position+0x10c>)
 8008b86:	601a      	str	r2, [r3, #0]
	if (val <= (Oszi_UT_Temp )) {Oszi_UT_Multi = +1;}
 8008b88:	4b0c      	ldr	r3, [pc, #48]	; (8008bbc <set_position+0xfc>)
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	4b0e      	ldr	r3, [pc, #56]	; (8008bc8 <set_position+0x108>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	429a      	cmp	r2, r3
 8008b92:	dc02      	bgt.n	8008b9a <set_position+0xda>
 8008b94:	2201      	movs	r2, #1
 8008b96:	4b0d      	ldr	r3, [pc, #52]	; (8008bcc <set_position+0x10c>)
 8008b98:	601a      	str	r2, [r3, #0]
	val += Oszi_UT_Multi * rampe1.Oszi_Schrittweite;
 8008b9a:	4b07      	ldr	r3, [pc, #28]	; (8008bb8 <set_position+0xf8>)
 8008b9c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008ba0:	4a0a      	ldr	r2, [pc, #40]	; (8008bcc <set_position+0x10c>)
 8008ba2:	6810      	ldr	r0, [r2, #0]
 8008ba4:	4a05      	ldr	r2, [pc, #20]	; (8008bbc <set_position+0xfc>)
 8008ba6:	6811      	ldr	r1, [r2, #0]
 8008ba8:	fb00 1303 	mla	r3, r0, r3, r1
 8008bac:	6013      	str	r3, [r2, #0]
 8008bae:	e794      	b.n	8008ada <set_position+0x1a>
int erg =-1;
 8008bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb4:	e7af      	b.n	8008b16 <set_position+0x56>
 8008bb6:	bf00      	nop
 8008bb8:	20000b30 	.word	0x20000b30
 8008bbc:	20001894 	.word	0x20001894
 8008bc0:	2000188c 	.word	0x2000188c
 8008bc4:	200018a0 	.word	0x200018a0
 8008bc8:	200018b0 	.word	0x200018b0
 8008bcc:	200018ac 	.word	0x200018ac

08008bd0 <setup_motorhinfahrt>:
int setup_motorhinfahrt(SpeedMultiplier){
 8008bd0:	b530      	push	{r4, r5, lr}
 8008bd2:	b083      	sub	sp, #12
  if ( set_motor_power_on() == 1 ) {
 8008bd4:	f7ff fc69 	bl	80084aa <set_motor_power_on>
 8008bd8:	2801      	cmp	r0, #1
 8008bda:	d175      	bne.n	8008cc8 <setup_motorhinfahrt+0xf8>
 8008bdc:	4605      	mov	r5, r0
	  sdo_send (1,0x3202, 0,1,4); // Closed loop
 8008bde:	2304      	movs	r3, #4
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	2301      	movs	r3, #1
 8008be4:	2200      	movs	r2, #0
 8008be6:	f243 2102 	movw	r1, #12802	; 0x3202
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fb fb1c 	bl	8004228 <sdo_send>
	  wait_ms1(2);
 8008bf0:	2002      	movs	r0, #2
 8008bf2:	f7ff fc56 	bl	80084a2 <wait_ms1>
	  wait_ms1(2);
 8008bf6:	2002      	movs	r0, #2
 8008bf8:	f7ff fc53 	bl	80084a2 <wait_ms1>
	  wait_ms(2);
 8008bfc:	2002      	movs	r0, #2
 8008bfe:	f7fe fc29 	bl	8007454 <wait_ms>
      j  = set_rampe_rauf();                                      j <<=1;   // 0x6083
 8008c02:	f7ff febd 	bl	8008980 <set_rampe_rauf>
 8008c06:	0044      	lsls	r4, r0, #1
      j |= set_rampe_runter();                                    j <<=1;   // 0x6084
 8008c08:	f7ff fee2 	bl	80089d0 <set_rampe_runter>
 8008c0c:	4304      	orrs	r4, r0
 8008c0e:	0064      	lsls	r4, r4, #1
      j |= set_strom_vor();   									  j <<=1;	// 0x2031 Strom Druckaufbau
 8008c10:	f7ff fe66 	bl	80088e0 <set_strom_vor>
 8008c14:	4304      	orrs	r4, r0
 8008c16:	0064      	lsls	r4, r4, #1
      j |= set_motor_gesch(rampe1.geschwind[rampe1.array_nr] );   j <<=1;
 8008c18:	4b2d      	ldr	r3, [pc, #180]	; (8008cd0 <setup_motorhinfahrt+0x100>)
 8008c1a:	685a      	ldr	r2, [r3, #4]
 8008c1c:	3216      	adds	r2, #22
 8008c1e:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008c22:	edd3 7a00 	vldr	s15, [r3]
 8008c26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008c2a:	ee17 0a90 	vmov	r0, s15
 8008c2e:	f7ff fe15 	bl	800885c <set_motor_gesch>
 8008c32:	4304      	orrs	r4, r0
 8008c34:	0064      	lsls	r4, r4, #1
      j |= set_position();                                        j <<=1;   // 0x607a
 8008c36:	f7ff ff43 	bl	8008ac0 <set_position>
 8008c3a:	4304      	orrs	r4, r0
 8008c3c:	0064      	lsls	r4, r4, #1
      j |= set_mode(1);                                           j <<=1;   // 0x6060 1 = ProfilePositionMode
 8008c3e:	2001      	movs	r0, #1
 8008c40:	f7ff fe2d 	bl	800889e <set_mode>
 8008c44:	4304      	orrs	r4, r0
 8008c46:	0064      	lsls	r4, r4, #1
      l = sdo_reseive(1,0x6040,0);
 8008c48:	2200      	movs	r2, #0
 8008c4a:	f246 0140 	movw	r1, #24640	; 0x6040
 8008c4e:	2001      	movs	r0, #1
 8008c50:	f7fb fa62 	bl	8004118 <sdo_reseive>
      j |= sdo_send(1,0x6040, 0, 0x003f,2);									// PPM Bit 5: Fahrauftrag sofort und Bit 6: Zielposition rel.
 8008c54:	2302      	movs	r3, #2
 8008c56:	9300      	str	r3, [sp, #0]
 8008c58:	233f      	movs	r3, #63	; 0x3f
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f246 0140 	movw	r1, #24640	; 0x6040
 8008c60:	2001      	movs	r0, #1
 8008c62:	f7fb fae1 	bl	8004228 <sdo_send>
 8008c66:	4320      	orrs	r0, r4
      if ( j== 0x007f) { erg =1; }
 8008c68:	287f      	cmp	r0, #127	; 0x7f
 8008c6a:	d001      	beq.n	8008c70 <setup_motorhinfahrt+0xa0>
int erg =-1;
 8008c6c:	f04f 35ff 	mov.w	r5, #4294967295
      wait_ms1(2);
 8008c70:	2002      	movs	r0, #2
 8008c72:	f7ff fc16 	bl	80084a2 <wait_ms1>
      sdo_send (1,0x6065, 0,rampe1.StallTol,4); // Following Error Window / Maximaler Schleppfehler
 8008c76:	4b16      	ldr	r3, [pc, #88]	; (8008cd0 <setup_motorhinfahrt+0x100>)
 8008c78:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 8008c7c:	2204      	movs	r2, #4
 8008c7e:	9200      	str	r2, [sp, #0]
 8008c80:	2200      	movs	r2, #0
 8008c82:	f246 0165 	movw	r1, #24677	; 0x6065
 8008c86:	2001      	movs	r0, #1
 8008c88:	f7fb face 	bl	8004228 <sdo_send>
      wait_ms1(2);
 8008c8c:	2002      	movs	r0, #2
 8008c8e:	f7ff fc08 	bl	80084a2 <wait_ms1>
      sdo_send (1,0x6066, 0,100,2); // Following Error Window / Maximaler Schleppfehler
 8008c92:	2402      	movs	r4, #2
 8008c94:	9400      	str	r4, [sp, #0]
 8008c96:	2364      	movs	r3, #100	; 0x64
 8008c98:	2200      	movs	r2, #0
 8008c9a:	f246 0166 	movw	r1, #24678	; 0x6066
 8008c9e:	2001      	movs	r0, #1
 8008ca0:	f7fb fac2 	bl	8004228 <sdo_send>
      wait_ms1(2);
 8008ca4:	4620      	mov	r0, r4
 8008ca6:	f7ff fbfc 	bl	80084a2 <wait_ms1>
      sdo_send (1,0x3700, 0,0xffff,2); // Following Error Option Code / Closed Loop => Sofort Stop bei Schleppfehler
 8008caa:	9400      	str	r4, [sp, #0]
 8008cac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f44f 515c 	mov.w	r1, #14080	; 0x3700
 8008cb6:	2001      	movs	r0, #1
 8008cb8:	f7fb fab6 	bl	8004228 <sdo_send>
	  wait_ms1(2);
 8008cbc:	4620      	mov	r0, r4
 8008cbe:	f7ff fbf0 	bl	80084a2 <wait_ms1>
 }
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	b003      	add	sp, #12
 8008cc6:	bd30      	pop	{r4, r5, pc}
int erg =-1;
 8008cc8:	f04f 35ff 	mov.w	r5, #4294967295
 return  erg;
 8008ccc:	e7f9      	b.n	8008cc2 <setup_motorhinfahrt+0xf2>
 8008cce:	bf00      	nop
 8008cd0:	20000b30 	.word	0x20000b30

08008cd4 <set_position_r>:





int set_position_r(Position) {
 8008cd4:	b570      	push	{r4, r5, r6, lr}
 8008cd6:	ed2d 8b02 	vpush	{d8}
 8008cda:	b082      	sub	sp, #8
 8008cdc:	4604      	mov	r4, r0
int erg =-1; int l;
int j;
int k;
float Offset=0;

if(rampe1.Drehrichtung == 1 && rampe1.Oszi == 1){
 8008cde:	4b70      	ldr	r3, [pc, #448]	; (8008ea0 <set_position_r+0x1cc>)
 8008ce0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d031      	beq.n	8008d4c <set_position_r+0x78>
	if (val1 >= (Oszi_OT_Temp + rampe1.Oszi_OT_Toleranz)) {Oszi_OT_Multi = -1;}
	if (val1 <= (Oszi_OT_Temp )) {Oszi_OT_Multi = 1;}
	val1 = val1 + Oszi_OT_Multi * rampe1.Oszi_Schrittweite;
}
if(rampe1.Drehrichtung == 0 && rampe1.Oszi == 1){
 8008ce8:	b923      	cbnz	r3, 8008cf4 <set_position_r+0x20>
 8008cea:	4b6d      	ldr	r3, [pc, #436]	; (8008ea0 <set_position_r+0x1cc>)
 8008cec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d052      	beq.n	8008d9a <set_position_r+0xc6>
	if (val1 <= (Oszi_OT_Temp - rampe1.Oszi_OT_Toleranz)) {Oszi_OT_Multi = -1;}
	if (val1 >= (Oszi_OT_Temp )) {Oszi_OT_Multi = 1;}
	val1 -= Oszi_OT_Multi * rampe1.Oszi_Schrittweite;
}
V1=val1;
 8008cf4:	4b6b      	ldr	r3, [pc, #428]	; (8008ea4 <set_position_r+0x1d0>)
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	4b6b      	ldr	r3, [pc, #428]	; (8008ea8 <set_position_r+0x1d4>)
 8008cfa:	601a      	str	r2, [r3, #0]
if (Position == 1){
 8008cfc:	2c01      	cmp	r4, #1
 8008cfe:	d06e      	beq.n	8008dde <set_position_r+0x10a>



  return erg;
}
else if (Position == 2){
 8008d00:	2c02      	cmp	r4, #2
 8008d02:	f000 80a9 	beq.w	8008e58 <set_position_r+0x184>
    wert5=erg;
  return erg;
}
else {
// fahre zurck bei Oszi
	sdo_send (1,0x607a, 0,val1,4);
 8008d06:	4c67      	ldr	r4, [pc, #412]	; (8008ea4 <set_position_r+0x1d0>)
 8008d08:	6823      	ldr	r3, [r4, #0]
 8008d0a:	2204      	movs	r2, #4
 8008d0c:	9200      	str	r2, [sp, #0]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f246 017a 	movw	r1, #24698	; 0x607a
 8008d14:	2001      	movs	r0, #1
 8008d16:	f7fb fa87 	bl	8004228 <sdo_send>
	     wait_ms1(2);
 8008d1a:	2002      	movs	r0, #2
 8008d1c:	f7ff fbc1 	bl	80084a2 <wait_ms1>
	    j = sdo_reseive(1,0x607a,0);
 8008d20:	2200      	movs	r2, #0
 8008d22:	f246 017a 	movw	r1, #24698	; 0x607a
 8008d26:	2001      	movs	r0, #1
 8008d28:	f7fb f9f6 	bl	8004118 <sdo_reseive>
 8008d2c:	4605      	mov	r5, r0
	     wait_ms1(2);
 8008d2e:	2002      	movs	r0, #2
 8008d30:	f7ff fbb7 	bl	80084a2 <wait_ms1>
	    if ( j == val1) { erg =1; }
 8008d34:	6823      	ldr	r3, [r4, #0]
 8008d36:	429d      	cmp	r5, r3
 8008d38:	f000 80b0 	beq.w	8008e9c <set_position_r+0x1c8>
int erg =-1; int l;
 8008d3c:	f04f 30ff 	mov.w	r0, #4294967295
	    wert5=erg;
 8008d40:	4b5a      	ldr	r3, [pc, #360]	; (8008eac <set_position_r+0x1d8>)
 8008d42:	6018      	str	r0, [r3, #0]
	    return erg;
	}
}
 8008d44:	b002      	add	sp, #8
 8008d46:	ecbd 8b02 	vpop	{d8}
 8008d4a:	bd70      	pop	{r4, r5, r6, pc}
if(rampe1.Drehrichtung == 1 && rampe1.Oszi == 1){
 8008d4c:	4a54      	ldr	r2, [pc, #336]	; (8008ea0 <set_position_r+0x1cc>)
 8008d4e:	f8d2 22b8 	ldr.w	r2, [r2, #696]	; 0x2b8
 8008d52:	2a01      	cmp	r2, #1
 8008d54:	d1c8      	bne.n	8008ce8 <set_position_r+0x14>
	if (val1 >= (Oszi_OT_Temp + rampe1.Oszi_OT_Toleranz)) {Oszi_OT_Multi = -1;}
 8008d56:	4a52      	ldr	r2, [pc, #328]	; (8008ea0 <set_position_r+0x1cc>)
 8008d58:	f8d2 22c0 	ldr.w	r2, [r2, #704]	; 0x2c0
 8008d5c:	4954      	ldr	r1, [pc, #336]	; (8008eb0 <set_position_r+0x1dc>)
 8008d5e:	6809      	ldr	r1, [r1, #0]
 8008d60:	440a      	add	r2, r1
 8008d62:	4950      	ldr	r1, [pc, #320]	; (8008ea4 <set_position_r+0x1d0>)
 8008d64:	6809      	ldr	r1, [r1, #0]
 8008d66:	428a      	cmp	r2, r1
 8008d68:	dc03      	bgt.n	8008d72 <set_position_r+0x9e>
 8008d6a:	f04f 31ff 	mov.w	r1, #4294967295
 8008d6e:	4a51      	ldr	r2, [pc, #324]	; (8008eb4 <set_position_r+0x1e0>)
 8008d70:	6011      	str	r1, [r2, #0]
	if (val1 <= (Oszi_OT_Temp )) {Oszi_OT_Multi = 1;}
 8008d72:	4a4c      	ldr	r2, [pc, #304]	; (8008ea4 <set_position_r+0x1d0>)
 8008d74:	6811      	ldr	r1, [r2, #0]
 8008d76:	4a4e      	ldr	r2, [pc, #312]	; (8008eb0 <set_position_r+0x1dc>)
 8008d78:	6812      	ldr	r2, [r2, #0]
 8008d7a:	4291      	cmp	r1, r2
 8008d7c:	dc02      	bgt.n	8008d84 <set_position_r+0xb0>
 8008d7e:	2101      	movs	r1, #1
 8008d80:	4a4c      	ldr	r2, [pc, #304]	; (8008eb4 <set_position_r+0x1e0>)
 8008d82:	6011      	str	r1, [r2, #0]
	val1 = val1 + Oszi_OT_Multi * rampe1.Oszi_Schrittweite;
 8008d84:	4a46      	ldr	r2, [pc, #280]	; (8008ea0 <set_position_r+0x1cc>)
 8008d86:	f8d2 22c4 	ldr.w	r2, [r2, #708]	; 0x2c4
 8008d8a:	494a      	ldr	r1, [pc, #296]	; (8008eb4 <set_position_r+0x1e0>)
 8008d8c:	680d      	ldr	r5, [r1, #0]
 8008d8e:	4945      	ldr	r1, [pc, #276]	; (8008ea4 <set_position_r+0x1d0>)
 8008d90:	6808      	ldr	r0, [r1, #0]
 8008d92:	fb05 0202 	mla	r2, r5, r2, r0
 8008d96:	600a      	str	r2, [r1, #0]
 8008d98:	e7a6      	b.n	8008ce8 <set_position_r+0x14>
	if (val1 <= (Oszi_OT_Temp - rampe1.Oszi_OT_Toleranz)) {Oszi_OT_Multi = -1;}
 8008d9a:	4b45      	ldr	r3, [pc, #276]	; (8008eb0 <set_position_r+0x1dc>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	4a40      	ldr	r2, [pc, #256]	; (8008ea0 <set_position_r+0x1cc>)
 8008da0:	f8d2 22c0 	ldr.w	r2, [r2, #704]	; 0x2c0
 8008da4:	1a9b      	subs	r3, r3, r2
 8008da6:	4a3f      	ldr	r2, [pc, #252]	; (8008ea4 <set_position_r+0x1d0>)
 8008da8:	6812      	ldr	r2, [r2, #0]
 8008daa:	4293      	cmp	r3, r2
 8008dac:	db03      	blt.n	8008db6 <set_position_r+0xe2>
 8008dae:	f04f 32ff 	mov.w	r2, #4294967295
 8008db2:	4b40      	ldr	r3, [pc, #256]	; (8008eb4 <set_position_r+0x1e0>)
 8008db4:	601a      	str	r2, [r3, #0]
	if (val1 >= (Oszi_OT_Temp )) {Oszi_OT_Multi = 1;}
 8008db6:	4b3b      	ldr	r3, [pc, #236]	; (8008ea4 <set_position_r+0x1d0>)
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	4b3d      	ldr	r3, [pc, #244]	; (8008eb0 <set_position_r+0x1dc>)
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	429a      	cmp	r2, r3
 8008dc0:	db02      	blt.n	8008dc8 <set_position_r+0xf4>
 8008dc2:	2201      	movs	r2, #1
 8008dc4:	4b3b      	ldr	r3, [pc, #236]	; (8008eb4 <set_position_r+0x1e0>)
 8008dc6:	601a      	str	r2, [r3, #0]
	val1 -= Oszi_OT_Multi * rampe1.Oszi_Schrittweite;
 8008dc8:	4b35      	ldr	r3, [pc, #212]	; (8008ea0 <set_position_r+0x1cc>)
 8008dca:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8008dce:	4a39      	ldr	r2, [pc, #228]	; (8008eb4 <set_position_r+0x1e0>)
 8008dd0:	6811      	ldr	r1, [r2, #0]
 8008dd2:	4a34      	ldr	r2, [pc, #208]	; (8008ea4 <set_position_r+0x1d0>)
 8008dd4:	6810      	ldr	r0, [r2, #0]
 8008dd6:	fb01 0313 	mls	r3, r1, r3, r0
 8008dda:	6013      	str	r3, [r2, #0]
 8008ddc:	e78a      	b.n	8008cf4 <set_position_r+0x20>
	l = sdo_reseive(1,0x6064,0);    // aktuelle Position
 8008dde:	2200      	movs	r2, #0
 8008de0:	f246 0164 	movw	r1, #24676	; 0x6064
 8008de4:	2001      	movs	r0, #1
 8008de6:	f7fb f997 	bl	8004118 <sdo_reseive>
	if (rampe1.Drehrichtung == 1){Offset = 100;} else {Offset = -100;}
 8008dea:	4b2d      	ldr	r3, [pc, #180]	; (8008ea0 <set_position_r+0x1cc>)
 8008dec:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	d02c      	beq.n	8008e4e <set_position_r+0x17a>
 8008df4:	ed9f 8a30 	vldr	s16, [pc, #192]	; 8008eb8 <set_position_r+0x1e4>
	wait_ms(2);
 8008df8:	2002      	movs	r0, #2
 8008dfa:	f7fe fb2b 	bl	8007454 <wait_ms>
	  sdo_send (1,0x607a, 0,val1 + Offset,4);
 8008dfe:	4d29      	ldr	r5, [pc, #164]	; (8008ea4 <set_position_r+0x1d0>)
 8008e00:	edd5 7a00 	vldr	s15, [r5]
 8008e04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008e08:	ee77 7a88 	vadd.f32	s15, s15, s16
 8008e0c:	2304      	movs	r3, #4
 8008e0e:	9300      	str	r3, [sp, #0]
 8008e10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008e14:	ee17 3a90 	vmov	r3, s15
 8008e18:	2200      	movs	r2, #0
 8008e1a:	f246 017a 	movw	r1, #24698	; 0x607a
 8008e1e:	2001      	movs	r0, #1
 8008e20:	f7fb fa02 	bl	8004228 <sdo_send>
	     wait_ms1(2);
 8008e24:	2002      	movs	r0, #2
 8008e26:	f7ff fb3c 	bl	80084a2 <wait_ms1>
	    j = sdo_reseive(1,0x607a,0);
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f246 017a 	movw	r1, #24698	; 0x607a
 8008e30:	2001      	movs	r0, #1
 8008e32:	f7fb f971 	bl	8004118 <sdo_reseive>
 8008e36:	4606      	mov	r6, r0
	     wait_ms1(2);
 8008e38:	2002      	movs	r0, #2
 8008e3a:	f7ff fb32 	bl	80084a2 <wait_ms1>
	    if ( j == val1) { erg =1; }
 8008e3e:	682b      	ldr	r3, [r5, #0]
 8008e40:	429e      	cmp	r6, r3
 8008e42:	d007      	beq.n	8008e54 <set_position_r+0x180>
int erg =-1; int l;
 8008e44:	f04f 30ff 	mov.w	r0, #4294967295
	    wert5=erg;
 8008e48:	4b18      	ldr	r3, [pc, #96]	; (8008eac <set_position_r+0x1d8>)
 8008e4a:	6018      	str	r0, [r3, #0]
  return erg;
 8008e4c:	e77a      	b.n	8008d44 <set_position_r+0x70>
	if (rampe1.Drehrichtung == 1){Offset = 100;} else {Offset = -100;}
 8008e4e:	ed9f 8a1b 	vldr	s16, [pc, #108]	; 8008ebc <set_position_r+0x1e8>
 8008e52:	e7d1      	b.n	8008df8 <set_position_r+0x124>
	    if ( j == val1) { erg =1; }
 8008e54:	4620      	mov	r0, r4
 8008e56:	e7f7      	b.n	8008e48 <set_position_r+0x174>
  sdo_send (1,0x607a, 0,my_position,4);
 8008e58:	4b19      	ldr	r3, [pc, #100]	; (8008ec0 <set_position_r+0x1ec>)
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	2204      	movs	r2, #4
 8008e5e:	9200      	str	r2, [sp, #0]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f246 017a 	movw	r1, #24698	; 0x607a
 8008e66:	2001      	movs	r0, #1
 8008e68:	f7fb f9de 	bl	8004228 <sdo_send>
     wait_ms1(2);
 8008e6c:	2002      	movs	r0, #2
 8008e6e:	f7ff fb18 	bl	80084a2 <wait_ms1>
    j = sdo_reseive(1,0x607a,0);
 8008e72:	2200      	movs	r2, #0
 8008e74:	f246 017a 	movw	r1, #24698	; 0x607a
 8008e78:	2001      	movs	r0, #1
 8008e7a:	f7fb f94d 	bl	8004118 <sdo_reseive>
 8008e7e:	4604      	mov	r4, r0
     wait_ms1(2);
 8008e80:	2002      	movs	r0, #2
 8008e82:	f7ff fb0e 	bl	80084a2 <wait_ms1>
    if ( j == val1) { erg =1; }
 8008e86:	4b07      	ldr	r3, [pc, #28]	; (8008ea4 <set_position_r+0x1d0>)
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	429c      	cmp	r4, r3
 8008e8c:	d004      	beq.n	8008e98 <set_position_r+0x1c4>
int erg =-1; int l;
 8008e8e:	f04f 30ff 	mov.w	r0, #4294967295
    wert5=erg;
 8008e92:	4b06      	ldr	r3, [pc, #24]	; (8008eac <set_position_r+0x1d8>)
 8008e94:	6018      	str	r0, [r3, #0]
  return erg;
 8008e96:	e755      	b.n	8008d44 <set_position_r+0x70>
    if ( j == val1) { erg =1; }
 8008e98:	2001      	movs	r0, #1
 8008e9a:	e7fa      	b.n	8008e92 <set_position_r+0x1be>
	    if ( j == val1) { erg =1; }
 8008e9c:	2001      	movs	r0, #1
 8008e9e:	e74f      	b.n	8008d40 <set_position_r+0x6c>
 8008ea0:	20000b30 	.word	0x20000b30
 8008ea4:	200018a4 	.word	0x200018a4
 8008ea8:	2000188c 	.word	0x2000188c
 8008eac:	20001898 	.word	0x20001898
 8008eb0:	20001890 	.word	0x20001890
 8008eb4:	200018a8 	.word	0x200018a8
 8008eb8:	c2c80000 	.word	0xc2c80000
 8008ebc:	42c80000 	.word	0x42c80000
 8008ec0:	2000107c 	.word	0x2000107c

08008ec4 <setup_motorrueckfahrt>:
int setup_motorrueckfahrt(Position) {
 8008ec4:	b510      	push	{r4, lr}
 8008ec6:	b082      	sub	sp, #8
 8008ec8:	4604      	mov	r4, r0
if ( set_motor_power_on() == 1 ) {
 8008eca:	f7ff faee 	bl	80084aa <set_motor_power_on>
 8008ece:	2801      	cmp	r0, #1
 8008ed0:	d132      	bne.n	8008f38 <setup_motorrueckfahrt+0x74>
      j  = set_rampe_rauf_r();
 8008ed2:	f7ff fda5 	bl	8008a20 <set_rampe_rauf_r>
      j |= set_rampe_runter_r();
 8008ed6:	f7ff fdcb 	bl	8008a70 <set_rampe_runter_r>
      j |= set_strom_ru();
 8008eda:	f7ff fd29 	bl	8008930 <set_strom_ru>
      j |= set_motor_gesch(rampe1.geschwindr[rampe1.array_nr] );
 8008ede:	4b18      	ldr	r3, [pc, #96]	; (8008f40 <setup_motorrueckfahrt+0x7c>)
 8008ee0:	685a      	ldr	r2, [r3, #4]
 8008ee2:	327a      	adds	r2, #122	; 0x7a
 8008ee4:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8008ee8:	edd3 7a00 	vldr	s15, [r3]
 8008eec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008ef0:	ee17 0a90 	vmov	r0, s15
 8008ef4:	f7ff fcb2 	bl	800885c <set_motor_gesch>
      j |= set_position_r(Position);
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f7ff feeb 	bl	8008cd4 <set_position_r>
      j = sdo_send(1,0x6040, 0, 0x003f,2);
 8008efe:	2302      	movs	r3, #2
 8008f00:	9300      	str	r3, [sp, #0]
 8008f02:	233f      	movs	r3, #63	; 0x3f
 8008f04:	2200      	movs	r2, #0
 8008f06:	f246 0140 	movw	r1, #24640	; 0x6040
 8008f0a:	2001      	movs	r0, #1
 8008f0c:	f7fb f98c 	bl	8004228 <sdo_send>
 8008f10:	4604      	mov	r4, r0
      if( j == 1) { erg =1; }
 8008f12:	2801      	cmp	r0, #1
 8008f14:	d001      	beq.n	8008f1a <setup_motorrueckfahrt+0x56>
int erg =-1;
 8008f16:	f04f 34ff 	mov.w	r4, #4294967295
      sdo_send (1,0x3202, 0,1,4); // Closed loop
 8008f1a:	2304      	movs	r3, #4
 8008f1c:	9300      	str	r3, [sp, #0]
 8008f1e:	2301      	movs	r3, #1
 8008f20:	2200      	movs	r2, #0
 8008f22:	f243 2102 	movw	r1, #12802	; 0x3202
 8008f26:	4618      	mov	r0, r3
 8008f28:	f7fb f97e 	bl	8004228 <sdo_send>
      wait_ms1(2);
 8008f2c:	2002      	movs	r0, #2
 8008f2e:	f7ff fab8 	bl	80084a2 <wait_ms1>
}
 8008f32:	4620      	mov	r0, r4
 8008f34:	b002      	add	sp, #8
 8008f36:	bd10      	pop	{r4, pc}
int erg =-1;
 8008f38:	f04f 34ff 	mov.w	r4, #4294967295
return erg;
 8008f3c:	e7f9      	b.n	8008f32 <setup_motorrueckfahrt+0x6e>
 8008f3e:	bf00      	nop
 8008f40:	20000b30 	.word	0x20000b30

08008f44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008f44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008f7c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008f48:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008f4a:	e003      	b.n	8008f54 <LoopCopyDataInit>

08008f4c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008f4c:	4b0c      	ldr	r3, [pc, #48]	; (8008f80 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8008f4e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8008f50:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8008f52:	3104      	adds	r1, #4

08008f54 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008f54:	480b      	ldr	r0, [pc, #44]	; (8008f84 <LoopForever+0xa>)
	ldr	r3, =_edata
 8008f56:	4b0c      	ldr	r3, [pc, #48]	; (8008f88 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008f58:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008f5a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008f5c:	d3f6      	bcc.n	8008f4c <CopyDataInit>
	ldr	r2, =_sbss
 8008f5e:	4a0b      	ldr	r2, [pc, #44]	; (8008f8c <LoopForever+0x12>)
	b	LoopFillZerobss
 8008f60:	e002      	b.n	8008f68 <LoopFillZerobss>

08008f62 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008f62:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008f64:	f842 3b04 	str.w	r3, [r2], #4

08008f68 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008f68:	4b09      	ldr	r3, [pc, #36]	; (8008f90 <LoopForever+0x16>)
	cmp	r2, r3
 8008f6a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008f6c:	d3f9      	bcc.n	8008f62 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008f6e:	f000 fa51 	bl	8009414 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008f72:	f000 fa91 	bl	8009498 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008f76:	f7fe fcb5 	bl	80078e4 <main>

08008f7a <LoopForever>:

LoopForever:
    b LoopForever
 8008f7a:	e7fe      	b.n	8008f7a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008f7c:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8008f80:	0800df28 	.word	0x0800df28
	ldr	r0, =_sdata
 8008f84:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008f88:	200001dc 	.word	0x200001dc
	ldr	r2, =_sbss
 8008f8c:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8008f90:	20001950 	.word	0x20001950

08008f94 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008f94:	e7fe      	b.n	8008f94 <ADC1_IRQHandler>
	...

08008f98 <I2C1_MspInit>:
  static void I2C1_MspInit(I2C_HandleTypeDef *hi2c)
  {
    GPIO_InitTypeDef GPIO_InitStruct;
    RCC_PeriphCLKInitTypeDef RCC_PeriphCLKInitStruct;

    if (hi2c->Instance == EVAL_I2C1)
 8008f98:	6802      	ldr	r2, [r0, #0]
 8008f9a:	4b1b      	ldr	r3, [pc, #108]	; (8009008 <I2C1_MspInit+0x70>)
 8008f9c:	429a      	cmp	r2, r3
 8008f9e:	d000      	beq.n	8008fa2 <I2C1_MspInit+0xa>
 8008fa0:	4770      	bx	lr
  {
 8008fa2:	b510      	push	{r4, lr}
 8008fa4:	b092      	sub	sp, #72	; 0x48
    {
      /*##-1- Set source clock to SYSCLK for I2C1 ################################################*/  
      RCC_PeriphCLKInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8008fa6:	2320      	movs	r3, #32
 8008fa8:	9302      	str	r3, [sp, #8]
      RCC_PeriphCLKInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 8008faa:	2310      	movs	r3, #16
 8008fac:	9307      	str	r3, [sp, #28]
      HAL_RCCEx_PeriphCLKConfig(&RCC_PeriphCLKInitStruct);
 8008fae:	a802      	add	r0, sp, #8
 8008fb0:	f7fa fa64 	bl	800347c <HAL_RCCEx_PeriphCLKConfig>

      /*##-2- Configure the GPIOs ################################################*/  

      /* Enable GPIO clock */
      EVAL_I2C1_GPIO_CLK_ENABLE();
 8008fb4:	4c15      	ldr	r4, [pc, #84]	; (800900c <I2C1_MspInit+0x74>)
 8008fb6:	6963      	ldr	r3, [r4, #20]
 8008fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008fbc:	6163      	str	r3, [r4, #20]
 8008fbe:	6963      	ldr	r3, [r4, #20]
 8008fc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008fc4:	9300      	str	r3, [sp, #0]
 8008fc6:	9b00      	ldr	r3, [sp, #0]
      
      /* Configure I2C SCL & SDA as alternate function  */
      GPIO_InitStruct.Pin = (EVAL_I2C1_SCL_PIN | EVAL_I2C1_SDA_PIN);
 8008fc8:	23c0      	movs	r3, #192	; 0xc0
 8008fca:	930d      	str	r3, [sp, #52]	; 0x34
      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008fcc:	2312      	movs	r3, #18
 8008fce:	930e      	str	r3, [sp, #56]	; 0x38
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	930f      	str	r3, [sp, #60]	; 0x3c
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008fd4:	9310      	str	r3, [sp, #64]	; 0x40
      GPIO_InitStruct.Alternate = EVAL_I2C1_AF;
 8008fd6:	2304      	movs	r3, #4
 8008fd8:	9311      	str	r3, [sp, #68]	; 0x44
      HAL_GPIO_Init(EVAL_I2C1_GPIO_PORT, &GPIO_InitStruct);
 8008fda:	a90d      	add	r1, sp, #52	; 0x34
 8008fdc:	480c      	ldr	r0, [pc, #48]	; (8009010 <I2C1_MspInit+0x78>)
 8008fde:	f7f9 f969 	bl	80022b4 <HAL_GPIO_Init>

      /*##-3- Configure the Eval I2C peripheral #######################################*/ 
      /* Enable I2C clock */
      EVAL_I2C1_CLK_ENABLE();
 8008fe2:	69e3      	ldr	r3, [r4, #28]
 8008fe4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008fe8:	61e3      	str	r3, [r4, #28]
 8008fea:	69e3      	ldr	r3, [r4, #28]
 8008fec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ff0:	9301      	str	r3, [sp, #4]
 8008ff2:	9b01      	ldr	r3, [sp, #4]

      /* Force the I2C peripheral clock reset */
      EVAL_I2C1_FORCE_RESET();
 8008ff4:	6923      	ldr	r3, [r4, #16]
 8008ff6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008ffa:	6123      	str	r3, [r4, #16]

      /* Release the I2C peripheral clock reset */
      EVAL_I2C1_RELEASE_RESET();
 8008ffc:	6923      	ldr	r3, [r4, #16]
 8008ffe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009002:	6123      	str	r3, [r4, #16]
    }
  }
 8009004:	b012      	add	sp, #72	; 0x48
 8009006:	bd10      	pop	{r4, pc}
 8009008:	40005400 	.word	0x40005400
 800900c:	40021000 	.word	0x40021000
 8009010:	48000400 	.word	0x48000400

08009014 <I2C1_Init>:
  /**
    * @brief I2C Bus initialization
    * @retval None
    */
  void I2C1_Init(void)
  {
 8009014:	b510      	push	{r4, lr}
    if(HAL_I2C_GetState(&heval_I2c1) == HAL_I2C_STATE_RESET)
 8009016:	480d      	ldr	r0, [pc, #52]	; (800904c <I2C1_Init+0x38>)
 8009018:	f7f9 fca1 	bl	800295e <HAL_I2C_GetState>
 800901c:	b100      	cbz	r0, 8009020 <I2C1_Init+0xc>
 800901e:	bd10      	pop	{r4, pc}
    {
      heval_I2c1.Instance              = EVAL_I2C1;
 8009020:	4c0a      	ldr	r4, [pc, #40]	; (800904c <I2C1_Init+0x38>)
 8009022:	4b0b      	ldr	r3, [pc, #44]	; (8009050 <I2C1_Init+0x3c>)
 8009024:	6023      	str	r3, [r4, #0]
      heval_I2c1.Init.Timing           = I2C1_TIMING;
 8009026:	4b0b      	ldr	r3, [pc, #44]	; (8009054 <I2C1_Init+0x40>)
 8009028:	6063      	str	r3, [r4, #4]
      heval_I2c1.Init.OwnAddress1      = 0;//HDMI_CEC_I2C_ADDRESS;
 800902a:	2300      	movs	r3, #0
 800902c:	60a3      	str	r3, [r4, #8]
      heval_I2c1.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800902e:	2201      	movs	r2, #1
 8009030:	60e2      	str	r2, [r4, #12]
      heval_I2c1.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8009032:	6123      	str	r3, [r4, #16]
      heval_I2c1.Init.OwnAddress2      = 0;
 8009034:	6163      	str	r3, [r4, #20]
      heval_I2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8009036:	61a3      	str	r3, [r4, #24]
      heval_I2c1.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8009038:	61e3      	str	r3, [r4, #28]
      heval_I2c1.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;  
 800903a:	6223      	str	r3, [r4, #32]
      
      /* Init the I2C */
      I2C1_MspInit(&heval_I2c1);
 800903c:	4620      	mov	r0, r4
 800903e:	f7ff ffab 	bl	8008f98 <I2C1_MspInit>
      HAL_I2C_Init(&heval_I2c1);
 8009042:	4620      	mov	r0, r4
 8009044:	f7f9 fb6f 	bl	8002726 <HAL_I2C_Init>
    }
  }
 8009048:	e7e9      	b.n	800901e <I2C1_Init+0xa>
 800904a:	bf00      	nop
 800904c:	200018b4 	.word	0x200018b4
 8009050:	40005400 	.word	0x40005400
 8009054:	c062121f 	.word	0xc062121f

08009058 <spi_pin_init>:
    /* Re- Initiaize the SPI communication BUS */
    SPIx_Init();
  }

  #endif /*HAL_SPI_MODULE_ENABLED*/
void spi_pin_init(void) {
 8009058:	b570      	push	{r4, r5, r6, lr}
 800905a:	b088      	sub	sp, #32
//      Spi1_Sclk_GPIO_CLK_ENABLE();
//      Spi1_Miso_GPIO_CLK_ENABLE(); 
//      Spi1_Cs_GPIO_CLK_ENABLE();
//      Spi1_Mosi_GPIO_CLK_ENABLE();

      GPIO_InitStruct.Pin         = EVAL_SPIx_SCK_PIN ;
 800905c:	2320      	movs	r3, #32
 800905e:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode        = GPIO_MODE_OUTPUT_PP;
 8009060:	2301      	movs	r3, #1
 8009062:	9304      	str	r3, [sp, #16]
      GPIO_InitStruct.Pull        = GPIO_PULLUP ;
 8009064:	9305      	str	r3, [sp, #20]
      GPIO_InitStruct.Speed       = GPIO_SPEED_FREQ_HIGH;
 8009066:	2303      	movs	r3, #3
 8009068:	9306      	str	r3, [sp, #24]
//      GPIO_InitStruct.Alternate   = GPIO_AF5_SPI1; 
      HAL_GPIO_Init( EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);
 800906a:	a903      	add	r1, sp, #12
 800906c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009070:	f7f9 f920 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin =EVAL_SPIx_CS_PIN ;
 8009074:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009078:	9303      	str	r3, [sp, #12]
      HAL_GPIO_Init( EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);
 800907a:	a903      	add	r1, sp, #12
 800907c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009080:	f7f9 f918 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin =Spi1_Cs_pin;
 8009084:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009088:	9303      	str	r3, [sp, #12]
      HAL_GPIO_Init( Spi1_Cs_port, &GPIO_InitStruct);
 800908a:	a903      	add	r1, sp, #12
 800908c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009090:	f7f9 f910 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin =Spi1_Sclk_pin;
 8009094:	f44f 7580 	mov.w	r5, #256	; 0x100
 8009098:	9503      	str	r5, [sp, #12]
      HAL_GPIO_Init( Spi1_Sclk_port, &GPIO_InitStruct);
 800909a:	a903      	add	r1, sp, #12
 800909c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090a0:	f7f9 f908 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin =Spi1_Mosi_pin;
 80090a4:	f44f 7600 	mov.w	r6, #512	; 0x200
 80090a8:	9603      	str	r6, [sp, #12]
      HAL_GPIO_Init( Spi1_Mosi_port, &GPIO_InitStruct);
 80090aa:	a903      	add	r1, sp, #12
 80090ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090b0:	f7f9 f900 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=Spi1_Miso_pin;
 80090b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090b8:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 80090ba:	2400      	movs	r4, #0
 80090bc:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init( Spi1_Miso_port, &GPIO_InitStruct);
 80090be:	a903      	add	r1, sp, #12
 80090c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090c4:	f7f9 f8f6 	bl	80022b4 <HAL_GPIO_Init>

      GPIO_InitStruct.Pin=EVAL_SPIx_MISO_PIN;
 80090c8:	2340      	movs	r3, #64	; 0x40
 80090ca:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 80090cc:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  EVAL_SPIx_GPIO_PORT, &GPIO_InitStruct);  
 80090ce:	a903      	add	r1, sp, #12
 80090d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80090d4:	f7f9 f8ee 	bl	80022b4 <HAL_GPIO_Init>
      //EVAL_SPIx_CLK_ENABLE();
      //EVAL1_SPIx_CLK_ENABLE();     
      //SPIx_Init();
      TastenPort_GPIO_CLK_ENABLE();
 80090d8:	4b14      	ldr	r3, [pc, #80]	; (800912c <spi_pin_init+0xd4>)
 80090da:	695a      	ldr	r2, [r3, #20]
 80090dc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80090e0:	615a      	str	r2, [r3, #20]
 80090e2:	695a      	ldr	r2, [r3, #20]
 80090e4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80090e8:	9201      	str	r2, [sp, #4]
 80090ea:	9a01      	ldr	r2, [sp, #4]
      TastenPort2_GPIO_CLK_ENABLE();
 80090ec:	695a      	ldr	r2, [r3, #20]
 80090ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80090f2:	615a      	str	r2, [r3, #20]
 80090f4:	695b      	ldr	r3, [r3, #20]
 80090f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090fa:	9302      	str	r3, [sp, #8]
 80090fc:	9b02      	ldr	r3, [sp, #8]
      GPIO_InitStruct.Pin=taste_runter_pin;
 80090fe:	9603      	str	r6, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8009100:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_runter_port, &GPIO_InitStruct);  
 8009102:	4e0b      	ldr	r6, [pc, #44]	; (8009130 <spi_pin_init+0xd8>)
 8009104:	a903      	add	r1, sp, #12
 8009106:	4630      	mov	r0, r6
 8009108:	f7f9 f8d4 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=taste_rauf_pin;
 800910c:	2310      	movs	r3, #16
 800910e:	9303      	str	r3, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 8009110:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_rauf_port, &GPIO_InitStruct);  
 8009112:	a903      	add	r1, sp, #12
 8009114:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009118:	f7f9 f8cc 	bl	80022b4 <HAL_GPIO_Init>
      GPIO_InitStruct.Pin=taste_enter_pin;
 800911c:	9503      	str	r5, [sp, #12]
      GPIO_InitStruct.Mode=GPIO_MODE_INPUT;
 800911e:	9404      	str	r4, [sp, #16]
      HAL_GPIO_Init(  taste_enter_port, &GPIO_InitStruct);         
 8009120:	a903      	add	r1, sp, #12
 8009122:	4630      	mov	r0, r6
 8009124:	f7f9 f8c6 	bl	80022b4 <HAL_GPIO_Init>

  }
 8009128:	b008      	add	sp, #32
 800912a:	bd70      	pop	{r4, r5, r6, pc}
 800912c:	40021000 	.word	0x40021000
 8009130:	48001000 	.word	0x48001000

08009134 <HAL_ADC_MspInit>:


void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
{
 8009134:	b500      	push	{lr}
 8009136:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef          GPIO_InitStruct;
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* ADC3 Periph clock enable */
  ADCx_CLK_ENABLE();
 8009138:	4b10      	ldr	r3, [pc, #64]	; (800917c <HAL_ADC_MspInit+0x48>)
 800913a:	699a      	ldr	r2, [r3, #24]
 800913c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009140:	619a      	str	r2, [r3, #24]
 8009142:	699a      	ldr	r2, [r3, #24]
 8009144:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8009148:	9201      	str	r2, [sp, #4]
 800914a:	9a01      	ldr	r2, [sp, #4]
  /* Enable GPIO clock ****************************************/
  ADCx_CHANNEL_GPIO_CLK_ENABLE();
 800914c:	695a      	ldr	r2, [r3, #20]
 800914e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8009152:	615a      	str	r2, [r3, #20]
 8009154:	695b      	ldr	r3, [r3, #20]
 8009156:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800915a:	9302      	str	r3, [sp, #8]
 800915c:	9b02      	ldr	r3, [sp, #8]
  /*##-2- Configure peripheral GPIO ##########################################*/
  /* ADC Channel GPIO pin configuration */
  GPIO_InitStruct.Pin = ADCx_CHANNEL_PIN;
 800915e:	2301      	movs	r3, #1
 8009160:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8009162:	2303      	movs	r3, #3
 8009164:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009166:	2300      	movs	r3, #0
 8009168:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(ADCx_CHANNEL_GPIO_PORT, &GPIO_InitStruct);
 800916a:	a903      	add	r1, sp, #12
 800916c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009170:	f7f9 f8a0 	bl	80022b4 <HAL_GPIO_Init>
}
 8009174:	b009      	add	sp, #36	; 0x24
 8009176:	f85d fb04 	ldr.w	pc, [sp], #4
 800917a:	bf00      	nop
 800917c:	40021000 	.word	0x40021000

08009180 <HAL_CAN_MspInit>:
  *           - NVIC configuration for DMA interrupt request enable
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef *hcan)
{
 8009180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009184:	b088      	sub	sp, #32
  GPIO_InitTypeDef   GPIO_InitStruct;

  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* CAN1 Periph clock enable */
  CANx_CLK_ENABLE();
 8009186:	4b1e      	ldr	r3, [pc, #120]	; (8009200 <HAL_CAN_MspInit+0x80>)
 8009188:	69da      	ldr	r2, [r3, #28]
 800918a:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800918e:	61da      	str	r2, [r3, #28]
 8009190:	69da      	ldr	r2, [r3, #28]
 8009192:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8009196:	9201      	str	r2, [sp, #4]
 8009198:	9a01      	ldr	r2, [sp, #4]
  /* Enable GPIO clock ****************************************/
  CANx_GPIO_CLK_ENABLE();
 800919a:	695a      	ldr	r2, [r3, #20]
 800919c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80091a0:	615a      	str	r2, [r3, #20]
 80091a2:	695b      	ldr	r3, [r3, #20]
 80091a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80091a8:	9302      	str	r3, [sp, #8]
 80091aa:	9b02      	ldr	r3, [sp, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* CAN1 TX GPIO pin configuration */
  GPIO_InitStruct.Pin = CANx_TX_PIN;
 80091ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80091b0:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091b2:	f04f 0802 	mov.w	r8, #2
 80091b6:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091ba:	2703      	movs	r7, #3
 80091bc:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80091be:	2401      	movs	r4, #1
 80091c0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Alternate =  CANx_TX_AF;
 80091c2:	2609      	movs	r6, #9
 80091c4:	9607      	str	r6, [sp, #28]



  HAL_GPIO_Init(CANx_TX_GPIO_PORT, &GPIO_InitStruct);
 80091c6:	4d0f      	ldr	r5, [pc, #60]	; (8009204 <HAL_CAN_MspInit+0x84>)
 80091c8:	a903      	add	r1, sp, #12
 80091ca:	4628      	mov	r0, r5
 80091cc:	f7f9 f872 	bl	80022b4 <HAL_GPIO_Init>

  /* CAN1 RX GPIO pin configuration */
  GPIO_InitStruct.Pin = CANx_RX_PIN;
 80091d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80091d4:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091d6:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091da:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80091dc:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Alternate =  CANx_RX_AF;
 80091de:	9607      	str	r6, [sp, #28]

  HAL_GPIO_Init(CANx_RX_GPIO_PORT, &GPIO_InitStruct);
 80091e0:	a903      	add	r1, sp, #12
 80091e2:	4628      	mov	r0, r5
 80091e4:	f7f9 f866 	bl	80022b4 <HAL_GPIO_Init>

  /*##-3- Configure the NVIC #################################################*/
  /* NVIC configuration for CAN1 Reception complete interrupt */
  HAL_NVIC_SetPriority(CANx_RX_IRQn, 1, 0);
 80091e8:	2200      	movs	r2, #0
 80091ea:	4621      	mov	r1, r4
 80091ec:	2014      	movs	r0, #20
 80091ee:	f7f8 fc3b 	bl	8001a68 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CANx_RX_IRQn);
 80091f2:	2014      	movs	r0, #20
 80091f4:	f7f8 fc6a 	bl	8001acc <HAL_NVIC_EnableIRQ>
}
 80091f8:	b008      	add	sp, #32
 80091fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091fe:	bf00      	nop
 8009200:	40021000 	.word	0x40021000
 8009204:	48000400 	.word	0x48000400

08009208 <HAL_UART_MspInit>:
 *           - Peripheral's GPIO Configuration
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8009208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800920a:	b08b      	sub	sp, #44	; 0x2c
    GPIO_InitTypeDef  GPIO_InitStruct;
    
    /*##-1- Enable peripherals and GPIO Clocks #################################*/
    /* Enable GPIO TX/RX clock */
    EVAL_COM1_TX_GPIO_CLK_ENABLE();
 800920c:	4c2a      	ldr	r4, [pc, #168]	; (80092b8 <HAL_UART_MspInit+0xb0>)
 800920e:	6963      	ldr	r3, [r4, #20]
 8009210:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009214:	6163      	str	r3, [r4, #20]
 8009216:	6963      	ldr	r3, [r4, #20]
 8009218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800921c:	9301      	str	r3, [sp, #4]
 800921e:	9b01      	ldr	r3, [sp, #4]
    EVAL_COM1_RX_GPIO_CLK_ENABLE();
 8009220:	6963      	ldr	r3, [r4, #20]
 8009222:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009226:	6163      	str	r3, [r4, #20]
 8009228:	6963      	ldr	r3, [r4, #20]
 800922a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800922e:	9302      	str	r3, [sp, #8]
 8009230:	9b02      	ldr	r3, [sp, #8]
    //USARTx_TX_GPIO_CLK_ENABLE();
    //USARTx_RX_GPIO_CLK_ENABLE();
    
    /* Enable USARTx clock */
    //USARTx_CLK_ENABLE();
    EVAL_COM1_CLK_ENABLE();
 8009232:	69e3      	ldr	r3, [r4, #28]
 8009234:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009238:	61e3      	str	r3, [r4, #28]
 800923a:	69e3      	ldr	r3, [r4, #28]
 800923c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009240:	9303      	str	r3, [sp, #12]
 8009242:	9b03      	ldr	r3, [sp, #12]
    /*##-2- Configure peripheral GPIO ##########################################*/
    /* UART TX GPIO pin configuration  */
    GPIO_InitStruct.Pin       = EVAL_COM1_TX_PIN;
 8009244:	2304      	movs	r3, #4
 8009246:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8009248:	2302      	movs	r3, #2
 800924a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800924c:	2501      	movs	r5, #1
 800924e:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8009250:	2703      	movs	r7, #3
 8009252:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = EVAL_COM1_TX_AF ;
 8009254:	2607      	movs	r6, #7
 8009256:	9609      	str	r6, [sp, #36]	; 0x24
    
    HAL_GPIO_Init(EVAL_COM1_TX_GPIO_PORT, &GPIO_InitStruct);
 8009258:	a905      	add	r1, sp, #20
 800925a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800925e:	f7f9 f829 	bl	80022b4 <HAL_GPIO_Init>
    
    /* UART RX GPIO pin configuration  */
    GPIO_InitStruct.Pin = EVAL_COM1_RX_PIN ;
 8009262:	2308      	movs	r3, #8
 8009264:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = EVAL_COM1_RX_AF;
 8009266:	9609      	str	r6, [sp, #36]	; 0x24
    
    HAL_GPIO_Init(EVAL_COM1_RX_GPIO_PORT, &GPIO_InitStruct);
 8009268:	a905      	add	r1, sp, #20
 800926a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800926e:	f7f9 f821 	bl	80022b4 <HAL_GPIO_Init>
    
    
    /* NVIC for USART */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 1);
 8009272:	462a      	mov	r2, r5
 8009274:	2100      	movs	r1, #0
 8009276:	2026      	movs	r0, #38	; 0x26
 8009278:	f7f8 fbf6 	bl	8001a68 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800927c:	2026      	movs	r0, #38	; 0x26
 800927e:	f7f8 fc25 	bl	8001acc <HAL_NVIC_EnableIRQ>
    rs_485_pon_clock_enabel();
 8009282:	6963      	ldr	r3, [r4, #20]
 8009284:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8009288:	6163      	str	r3, [r4, #20]
 800928a:	6963      	ldr	r3, [r4, #20]
 800928c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009290:	9304      	str	r3, [sp, #16]
 8009292:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin       = rs_485_dir_pin ;
 8009294:	2680      	movs	r6, #128	; 0x80
 8009296:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_OUTPUT_PP;
 8009298:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800929a:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 800929c:	9708      	str	r7, [sp, #32]
    HAL_GPIO_Init(rs_485_dir_port, &GPIO_InitStruct);
 800929e:	4c07      	ldr	r4, [pc, #28]	; (80092bc <HAL_UART_MspInit+0xb4>)
 80092a0:	a905      	add	r1, sp, #20
 80092a2:	4620      	mov	r0, r4
 80092a4:	f7f9 f806 	bl	80022b4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOF, rs_485_dir_pin,GPIO_PIN_RESET);
 80092a8:	2200      	movs	r2, #0
 80092aa:	4631      	mov	r1, r6
 80092ac:	4620      	mov	r0, r4
 80092ae:	f7f9 f956 	bl	800255e <HAL_GPIO_WritePin>
    
}
 80092b2:	b00b      	add	sp, #44	; 0x2c
 80092b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80092b6:	bf00      	nop
 80092b8:	40021000 	.word	0x40021000
 80092bc:	48001400 	.word	0x48001400

080092c0 <HAL_UART_MspDeInit>:
 *          - Revert GPIO configuration to their default state
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
{
 80092c0:	b510      	push	{r4, lr}
    /*##-1- Reset peripherals ##################################################*/
    USARTx_FORCE_RESET();
 80092c2:	4b09      	ldr	r3, [pc, #36]	; (80092e8 <HAL_UART_MspDeInit+0x28>)
 80092c4:	691a      	ldr	r2, [r3, #16]
 80092c6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80092ca:	611a      	str	r2, [r3, #16]
    USARTx_RELEASE_RESET();
 80092cc:	691a      	ldr	r2, [r3, #16]
 80092ce:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80092d2:	611a      	str	r2, [r3, #16]
    
    /*##-2- Disable peripherals and GPIO Clocks #################################*/
    /* Configure UART Tx as alternate function  */
    HAL_GPIO_DeInit(USARTx_TX_GPIO_PORT, USARTx_TX_PIN);
 80092d4:	4c05      	ldr	r4, [pc, #20]	; (80092ec <HAL_UART_MspDeInit+0x2c>)
 80092d6:	2120      	movs	r1, #32
 80092d8:	4620      	mov	r0, r4
 80092da:	f7f9 f8bb 	bl	8002454 <HAL_GPIO_DeInit>
    /* Configure UART Rx as alternate function  */
    HAL_GPIO_DeInit(USARTx_RX_GPIO_PORT, USARTx_RX_PIN);
 80092de:	2140      	movs	r1, #64	; 0x40
 80092e0:	4620      	mov	r0, r4
 80092e2:	f7f9 f8b7 	bl	8002454 <HAL_GPIO_DeInit>
 80092e6:	bd10      	pop	{r4, pc}
 80092e8:	40021000 	.word	0x40021000
 80092ec:	48000c00 	.word	0x48000c00

080092f0 <HAL_TIM_Base_MspInit>:

  */

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)

{
 80092f0:	b500      	push	{lr}
 80092f2:	b083      	sub	sp, #12
  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* TIMx Peripheral clock enable */
  __HAL_RCC_TIM3_CLK_ENABLE();
 80092f4:	4b0a      	ldr	r3, [pc, #40]	; (8009320 <HAL_TIM_Base_MspInit+0x30>)
 80092f6:	69da      	ldr	r2, [r3, #28]
 80092f8:	f042 0202 	orr.w	r2, r2, #2
 80092fc:	61da      	str	r2, [r3, #28]
 80092fe:	69db      	ldr	r3, [r3, #28]
 8009300:	f003 0302 	and.w	r3, r3, #2
 8009304:	9301      	str	r3, [sp, #4]
 8009306:	9b01      	ldr	r3, [sp, #4]
  /*##-2- Configure the NVIC for TIMx ########################################*/
  /* Set Interrupt Group Priority */ 
  HAL_NVIC_SetPriority(TIMx_IRQn, 4, 0);
 8009308:	2200      	movs	r2, #0
 800930a:	2104      	movs	r1, #4
 800930c:	201d      	movs	r0, #29
 800930e:	f7f8 fbab 	bl	8001a68 <HAL_NVIC_SetPriority>
  /* Enable the TIMx global Interrupt */
  HAL_NVIC_EnableIRQ(TIMx_IRQn);
 8009312:	201d      	movs	r0, #29
 8009314:	f7f8 fbda 	bl	8001acc <HAL_NVIC_EnableIRQ>

}
 8009318:	b003      	add	sp, #12
 800931a:	f85d fb04 	ldr.w	pc, [sp], #4
 800931e:	bf00      	nop
 8009320:	40021000 	.word	0x40021000

08009324 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8009324:	4770      	bx	lr

08009326 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8009326:	e7fe      	b.n	8009326 <HardFault_Handler>

08009328 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8009328:	e7fe      	b.n	8009328 <MemManage_Handler>

0800932a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800932a:	e7fe      	b.n	800932a <BusFault_Handler>

0800932c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800932c:	e7fe      	b.n	800932c <UsageFault_Handler>

0800932e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800932e:	4770      	bx	lr

08009330 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8009330:	4770      	bx	lr

08009332 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8009332:	4770      	bx	lr

08009334 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8009334:	b508      	push	{r3, lr}
  HAL_IncTick();
 8009336:	f7f7 fcdb 	bl	8000cf0 <HAL_IncTick>
 800933a:	bd08      	pop	{r3, pc}

0800933c <CAN_RX0_IRQHandler>:
* @param  None
* @retval None
*/

void CANx_RX_IRQHandler(void)
{
 800933c:	b508      	push	{r3, lr}
//int i;
//i++;
  HAL_CAN_IRQHandler(&CanHandle);
 800933e:	4802      	ldr	r0, [pc, #8]	; (8009348 <CAN_RX0_IRQHandler+0xc>)
 8009340:	f7f8 faca 	bl	80018d8 <HAL_CAN_IRQHandler>
 8009344:	bd08      	pop	{r3, pc}
 8009346:	bf00      	nop
 8009348:	20001618 	.word	0x20001618

0800934c <TIM3_IRQHandler>:

  */

void TIM3_IRQHandler(void)

{
 800934c:	b508      	push	{r3, lr}
 HAL_TIM_IRQHandler(&TimHandle);
 800934e:	4805      	ldr	r0, [pc, #20]	; (8009364 <TIM3_IRQHandler+0x18>)
 8009350:	f7fa f9b1 	bl	80036b6 <HAL_TIM_IRQHandler>
 // TIM3_IRQHandler();
  timer3++;
 8009354:	4a04      	ldr	r2, [pc, #16]	; (8009368 <TIM3_IRQHandler+0x1c>)
 8009356:	6813      	ldr	r3, [r2, #0]
 8009358:	3301      	adds	r3, #1
 800935a:	6013      	str	r3, [r2, #0]
  timer3_int();
 800935c:	f7fe f83c 	bl	80073d8 <timer3_int>
 8009360:	bd08      	pop	{r3, pc}
 8009362:	bf00      	nop
 8009364:	20001838 	.word	0x20001838
 8009368:	20001204 	.word	0x20001204

0800936c <TIM4_IRQHandler>:


}

void TIM4_IRQHandler(void) {
 800936c:	b508      	push	{r3, lr}

  TIM4_Handler();
 800936e:	f7fb f88d 	bl	800448c <TIM4_Handler>
 8009372:	bd08      	pop	{r3, pc}

08009374 <TIM5_IRQHandler>:
}


void TIM5_IRQHandler(void) {
 8009374:	4770      	bx	lr

08009376 <USART2_IRQHandler>:
}


void USARTx_IRQHandler(void)

{
 8009376:	b508      	push	{r3, lr}

//  HAL_UART_IRQHandler(&UartHandle);
 uart_rx_tx_irq(); 
 8009378:	f7fb f942 	bl	8004600 <uart_rx_tx_irq>
 800937c:	bd08      	pop	{r3, pc}
	...

08009380 <DMA1_Channel2_IRQHandler>:




void SPIx_DMA_RX_IRQHandler(void)
{
 8009380:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(SpiHandle.hdmarx);
 8009382:	4b02      	ldr	r3, [pc, #8]	; (800938c <DMA1_Channel2_IRQHandler+0xc>)
 8009384:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8009386:	f7f8 fbc3 	bl	8001b10 <HAL_DMA_IRQHandler>
 800938a:	bd08      	pop	{r3, pc}
 800938c:	20001774 	.word	0x20001774

08009390 <DMA1_Channel3_IRQHandler>:
 * @brief  This function handles DMA Tx interrupt request.
 * @param  None
 * @retval None
 */
void SPIx_DMA_TX_IRQHandler(void)
{
 8009390:	b508      	push	{r3, lr}
    HAL_DMA_IRQHandler(SpiHandle.hdmatx);
 8009392:	4b02      	ldr	r3, [pc, #8]	; (800939c <DMA1_Channel3_IRQHandler+0xc>)
 8009394:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8009396:	f7f8 fbbb 	bl	8001b10 <HAL_DMA_IRQHandler>
 800939a:	bd08      	pop	{r3, pc}
 800939c:	20001774 	.word	0x20001774

080093a0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 80093a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093a2:	460d      	mov	r5, r1
 80093a4:	4617      	mov	r7, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80093a6:	2400      	movs	r4, #0
 80093a8:	e005      	b.n	80093b6 <_read+0x16>
	{
		*ptr++ = __io_getchar();
 80093aa:	1c6e      	adds	r6, r5, #1
 80093ac:	f3af 8000 	nop.w
 80093b0:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80093b2:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 80093b4:	4635      	mov	r5, r6
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80093b6:	42bc      	cmp	r4, r7
 80093b8:	dbf7      	blt.n	80093aa <_read+0xa>
	}

return len;
}
 80093ba:	4638      	mov	r0, r7
 80093bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080093c0 <_sbrk>:
	return len;
}
*/

caddr_t _sbrk(int incr)
{
 80093c0:	b508      	push	{r3, lr}
 80093c2:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80093c4:	4a0b      	ldr	r2, [pc, #44]	; (80093f4 <_sbrk+0x34>)
 80093c6:	6812      	ldr	r2, [r2, #0]
 80093c8:	b142      	cbz	r2, 80093dc <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 80093ca:	4a0a      	ldr	r2, [pc, #40]	; (80093f4 <_sbrk+0x34>)
 80093cc:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80093ce:	4403      	add	r3, r0
 80093d0:	466a      	mov	r2, sp
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d806      	bhi.n	80093e4 <_sbrk+0x24>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80093d6:	4a07      	ldr	r2, [pc, #28]	; (80093f4 <_sbrk+0x34>)
 80093d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80093da:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80093dc:	4906      	ldr	r1, [pc, #24]	; (80093f8 <_sbrk+0x38>)
 80093de:	4a05      	ldr	r2, [pc, #20]	; (80093f4 <_sbrk+0x34>)
 80093e0:	6011      	str	r1, [r2, #0]
 80093e2:	e7f2      	b.n	80093ca <_sbrk+0xa>
		errno = ENOMEM;
 80093e4:	f000 f852 	bl	800948c <__errno>
 80093e8:	230c      	movs	r3, #12
 80093ea:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80093ec:	f04f 30ff 	mov.w	r0, #4294967295
 80093f0:	bd08      	pop	{r3, pc}
 80093f2:	bf00      	nop
 80093f4:	20000254 	.word	0x20000254
 80093f8:	20001950 	.word	0x20001950

080093fc <_close>:

int _close(int file)
{
	return -1;
}
 80093fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009400:	4770      	bx	lr

08009402 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8009402:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009406:	604b      	str	r3, [r1, #4]
	return 0;
}
 8009408:	2000      	movs	r0, #0
 800940a:	4770      	bx	lr

0800940c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 800940c:	2001      	movs	r0, #1
 800940e:	4770      	bx	lr

08009410 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8009410:	2000      	movs	r0, #0
 8009412:	4770      	bx	lr

08009414 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009414:	4915      	ldr	r1, [pc, #84]	; (800946c <SystemInit+0x58>)
 8009416:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800941a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800941e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009422:	4b13      	ldr	r3, [pc, #76]	; (8009470 <SystemInit+0x5c>)
 8009424:	681a      	ldr	r2, [r3, #0]
 8009426:	f042 0201 	orr.w	r2, r2, #1
 800942a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 800942c:	6858      	ldr	r0, [r3, #4]
 800942e:	4a11      	ldr	r2, [pc, #68]	; (8009474 <SystemInit+0x60>)
 8009430:	4002      	ands	r2, r0
 8009432:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009434:	681a      	ldr	r2, [r3, #0]
 8009436:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800943a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800943e:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8009440:	681a      	ldr	r2, [r3, #0]
 8009442:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009446:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8009448:	685a      	ldr	r2, [r3, #4]
 800944a:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 800944e:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8009450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009452:	f022 020f 	bic.w	r2, r2, #15
 8009456:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 8009458:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800945a:	4a07      	ldr	r2, [pc, #28]	; (8009478 <SystemInit+0x64>)
 800945c:	4002      	ands	r2, r0
 800945e:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009460:	2200      	movs	r2, #0
 8009462:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8009464:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009468:	608b      	str	r3, [r1, #8]
 800946a:	4770      	bx	lr
 800946c:	e000ed00 	.word	0xe000ed00
 8009470:	40021000 	.word	0x40021000
 8009474:	f87fc00c 	.word	0xf87fc00c
 8009478:	ff00fccc 	.word	0xff00fccc

0800947c <atof>:
 800947c:	2100      	movs	r1, #0
 800947e:	f001 bb97 	b.w	800abb0 <strtod>

08009482 <atoi>:
 8009482:	220a      	movs	r2, #10
 8009484:	2100      	movs	r1, #0
 8009486:	f001 bc27 	b.w	800acd8 <strtol>
	...

0800948c <__errno>:
 800948c:	4b01      	ldr	r3, [pc, #4]	; (8009494 <__errno+0x8>)
 800948e:	6818      	ldr	r0, [r3, #0]
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	2000000c 	.word	0x2000000c

08009498 <__libc_init_array>:
 8009498:	b570      	push	{r4, r5, r6, lr}
 800949a:	4e0d      	ldr	r6, [pc, #52]	; (80094d0 <__libc_init_array+0x38>)
 800949c:	4c0d      	ldr	r4, [pc, #52]	; (80094d4 <__libc_init_array+0x3c>)
 800949e:	1ba4      	subs	r4, r4, r6
 80094a0:	10a4      	asrs	r4, r4, #2
 80094a2:	2500      	movs	r5, #0
 80094a4:	42a5      	cmp	r5, r4
 80094a6:	d109      	bne.n	80094bc <__libc_init_array+0x24>
 80094a8:	4e0b      	ldr	r6, [pc, #44]	; (80094d8 <__libc_init_array+0x40>)
 80094aa:	4c0c      	ldr	r4, [pc, #48]	; (80094dc <__libc_init_array+0x44>)
 80094ac:	f004 f94a 	bl	800d744 <_init>
 80094b0:	1ba4      	subs	r4, r4, r6
 80094b2:	10a4      	asrs	r4, r4, #2
 80094b4:	2500      	movs	r5, #0
 80094b6:	42a5      	cmp	r5, r4
 80094b8:	d105      	bne.n	80094c6 <__libc_init_array+0x2e>
 80094ba:	bd70      	pop	{r4, r5, r6, pc}
 80094bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094c0:	4798      	blx	r3
 80094c2:	3501      	adds	r5, #1
 80094c4:	e7ee      	b.n	80094a4 <__libc_init_array+0xc>
 80094c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80094ca:	4798      	blx	r3
 80094cc:	3501      	adds	r5, #1
 80094ce:	e7f2      	b.n	80094b6 <__libc_init_array+0x1e>
 80094d0:	0800df20 	.word	0x0800df20
 80094d4:	0800df20 	.word	0x0800df20
 80094d8:	0800df20 	.word	0x0800df20
 80094dc:	0800df24 	.word	0x0800df24

080094e0 <__itoa>:
 80094e0:	1e93      	subs	r3, r2, #2
 80094e2:	2b22      	cmp	r3, #34	; 0x22
 80094e4:	b510      	push	{r4, lr}
 80094e6:	460c      	mov	r4, r1
 80094e8:	d904      	bls.n	80094f4 <__itoa+0x14>
 80094ea:	2300      	movs	r3, #0
 80094ec:	700b      	strb	r3, [r1, #0]
 80094ee:	461c      	mov	r4, r3
 80094f0:	4620      	mov	r0, r4
 80094f2:	bd10      	pop	{r4, pc}
 80094f4:	2a0a      	cmp	r2, #10
 80094f6:	d109      	bne.n	800950c <__itoa+0x2c>
 80094f8:	2800      	cmp	r0, #0
 80094fa:	da07      	bge.n	800950c <__itoa+0x2c>
 80094fc:	232d      	movs	r3, #45	; 0x2d
 80094fe:	700b      	strb	r3, [r1, #0]
 8009500:	4240      	negs	r0, r0
 8009502:	2101      	movs	r1, #1
 8009504:	4421      	add	r1, r4
 8009506:	f001 fbfd 	bl	800ad04 <__utoa>
 800950a:	e7f1      	b.n	80094f0 <__itoa+0x10>
 800950c:	2100      	movs	r1, #0
 800950e:	e7f9      	b.n	8009504 <__itoa+0x24>

08009510 <itoa>:
 8009510:	f7ff bfe6 	b.w	80094e0 <__itoa>

08009514 <memcpy>:
 8009514:	b510      	push	{r4, lr}
 8009516:	1e43      	subs	r3, r0, #1
 8009518:	440a      	add	r2, r1
 800951a:	4291      	cmp	r1, r2
 800951c:	d100      	bne.n	8009520 <memcpy+0xc>
 800951e:	bd10      	pop	{r4, pc}
 8009520:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009524:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009528:	e7f7      	b.n	800951a <memcpy+0x6>

0800952a <__cvt>:
 800952a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800952e:	ec55 4b10 	vmov	r4, r5, d0
 8009532:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009534:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009538:	2d00      	cmp	r5, #0
 800953a:	460e      	mov	r6, r1
 800953c:	4691      	mov	r9, r2
 800953e:	4619      	mov	r1, r3
 8009540:	bfb8      	it	lt
 8009542:	4622      	movlt	r2, r4
 8009544:	462b      	mov	r3, r5
 8009546:	f027 0720 	bic.w	r7, r7, #32
 800954a:	bfbb      	ittet	lt
 800954c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009550:	461d      	movlt	r5, r3
 8009552:	2300      	movge	r3, #0
 8009554:	232d      	movlt	r3, #45	; 0x2d
 8009556:	bfb8      	it	lt
 8009558:	4614      	movlt	r4, r2
 800955a:	2f46      	cmp	r7, #70	; 0x46
 800955c:	700b      	strb	r3, [r1, #0]
 800955e:	d004      	beq.n	800956a <__cvt+0x40>
 8009560:	2f45      	cmp	r7, #69	; 0x45
 8009562:	d100      	bne.n	8009566 <__cvt+0x3c>
 8009564:	3601      	adds	r6, #1
 8009566:	2102      	movs	r1, #2
 8009568:	e000      	b.n	800956c <__cvt+0x42>
 800956a:	2103      	movs	r1, #3
 800956c:	ab03      	add	r3, sp, #12
 800956e:	9301      	str	r3, [sp, #4]
 8009570:	ab02      	add	r3, sp, #8
 8009572:	9300      	str	r3, [sp, #0]
 8009574:	4632      	mov	r2, r6
 8009576:	4653      	mov	r3, sl
 8009578:	ec45 4b10 	vmov	d0, r4, r5
 800957c:	f001 fd50 	bl	800b020 <_dtoa_r>
 8009580:	2f47      	cmp	r7, #71	; 0x47
 8009582:	4680      	mov	r8, r0
 8009584:	d102      	bne.n	800958c <__cvt+0x62>
 8009586:	f019 0f01 	tst.w	r9, #1
 800958a:	d026      	beq.n	80095da <__cvt+0xb0>
 800958c:	2f46      	cmp	r7, #70	; 0x46
 800958e:	eb08 0906 	add.w	r9, r8, r6
 8009592:	d111      	bne.n	80095b8 <__cvt+0x8e>
 8009594:	f898 3000 	ldrb.w	r3, [r8]
 8009598:	2b30      	cmp	r3, #48	; 0x30
 800959a:	d10a      	bne.n	80095b2 <__cvt+0x88>
 800959c:	2200      	movs	r2, #0
 800959e:	2300      	movs	r3, #0
 80095a0:	4620      	mov	r0, r4
 80095a2:	4629      	mov	r1, r5
 80095a4:	f7f7 fa9c 	bl	8000ae0 <__aeabi_dcmpeq>
 80095a8:	b918      	cbnz	r0, 80095b2 <__cvt+0x88>
 80095aa:	f1c6 0601 	rsb	r6, r6, #1
 80095ae:	f8ca 6000 	str.w	r6, [sl]
 80095b2:	f8da 3000 	ldr.w	r3, [sl]
 80095b6:	4499      	add	r9, r3
 80095b8:	2200      	movs	r2, #0
 80095ba:	2300      	movs	r3, #0
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f7f7 fa8e 	bl	8000ae0 <__aeabi_dcmpeq>
 80095c4:	b938      	cbnz	r0, 80095d6 <__cvt+0xac>
 80095c6:	2230      	movs	r2, #48	; 0x30
 80095c8:	9b03      	ldr	r3, [sp, #12]
 80095ca:	4599      	cmp	r9, r3
 80095cc:	d905      	bls.n	80095da <__cvt+0xb0>
 80095ce:	1c59      	adds	r1, r3, #1
 80095d0:	9103      	str	r1, [sp, #12]
 80095d2:	701a      	strb	r2, [r3, #0]
 80095d4:	e7f8      	b.n	80095c8 <__cvt+0x9e>
 80095d6:	f8cd 900c 	str.w	r9, [sp, #12]
 80095da:	9b03      	ldr	r3, [sp, #12]
 80095dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80095de:	eba3 0308 	sub.w	r3, r3, r8
 80095e2:	4640      	mov	r0, r8
 80095e4:	6013      	str	r3, [r2, #0]
 80095e6:	b004      	add	sp, #16
 80095e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080095ec <__exponent>:
 80095ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095ee:	4603      	mov	r3, r0
 80095f0:	2900      	cmp	r1, #0
 80095f2:	bfb8      	it	lt
 80095f4:	4249      	neglt	r1, r1
 80095f6:	f803 2b02 	strb.w	r2, [r3], #2
 80095fa:	bfb4      	ite	lt
 80095fc:	222d      	movlt	r2, #45	; 0x2d
 80095fe:	222b      	movge	r2, #43	; 0x2b
 8009600:	2909      	cmp	r1, #9
 8009602:	7042      	strb	r2, [r0, #1]
 8009604:	dd20      	ble.n	8009648 <__exponent+0x5c>
 8009606:	f10d 0207 	add.w	r2, sp, #7
 800960a:	4617      	mov	r7, r2
 800960c:	260a      	movs	r6, #10
 800960e:	fb91 f5f6 	sdiv	r5, r1, r6
 8009612:	fb06 1115 	mls	r1, r6, r5, r1
 8009616:	3130      	adds	r1, #48	; 0x30
 8009618:	2d09      	cmp	r5, #9
 800961a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800961e:	f102 34ff 	add.w	r4, r2, #4294967295
 8009622:	4629      	mov	r1, r5
 8009624:	dc09      	bgt.n	800963a <__exponent+0x4e>
 8009626:	3130      	adds	r1, #48	; 0x30
 8009628:	3a02      	subs	r2, #2
 800962a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800962e:	42ba      	cmp	r2, r7
 8009630:	461c      	mov	r4, r3
 8009632:	d304      	bcc.n	800963e <__exponent+0x52>
 8009634:	1a20      	subs	r0, r4, r0
 8009636:	b003      	add	sp, #12
 8009638:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800963a:	4622      	mov	r2, r4
 800963c:	e7e7      	b.n	800960e <__exponent+0x22>
 800963e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8009642:	f803 1b01 	strb.w	r1, [r3], #1
 8009646:	e7f2      	b.n	800962e <__exponent+0x42>
 8009648:	2230      	movs	r2, #48	; 0x30
 800964a:	461c      	mov	r4, r3
 800964c:	4411      	add	r1, r2
 800964e:	f804 2b02 	strb.w	r2, [r4], #2
 8009652:	7059      	strb	r1, [r3, #1]
 8009654:	e7ee      	b.n	8009634 <__exponent+0x48>
	...

08009658 <_printf_float>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	b08d      	sub	sp, #52	; 0x34
 800965e:	460c      	mov	r4, r1
 8009660:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009664:	4616      	mov	r6, r2
 8009666:	461f      	mov	r7, r3
 8009668:	4605      	mov	r5, r0
 800966a:	f002 ff45 	bl	800c4f8 <_localeconv_r>
 800966e:	6803      	ldr	r3, [r0, #0]
 8009670:	9304      	str	r3, [sp, #16]
 8009672:	4618      	mov	r0, r3
 8009674:	f7f6 fdb6 	bl	80001e4 <strlen>
 8009678:	2300      	movs	r3, #0
 800967a:	930a      	str	r3, [sp, #40]	; 0x28
 800967c:	f8d8 3000 	ldr.w	r3, [r8]
 8009680:	9005      	str	r0, [sp, #20]
 8009682:	3307      	adds	r3, #7
 8009684:	f023 0307 	bic.w	r3, r3, #7
 8009688:	f103 0208 	add.w	r2, r3, #8
 800968c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009690:	f8d4 b000 	ldr.w	fp, [r4]
 8009694:	f8c8 2000 	str.w	r2, [r8]
 8009698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800969c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80096a0:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80096a4:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80096a8:	9307      	str	r3, [sp, #28]
 80096aa:	f8cd 8018 	str.w	r8, [sp, #24]
 80096ae:	f04f 32ff 	mov.w	r2, #4294967295
 80096b2:	4ba5      	ldr	r3, [pc, #660]	; (8009948 <_printf_float+0x2f0>)
 80096b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096b8:	f7f7 fa44 	bl	8000b44 <__aeabi_dcmpun>
 80096bc:	2800      	cmp	r0, #0
 80096be:	f040 81fb 	bne.w	8009ab8 <_printf_float+0x460>
 80096c2:	f04f 32ff 	mov.w	r2, #4294967295
 80096c6:	4ba0      	ldr	r3, [pc, #640]	; (8009948 <_printf_float+0x2f0>)
 80096c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096cc:	f7f7 fa1c 	bl	8000b08 <__aeabi_dcmple>
 80096d0:	2800      	cmp	r0, #0
 80096d2:	f040 81f1 	bne.w	8009ab8 <_printf_float+0x460>
 80096d6:	2200      	movs	r2, #0
 80096d8:	2300      	movs	r3, #0
 80096da:	4640      	mov	r0, r8
 80096dc:	4649      	mov	r1, r9
 80096de:	f7f7 fa09 	bl	8000af4 <__aeabi_dcmplt>
 80096e2:	b110      	cbz	r0, 80096ea <_printf_float+0x92>
 80096e4:	232d      	movs	r3, #45	; 0x2d
 80096e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80096ea:	4b98      	ldr	r3, [pc, #608]	; (800994c <_printf_float+0x2f4>)
 80096ec:	4a98      	ldr	r2, [pc, #608]	; (8009950 <_printf_float+0x2f8>)
 80096ee:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80096f2:	bf8c      	ite	hi
 80096f4:	4690      	movhi	r8, r2
 80096f6:	4698      	movls	r8, r3
 80096f8:	2303      	movs	r3, #3
 80096fa:	f02b 0204 	bic.w	r2, fp, #4
 80096fe:	6123      	str	r3, [r4, #16]
 8009700:	6022      	str	r2, [r4, #0]
 8009702:	f04f 0900 	mov.w	r9, #0
 8009706:	9700      	str	r7, [sp, #0]
 8009708:	4633      	mov	r3, r6
 800970a:	aa0b      	add	r2, sp, #44	; 0x2c
 800970c:	4621      	mov	r1, r4
 800970e:	4628      	mov	r0, r5
 8009710:	f000 f9e2 	bl	8009ad8 <_printf_common>
 8009714:	3001      	adds	r0, #1
 8009716:	f040 8093 	bne.w	8009840 <_printf_float+0x1e8>
 800971a:	f04f 30ff 	mov.w	r0, #4294967295
 800971e:	b00d      	add	sp, #52	; 0x34
 8009720:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009724:	6861      	ldr	r1, [r4, #4]
 8009726:	1c4b      	adds	r3, r1, #1
 8009728:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800972c:	d13f      	bne.n	80097ae <_printf_float+0x156>
 800972e:	2306      	movs	r3, #6
 8009730:	6063      	str	r3, [r4, #4]
 8009732:	2300      	movs	r3, #0
 8009734:	9303      	str	r3, [sp, #12]
 8009736:	ab0a      	add	r3, sp, #40	; 0x28
 8009738:	9302      	str	r3, [sp, #8]
 800973a:	ab09      	add	r3, sp, #36	; 0x24
 800973c:	9300      	str	r3, [sp, #0]
 800973e:	ec49 8b10 	vmov	d0, r8, r9
 8009742:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009746:	6022      	str	r2, [r4, #0]
 8009748:	f8cd a004 	str.w	sl, [sp, #4]
 800974c:	6861      	ldr	r1, [r4, #4]
 800974e:	4628      	mov	r0, r5
 8009750:	f7ff feeb 	bl	800952a <__cvt>
 8009754:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009758:	2b47      	cmp	r3, #71	; 0x47
 800975a:	4680      	mov	r8, r0
 800975c:	d109      	bne.n	8009772 <_printf_float+0x11a>
 800975e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009760:	1cd8      	adds	r0, r3, #3
 8009762:	db02      	blt.n	800976a <_printf_float+0x112>
 8009764:	6862      	ldr	r2, [r4, #4]
 8009766:	4293      	cmp	r3, r2
 8009768:	dd57      	ble.n	800981a <_printf_float+0x1c2>
 800976a:	f1aa 0a02 	sub.w	sl, sl, #2
 800976e:	fa5f fa8a 	uxtb.w	sl, sl
 8009772:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009776:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009778:	d834      	bhi.n	80097e4 <_printf_float+0x18c>
 800977a:	3901      	subs	r1, #1
 800977c:	4652      	mov	r2, sl
 800977e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009782:	9109      	str	r1, [sp, #36]	; 0x24
 8009784:	f7ff ff32 	bl	80095ec <__exponent>
 8009788:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800978a:	1883      	adds	r3, r0, r2
 800978c:	2a01      	cmp	r2, #1
 800978e:	4681      	mov	r9, r0
 8009790:	6123      	str	r3, [r4, #16]
 8009792:	dc02      	bgt.n	800979a <_printf_float+0x142>
 8009794:	6822      	ldr	r2, [r4, #0]
 8009796:	07d1      	lsls	r1, r2, #31
 8009798:	d501      	bpl.n	800979e <_printf_float+0x146>
 800979a:	3301      	adds	r3, #1
 800979c:	6123      	str	r3, [r4, #16]
 800979e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d0af      	beq.n	8009706 <_printf_float+0xae>
 80097a6:	232d      	movs	r3, #45	; 0x2d
 80097a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80097ac:	e7ab      	b.n	8009706 <_printf_float+0xae>
 80097ae:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80097b2:	d002      	beq.n	80097ba <_printf_float+0x162>
 80097b4:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80097b8:	d1bb      	bne.n	8009732 <_printf_float+0xda>
 80097ba:	b189      	cbz	r1, 80097e0 <_printf_float+0x188>
 80097bc:	2300      	movs	r3, #0
 80097be:	9303      	str	r3, [sp, #12]
 80097c0:	ab0a      	add	r3, sp, #40	; 0x28
 80097c2:	9302      	str	r3, [sp, #8]
 80097c4:	ab09      	add	r3, sp, #36	; 0x24
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	ec49 8b10 	vmov	d0, r8, r9
 80097cc:	6022      	str	r2, [r4, #0]
 80097ce:	f8cd a004 	str.w	sl, [sp, #4]
 80097d2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80097d6:	4628      	mov	r0, r5
 80097d8:	f7ff fea7 	bl	800952a <__cvt>
 80097dc:	4680      	mov	r8, r0
 80097de:	e7be      	b.n	800975e <_printf_float+0x106>
 80097e0:	2301      	movs	r3, #1
 80097e2:	e7a5      	b.n	8009730 <_printf_float+0xd8>
 80097e4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80097e8:	d119      	bne.n	800981e <_printf_float+0x1c6>
 80097ea:	2900      	cmp	r1, #0
 80097ec:	6863      	ldr	r3, [r4, #4]
 80097ee:	dd0c      	ble.n	800980a <_printf_float+0x1b2>
 80097f0:	6121      	str	r1, [r4, #16]
 80097f2:	b913      	cbnz	r3, 80097fa <_printf_float+0x1a2>
 80097f4:	6822      	ldr	r2, [r4, #0]
 80097f6:	07d2      	lsls	r2, r2, #31
 80097f8:	d502      	bpl.n	8009800 <_printf_float+0x1a8>
 80097fa:	3301      	adds	r3, #1
 80097fc:	440b      	add	r3, r1
 80097fe:	6123      	str	r3, [r4, #16]
 8009800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009802:	65a3      	str	r3, [r4, #88]	; 0x58
 8009804:	f04f 0900 	mov.w	r9, #0
 8009808:	e7c9      	b.n	800979e <_printf_float+0x146>
 800980a:	b913      	cbnz	r3, 8009812 <_printf_float+0x1ba>
 800980c:	6822      	ldr	r2, [r4, #0]
 800980e:	07d0      	lsls	r0, r2, #31
 8009810:	d501      	bpl.n	8009816 <_printf_float+0x1be>
 8009812:	3302      	adds	r3, #2
 8009814:	e7f3      	b.n	80097fe <_printf_float+0x1a6>
 8009816:	2301      	movs	r3, #1
 8009818:	e7f1      	b.n	80097fe <_printf_float+0x1a6>
 800981a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800981e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009822:	4293      	cmp	r3, r2
 8009824:	db05      	blt.n	8009832 <_printf_float+0x1da>
 8009826:	6822      	ldr	r2, [r4, #0]
 8009828:	6123      	str	r3, [r4, #16]
 800982a:	07d1      	lsls	r1, r2, #31
 800982c:	d5e8      	bpl.n	8009800 <_printf_float+0x1a8>
 800982e:	3301      	adds	r3, #1
 8009830:	e7e5      	b.n	80097fe <_printf_float+0x1a6>
 8009832:	2b00      	cmp	r3, #0
 8009834:	bfd4      	ite	le
 8009836:	f1c3 0302 	rsble	r3, r3, #2
 800983a:	2301      	movgt	r3, #1
 800983c:	4413      	add	r3, r2
 800983e:	e7de      	b.n	80097fe <_printf_float+0x1a6>
 8009840:	6823      	ldr	r3, [r4, #0]
 8009842:	055a      	lsls	r2, r3, #21
 8009844:	d407      	bmi.n	8009856 <_printf_float+0x1fe>
 8009846:	6923      	ldr	r3, [r4, #16]
 8009848:	4642      	mov	r2, r8
 800984a:	4631      	mov	r1, r6
 800984c:	4628      	mov	r0, r5
 800984e:	47b8      	blx	r7
 8009850:	3001      	adds	r0, #1
 8009852:	d12b      	bne.n	80098ac <_printf_float+0x254>
 8009854:	e761      	b.n	800971a <_printf_float+0xc2>
 8009856:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800985a:	f240 80e2 	bls.w	8009a22 <_printf_float+0x3ca>
 800985e:	2200      	movs	r2, #0
 8009860:	2300      	movs	r3, #0
 8009862:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009866:	f7f7 f93b 	bl	8000ae0 <__aeabi_dcmpeq>
 800986a:	2800      	cmp	r0, #0
 800986c:	d03c      	beq.n	80098e8 <_printf_float+0x290>
 800986e:	2301      	movs	r3, #1
 8009870:	4a38      	ldr	r2, [pc, #224]	; (8009954 <_printf_float+0x2fc>)
 8009872:	4631      	mov	r1, r6
 8009874:	4628      	mov	r0, r5
 8009876:	47b8      	blx	r7
 8009878:	3001      	adds	r0, #1
 800987a:	f43f af4e 	beq.w	800971a <_printf_float+0xc2>
 800987e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009880:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009882:	429a      	cmp	r2, r3
 8009884:	db02      	blt.n	800988c <_printf_float+0x234>
 8009886:	6823      	ldr	r3, [r4, #0]
 8009888:	07d8      	lsls	r0, r3, #31
 800988a:	d50f      	bpl.n	80098ac <_printf_float+0x254>
 800988c:	9b05      	ldr	r3, [sp, #20]
 800988e:	9a04      	ldr	r2, [sp, #16]
 8009890:	4631      	mov	r1, r6
 8009892:	4628      	mov	r0, r5
 8009894:	47b8      	blx	r7
 8009896:	3001      	adds	r0, #1
 8009898:	f43f af3f 	beq.w	800971a <_printf_float+0xc2>
 800989c:	f04f 0800 	mov.w	r8, #0
 80098a0:	f104 091a 	add.w	r9, r4, #26
 80098a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098a6:	3b01      	subs	r3, #1
 80098a8:	4598      	cmp	r8, r3
 80098aa:	db12      	blt.n	80098d2 <_printf_float+0x27a>
 80098ac:	6823      	ldr	r3, [r4, #0]
 80098ae:	079b      	lsls	r3, r3, #30
 80098b0:	d509      	bpl.n	80098c6 <_printf_float+0x26e>
 80098b2:	f04f 0800 	mov.w	r8, #0
 80098b6:	f104 0919 	add.w	r9, r4, #25
 80098ba:	68e3      	ldr	r3, [r4, #12]
 80098bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098be:	1a9b      	subs	r3, r3, r2
 80098c0:	4598      	cmp	r8, r3
 80098c2:	f2c0 80ee 	blt.w	8009aa2 <_printf_float+0x44a>
 80098c6:	68e0      	ldr	r0, [r4, #12]
 80098c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098ca:	4298      	cmp	r0, r3
 80098cc:	bfb8      	it	lt
 80098ce:	4618      	movlt	r0, r3
 80098d0:	e725      	b.n	800971e <_printf_float+0xc6>
 80098d2:	2301      	movs	r3, #1
 80098d4:	464a      	mov	r2, r9
 80098d6:	4631      	mov	r1, r6
 80098d8:	4628      	mov	r0, r5
 80098da:	47b8      	blx	r7
 80098dc:	3001      	adds	r0, #1
 80098de:	f43f af1c 	beq.w	800971a <_printf_float+0xc2>
 80098e2:	f108 0801 	add.w	r8, r8, #1
 80098e6:	e7dd      	b.n	80098a4 <_printf_float+0x24c>
 80098e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	dc34      	bgt.n	8009958 <_printf_float+0x300>
 80098ee:	2301      	movs	r3, #1
 80098f0:	4a18      	ldr	r2, [pc, #96]	; (8009954 <_printf_float+0x2fc>)
 80098f2:	4631      	mov	r1, r6
 80098f4:	4628      	mov	r0, r5
 80098f6:	47b8      	blx	r7
 80098f8:	3001      	adds	r0, #1
 80098fa:	f43f af0e 	beq.w	800971a <_printf_float+0xc2>
 80098fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009900:	b923      	cbnz	r3, 800990c <_printf_float+0x2b4>
 8009902:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009904:	b913      	cbnz	r3, 800990c <_printf_float+0x2b4>
 8009906:	6823      	ldr	r3, [r4, #0]
 8009908:	07d9      	lsls	r1, r3, #31
 800990a:	d5cf      	bpl.n	80098ac <_printf_float+0x254>
 800990c:	9b05      	ldr	r3, [sp, #20]
 800990e:	9a04      	ldr	r2, [sp, #16]
 8009910:	4631      	mov	r1, r6
 8009912:	4628      	mov	r0, r5
 8009914:	47b8      	blx	r7
 8009916:	3001      	adds	r0, #1
 8009918:	f43f aeff 	beq.w	800971a <_printf_float+0xc2>
 800991c:	f04f 0900 	mov.w	r9, #0
 8009920:	f104 0a1a 	add.w	sl, r4, #26
 8009924:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009926:	425b      	negs	r3, r3
 8009928:	4599      	cmp	r9, r3
 800992a:	db01      	blt.n	8009930 <_printf_float+0x2d8>
 800992c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800992e:	e78b      	b.n	8009848 <_printf_float+0x1f0>
 8009930:	2301      	movs	r3, #1
 8009932:	4652      	mov	r2, sl
 8009934:	4631      	mov	r1, r6
 8009936:	4628      	mov	r0, r5
 8009938:	47b8      	blx	r7
 800993a:	3001      	adds	r0, #1
 800993c:	f43f aeed 	beq.w	800971a <_printf_float+0xc2>
 8009940:	f109 0901 	add.w	r9, r9, #1
 8009944:	e7ee      	b.n	8009924 <_printf_float+0x2cc>
 8009946:	bf00      	nop
 8009948:	7fefffff 	.word	0x7fefffff
 800994c:	0800dbec 	.word	0x0800dbec
 8009950:	0800dbf0 	.word	0x0800dbf0
 8009954:	0800dbfc 	.word	0x0800dbfc
 8009958:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800995a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800995c:	429a      	cmp	r2, r3
 800995e:	bfa8      	it	ge
 8009960:	461a      	movge	r2, r3
 8009962:	2a00      	cmp	r2, #0
 8009964:	4691      	mov	r9, r2
 8009966:	dc38      	bgt.n	80099da <_printf_float+0x382>
 8009968:	f104 031a 	add.w	r3, r4, #26
 800996c:	f04f 0b00 	mov.w	fp, #0
 8009970:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009974:	9306      	str	r3, [sp, #24]
 8009976:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800997a:	ebaa 0309 	sub.w	r3, sl, r9
 800997e:	459b      	cmp	fp, r3
 8009980:	db33      	blt.n	80099ea <_printf_float+0x392>
 8009982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009986:	429a      	cmp	r2, r3
 8009988:	db3a      	blt.n	8009a00 <_printf_float+0x3a8>
 800998a:	6823      	ldr	r3, [r4, #0]
 800998c:	07da      	lsls	r2, r3, #31
 800998e:	d437      	bmi.n	8009a00 <_printf_float+0x3a8>
 8009990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009992:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009994:	eba3 020a 	sub.w	r2, r3, sl
 8009998:	eba3 0901 	sub.w	r9, r3, r1
 800999c:	4591      	cmp	r9, r2
 800999e:	bfa8      	it	ge
 80099a0:	4691      	movge	r9, r2
 80099a2:	f1b9 0f00 	cmp.w	r9, #0
 80099a6:	dc33      	bgt.n	8009a10 <_printf_float+0x3b8>
 80099a8:	f04f 0800 	mov.w	r8, #0
 80099ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80099b0:	f104 0a1a 	add.w	sl, r4, #26
 80099b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099b8:	1a9b      	subs	r3, r3, r2
 80099ba:	eba3 0309 	sub.w	r3, r3, r9
 80099be:	4598      	cmp	r8, r3
 80099c0:	f6bf af74 	bge.w	80098ac <_printf_float+0x254>
 80099c4:	2301      	movs	r3, #1
 80099c6:	4652      	mov	r2, sl
 80099c8:	4631      	mov	r1, r6
 80099ca:	4628      	mov	r0, r5
 80099cc:	47b8      	blx	r7
 80099ce:	3001      	adds	r0, #1
 80099d0:	f43f aea3 	beq.w	800971a <_printf_float+0xc2>
 80099d4:	f108 0801 	add.w	r8, r8, #1
 80099d8:	e7ec      	b.n	80099b4 <_printf_float+0x35c>
 80099da:	4613      	mov	r3, r2
 80099dc:	4631      	mov	r1, r6
 80099de:	4642      	mov	r2, r8
 80099e0:	4628      	mov	r0, r5
 80099e2:	47b8      	blx	r7
 80099e4:	3001      	adds	r0, #1
 80099e6:	d1bf      	bne.n	8009968 <_printf_float+0x310>
 80099e8:	e697      	b.n	800971a <_printf_float+0xc2>
 80099ea:	2301      	movs	r3, #1
 80099ec:	9a06      	ldr	r2, [sp, #24]
 80099ee:	4631      	mov	r1, r6
 80099f0:	4628      	mov	r0, r5
 80099f2:	47b8      	blx	r7
 80099f4:	3001      	adds	r0, #1
 80099f6:	f43f ae90 	beq.w	800971a <_printf_float+0xc2>
 80099fa:	f10b 0b01 	add.w	fp, fp, #1
 80099fe:	e7ba      	b.n	8009976 <_printf_float+0x31e>
 8009a00:	9b05      	ldr	r3, [sp, #20]
 8009a02:	9a04      	ldr	r2, [sp, #16]
 8009a04:	4631      	mov	r1, r6
 8009a06:	4628      	mov	r0, r5
 8009a08:	47b8      	blx	r7
 8009a0a:	3001      	adds	r0, #1
 8009a0c:	d1c0      	bne.n	8009990 <_printf_float+0x338>
 8009a0e:	e684      	b.n	800971a <_printf_float+0xc2>
 8009a10:	464b      	mov	r3, r9
 8009a12:	eb08 020a 	add.w	r2, r8, sl
 8009a16:	4631      	mov	r1, r6
 8009a18:	4628      	mov	r0, r5
 8009a1a:	47b8      	blx	r7
 8009a1c:	3001      	adds	r0, #1
 8009a1e:	d1c3      	bne.n	80099a8 <_printf_float+0x350>
 8009a20:	e67b      	b.n	800971a <_printf_float+0xc2>
 8009a22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009a24:	2a01      	cmp	r2, #1
 8009a26:	dc01      	bgt.n	8009a2c <_printf_float+0x3d4>
 8009a28:	07db      	lsls	r3, r3, #31
 8009a2a:	d537      	bpl.n	8009a9c <_printf_float+0x444>
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	4642      	mov	r2, r8
 8009a30:	4631      	mov	r1, r6
 8009a32:	4628      	mov	r0, r5
 8009a34:	47b8      	blx	r7
 8009a36:	3001      	adds	r0, #1
 8009a38:	f43f ae6f 	beq.w	800971a <_printf_float+0xc2>
 8009a3c:	9b05      	ldr	r3, [sp, #20]
 8009a3e:	9a04      	ldr	r2, [sp, #16]
 8009a40:	4631      	mov	r1, r6
 8009a42:	4628      	mov	r0, r5
 8009a44:	47b8      	blx	r7
 8009a46:	3001      	adds	r0, #1
 8009a48:	f43f ae67 	beq.w	800971a <_printf_float+0xc2>
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a54:	f7f7 f844 	bl	8000ae0 <__aeabi_dcmpeq>
 8009a58:	b158      	cbz	r0, 8009a72 <_printf_float+0x41a>
 8009a5a:	f04f 0800 	mov.w	r8, #0
 8009a5e:	f104 0a1a 	add.w	sl, r4, #26
 8009a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a64:	3b01      	subs	r3, #1
 8009a66:	4598      	cmp	r8, r3
 8009a68:	db0d      	blt.n	8009a86 <_printf_float+0x42e>
 8009a6a:	464b      	mov	r3, r9
 8009a6c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009a70:	e6eb      	b.n	800984a <_printf_float+0x1f2>
 8009a72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a74:	f108 0201 	add.w	r2, r8, #1
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	4631      	mov	r1, r6
 8009a7c:	4628      	mov	r0, r5
 8009a7e:	47b8      	blx	r7
 8009a80:	3001      	adds	r0, #1
 8009a82:	d1f2      	bne.n	8009a6a <_printf_float+0x412>
 8009a84:	e649      	b.n	800971a <_printf_float+0xc2>
 8009a86:	2301      	movs	r3, #1
 8009a88:	4652      	mov	r2, sl
 8009a8a:	4631      	mov	r1, r6
 8009a8c:	4628      	mov	r0, r5
 8009a8e:	47b8      	blx	r7
 8009a90:	3001      	adds	r0, #1
 8009a92:	f43f ae42 	beq.w	800971a <_printf_float+0xc2>
 8009a96:	f108 0801 	add.w	r8, r8, #1
 8009a9a:	e7e2      	b.n	8009a62 <_printf_float+0x40a>
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	4642      	mov	r2, r8
 8009aa0:	e7eb      	b.n	8009a7a <_printf_float+0x422>
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	464a      	mov	r2, r9
 8009aa6:	4631      	mov	r1, r6
 8009aa8:	4628      	mov	r0, r5
 8009aaa:	47b8      	blx	r7
 8009aac:	3001      	adds	r0, #1
 8009aae:	f43f ae34 	beq.w	800971a <_printf_float+0xc2>
 8009ab2:	f108 0801 	add.w	r8, r8, #1
 8009ab6:	e700      	b.n	80098ba <_printf_float+0x262>
 8009ab8:	4642      	mov	r2, r8
 8009aba:	464b      	mov	r3, r9
 8009abc:	4640      	mov	r0, r8
 8009abe:	4649      	mov	r1, r9
 8009ac0:	f7f7 f840 	bl	8000b44 <__aeabi_dcmpun>
 8009ac4:	2800      	cmp	r0, #0
 8009ac6:	f43f ae2d 	beq.w	8009724 <_printf_float+0xcc>
 8009aca:	4b01      	ldr	r3, [pc, #4]	; (8009ad0 <_printf_float+0x478>)
 8009acc:	4a01      	ldr	r2, [pc, #4]	; (8009ad4 <_printf_float+0x47c>)
 8009ace:	e60e      	b.n	80096ee <_printf_float+0x96>
 8009ad0:	0800dbf4 	.word	0x0800dbf4
 8009ad4:	0800dbf8 	.word	0x0800dbf8

08009ad8 <_printf_common>:
 8009ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009adc:	4691      	mov	r9, r2
 8009ade:	461f      	mov	r7, r3
 8009ae0:	688a      	ldr	r2, [r1, #8]
 8009ae2:	690b      	ldr	r3, [r1, #16]
 8009ae4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	bfb8      	it	lt
 8009aec:	4613      	movlt	r3, r2
 8009aee:	f8c9 3000 	str.w	r3, [r9]
 8009af2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009af6:	4606      	mov	r6, r0
 8009af8:	460c      	mov	r4, r1
 8009afa:	b112      	cbz	r2, 8009b02 <_printf_common+0x2a>
 8009afc:	3301      	adds	r3, #1
 8009afe:	f8c9 3000 	str.w	r3, [r9]
 8009b02:	6823      	ldr	r3, [r4, #0]
 8009b04:	0699      	lsls	r1, r3, #26
 8009b06:	bf42      	ittt	mi
 8009b08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009b0c:	3302      	addmi	r3, #2
 8009b0e:	f8c9 3000 	strmi.w	r3, [r9]
 8009b12:	6825      	ldr	r5, [r4, #0]
 8009b14:	f015 0506 	ands.w	r5, r5, #6
 8009b18:	d107      	bne.n	8009b2a <_printf_common+0x52>
 8009b1a:	f104 0a19 	add.w	sl, r4, #25
 8009b1e:	68e3      	ldr	r3, [r4, #12]
 8009b20:	f8d9 2000 	ldr.w	r2, [r9]
 8009b24:	1a9b      	subs	r3, r3, r2
 8009b26:	429d      	cmp	r5, r3
 8009b28:	db29      	blt.n	8009b7e <_printf_common+0xa6>
 8009b2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009b2e:	6822      	ldr	r2, [r4, #0]
 8009b30:	3300      	adds	r3, #0
 8009b32:	bf18      	it	ne
 8009b34:	2301      	movne	r3, #1
 8009b36:	0692      	lsls	r2, r2, #26
 8009b38:	d42e      	bmi.n	8009b98 <_printf_common+0xc0>
 8009b3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009b3e:	4639      	mov	r1, r7
 8009b40:	4630      	mov	r0, r6
 8009b42:	47c0      	blx	r8
 8009b44:	3001      	adds	r0, #1
 8009b46:	d021      	beq.n	8009b8c <_printf_common+0xb4>
 8009b48:	6823      	ldr	r3, [r4, #0]
 8009b4a:	68e5      	ldr	r5, [r4, #12]
 8009b4c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b50:	f003 0306 	and.w	r3, r3, #6
 8009b54:	2b04      	cmp	r3, #4
 8009b56:	bf08      	it	eq
 8009b58:	1aad      	subeq	r5, r5, r2
 8009b5a:	68a3      	ldr	r3, [r4, #8]
 8009b5c:	6922      	ldr	r2, [r4, #16]
 8009b5e:	bf0c      	ite	eq
 8009b60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009b64:	2500      	movne	r5, #0
 8009b66:	4293      	cmp	r3, r2
 8009b68:	bfc4      	itt	gt
 8009b6a:	1a9b      	subgt	r3, r3, r2
 8009b6c:	18ed      	addgt	r5, r5, r3
 8009b6e:	f04f 0900 	mov.w	r9, #0
 8009b72:	341a      	adds	r4, #26
 8009b74:	454d      	cmp	r5, r9
 8009b76:	d11b      	bne.n	8009bb0 <_printf_common+0xd8>
 8009b78:	2000      	movs	r0, #0
 8009b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b7e:	2301      	movs	r3, #1
 8009b80:	4652      	mov	r2, sl
 8009b82:	4639      	mov	r1, r7
 8009b84:	4630      	mov	r0, r6
 8009b86:	47c0      	blx	r8
 8009b88:	3001      	adds	r0, #1
 8009b8a:	d103      	bne.n	8009b94 <_printf_common+0xbc>
 8009b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b94:	3501      	adds	r5, #1
 8009b96:	e7c2      	b.n	8009b1e <_printf_common+0x46>
 8009b98:	18e1      	adds	r1, r4, r3
 8009b9a:	1c5a      	adds	r2, r3, #1
 8009b9c:	2030      	movs	r0, #48	; 0x30
 8009b9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ba2:	4422      	add	r2, r4
 8009ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ba8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009bac:	3302      	adds	r3, #2
 8009bae:	e7c4      	b.n	8009b3a <_printf_common+0x62>
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	4622      	mov	r2, r4
 8009bb4:	4639      	mov	r1, r7
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	47c0      	blx	r8
 8009bba:	3001      	adds	r0, #1
 8009bbc:	d0e6      	beq.n	8009b8c <_printf_common+0xb4>
 8009bbe:	f109 0901 	add.w	r9, r9, #1
 8009bc2:	e7d7      	b.n	8009b74 <_printf_common+0x9c>

08009bc4 <_printf_i>:
 8009bc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bc8:	4617      	mov	r7, r2
 8009bca:	7e0a      	ldrb	r2, [r1, #24]
 8009bcc:	b085      	sub	sp, #20
 8009bce:	2a6e      	cmp	r2, #110	; 0x6e
 8009bd0:	4698      	mov	r8, r3
 8009bd2:	4606      	mov	r6, r0
 8009bd4:	460c      	mov	r4, r1
 8009bd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009bd8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8009bdc:	f000 80bc 	beq.w	8009d58 <_printf_i+0x194>
 8009be0:	d81a      	bhi.n	8009c18 <_printf_i+0x54>
 8009be2:	2a63      	cmp	r2, #99	; 0x63
 8009be4:	d02e      	beq.n	8009c44 <_printf_i+0x80>
 8009be6:	d80a      	bhi.n	8009bfe <_printf_i+0x3a>
 8009be8:	2a00      	cmp	r2, #0
 8009bea:	f000 80c8 	beq.w	8009d7e <_printf_i+0x1ba>
 8009bee:	2a58      	cmp	r2, #88	; 0x58
 8009bf0:	f000 808a 	beq.w	8009d08 <_printf_i+0x144>
 8009bf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009bf8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8009bfc:	e02a      	b.n	8009c54 <_printf_i+0x90>
 8009bfe:	2a64      	cmp	r2, #100	; 0x64
 8009c00:	d001      	beq.n	8009c06 <_printf_i+0x42>
 8009c02:	2a69      	cmp	r2, #105	; 0x69
 8009c04:	d1f6      	bne.n	8009bf4 <_printf_i+0x30>
 8009c06:	6821      	ldr	r1, [r4, #0]
 8009c08:	681a      	ldr	r2, [r3, #0]
 8009c0a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8009c0e:	d023      	beq.n	8009c58 <_printf_i+0x94>
 8009c10:	1d11      	adds	r1, r2, #4
 8009c12:	6019      	str	r1, [r3, #0]
 8009c14:	6813      	ldr	r3, [r2, #0]
 8009c16:	e027      	b.n	8009c68 <_printf_i+0xa4>
 8009c18:	2a73      	cmp	r2, #115	; 0x73
 8009c1a:	f000 80b4 	beq.w	8009d86 <_printf_i+0x1c2>
 8009c1e:	d808      	bhi.n	8009c32 <_printf_i+0x6e>
 8009c20:	2a6f      	cmp	r2, #111	; 0x6f
 8009c22:	d02a      	beq.n	8009c7a <_printf_i+0xb6>
 8009c24:	2a70      	cmp	r2, #112	; 0x70
 8009c26:	d1e5      	bne.n	8009bf4 <_printf_i+0x30>
 8009c28:	680a      	ldr	r2, [r1, #0]
 8009c2a:	f042 0220 	orr.w	r2, r2, #32
 8009c2e:	600a      	str	r2, [r1, #0]
 8009c30:	e003      	b.n	8009c3a <_printf_i+0x76>
 8009c32:	2a75      	cmp	r2, #117	; 0x75
 8009c34:	d021      	beq.n	8009c7a <_printf_i+0xb6>
 8009c36:	2a78      	cmp	r2, #120	; 0x78
 8009c38:	d1dc      	bne.n	8009bf4 <_printf_i+0x30>
 8009c3a:	2278      	movs	r2, #120	; 0x78
 8009c3c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8009c40:	496e      	ldr	r1, [pc, #440]	; (8009dfc <_printf_i+0x238>)
 8009c42:	e064      	b.n	8009d0e <_printf_i+0x14a>
 8009c44:	681a      	ldr	r2, [r3, #0]
 8009c46:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8009c4a:	1d11      	adds	r1, r2, #4
 8009c4c:	6019      	str	r1, [r3, #0]
 8009c4e:	6813      	ldr	r3, [r2, #0]
 8009c50:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009c54:	2301      	movs	r3, #1
 8009c56:	e0a3      	b.n	8009da0 <_printf_i+0x1dc>
 8009c58:	f011 0f40 	tst.w	r1, #64	; 0x40
 8009c5c:	f102 0104 	add.w	r1, r2, #4
 8009c60:	6019      	str	r1, [r3, #0]
 8009c62:	d0d7      	beq.n	8009c14 <_printf_i+0x50>
 8009c64:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	da03      	bge.n	8009c74 <_printf_i+0xb0>
 8009c6c:	222d      	movs	r2, #45	; 0x2d
 8009c6e:	425b      	negs	r3, r3
 8009c70:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8009c74:	4962      	ldr	r1, [pc, #392]	; (8009e00 <_printf_i+0x23c>)
 8009c76:	220a      	movs	r2, #10
 8009c78:	e017      	b.n	8009caa <_printf_i+0xe6>
 8009c7a:	6820      	ldr	r0, [r4, #0]
 8009c7c:	6819      	ldr	r1, [r3, #0]
 8009c7e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009c82:	d003      	beq.n	8009c8c <_printf_i+0xc8>
 8009c84:	1d08      	adds	r0, r1, #4
 8009c86:	6018      	str	r0, [r3, #0]
 8009c88:	680b      	ldr	r3, [r1, #0]
 8009c8a:	e006      	b.n	8009c9a <_printf_i+0xd6>
 8009c8c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009c90:	f101 0004 	add.w	r0, r1, #4
 8009c94:	6018      	str	r0, [r3, #0]
 8009c96:	d0f7      	beq.n	8009c88 <_printf_i+0xc4>
 8009c98:	880b      	ldrh	r3, [r1, #0]
 8009c9a:	4959      	ldr	r1, [pc, #356]	; (8009e00 <_printf_i+0x23c>)
 8009c9c:	2a6f      	cmp	r2, #111	; 0x6f
 8009c9e:	bf14      	ite	ne
 8009ca0:	220a      	movne	r2, #10
 8009ca2:	2208      	moveq	r2, #8
 8009ca4:	2000      	movs	r0, #0
 8009ca6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8009caa:	6865      	ldr	r5, [r4, #4]
 8009cac:	60a5      	str	r5, [r4, #8]
 8009cae:	2d00      	cmp	r5, #0
 8009cb0:	f2c0 809c 	blt.w	8009dec <_printf_i+0x228>
 8009cb4:	6820      	ldr	r0, [r4, #0]
 8009cb6:	f020 0004 	bic.w	r0, r0, #4
 8009cba:	6020      	str	r0, [r4, #0]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d13f      	bne.n	8009d40 <_printf_i+0x17c>
 8009cc0:	2d00      	cmp	r5, #0
 8009cc2:	f040 8095 	bne.w	8009df0 <_printf_i+0x22c>
 8009cc6:	4675      	mov	r5, lr
 8009cc8:	2a08      	cmp	r2, #8
 8009cca:	d10b      	bne.n	8009ce4 <_printf_i+0x120>
 8009ccc:	6823      	ldr	r3, [r4, #0]
 8009cce:	07da      	lsls	r2, r3, #31
 8009cd0:	d508      	bpl.n	8009ce4 <_printf_i+0x120>
 8009cd2:	6923      	ldr	r3, [r4, #16]
 8009cd4:	6862      	ldr	r2, [r4, #4]
 8009cd6:	429a      	cmp	r2, r3
 8009cd8:	bfde      	ittt	le
 8009cda:	2330      	movle	r3, #48	; 0x30
 8009cdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009ce0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009ce4:	ebae 0305 	sub.w	r3, lr, r5
 8009ce8:	6123      	str	r3, [r4, #16]
 8009cea:	f8cd 8000 	str.w	r8, [sp]
 8009cee:	463b      	mov	r3, r7
 8009cf0:	aa03      	add	r2, sp, #12
 8009cf2:	4621      	mov	r1, r4
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	f7ff feef 	bl	8009ad8 <_printf_common>
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d155      	bne.n	8009daa <_printf_i+0x1e6>
 8009cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009d02:	b005      	add	sp, #20
 8009d04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009d08:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8009d0c:	493c      	ldr	r1, [pc, #240]	; (8009e00 <_printf_i+0x23c>)
 8009d0e:	6822      	ldr	r2, [r4, #0]
 8009d10:	6818      	ldr	r0, [r3, #0]
 8009d12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8009d16:	f100 0504 	add.w	r5, r0, #4
 8009d1a:	601d      	str	r5, [r3, #0]
 8009d1c:	d001      	beq.n	8009d22 <_printf_i+0x15e>
 8009d1e:	6803      	ldr	r3, [r0, #0]
 8009d20:	e002      	b.n	8009d28 <_printf_i+0x164>
 8009d22:	0655      	lsls	r5, r2, #25
 8009d24:	d5fb      	bpl.n	8009d1e <_printf_i+0x15a>
 8009d26:	8803      	ldrh	r3, [r0, #0]
 8009d28:	07d0      	lsls	r0, r2, #31
 8009d2a:	bf44      	itt	mi
 8009d2c:	f042 0220 	orrmi.w	r2, r2, #32
 8009d30:	6022      	strmi	r2, [r4, #0]
 8009d32:	b91b      	cbnz	r3, 8009d3c <_printf_i+0x178>
 8009d34:	6822      	ldr	r2, [r4, #0]
 8009d36:	f022 0220 	bic.w	r2, r2, #32
 8009d3a:	6022      	str	r2, [r4, #0]
 8009d3c:	2210      	movs	r2, #16
 8009d3e:	e7b1      	b.n	8009ca4 <_printf_i+0xe0>
 8009d40:	4675      	mov	r5, lr
 8009d42:	fbb3 f0f2 	udiv	r0, r3, r2
 8009d46:	fb02 3310 	mls	r3, r2, r0, r3
 8009d4a:	5ccb      	ldrb	r3, [r1, r3]
 8009d4c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8009d50:	4603      	mov	r3, r0
 8009d52:	2800      	cmp	r0, #0
 8009d54:	d1f5      	bne.n	8009d42 <_printf_i+0x17e>
 8009d56:	e7b7      	b.n	8009cc8 <_printf_i+0x104>
 8009d58:	6808      	ldr	r0, [r1, #0]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	6949      	ldr	r1, [r1, #20]
 8009d5e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8009d62:	d004      	beq.n	8009d6e <_printf_i+0x1aa>
 8009d64:	1d10      	adds	r0, r2, #4
 8009d66:	6018      	str	r0, [r3, #0]
 8009d68:	6813      	ldr	r3, [r2, #0]
 8009d6a:	6019      	str	r1, [r3, #0]
 8009d6c:	e007      	b.n	8009d7e <_printf_i+0x1ba>
 8009d6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009d72:	f102 0004 	add.w	r0, r2, #4
 8009d76:	6018      	str	r0, [r3, #0]
 8009d78:	6813      	ldr	r3, [r2, #0]
 8009d7a:	d0f6      	beq.n	8009d6a <_printf_i+0x1a6>
 8009d7c:	8019      	strh	r1, [r3, #0]
 8009d7e:	2300      	movs	r3, #0
 8009d80:	6123      	str	r3, [r4, #16]
 8009d82:	4675      	mov	r5, lr
 8009d84:	e7b1      	b.n	8009cea <_printf_i+0x126>
 8009d86:	681a      	ldr	r2, [r3, #0]
 8009d88:	1d11      	adds	r1, r2, #4
 8009d8a:	6019      	str	r1, [r3, #0]
 8009d8c:	6815      	ldr	r5, [r2, #0]
 8009d8e:	6862      	ldr	r2, [r4, #4]
 8009d90:	2100      	movs	r1, #0
 8009d92:	4628      	mov	r0, r5
 8009d94:	f7f6 fa34 	bl	8000200 <memchr>
 8009d98:	b108      	cbz	r0, 8009d9e <_printf_i+0x1da>
 8009d9a:	1b40      	subs	r0, r0, r5
 8009d9c:	6060      	str	r0, [r4, #4]
 8009d9e:	6863      	ldr	r3, [r4, #4]
 8009da0:	6123      	str	r3, [r4, #16]
 8009da2:	2300      	movs	r3, #0
 8009da4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009da8:	e79f      	b.n	8009cea <_printf_i+0x126>
 8009daa:	6923      	ldr	r3, [r4, #16]
 8009dac:	462a      	mov	r2, r5
 8009dae:	4639      	mov	r1, r7
 8009db0:	4630      	mov	r0, r6
 8009db2:	47c0      	blx	r8
 8009db4:	3001      	adds	r0, #1
 8009db6:	d0a2      	beq.n	8009cfe <_printf_i+0x13a>
 8009db8:	6823      	ldr	r3, [r4, #0]
 8009dba:	079b      	lsls	r3, r3, #30
 8009dbc:	d507      	bpl.n	8009dce <_printf_i+0x20a>
 8009dbe:	2500      	movs	r5, #0
 8009dc0:	f104 0919 	add.w	r9, r4, #25
 8009dc4:	68e3      	ldr	r3, [r4, #12]
 8009dc6:	9a03      	ldr	r2, [sp, #12]
 8009dc8:	1a9b      	subs	r3, r3, r2
 8009dca:	429d      	cmp	r5, r3
 8009dcc:	db05      	blt.n	8009dda <_printf_i+0x216>
 8009dce:	68e0      	ldr	r0, [r4, #12]
 8009dd0:	9b03      	ldr	r3, [sp, #12]
 8009dd2:	4298      	cmp	r0, r3
 8009dd4:	bfb8      	it	lt
 8009dd6:	4618      	movlt	r0, r3
 8009dd8:	e793      	b.n	8009d02 <_printf_i+0x13e>
 8009dda:	2301      	movs	r3, #1
 8009ddc:	464a      	mov	r2, r9
 8009dde:	4639      	mov	r1, r7
 8009de0:	4630      	mov	r0, r6
 8009de2:	47c0      	blx	r8
 8009de4:	3001      	adds	r0, #1
 8009de6:	d08a      	beq.n	8009cfe <_printf_i+0x13a>
 8009de8:	3501      	adds	r5, #1
 8009dea:	e7eb      	b.n	8009dc4 <_printf_i+0x200>
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d1a7      	bne.n	8009d40 <_printf_i+0x17c>
 8009df0:	780b      	ldrb	r3, [r1, #0]
 8009df2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009df6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009dfa:	e765      	b.n	8009cc8 <_printf_i+0x104>
 8009dfc:	0800dc0f 	.word	0x0800dc0f
 8009e00:	0800dbfe 	.word	0x0800dbfe

08009e04 <iprintf>:
 8009e04:	b40f      	push	{r0, r1, r2, r3}
 8009e06:	4b0a      	ldr	r3, [pc, #40]	; (8009e30 <iprintf+0x2c>)
 8009e08:	b513      	push	{r0, r1, r4, lr}
 8009e0a:	681c      	ldr	r4, [r3, #0]
 8009e0c:	b124      	cbz	r4, 8009e18 <iprintf+0x14>
 8009e0e:	69a3      	ldr	r3, [r4, #24]
 8009e10:	b913      	cbnz	r3, 8009e18 <iprintf+0x14>
 8009e12:	4620      	mov	r0, r4
 8009e14:	f001 ffc4 	bl	800bda0 <__sinit>
 8009e18:	ab05      	add	r3, sp, #20
 8009e1a:	9a04      	ldr	r2, [sp, #16]
 8009e1c:	68a1      	ldr	r1, [r4, #8]
 8009e1e:	9301      	str	r3, [sp, #4]
 8009e20:	4620      	mov	r0, r4
 8009e22:	f003 fa1d 	bl	800d260 <_vfiprintf_r>
 8009e26:	b002      	add	sp, #8
 8009e28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e2c:	b004      	add	sp, #16
 8009e2e:	4770      	bx	lr
 8009e30:	2000000c 	.word	0x2000000c

08009e34 <putchar>:
 8009e34:	b538      	push	{r3, r4, r5, lr}
 8009e36:	4b08      	ldr	r3, [pc, #32]	; (8009e58 <putchar+0x24>)
 8009e38:	681c      	ldr	r4, [r3, #0]
 8009e3a:	4605      	mov	r5, r0
 8009e3c:	b124      	cbz	r4, 8009e48 <putchar+0x14>
 8009e3e:	69a3      	ldr	r3, [r4, #24]
 8009e40:	b913      	cbnz	r3, 8009e48 <putchar+0x14>
 8009e42:	4620      	mov	r0, r4
 8009e44:	f001 ffac 	bl	800bda0 <__sinit>
 8009e48:	68a2      	ldr	r2, [r4, #8]
 8009e4a:	4629      	mov	r1, r5
 8009e4c:	4620      	mov	r0, r4
 8009e4e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e52:	f003 bb1b 	b.w	800d48c <_putc_r>
 8009e56:	bf00      	nop
 8009e58:	2000000c 	.word	0x2000000c

08009e5c <_puts_r>:
 8009e5c:	b570      	push	{r4, r5, r6, lr}
 8009e5e:	460e      	mov	r6, r1
 8009e60:	4605      	mov	r5, r0
 8009e62:	b118      	cbz	r0, 8009e6c <_puts_r+0x10>
 8009e64:	6983      	ldr	r3, [r0, #24]
 8009e66:	b90b      	cbnz	r3, 8009e6c <_puts_r+0x10>
 8009e68:	f001 ff9a 	bl	800bda0 <__sinit>
 8009e6c:	69ab      	ldr	r3, [r5, #24]
 8009e6e:	68ac      	ldr	r4, [r5, #8]
 8009e70:	b913      	cbnz	r3, 8009e78 <_puts_r+0x1c>
 8009e72:	4628      	mov	r0, r5
 8009e74:	f001 ff94 	bl	800bda0 <__sinit>
 8009e78:	4b23      	ldr	r3, [pc, #140]	; (8009f08 <_puts_r+0xac>)
 8009e7a:	429c      	cmp	r4, r3
 8009e7c:	d117      	bne.n	8009eae <_puts_r+0x52>
 8009e7e:	686c      	ldr	r4, [r5, #4]
 8009e80:	89a3      	ldrh	r3, [r4, #12]
 8009e82:	071b      	lsls	r3, r3, #28
 8009e84:	d51d      	bpl.n	8009ec2 <_puts_r+0x66>
 8009e86:	6923      	ldr	r3, [r4, #16]
 8009e88:	b1db      	cbz	r3, 8009ec2 <_puts_r+0x66>
 8009e8a:	3e01      	subs	r6, #1
 8009e8c:	68a3      	ldr	r3, [r4, #8]
 8009e8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009e92:	3b01      	subs	r3, #1
 8009e94:	60a3      	str	r3, [r4, #8]
 8009e96:	b9e9      	cbnz	r1, 8009ed4 <_puts_r+0x78>
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	da2e      	bge.n	8009efa <_puts_r+0x9e>
 8009e9c:	4622      	mov	r2, r4
 8009e9e:	210a      	movs	r1, #10
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	f000 ff6f 	bl	800ad84 <__swbuf_r>
 8009ea6:	3001      	adds	r0, #1
 8009ea8:	d011      	beq.n	8009ece <_puts_r+0x72>
 8009eaa:	200a      	movs	r0, #10
 8009eac:	bd70      	pop	{r4, r5, r6, pc}
 8009eae:	4b17      	ldr	r3, [pc, #92]	; (8009f0c <_puts_r+0xb0>)
 8009eb0:	429c      	cmp	r4, r3
 8009eb2:	d101      	bne.n	8009eb8 <_puts_r+0x5c>
 8009eb4:	68ac      	ldr	r4, [r5, #8]
 8009eb6:	e7e3      	b.n	8009e80 <_puts_r+0x24>
 8009eb8:	4b15      	ldr	r3, [pc, #84]	; (8009f10 <_puts_r+0xb4>)
 8009eba:	429c      	cmp	r4, r3
 8009ebc:	bf08      	it	eq
 8009ebe:	68ec      	ldreq	r4, [r5, #12]
 8009ec0:	e7de      	b.n	8009e80 <_puts_r+0x24>
 8009ec2:	4621      	mov	r1, r4
 8009ec4:	4628      	mov	r0, r5
 8009ec6:	f000 ffaf 	bl	800ae28 <__swsetup_r>
 8009eca:	2800      	cmp	r0, #0
 8009ecc:	d0dd      	beq.n	8009e8a <_puts_r+0x2e>
 8009ece:	f04f 30ff 	mov.w	r0, #4294967295
 8009ed2:	bd70      	pop	{r4, r5, r6, pc}
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	da04      	bge.n	8009ee2 <_puts_r+0x86>
 8009ed8:	69a2      	ldr	r2, [r4, #24]
 8009eda:	4293      	cmp	r3, r2
 8009edc:	db06      	blt.n	8009eec <_puts_r+0x90>
 8009ede:	290a      	cmp	r1, #10
 8009ee0:	d004      	beq.n	8009eec <_puts_r+0x90>
 8009ee2:	6823      	ldr	r3, [r4, #0]
 8009ee4:	1c5a      	adds	r2, r3, #1
 8009ee6:	6022      	str	r2, [r4, #0]
 8009ee8:	7019      	strb	r1, [r3, #0]
 8009eea:	e7cf      	b.n	8009e8c <_puts_r+0x30>
 8009eec:	4622      	mov	r2, r4
 8009eee:	4628      	mov	r0, r5
 8009ef0:	f000 ff48 	bl	800ad84 <__swbuf_r>
 8009ef4:	3001      	adds	r0, #1
 8009ef6:	d1c9      	bne.n	8009e8c <_puts_r+0x30>
 8009ef8:	e7e9      	b.n	8009ece <_puts_r+0x72>
 8009efa:	6823      	ldr	r3, [r4, #0]
 8009efc:	200a      	movs	r0, #10
 8009efe:	1c5a      	adds	r2, r3, #1
 8009f00:	6022      	str	r2, [r4, #0]
 8009f02:	7018      	strb	r0, [r3, #0]
 8009f04:	bd70      	pop	{r4, r5, r6, pc}
 8009f06:	bf00      	nop
 8009f08:	0800dcc4 	.word	0x0800dcc4
 8009f0c:	0800dce4 	.word	0x0800dce4
 8009f10:	0800dca4 	.word	0x0800dca4

08009f14 <puts>:
 8009f14:	4b02      	ldr	r3, [pc, #8]	; (8009f20 <puts+0xc>)
 8009f16:	4601      	mov	r1, r0
 8009f18:	6818      	ldr	r0, [r3, #0]
 8009f1a:	f7ff bf9f 	b.w	8009e5c <_puts_r>
 8009f1e:	bf00      	nop
 8009f20:	2000000c 	.word	0x2000000c

08009f24 <siprintf>:
 8009f24:	b40e      	push	{r1, r2, r3}
 8009f26:	b500      	push	{lr}
 8009f28:	b09c      	sub	sp, #112	; 0x70
 8009f2a:	f44f 7102 	mov.w	r1, #520	; 0x208
 8009f2e:	ab1d      	add	r3, sp, #116	; 0x74
 8009f30:	f8ad 1014 	strh.w	r1, [sp, #20]
 8009f34:	9002      	str	r0, [sp, #8]
 8009f36:	9006      	str	r0, [sp, #24]
 8009f38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f3c:	480a      	ldr	r0, [pc, #40]	; (8009f68 <siprintf+0x44>)
 8009f3e:	9104      	str	r1, [sp, #16]
 8009f40:	9107      	str	r1, [sp, #28]
 8009f42:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8009f46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f4a:	f8ad 1016 	strh.w	r1, [sp, #22]
 8009f4e:	6800      	ldr	r0, [r0, #0]
 8009f50:	9301      	str	r3, [sp, #4]
 8009f52:	a902      	add	r1, sp, #8
 8009f54:	f003 f866 	bl	800d024 <_svfiprintf_r>
 8009f58:	9b02      	ldr	r3, [sp, #8]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	701a      	strb	r2, [r3, #0]
 8009f5e:	b01c      	add	sp, #112	; 0x70
 8009f60:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f64:	b003      	add	sp, #12
 8009f66:	4770      	bx	lr
 8009f68:	2000000c 	.word	0x2000000c

08009f6c <strcat>:
 8009f6c:	b510      	push	{r4, lr}
 8009f6e:	4602      	mov	r2, r0
 8009f70:	4613      	mov	r3, r2
 8009f72:	3201      	adds	r2, #1
 8009f74:	781c      	ldrb	r4, [r3, #0]
 8009f76:	2c00      	cmp	r4, #0
 8009f78:	d1fa      	bne.n	8009f70 <strcat+0x4>
 8009f7a:	3b01      	subs	r3, #1
 8009f7c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f80:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f84:	2a00      	cmp	r2, #0
 8009f86:	d1f9      	bne.n	8009f7c <strcat+0x10>
 8009f88:	bd10      	pop	{r4, pc}

08009f8a <strcpy>:
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f90:	f803 2b01 	strb.w	r2, [r3], #1
 8009f94:	2a00      	cmp	r2, #0
 8009f96:	d1f9      	bne.n	8009f8c <strcpy+0x2>
 8009f98:	4770      	bx	lr

08009f9a <sulp>:
 8009f9a:	b570      	push	{r4, r5, r6, lr}
 8009f9c:	4604      	mov	r4, r0
 8009f9e:	460d      	mov	r5, r1
 8009fa0:	ec45 4b10 	vmov	d0, r4, r5
 8009fa4:	4616      	mov	r6, r2
 8009fa6:	f002 fdfb 	bl	800cba0 <__ulp>
 8009faa:	ec51 0b10 	vmov	r0, r1, d0
 8009fae:	b17e      	cbz	r6, 8009fd0 <sulp+0x36>
 8009fb0:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009fb4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	dd09      	ble.n	8009fd0 <sulp+0x36>
 8009fbc:	051b      	lsls	r3, r3, #20
 8009fbe:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009fc2:	2400      	movs	r4, #0
 8009fc4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009fc8:	4622      	mov	r2, r4
 8009fca:	462b      	mov	r3, r5
 8009fcc:	f7f6 fb20 	bl	8000610 <__aeabi_dmul>
 8009fd0:	bd70      	pop	{r4, r5, r6, pc}
 8009fd2:	0000      	movs	r0, r0
 8009fd4:	0000      	movs	r0, r0
	...

08009fd8 <_strtod_l>:
 8009fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	b09f      	sub	sp, #124	; 0x7c
 8009fde:	4698      	mov	r8, r3
 8009fe0:	9004      	str	r0, [sp, #16]
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	4640      	mov	r0, r8
 8009fe6:	460c      	mov	r4, r1
 8009fe8:	9215      	str	r2, [sp, #84]	; 0x54
 8009fea:	931a      	str	r3, [sp, #104]	; 0x68
 8009fec:	f002 fa82 	bl	800c4f4 <__localeconv_l>
 8009ff0:	4607      	mov	r7, r0
 8009ff2:	6800      	ldr	r0, [r0, #0]
 8009ff4:	f7f6 f8f6 	bl	80001e4 <strlen>
 8009ff8:	f04f 0a00 	mov.w	sl, #0
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	f04f 0b00 	mov.w	fp, #0
 800a002:	9419      	str	r4, [sp, #100]	; 0x64
 800a004:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a006:	781a      	ldrb	r2, [r3, #0]
 800a008:	2a0d      	cmp	r2, #13
 800a00a:	d833      	bhi.n	800a074 <_strtod_l+0x9c>
 800a00c:	2a09      	cmp	r2, #9
 800a00e:	d237      	bcs.n	800a080 <_strtod_l+0xa8>
 800a010:	2a00      	cmp	r2, #0
 800a012:	d03f      	beq.n	800a094 <_strtod_l+0xbc>
 800a014:	2300      	movs	r3, #0
 800a016:	9309      	str	r3, [sp, #36]	; 0x24
 800a018:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800a01a:	7833      	ldrb	r3, [r6, #0]
 800a01c:	2b30      	cmp	r3, #48	; 0x30
 800a01e:	f040 8103 	bne.w	800a228 <_strtod_l+0x250>
 800a022:	7873      	ldrb	r3, [r6, #1]
 800a024:	2b58      	cmp	r3, #88	; 0x58
 800a026:	d001      	beq.n	800a02c <_strtod_l+0x54>
 800a028:	2b78      	cmp	r3, #120	; 0x78
 800a02a:	d16b      	bne.n	800a104 <_strtod_l+0x12c>
 800a02c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a02e:	9301      	str	r3, [sp, #4]
 800a030:	ab1a      	add	r3, sp, #104	; 0x68
 800a032:	9300      	str	r3, [sp, #0]
 800a034:	f8cd 8008 	str.w	r8, [sp, #8]
 800a038:	ab1b      	add	r3, sp, #108	; 0x6c
 800a03a:	4aad      	ldr	r2, [pc, #692]	; (800a2f0 <_strtod_l+0x318>)
 800a03c:	9804      	ldr	r0, [sp, #16]
 800a03e:	a919      	add	r1, sp, #100	; 0x64
 800a040:	f001 ff82 	bl	800bf48 <__gethex>
 800a044:	f010 0407 	ands.w	r4, r0, #7
 800a048:	4605      	mov	r5, r0
 800a04a:	d005      	beq.n	800a058 <_strtod_l+0x80>
 800a04c:	2c06      	cmp	r4, #6
 800a04e:	d12b      	bne.n	800a0a8 <_strtod_l+0xd0>
 800a050:	3601      	adds	r6, #1
 800a052:	2300      	movs	r3, #0
 800a054:	9619      	str	r6, [sp, #100]	; 0x64
 800a056:	9309      	str	r3, [sp, #36]	; 0x24
 800a058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	f040 8590 	bne.w	800ab80 <_strtod_l+0xba8>
 800a060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a062:	b1e3      	cbz	r3, 800a09e <_strtod_l+0xc6>
 800a064:	4652      	mov	r2, sl
 800a066:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a06a:	ec43 2b10 	vmov	d0, r2, r3
 800a06e:	b01f      	add	sp, #124	; 0x7c
 800a070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a074:	2a2b      	cmp	r2, #43	; 0x2b
 800a076:	d006      	beq.n	800a086 <_strtod_l+0xae>
 800a078:	2a2d      	cmp	r2, #45	; 0x2d
 800a07a:	d013      	beq.n	800a0a4 <_strtod_l+0xcc>
 800a07c:	2a20      	cmp	r2, #32
 800a07e:	d1c9      	bne.n	800a014 <_strtod_l+0x3c>
 800a080:	3301      	adds	r3, #1
 800a082:	9319      	str	r3, [sp, #100]	; 0x64
 800a084:	e7be      	b.n	800a004 <_strtod_l+0x2c>
 800a086:	2200      	movs	r2, #0
 800a088:	9209      	str	r2, [sp, #36]	; 0x24
 800a08a:	1c5a      	adds	r2, r3, #1
 800a08c:	9219      	str	r2, [sp, #100]	; 0x64
 800a08e:	785b      	ldrb	r3, [r3, #1]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d1c1      	bne.n	800a018 <_strtod_l+0x40>
 800a094:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a096:	9419      	str	r4, [sp, #100]	; 0x64
 800a098:	2b00      	cmp	r3, #0
 800a09a:	f040 856f 	bne.w	800ab7c <_strtod_l+0xba4>
 800a09e:	4652      	mov	r2, sl
 800a0a0:	465b      	mov	r3, fp
 800a0a2:	e7e2      	b.n	800a06a <_strtod_l+0x92>
 800a0a4:	2201      	movs	r2, #1
 800a0a6:	e7ef      	b.n	800a088 <_strtod_l+0xb0>
 800a0a8:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a0aa:	b13a      	cbz	r2, 800a0bc <_strtod_l+0xe4>
 800a0ac:	2135      	movs	r1, #53	; 0x35
 800a0ae:	a81c      	add	r0, sp, #112	; 0x70
 800a0b0:	f002 fe67 	bl	800cd82 <__copybits>
 800a0b4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a0b6:	9804      	ldr	r0, [sp, #16]
 800a0b8:	f002 fae6 	bl	800c688 <_Bfree>
 800a0bc:	3c01      	subs	r4, #1
 800a0be:	2c04      	cmp	r4, #4
 800a0c0:	d808      	bhi.n	800a0d4 <_strtod_l+0xfc>
 800a0c2:	e8df f004 	tbb	[pc, r4]
 800a0c6:	030c      	.short	0x030c
 800a0c8:	1a17      	.short	0x1a17
 800a0ca:	0c          	.byte	0x0c
 800a0cb:	00          	.byte	0x00
 800a0cc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800a0d0:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800a0d4:	0729      	lsls	r1, r5, #28
 800a0d6:	d5bf      	bpl.n	800a058 <_strtod_l+0x80>
 800a0d8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800a0dc:	e7bc      	b.n	800a058 <_strtod_l+0x80>
 800a0de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a0e0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a0e2:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800a0e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a0ea:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a0ee:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a0f2:	e7ef      	b.n	800a0d4 <_strtod_l+0xfc>
 800a0f4:	f8df b204 	ldr.w	fp, [pc, #516]	; 800a2fc <_strtod_l+0x324>
 800a0f8:	e7ec      	b.n	800a0d4 <_strtod_l+0xfc>
 800a0fa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800a0fe:	f04f 3aff 	mov.w	sl, #4294967295
 800a102:	e7e7      	b.n	800a0d4 <_strtod_l+0xfc>
 800a104:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a106:	1c5a      	adds	r2, r3, #1
 800a108:	9219      	str	r2, [sp, #100]	; 0x64
 800a10a:	785b      	ldrb	r3, [r3, #1]
 800a10c:	2b30      	cmp	r3, #48	; 0x30
 800a10e:	d0f9      	beq.n	800a104 <_strtod_l+0x12c>
 800a110:	2b00      	cmp	r3, #0
 800a112:	d0a1      	beq.n	800a058 <_strtod_l+0x80>
 800a114:	2301      	movs	r3, #1
 800a116:	f04f 0900 	mov.w	r9, #0
 800a11a:	9308      	str	r3, [sp, #32]
 800a11c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a11e:	930a      	str	r3, [sp, #40]	; 0x28
 800a120:	f8cd 901c 	str.w	r9, [sp, #28]
 800a124:	f8cd 9018 	str.w	r9, [sp, #24]
 800a128:	220a      	movs	r2, #10
 800a12a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a12c:	7806      	ldrb	r6, [r0, #0]
 800a12e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a132:	b2d9      	uxtb	r1, r3
 800a134:	2909      	cmp	r1, #9
 800a136:	d979      	bls.n	800a22c <_strtod_l+0x254>
 800a138:	462a      	mov	r2, r5
 800a13a:	6839      	ldr	r1, [r7, #0]
 800a13c:	f003 fa2f 	bl	800d59e <strncmp>
 800a140:	2800      	cmp	r0, #0
 800a142:	f000 8082 	beq.w	800a24a <_strtod_l+0x272>
 800a146:	2000      	movs	r0, #0
 800a148:	9d06      	ldr	r5, [sp, #24]
 800a14a:	4633      	mov	r3, r6
 800a14c:	4602      	mov	r2, r0
 800a14e:	4601      	mov	r1, r0
 800a150:	2b65      	cmp	r3, #101	; 0x65
 800a152:	d002      	beq.n	800a15a <_strtod_l+0x182>
 800a154:	2b45      	cmp	r3, #69	; 0x45
 800a156:	f040 80e8 	bne.w	800a32a <_strtod_l+0x352>
 800a15a:	b925      	cbnz	r5, 800a166 <_strtod_l+0x18e>
 800a15c:	b910      	cbnz	r0, 800a164 <_strtod_l+0x18c>
 800a15e:	9b08      	ldr	r3, [sp, #32]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d097      	beq.n	800a094 <_strtod_l+0xbc>
 800a164:	2500      	movs	r5, #0
 800a166:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800a168:	1c63      	adds	r3, r4, #1
 800a16a:	9319      	str	r3, [sp, #100]	; 0x64
 800a16c:	7863      	ldrb	r3, [r4, #1]
 800a16e:	2b2b      	cmp	r3, #43	; 0x2b
 800a170:	f000 80c8 	beq.w	800a304 <_strtod_l+0x32c>
 800a174:	2b2d      	cmp	r3, #45	; 0x2d
 800a176:	f000 80cb 	beq.w	800a310 <_strtod_l+0x338>
 800a17a:	2600      	movs	r6, #0
 800a17c:	9605      	str	r6, [sp, #20]
 800a17e:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800a182:	2e09      	cmp	r6, #9
 800a184:	f200 80d0 	bhi.w	800a328 <_strtod_l+0x350>
 800a188:	2b30      	cmp	r3, #48	; 0x30
 800a18a:	f000 80c3 	beq.w	800a314 <_strtod_l+0x33c>
 800a18e:	f1a3 0631 	sub.w	r6, r3, #49	; 0x31
 800a192:	2e08      	cmp	r6, #8
 800a194:	f200 80c9 	bhi.w	800a32a <_strtod_l+0x352>
 800a198:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800a19c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a19e:	f04f 0c0a 	mov.w	ip, #10
 800a1a2:	461f      	mov	r7, r3
 800a1a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a1a6:	1c5e      	adds	r6, r3, #1
 800a1a8:	9619      	str	r6, [sp, #100]	; 0x64
 800a1aa:	785b      	ldrb	r3, [r3, #1]
 800a1ac:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800a1b0:	f1b8 0f09 	cmp.w	r8, #9
 800a1b4:	f240 80b3 	bls.w	800a31e <_strtod_l+0x346>
 800a1b8:	1bf6      	subs	r6, r6, r7
 800a1ba:	2e08      	cmp	r6, #8
 800a1bc:	f644 681f 	movw	r8, #19999	; 0x4e1f
 800a1c0:	dc02      	bgt.n	800a1c8 <_strtod_l+0x1f0>
 800a1c2:	45f0      	cmp	r8, lr
 800a1c4:	bfa8      	it	ge
 800a1c6:	46f0      	movge	r8, lr
 800a1c8:	9e05      	ldr	r6, [sp, #20]
 800a1ca:	b10e      	cbz	r6, 800a1d0 <_strtod_l+0x1f8>
 800a1cc:	f1c8 0800 	rsb	r8, r8, #0
 800a1d0:	2d00      	cmp	r5, #0
 800a1d2:	f040 80d0 	bne.w	800a376 <_strtod_l+0x39e>
 800a1d6:	2800      	cmp	r0, #0
 800a1d8:	f47f af3e 	bne.w	800a058 <_strtod_l+0x80>
 800a1dc:	9a08      	ldr	r2, [sp, #32]
 800a1de:	2a00      	cmp	r2, #0
 800a1e0:	f47f af3a 	bne.w	800a058 <_strtod_l+0x80>
 800a1e4:	2900      	cmp	r1, #0
 800a1e6:	f47f af55 	bne.w	800a094 <_strtod_l+0xbc>
 800a1ea:	2b4e      	cmp	r3, #78	; 0x4e
 800a1ec:	f000 80a6 	beq.w	800a33c <_strtod_l+0x364>
 800a1f0:	f300 809e 	bgt.w	800a330 <_strtod_l+0x358>
 800a1f4:	2b49      	cmp	r3, #73	; 0x49
 800a1f6:	f47f af4d 	bne.w	800a094 <_strtod_l+0xbc>
 800a1fa:	493e      	ldr	r1, [pc, #248]	; (800a2f4 <_strtod_l+0x31c>)
 800a1fc:	a819      	add	r0, sp, #100	; 0x64
 800a1fe:	f002 f8d3 	bl	800c3a8 <__match>
 800a202:	2800      	cmp	r0, #0
 800a204:	f43f af46 	beq.w	800a094 <_strtod_l+0xbc>
 800a208:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a20a:	493b      	ldr	r1, [pc, #236]	; (800a2f8 <_strtod_l+0x320>)
 800a20c:	3b01      	subs	r3, #1
 800a20e:	a819      	add	r0, sp, #100	; 0x64
 800a210:	9319      	str	r3, [sp, #100]	; 0x64
 800a212:	f002 f8c9 	bl	800c3a8 <__match>
 800a216:	b910      	cbnz	r0, 800a21e <_strtod_l+0x246>
 800a218:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a21a:	3301      	adds	r3, #1
 800a21c:	9319      	str	r3, [sp, #100]	; 0x64
 800a21e:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 800a2fc <_strtod_l+0x324>
 800a222:	f04f 0a00 	mov.w	sl, #0
 800a226:	e717      	b.n	800a058 <_strtod_l+0x80>
 800a228:	2300      	movs	r3, #0
 800a22a:	e774      	b.n	800a116 <_strtod_l+0x13e>
 800a22c:	9906      	ldr	r1, [sp, #24]
 800a22e:	2908      	cmp	r1, #8
 800a230:	bfdd      	ittte	le
 800a232:	9907      	ldrle	r1, [sp, #28]
 800a234:	fb02 3301 	mlale	r3, r2, r1, r3
 800a238:	9307      	strle	r3, [sp, #28]
 800a23a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800a23e:	9b06      	ldr	r3, [sp, #24]
 800a240:	3001      	adds	r0, #1
 800a242:	3301      	adds	r3, #1
 800a244:	9306      	str	r3, [sp, #24]
 800a246:	9019      	str	r0, [sp, #100]	; 0x64
 800a248:	e76f      	b.n	800a12a <_strtod_l+0x152>
 800a24a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a24c:	195a      	adds	r2, r3, r5
 800a24e:	9219      	str	r2, [sp, #100]	; 0x64
 800a250:	9a06      	ldr	r2, [sp, #24]
 800a252:	5d5b      	ldrb	r3, [r3, r5]
 800a254:	2a00      	cmp	r2, #0
 800a256:	d148      	bne.n	800a2ea <_strtod_l+0x312>
 800a258:	4610      	mov	r0, r2
 800a25a:	2b30      	cmp	r3, #48	; 0x30
 800a25c:	d02a      	beq.n	800a2b4 <_strtod_l+0x2dc>
 800a25e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800a262:	2a08      	cmp	r2, #8
 800a264:	f200 8491 	bhi.w	800ab8a <_strtod_l+0xbb2>
 800a268:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a26a:	920a      	str	r2, [sp, #40]	; 0x28
 800a26c:	4602      	mov	r2, r0
 800a26e:	2000      	movs	r0, #0
 800a270:	4605      	mov	r5, r0
 800a272:	3b30      	subs	r3, #48	; 0x30
 800a274:	f100 0101 	add.w	r1, r0, #1
 800a278:	d011      	beq.n	800a29e <_strtod_l+0x2c6>
 800a27a:	440a      	add	r2, r1
 800a27c:	eb00 0c05 	add.w	ip, r0, r5
 800a280:	4629      	mov	r1, r5
 800a282:	260a      	movs	r6, #10
 800a284:	4561      	cmp	r1, ip
 800a286:	d11b      	bne.n	800a2c0 <_strtod_l+0x2e8>
 800a288:	4428      	add	r0, r5
 800a28a:	2808      	cmp	r0, #8
 800a28c:	f100 0501 	add.w	r5, r0, #1
 800a290:	dc25      	bgt.n	800a2de <_strtod_l+0x306>
 800a292:	9807      	ldr	r0, [sp, #28]
 800a294:	210a      	movs	r1, #10
 800a296:	fb01 3300 	mla	r3, r1, r0, r3
 800a29a:	9307      	str	r3, [sp, #28]
 800a29c:	2100      	movs	r1, #0
 800a29e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2a0:	1c58      	adds	r0, r3, #1
 800a2a2:	9019      	str	r0, [sp, #100]	; 0x64
 800a2a4:	785b      	ldrb	r3, [r3, #1]
 800a2a6:	4608      	mov	r0, r1
 800a2a8:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a2ac:	2909      	cmp	r1, #9
 800a2ae:	d9e0      	bls.n	800a272 <_strtod_l+0x29a>
 800a2b0:	2101      	movs	r1, #1
 800a2b2:	e74d      	b.n	800a150 <_strtod_l+0x178>
 800a2b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a2b6:	1c5a      	adds	r2, r3, #1
 800a2b8:	9219      	str	r2, [sp, #100]	; 0x64
 800a2ba:	3001      	adds	r0, #1
 800a2bc:	785b      	ldrb	r3, [r3, #1]
 800a2be:	e7cc      	b.n	800a25a <_strtod_l+0x282>
 800a2c0:	3101      	adds	r1, #1
 800a2c2:	f101 3eff 	add.w	lr, r1, #4294967295
 800a2c6:	f1be 0f08 	cmp.w	lr, #8
 800a2ca:	dc03      	bgt.n	800a2d4 <_strtod_l+0x2fc>
 800a2cc:	9f07      	ldr	r7, [sp, #28]
 800a2ce:	4377      	muls	r7, r6
 800a2d0:	9707      	str	r7, [sp, #28]
 800a2d2:	e7d7      	b.n	800a284 <_strtod_l+0x2ac>
 800a2d4:	2910      	cmp	r1, #16
 800a2d6:	bfd8      	it	le
 800a2d8:	fb06 f909 	mulle.w	r9, r6, r9
 800a2dc:	e7d2      	b.n	800a284 <_strtod_l+0x2ac>
 800a2de:	2d10      	cmp	r5, #16
 800a2e0:	bfdc      	itt	le
 800a2e2:	210a      	movle	r1, #10
 800a2e4:	fb01 3909 	mlale	r9, r1, r9, r3
 800a2e8:	e7d8      	b.n	800a29c <_strtod_l+0x2c4>
 800a2ea:	4602      	mov	r2, r0
 800a2ec:	9d06      	ldr	r5, [sp, #24]
 800a2ee:	e7db      	b.n	800a2a8 <_strtod_l+0x2d0>
 800a2f0:	0800dc20 	.word	0x0800dc20
 800a2f4:	0800dbf1 	.word	0x0800dbf1
 800a2f8:	0800dc98 	.word	0x0800dc98
 800a2fc:	7ff00000 	.word	0x7ff00000
 800a300:	2101      	movs	r1, #1
 800a302:	e72b      	b.n	800a15c <_strtod_l+0x184>
 800a304:	2300      	movs	r3, #0
 800a306:	9305      	str	r3, [sp, #20]
 800a308:	1ca3      	adds	r3, r4, #2
 800a30a:	9319      	str	r3, [sp, #100]	; 0x64
 800a30c:	78a3      	ldrb	r3, [r4, #2]
 800a30e:	e736      	b.n	800a17e <_strtod_l+0x1a6>
 800a310:	2301      	movs	r3, #1
 800a312:	e7f8      	b.n	800a306 <_strtod_l+0x32e>
 800a314:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a316:	1c5e      	adds	r6, r3, #1
 800a318:	9619      	str	r6, [sp, #100]	; 0x64
 800a31a:	785b      	ldrb	r3, [r3, #1]
 800a31c:	e734      	b.n	800a188 <_strtod_l+0x1b0>
 800a31e:	fb0c 3e0e 	mla	lr, ip, lr, r3
 800a322:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800a326:	e73d      	b.n	800a1a4 <_strtod_l+0x1cc>
 800a328:	9419      	str	r4, [sp, #100]	; 0x64
 800a32a:	f04f 0800 	mov.w	r8, #0
 800a32e:	e74f      	b.n	800a1d0 <_strtod_l+0x1f8>
 800a330:	2b69      	cmp	r3, #105	; 0x69
 800a332:	f43f af62 	beq.w	800a1fa <_strtod_l+0x222>
 800a336:	2b6e      	cmp	r3, #110	; 0x6e
 800a338:	f47f aeac 	bne.w	800a094 <_strtod_l+0xbc>
 800a33c:	4988      	ldr	r1, [pc, #544]	; (800a560 <_strtod_l+0x588>)
 800a33e:	a819      	add	r0, sp, #100	; 0x64
 800a340:	f002 f832 	bl	800c3a8 <__match>
 800a344:	2800      	cmp	r0, #0
 800a346:	f43f aea5 	beq.w	800a094 <_strtod_l+0xbc>
 800a34a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a34c:	781b      	ldrb	r3, [r3, #0]
 800a34e:	2b28      	cmp	r3, #40	; 0x28
 800a350:	d10e      	bne.n	800a370 <_strtod_l+0x398>
 800a352:	aa1c      	add	r2, sp, #112	; 0x70
 800a354:	4983      	ldr	r1, [pc, #524]	; (800a564 <_strtod_l+0x58c>)
 800a356:	a819      	add	r0, sp, #100	; 0x64
 800a358:	f002 f839 	bl	800c3ce <__hexnan>
 800a35c:	2805      	cmp	r0, #5
 800a35e:	d107      	bne.n	800a370 <_strtod_l+0x398>
 800a360:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800a362:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 800a366:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800a36a:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800a36e:	e673      	b.n	800a058 <_strtod_l+0x80>
 800a370:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a574 <_strtod_l+0x59c>
 800a374:	e755      	b.n	800a222 <_strtod_l+0x24a>
 800a376:	9b06      	ldr	r3, [sp, #24]
 800a378:	9807      	ldr	r0, [sp, #28]
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	bf08      	it	eq
 800a37e:	462b      	moveq	r3, r5
 800a380:	2d10      	cmp	r5, #16
 800a382:	462c      	mov	r4, r5
 800a384:	eba8 0802 	sub.w	r8, r8, r2
 800a388:	bfa8      	it	ge
 800a38a:	2410      	movge	r4, #16
 800a38c:	9306      	str	r3, [sp, #24]
 800a38e:	f7f6 f8c9 	bl	8000524 <__aeabi_ui2d>
 800a392:	2c09      	cmp	r4, #9
 800a394:	4682      	mov	sl, r0
 800a396:	468b      	mov	fp, r1
 800a398:	dd13      	ble.n	800a3c2 <_strtod_l+0x3ea>
 800a39a:	4b73      	ldr	r3, [pc, #460]	; (800a568 <_strtod_l+0x590>)
 800a39c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a3a0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a3a4:	f7f6 f934 	bl	8000610 <__aeabi_dmul>
 800a3a8:	4606      	mov	r6, r0
 800a3aa:	4648      	mov	r0, r9
 800a3ac:	460f      	mov	r7, r1
 800a3ae:	f7f6 f8b9 	bl	8000524 <__aeabi_ui2d>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	4630      	mov	r0, r6
 800a3b8:	4639      	mov	r1, r7
 800a3ba:	f7f5 ff77 	bl	80002ac <__adddf3>
 800a3be:	4682      	mov	sl, r0
 800a3c0:	468b      	mov	fp, r1
 800a3c2:	2d0f      	cmp	r5, #15
 800a3c4:	dc36      	bgt.n	800a434 <_strtod_l+0x45c>
 800a3c6:	f1b8 0f00 	cmp.w	r8, #0
 800a3ca:	f43f ae45 	beq.w	800a058 <_strtod_l+0x80>
 800a3ce:	dd24      	ble.n	800a41a <_strtod_l+0x442>
 800a3d0:	f1b8 0f16 	cmp.w	r8, #22
 800a3d4:	dc0b      	bgt.n	800a3ee <_strtod_l+0x416>
 800a3d6:	4d64      	ldr	r5, [pc, #400]	; (800a568 <_strtod_l+0x590>)
 800a3d8:	eb05 08c8 	add.w	r8, r5, r8, lsl #3
 800a3dc:	e9d8 0100 	ldrd	r0, r1, [r8]
 800a3e0:	4652      	mov	r2, sl
 800a3e2:	465b      	mov	r3, fp
 800a3e4:	f7f6 f914 	bl	8000610 <__aeabi_dmul>
 800a3e8:	4682      	mov	sl, r0
 800a3ea:	468b      	mov	fp, r1
 800a3ec:	e634      	b.n	800a058 <_strtod_l+0x80>
 800a3ee:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800a3f2:	4598      	cmp	r8, r3
 800a3f4:	dc1e      	bgt.n	800a434 <_strtod_l+0x45c>
 800a3f6:	4c5c      	ldr	r4, [pc, #368]	; (800a568 <_strtod_l+0x590>)
 800a3f8:	f1c5 050f 	rsb	r5, r5, #15
 800a3fc:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a400:	eba8 0505 	sub.w	r5, r8, r5
 800a404:	4652      	mov	r2, sl
 800a406:	465b      	mov	r3, fp
 800a408:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a40c:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a410:	f7f6 f8fe 	bl	8000610 <__aeabi_dmul>
 800a414:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a418:	e7e4      	b.n	800a3e4 <_strtod_l+0x40c>
 800a41a:	f118 0f16 	cmn.w	r8, #22
 800a41e:	db09      	blt.n	800a434 <_strtod_l+0x45c>
 800a420:	4d51      	ldr	r5, [pc, #324]	; (800a568 <_strtod_l+0x590>)
 800a422:	eba5 08c8 	sub.w	r8, r5, r8, lsl #3
 800a426:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a42a:	4650      	mov	r0, sl
 800a42c:	4659      	mov	r1, fp
 800a42e:	f7f6 fa19 	bl	8000864 <__aeabi_ddiv>
 800a432:	e7d9      	b.n	800a3e8 <_strtod_l+0x410>
 800a434:	1b2c      	subs	r4, r5, r4
 800a436:	4444      	add	r4, r8
 800a438:	2c00      	cmp	r4, #0
 800a43a:	dd70      	ble.n	800a51e <_strtod_l+0x546>
 800a43c:	f014 030f 	ands.w	r3, r4, #15
 800a440:	d00a      	beq.n	800a458 <_strtod_l+0x480>
 800a442:	4949      	ldr	r1, [pc, #292]	; (800a568 <_strtod_l+0x590>)
 800a444:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a448:	4652      	mov	r2, sl
 800a44a:	465b      	mov	r3, fp
 800a44c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a450:	f7f6 f8de 	bl	8000610 <__aeabi_dmul>
 800a454:	4682      	mov	sl, r0
 800a456:	468b      	mov	fp, r1
 800a458:	f034 040f 	bics.w	r4, r4, #15
 800a45c:	d050      	beq.n	800a500 <_strtod_l+0x528>
 800a45e:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
 800a462:	dd23      	ble.n	800a4ac <_strtod_l+0x4d4>
 800a464:	2400      	movs	r4, #0
 800a466:	4625      	mov	r5, r4
 800a468:	9407      	str	r4, [sp, #28]
 800a46a:	9406      	str	r4, [sp, #24]
 800a46c:	9a04      	ldr	r2, [sp, #16]
 800a46e:	f8df b108 	ldr.w	fp, [pc, #264]	; 800a578 <_strtod_l+0x5a0>
 800a472:	2322      	movs	r3, #34	; 0x22
 800a474:	6013      	str	r3, [r2, #0]
 800a476:	f04f 0a00 	mov.w	sl, #0
 800a47a:	9b07      	ldr	r3, [sp, #28]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	f43f adeb 	beq.w	800a058 <_strtod_l+0x80>
 800a482:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a484:	9804      	ldr	r0, [sp, #16]
 800a486:	f002 f8ff 	bl	800c688 <_Bfree>
 800a48a:	9906      	ldr	r1, [sp, #24]
 800a48c:	9804      	ldr	r0, [sp, #16]
 800a48e:	f002 f8fb 	bl	800c688 <_Bfree>
 800a492:	4629      	mov	r1, r5
 800a494:	9804      	ldr	r0, [sp, #16]
 800a496:	f002 f8f7 	bl	800c688 <_Bfree>
 800a49a:	9907      	ldr	r1, [sp, #28]
 800a49c:	9804      	ldr	r0, [sp, #16]
 800a49e:	f002 f8f3 	bl	800c688 <_Bfree>
 800a4a2:	4621      	mov	r1, r4
 800a4a4:	9804      	ldr	r0, [sp, #16]
 800a4a6:	f002 f8ef 	bl	800c688 <_Bfree>
 800a4aa:	e5d5      	b.n	800a058 <_strtod_l+0x80>
 800a4ac:	4e2f      	ldr	r6, [pc, #188]	; (800a56c <_strtod_l+0x594>)
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	1124      	asrs	r4, r4, #4
 800a4b2:	4650      	mov	r0, sl
 800a4b4:	4659      	mov	r1, fp
 800a4b6:	4699      	mov	r9, r3
 800a4b8:	4637      	mov	r7, r6
 800a4ba:	2c01      	cmp	r4, #1
 800a4bc:	dc23      	bgt.n	800a506 <_strtod_l+0x52e>
 800a4be:	b10b      	cbz	r3, 800a4c4 <_strtod_l+0x4ec>
 800a4c0:	4682      	mov	sl, r0
 800a4c2:	468b      	mov	fp, r1
 800a4c4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a4c8:	eb07 07c9 	add.w	r7, r7, r9, lsl #3
 800a4cc:	4652      	mov	r2, sl
 800a4ce:	465b      	mov	r3, fp
 800a4d0:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a4d4:	f7f6 f89c 	bl	8000610 <__aeabi_dmul>
 800a4d8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a4dc:	468b      	mov	fp, r1
 800a4de:	460a      	mov	r2, r1
 800a4e0:	0d1b      	lsrs	r3, r3, #20
 800a4e2:	4923      	ldr	r1, [pc, #140]	; (800a570 <_strtod_l+0x598>)
 800a4e4:	051b      	lsls	r3, r3, #20
 800a4e6:	428b      	cmp	r3, r1
 800a4e8:	4682      	mov	sl, r0
 800a4ea:	d8bb      	bhi.n	800a464 <_strtod_l+0x48c>
 800a4ec:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a4f0:	428b      	cmp	r3, r1
 800a4f2:	bf86      	itte	hi
 800a4f4:	f8df b084 	ldrhi.w	fp, [pc, #132]	; 800a57c <_strtod_l+0x5a4>
 800a4f8:	f04f 3aff 	movhi.w	sl, #4294967295
 800a4fc:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800a500:	2300      	movs	r3, #0
 800a502:	9305      	str	r3, [sp, #20]
 800a504:	e06d      	b.n	800a5e2 <_strtod_l+0x60a>
 800a506:	07e2      	lsls	r2, r4, #31
 800a508:	d504      	bpl.n	800a514 <_strtod_l+0x53c>
 800a50a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a50e:	f7f6 f87f 	bl	8000610 <__aeabi_dmul>
 800a512:	2301      	movs	r3, #1
 800a514:	f109 0901 	add.w	r9, r9, #1
 800a518:	1064      	asrs	r4, r4, #1
 800a51a:	3608      	adds	r6, #8
 800a51c:	e7cd      	b.n	800a4ba <_strtod_l+0x4e2>
 800a51e:	d0ef      	beq.n	800a500 <_strtod_l+0x528>
 800a520:	4264      	negs	r4, r4
 800a522:	f014 020f 	ands.w	r2, r4, #15
 800a526:	d00a      	beq.n	800a53e <_strtod_l+0x566>
 800a528:	4b0f      	ldr	r3, [pc, #60]	; (800a568 <_strtod_l+0x590>)
 800a52a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a52e:	4650      	mov	r0, sl
 800a530:	4659      	mov	r1, fp
 800a532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a536:	f7f6 f995 	bl	8000864 <__aeabi_ddiv>
 800a53a:	4682      	mov	sl, r0
 800a53c:	468b      	mov	fp, r1
 800a53e:	1124      	asrs	r4, r4, #4
 800a540:	d0de      	beq.n	800a500 <_strtod_l+0x528>
 800a542:	2c1f      	cmp	r4, #31
 800a544:	dd1c      	ble.n	800a580 <_strtod_l+0x5a8>
 800a546:	2400      	movs	r4, #0
 800a548:	4625      	mov	r5, r4
 800a54a:	9407      	str	r4, [sp, #28]
 800a54c:	9406      	str	r4, [sp, #24]
 800a54e:	9a04      	ldr	r2, [sp, #16]
 800a550:	2322      	movs	r3, #34	; 0x22
 800a552:	f04f 0a00 	mov.w	sl, #0
 800a556:	f04f 0b00 	mov.w	fp, #0
 800a55a:	6013      	str	r3, [r2, #0]
 800a55c:	e78d      	b.n	800a47a <_strtod_l+0x4a2>
 800a55e:	bf00      	nop
 800a560:	0800dbf9 	.word	0x0800dbf9
 800a564:	0800dc34 	.word	0x0800dc34
 800a568:	0800dd38 	.word	0x0800dd38
 800a56c:	0800dd10 	.word	0x0800dd10
 800a570:	7ca00000 	.word	0x7ca00000
 800a574:	fff80000 	.word	0xfff80000
 800a578:	7ff00000 	.word	0x7ff00000
 800a57c:	7fefffff 	.word	0x7fefffff
 800a580:	f014 0310 	ands.w	r3, r4, #16
 800a584:	bf18      	it	ne
 800a586:	236a      	movne	r3, #106	; 0x6a
 800a588:	4ea0      	ldr	r6, [pc, #640]	; (800a80c <_strtod_l+0x834>)
 800a58a:	9305      	str	r3, [sp, #20]
 800a58c:	4650      	mov	r0, sl
 800a58e:	4659      	mov	r1, fp
 800a590:	2300      	movs	r3, #0
 800a592:	2c00      	cmp	r4, #0
 800a594:	f300 8106 	bgt.w	800a7a4 <_strtod_l+0x7cc>
 800a598:	b10b      	cbz	r3, 800a59e <_strtod_l+0x5c6>
 800a59a:	4682      	mov	sl, r0
 800a59c:	468b      	mov	fp, r1
 800a59e:	9b05      	ldr	r3, [sp, #20]
 800a5a0:	b1bb      	cbz	r3, 800a5d2 <_strtod_l+0x5fa>
 800a5a2:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800a5a6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	4659      	mov	r1, fp
 800a5ae:	dd10      	ble.n	800a5d2 <_strtod_l+0x5fa>
 800a5b0:	2b1f      	cmp	r3, #31
 800a5b2:	f340 8101 	ble.w	800a7b8 <_strtod_l+0x7e0>
 800a5b6:	2b34      	cmp	r3, #52	; 0x34
 800a5b8:	bfde      	ittt	le
 800a5ba:	3b20      	suble	r3, #32
 800a5bc:	f04f 32ff 	movle.w	r2, #4294967295
 800a5c0:	fa02 f303 	lslle.w	r3, r2, r3
 800a5c4:	f04f 0a00 	mov.w	sl, #0
 800a5c8:	bfcc      	ite	gt
 800a5ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800a5ce:	ea03 0b01 	andle.w	fp, r3, r1
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	4650      	mov	r0, sl
 800a5d8:	4659      	mov	r1, fp
 800a5da:	f7f6 fa81 	bl	8000ae0 <__aeabi_dcmpeq>
 800a5de:	2800      	cmp	r0, #0
 800a5e0:	d1b1      	bne.n	800a546 <_strtod_l+0x56e>
 800a5e2:	9b07      	ldr	r3, [sp, #28]
 800a5e4:	9300      	str	r3, [sp, #0]
 800a5e6:	9a06      	ldr	r2, [sp, #24]
 800a5e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a5ea:	9804      	ldr	r0, [sp, #16]
 800a5ec:	462b      	mov	r3, r5
 800a5ee:	f002 f89d 	bl	800c72c <__s2b>
 800a5f2:	9007      	str	r0, [sp, #28]
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	f43f af35 	beq.w	800a464 <_strtod_l+0x48c>
 800a5fa:	f1b8 0f00 	cmp.w	r8, #0
 800a5fe:	f1c8 0300 	rsb	r3, r8, #0
 800a602:	bfa8      	it	ge
 800a604:	2300      	movge	r3, #0
 800a606:	930e      	str	r3, [sp, #56]	; 0x38
 800a608:	2400      	movs	r4, #0
 800a60a:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 800a60e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a610:	4625      	mov	r5, r4
 800a612:	9b07      	ldr	r3, [sp, #28]
 800a614:	9804      	ldr	r0, [sp, #16]
 800a616:	6859      	ldr	r1, [r3, #4]
 800a618:	f002 f802 	bl	800c620 <_Balloc>
 800a61c:	9006      	str	r0, [sp, #24]
 800a61e:	2800      	cmp	r0, #0
 800a620:	f43f af24 	beq.w	800a46c <_strtod_l+0x494>
 800a624:	9b07      	ldr	r3, [sp, #28]
 800a626:	691a      	ldr	r2, [r3, #16]
 800a628:	3202      	adds	r2, #2
 800a62a:	f103 010c 	add.w	r1, r3, #12
 800a62e:	0092      	lsls	r2, r2, #2
 800a630:	300c      	adds	r0, #12
 800a632:	f7fe ff6f 	bl	8009514 <memcpy>
 800a636:	aa1c      	add	r2, sp, #112	; 0x70
 800a638:	a91b      	add	r1, sp, #108	; 0x6c
 800a63a:	ec4b ab10 	vmov	d0, sl, fp
 800a63e:	9804      	ldr	r0, [sp, #16]
 800a640:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800a644:	f002 fb22 	bl	800cc8c <__d2b>
 800a648:	901a      	str	r0, [sp, #104]	; 0x68
 800a64a:	2800      	cmp	r0, #0
 800a64c:	f43f af0e 	beq.w	800a46c <_strtod_l+0x494>
 800a650:	2101      	movs	r1, #1
 800a652:	9804      	ldr	r0, [sp, #16]
 800a654:	f002 f8f6 	bl	800c844 <__i2b>
 800a658:	4605      	mov	r5, r0
 800a65a:	2800      	cmp	r0, #0
 800a65c:	f43f af06 	beq.w	800a46c <_strtod_l+0x494>
 800a660:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800a662:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a664:	2e00      	cmp	r6, #0
 800a666:	bfab      	itete	ge
 800a668:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800a66a:	9b0f      	ldrlt	r3, [sp, #60]	; 0x3c
 800a66c:	9f0f      	ldrge	r7, [sp, #60]	; 0x3c
 800a66e:	f8dd 8038 	ldrlt.w	r8, [sp, #56]	; 0x38
 800a672:	bfac      	ite	ge
 800a674:	eb03 0806 	addge.w	r8, r3, r6
 800a678:	1b9f      	sublt	r7, r3, r6
 800a67a:	9b05      	ldr	r3, [sp, #20]
 800a67c:	1af6      	subs	r6, r6, r3
 800a67e:	4416      	add	r6, r2
 800a680:	4b63      	ldr	r3, [pc, #396]	; (800a810 <_strtod_l+0x838>)
 800a682:	3e01      	subs	r6, #1
 800a684:	429e      	cmp	r6, r3
 800a686:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a68a:	f280 80a8 	bge.w	800a7de <_strtod_l+0x806>
 800a68e:	1b9b      	subs	r3, r3, r6
 800a690:	2b1f      	cmp	r3, #31
 800a692:	eba2 0203 	sub.w	r2, r2, r3
 800a696:	f04f 0901 	mov.w	r9, #1
 800a69a:	f300 8094 	bgt.w	800a7c6 <_strtod_l+0x7ee>
 800a69e:	fa09 f303 	lsl.w	r3, r9, r3
 800a6a2:	9314      	str	r3, [sp, #80]	; 0x50
 800a6a4:	2600      	movs	r6, #0
 800a6a6:	eb08 0902 	add.w	r9, r8, r2
 800a6aa:	9b05      	ldr	r3, [sp, #20]
 800a6ac:	45c8      	cmp	r8, r9
 800a6ae:	4417      	add	r7, r2
 800a6b0:	441f      	add	r7, r3
 800a6b2:	4643      	mov	r3, r8
 800a6b4:	bfa8      	it	ge
 800a6b6:	464b      	movge	r3, r9
 800a6b8:	42bb      	cmp	r3, r7
 800a6ba:	bfa8      	it	ge
 800a6bc:	463b      	movge	r3, r7
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	bfc2      	ittt	gt
 800a6c2:	eba9 0903 	subgt.w	r9, r9, r3
 800a6c6:	1aff      	subgt	r7, r7, r3
 800a6c8:	eba8 0803 	subgt.w	r8, r8, r3
 800a6cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a6ce:	b1bb      	cbz	r3, 800a700 <_strtod_l+0x728>
 800a6d0:	4629      	mov	r1, r5
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	9804      	ldr	r0, [sp, #16]
 800a6d6:	f002 f94b 	bl	800c970 <__pow5mult>
 800a6da:	4605      	mov	r5, r0
 800a6dc:	2800      	cmp	r0, #0
 800a6de:	f43f aec5 	beq.w	800a46c <_strtod_l+0x494>
 800a6e2:	4601      	mov	r1, r0
 800a6e4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a6e6:	9804      	ldr	r0, [sp, #16]
 800a6e8:	f002 f8b5 	bl	800c856 <__multiply>
 800a6ec:	9008      	str	r0, [sp, #32]
 800a6ee:	2800      	cmp	r0, #0
 800a6f0:	f43f aebc 	beq.w	800a46c <_strtod_l+0x494>
 800a6f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a6f6:	9804      	ldr	r0, [sp, #16]
 800a6f8:	f001 ffc6 	bl	800c688 <_Bfree>
 800a6fc:	9b08      	ldr	r3, [sp, #32]
 800a6fe:	931a      	str	r3, [sp, #104]	; 0x68
 800a700:	f1b9 0f00 	cmp.w	r9, #0
 800a704:	dc6f      	bgt.n	800a7e6 <_strtod_l+0x80e>
 800a706:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d175      	bne.n	800a7f8 <_strtod_l+0x820>
 800a70c:	2f00      	cmp	r7, #0
 800a70e:	dd08      	ble.n	800a722 <_strtod_l+0x74a>
 800a710:	463a      	mov	r2, r7
 800a712:	9906      	ldr	r1, [sp, #24]
 800a714:	9804      	ldr	r0, [sp, #16]
 800a716:	f002 f979 	bl	800ca0c <__lshift>
 800a71a:	9006      	str	r0, [sp, #24]
 800a71c:	2800      	cmp	r0, #0
 800a71e:	f43f aea5 	beq.w	800a46c <_strtod_l+0x494>
 800a722:	f1b8 0f00 	cmp.w	r8, #0
 800a726:	dd08      	ble.n	800a73a <_strtod_l+0x762>
 800a728:	4629      	mov	r1, r5
 800a72a:	4642      	mov	r2, r8
 800a72c:	9804      	ldr	r0, [sp, #16]
 800a72e:	f002 f96d 	bl	800ca0c <__lshift>
 800a732:	4605      	mov	r5, r0
 800a734:	2800      	cmp	r0, #0
 800a736:	f43f ae99 	beq.w	800a46c <_strtod_l+0x494>
 800a73a:	9a06      	ldr	r2, [sp, #24]
 800a73c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a73e:	9804      	ldr	r0, [sp, #16]
 800a740:	f002 f9cf 	bl	800cae2 <__mdiff>
 800a744:	4604      	mov	r4, r0
 800a746:	2800      	cmp	r0, #0
 800a748:	f43f ae90 	beq.w	800a46c <_strtod_l+0x494>
 800a74c:	68c3      	ldr	r3, [r0, #12]
 800a74e:	9308      	str	r3, [sp, #32]
 800a750:	2300      	movs	r3, #0
 800a752:	60c3      	str	r3, [r0, #12]
 800a754:	4629      	mov	r1, r5
 800a756:	f002 f9aa 	bl	800caae <__mcmp>
 800a75a:	2800      	cmp	r0, #0
 800a75c:	da5a      	bge.n	800a814 <_strtod_l+0x83c>
 800a75e:	9b08      	ldr	r3, [sp, #32]
 800a760:	b9e3      	cbnz	r3, 800a79c <_strtod_l+0x7c4>
 800a762:	f1ba 0f00 	cmp.w	sl, #0
 800a766:	d119      	bne.n	800a79c <_strtod_l+0x7c4>
 800a768:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a76c:	b9b3      	cbnz	r3, 800a79c <_strtod_l+0x7c4>
 800a76e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a772:	0d1b      	lsrs	r3, r3, #20
 800a774:	051b      	lsls	r3, r3, #20
 800a776:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a77a:	d90f      	bls.n	800a79c <_strtod_l+0x7c4>
 800a77c:	6963      	ldr	r3, [r4, #20]
 800a77e:	b913      	cbnz	r3, 800a786 <_strtod_l+0x7ae>
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	2b01      	cmp	r3, #1
 800a784:	dd0a      	ble.n	800a79c <_strtod_l+0x7c4>
 800a786:	4621      	mov	r1, r4
 800a788:	2201      	movs	r2, #1
 800a78a:	9804      	ldr	r0, [sp, #16]
 800a78c:	f002 f93e 	bl	800ca0c <__lshift>
 800a790:	4629      	mov	r1, r5
 800a792:	4604      	mov	r4, r0
 800a794:	f002 f98b 	bl	800caae <__mcmp>
 800a798:	2800      	cmp	r0, #0
 800a79a:	dc6c      	bgt.n	800a876 <_strtod_l+0x89e>
 800a79c:	9b05      	ldr	r3, [sp, #20]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d176      	bne.n	800a890 <_strtod_l+0x8b8>
 800a7a2:	e66e      	b.n	800a482 <_strtod_l+0x4aa>
 800a7a4:	07e2      	lsls	r2, r4, #31
 800a7a6:	d504      	bpl.n	800a7b2 <_strtod_l+0x7da>
 800a7a8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a7ac:	f7f5 ff30 	bl	8000610 <__aeabi_dmul>
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	1064      	asrs	r4, r4, #1
 800a7b4:	3608      	adds	r6, #8
 800a7b6:	e6ec      	b.n	800a592 <_strtod_l+0x5ba>
 800a7b8:	f04f 32ff 	mov.w	r2, #4294967295
 800a7bc:	fa02 f303 	lsl.w	r3, r2, r3
 800a7c0:	ea03 0a0a 	and.w	sl, r3, sl
 800a7c4:	e705      	b.n	800a5d2 <_strtod_l+0x5fa>
 800a7c6:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800a7ca:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800a7ce:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800a7d2:	36e2      	adds	r6, #226	; 0xe2
 800a7d4:	fa09 f606 	lsl.w	r6, r9, r6
 800a7d8:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 800a7dc:	e763      	b.n	800a6a6 <_strtod_l+0x6ce>
 800a7de:	2301      	movs	r3, #1
 800a7e0:	2600      	movs	r6, #0
 800a7e2:	9314      	str	r3, [sp, #80]	; 0x50
 800a7e4:	e75f      	b.n	800a6a6 <_strtod_l+0x6ce>
 800a7e6:	464a      	mov	r2, r9
 800a7e8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a7ea:	9804      	ldr	r0, [sp, #16]
 800a7ec:	f002 f90e 	bl	800ca0c <__lshift>
 800a7f0:	901a      	str	r0, [sp, #104]	; 0x68
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	d187      	bne.n	800a706 <_strtod_l+0x72e>
 800a7f6:	e639      	b.n	800a46c <_strtod_l+0x494>
 800a7f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a7fa:	9906      	ldr	r1, [sp, #24]
 800a7fc:	9804      	ldr	r0, [sp, #16]
 800a7fe:	f002 f8b7 	bl	800c970 <__pow5mult>
 800a802:	9006      	str	r0, [sp, #24]
 800a804:	2800      	cmp	r0, #0
 800a806:	d181      	bne.n	800a70c <_strtod_l+0x734>
 800a808:	e630      	b.n	800a46c <_strtod_l+0x494>
 800a80a:	bf00      	nop
 800a80c:	0800dc48 	.word	0x0800dc48
 800a810:	fffffc02 	.word	0xfffffc02
 800a814:	f040 8086 	bne.w	800a924 <_strtod_l+0x94c>
 800a818:	9a08      	ldr	r2, [sp, #32]
 800a81a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a81e:	b332      	cbz	r2, 800a86e <_strtod_l+0x896>
 800a820:	4aad      	ldr	r2, [pc, #692]	; (800aad8 <_strtod_l+0xb00>)
 800a822:	4293      	cmp	r3, r2
 800a824:	4659      	mov	r1, fp
 800a826:	d152      	bne.n	800a8ce <_strtod_l+0x8f6>
 800a828:	9b05      	ldr	r3, [sp, #20]
 800a82a:	4650      	mov	r0, sl
 800a82c:	b1d3      	cbz	r3, 800a864 <_strtod_l+0x88c>
 800a82e:	4aab      	ldr	r2, [pc, #684]	; (800aadc <_strtod_l+0xb04>)
 800a830:	400a      	ands	r2, r1
 800a832:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800a836:	f04f 37ff 	mov.w	r7, #4294967295
 800a83a:	d816      	bhi.n	800a86a <_strtod_l+0x892>
 800a83c:	0d12      	lsrs	r2, r2, #20
 800a83e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a842:	fa07 f303 	lsl.w	r3, r7, r3
 800a846:	4283      	cmp	r3, r0
 800a848:	d141      	bne.n	800a8ce <_strtod_l+0x8f6>
 800a84a:	4aa5      	ldr	r2, [pc, #660]	; (800aae0 <_strtod_l+0xb08>)
 800a84c:	4291      	cmp	r1, r2
 800a84e:	d102      	bne.n	800a856 <_strtod_l+0x87e>
 800a850:	3301      	adds	r3, #1
 800a852:	f43f ae0b 	beq.w	800a46c <_strtod_l+0x494>
 800a856:	4ba1      	ldr	r3, [pc, #644]	; (800aadc <_strtod_l+0xb04>)
 800a858:	400b      	ands	r3, r1
 800a85a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a85e:	f04f 0a00 	mov.w	sl, #0
 800a862:	e79b      	b.n	800a79c <_strtod_l+0x7c4>
 800a864:	f04f 33ff 	mov.w	r3, #4294967295
 800a868:	e7ed      	b.n	800a846 <_strtod_l+0x86e>
 800a86a:	463b      	mov	r3, r7
 800a86c:	e7eb      	b.n	800a846 <_strtod_l+0x86e>
 800a86e:	bb73      	cbnz	r3, 800a8ce <_strtod_l+0x8f6>
 800a870:	f1ba 0f00 	cmp.w	sl, #0
 800a874:	d12b      	bne.n	800a8ce <_strtod_l+0x8f6>
 800a876:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a87a:	9a05      	ldr	r2, [sp, #20]
 800a87c:	0d1b      	lsrs	r3, r3, #20
 800a87e:	051b      	lsls	r3, r3, #20
 800a880:	b1e2      	cbz	r2, 800a8bc <_strtod_l+0x8e4>
 800a882:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a886:	dc19      	bgt.n	800a8bc <_strtod_l+0x8e4>
 800a888:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
 800a88c:	f77f ae5f 	ble.w	800a54e <_strtod_l+0x576>
 800a890:	4b94      	ldr	r3, [pc, #592]	; (800aae4 <_strtod_l+0xb0c>)
 800a892:	930d      	str	r3, [sp, #52]	; 0x34
 800a894:	2300      	movs	r3, #0
 800a896:	930c      	str	r3, [sp, #48]	; 0x30
 800a898:	4650      	mov	r0, sl
 800a89a:	4659      	mov	r1, fp
 800a89c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a8a0:	f7f5 feb6 	bl	8000610 <__aeabi_dmul>
 800a8a4:	4682      	mov	sl, r0
 800a8a6:	468b      	mov	fp, r1
 800a8a8:	2900      	cmp	r1, #0
 800a8aa:	f47f adea 	bne.w	800a482 <_strtod_l+0x4aa>
 800a8ae:	2800      	cmp	r0, #0
 800a8b0:	f47f ade7 	bne.w	800a482 <_strtod_l+0x4aa>
 800a8b4:	9a04      	ldr	r2, [sp, #16]
 800a8b6:	2322      	movs	r3, #34	; 0x22
 800a8b8:	6013      	str	r3, [r2, #0]
 800a8ba:	e5e2      	b.n	800a482 <_strtod_l+0x4aa>
 800a8bc:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a8c0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a8c4:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a8c8:	f04f 3aff 	mov.w	sl, #4294967295
 800a8cc:	e766      	b.n	800a79c <_strtod_l+0x7c4>
 800a8ce:	b19e      	cbz	r6, 800a8f8 <_strtod_l+0x920>
 800a8d0:	ea16 0f0b 	tst.w	r6, fp
 800a8d4:	f43f af62 	beq.w	800a79c <_strtod_l+0x7c4>
 800a8d8:	9b08      	ldr	r3, [sp, #32]
 800a8da:	9a05      	ldr	r2, [sp, #20]
 800a8dc:	4650      	mov	r0, sl
 800a8de:	4659      	mov	r1, fp
 800a8e0:	b173      	cbz	r3, 800a900 <_strtod_l+0x928>
 800a8e2:	f7ff fb5a 	bl	8009f9a <sulp>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a8ee:	f7f5 fcdd 	bl	80002ac <__adddf3>
 800a8f2:	4682      	mov	sl, r0
 800a8f4:	468b      	mov	fp, r1
 800a8f6:	e751      	b.n	800a79c <_strtod_l+0x7c4>
 800a8f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a8fa:	ea13 0f0a 	tst.w	r3, sl
 800a8fe:	e7e9      	b.n	800a8d4 <_strtod_l+0x8fc>
 800a900:	f7ff fb4b 	bl	8009f9a <sulp>
 800a904:	4602      	mov	r2, r0
 800a906:	460b      	mov	r3, r1
 800a908:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800a90c:	f7f5 fccc 	bl	80002a8 <__aeabi_dsub>
 800a910:	2200      	movs	r2, #0
 800a912:	2300      	movs	r3, #0
 800a914:	4682      	mov	sl, r0
 800a916:	468b      	mov	fp, r1
 800a918:	f7f6 f8e2 	bl	8000ae0 <__aeabi_dcmpeq>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	f47f ae16 	bne.w	800a54e <_strtod_l+0x576>
 800a922:	e73b      	b.n	800a79c <_strtod_l+0x7c4>
 800a924:	4629      	mov	r1, r5
 800a926:	4620      	mov	r0, r4
 800a928:	f002 f9ff 	bl	800cd2a <__ratio>
 800a92c:	ec57 6b10 	vmov	r6, r7, d0
 800a930:	2200      	movs	r2, #0
 800a932:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a936:	ee10 0a10 	vmov	r0, s0
 800a93a:	4639      	mov	r1, r7
 800a93c:	f7f6 f8e4 	bl	8000b08 <__aeabi_dcmple>
 800a940:	2800      	cmp	r0, #0
 800a942:	d074      	beq.n	800aa2e <_strtod_l+0xa56>
 800a944:	9b08      	ldr	r3, [sp, #32]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d046      	beq.n	800a9d8 <_strtod_l+0xa00>
 800a94a:	f8df 919c 	ldr.w	r9, [pc, #412]	; 800aae8 <_strtod_l+0xb10>
 800a94e:	f04f 0800 	mov.w	r8, #0
 800a952:	4f65      	ldr	r7, [pc, #404]	; (800aae8 <_strtod_l+0xb10>)
 800a954:	2600      	movs	r6, #0
 800a956:	4b61      	ldr	r3, [pc, #388]	; (800aadc <_strtod_l+0xb04>)
 800a958:	ea0b 0303 	and.w	r3, fp, r3
 800a95c:	9314      	str	r3, [sp, #80]	; 0x50
 800a95e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a960:	4b62      	ldr	r3, [pc, #392]	; (800aaec <_strtod_l+0xb14>)
 800a962:	429a      	cmp	r2, r3
 800a964:	f040 80ca 	bne.w	800aafc <_strtod_l+0xb24>
 800a968:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800a96c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800a970:	ec4b ab10 	vmov	d0, sl, fp
 800a974:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800a978:	f002 f912 	bl	800cba0 <__ulp>
 800a97c:	4640      	mov	r0, r8
 800a97e:	ec53 2b10 	vmov	r2, r3, d0
 800a982:	4649      	mov	r1, r9
 800a984:	f7f5 fe44 	bl	8000610 <__aeabi_dmul>
 800a988:	4652      	mov	r2, sl
 800a98a:	465b      	mov	r3, fp
 800a98c:	f7f5 fc8e 	bl	80002ac <__adddf3>
 800a990:	4a52      	ldr	r2, [pc, #328]	; (800aadc <_strtod_l+0xb04>)
 800a992:	4b57      	ldr	r3, [pc, #348]	; (800aaf0 <_strtod_l+0xb18>)
 800a994:	400a      	ands	r2, r1
 800a996:	429a      	cmp	r2, r3
 800a998:	4682      	mov	sl, r0
 800a99a:	d95c      	bls.n	800aa56 <_strtod_l+0xa7e>
 800a99c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a99e:	f103 7354 	add.w	r3, r3, #55574528	; 0x3500000
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d103      	bne.n	800a9ae <_strtod_l+0x9d6>
 800a9a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a9a8:	3301      	adds	r3, #1
 800a9aa:	f43f ad5f 	beq.w	800a46c <_strtod_l+0x494>
 800a9ae:	f8df b130 	ldr.w	fp, [pc, #304]	; 800aae0 <_strtod_l+0xb08>
 800a9b2:	f04f 3aff 	mov.w	sl, #4294967295
 800a9b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a9b8:	9804      	ldr	r0, [sp, #16]
 800a9ba:	f001 fe65 	bl	800c688 <_Bfree>
 800a9be:	9906      	ldr	r1, [sp, #24]
 800a9c0:	9804      	ldr	r0, [sp, #16]
 800a9c2:	f001 fe61 	bl	800c688 <_Bfree>
 800a9c6:	4629      	mov	r1, r5
 800a9c8:	9804      	ldr	r0, [sp, #16]
 800a9ca:	f001 fe5d 	bl	800c688 <_Bfree>
 800a9ce:	4621      	mov	r1, r4
 800a9d0:	9804      	ldr	r0, [sp, #16]
 800a9d2:	f001 fe59 	bl	800c688 <_Bfree>
 800a9d6:	e61c      	b.n	800a612 <_strtod_l+0x63a>
 800a9d8:	f1ba 0f00 	cmp.w	sl, #0
 800a9dc:	d118      	bne.n	800aa10 <_strtod_l+0xa38>
 800a9de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9e2:	b9e3      	cbnz	r3, 800aa1e <_strtod_l+0xa46>
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	4b40      	ldr	r3, [pc, #256]	; (800aae8 <_strtod_l+0xb10>)
 800a9e8:	4630      	mov	r0, r6
 800a9ea:	4639      	mov	r1, r7
 800a9ec:	f7f6 f882 	bl	8000af4 <__aeabi_dcmplt>
 800a9f0:	b9d0      	cbnz	r0, 800aa28 <_strtod_l+0xa50>
 800a9f2:	4630      	mov	r0, r6
 800a9f4:	4639      	mov	r1, r7
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	4b3e      	ldr	r3, [pc, #248]	; (800aaf4 <_strtod_l+0xb1c>)
 800a9fa:	f7f5 fe09 	bl	8000610 <__aeabi_dmul>
 800a9fe:	4606      	mov	r6, r0
 800aa00:	460f      	mov	r7, r1
 800aa02:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800aa06:	9616      	str	r6, [sp, #88]	; 0x58
 800aa08:	9317      	str	r3, [sp, #92]	; 0x5c
 800aa0a:	e9dd 8916 	ldrd	r8, r9, [sp, #88]	; 0x58
 800aa0e:	e7a2      	b.n	800a956 <_strtod_l+0x97e>
 800aa10:	f1ba 0f01 	cmp.w	sl, #1
 800aa14:	d103      	bne.n	800aa1e <_strtod_l+0xa46>
 800aa16:	f1bb 0f00 	cmp.w	fp, #0
 800aa1a:	f43f ad98 	beq.w	800a54e <_strtod_l+0x576>
 800aa1e:	f04f 0800 	mov.w	r8, #0
 800aa22:	f8df 90d4 	ldr.w	r9, [pc, #212]	; 800aaf8 <_strtod_l+0xb20>
 800aa26:	e794      	b.n	800a952 <_strtod_l+0x97a>
 800aa28:	2600      	movs	r6, #0
 800aa2a:	4f32      	ldr	r7, [pc, #200]	; (800aaf4 <_strtod_l+0xb1c>)
 800aa2c:	e7e9      	b.n	800aa02 <_strtod_l+0xa2a>
 800aa2e:	4b31      	ldr	r3, [pc, #196]	; (800aaf4 <_strtod_l+0xb1c>)
 800aa30:	4630      	mov	r0, r6
 800aa32:	4639      	mov	r1, r7
 800aa34:	2200      	movs	r2, #0
 800aa36:	f7f5 fdeb 	bl	8000610 <__aeabi_dmul>
 800aa3a:	9b08      	ldr	r3, [sp, #32]
 800aa3c:	4606      	mov	r6, r0
 800aa3e:	460f      	mov	r7, r1
 800aa40:	b933      	cbnz	r3, 800aa50 <_strtod_l+0xa78>
 800aa42:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800aa46:	9010      	str	r0, [sp, #64]	; 0x40
 800aa48:	9311      	str	r3, [sp, #68]	; 0x44
 800aa4a:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800aa4e:	e782      	b.n	800a956 <_strtod_l+0x97e>
 800aa50:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800aa54:	e7f9      	b.n	800aa4a <_strtod_l+0xa72>
 800aa56:	f101 7b54 	add.w	fp, r1, #55574528	; 0x3500000
 800aa5a:	9b05      	ldr	r3, [sp, #20]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d1aa      	bne.n	800a9b6 <_strtod_l+0x9de>
 800aa60:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aa64:	0d1b      	lsrs	r3, r3, #20
 800aa66:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800aa68:	051b      	lsls	r3, r3, #20
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	46d8      	mov	r8, fp
 800aa6e:	d1a2      	bne.n	800a9b6 <_strtod_l+0x9de>
 800aa70:	4639      	mov	r1, r7
 800aa72:	4630      	mov	r0, r6
 800aa74:	f7f6 f87c 	bl	8000b70 <__aeabi_d2iz>
 800aa78:	f7f5 fd64 	bl	8000544 <__aeabi_i2d>
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	4602      	mov	r2, r0
 800aa80:	4639      	mov	r1, r7
 800aa82:	4630      	mov	r0, r6
 800aa84:	f7f5 fc10 	bl	80002a8 <__aeabi_dsub>
 800aa88:	9b08      	ldr	r3, [sp, #32]
 800aa8a:	4606      	mov	r6, r0
 800aa8c:	460f      	mov	r7, r1
 800aa8e:	b933      	cbnz	r3, 800aa9e <_strtod_l+0xac6>
 800aa90:	f1ba 0f00 	cmp.w	sl, #0
 800aa94:	d103      	bne.n	800aa9e <_strtod_l+0xac6>
 800aa96:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d068      	beq.n	800ab70 <_strtod_l+0xb98>
 800aa9e:	a30a      	add	r3, pc, #40	; (adr r3, 800aac8 <_strtod_l+0xaf0>)
 800aaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa4:	4630      	mov	r0, r6
 800aaa6:	4639      	mov	r1, r7
 800aaa8:	f7f6 f824 	bl	8000af4 <__aeabi_dcmplt>
 800aaac:	2800      	cmp	r0, #0
 800aaae:	f47f ace8 	bne.w	800a482 <_strtod_l+0x4aa>
 800aab2:	a307      	add	r3, pc, #28	; (adr r3, 800aad0 <_strtod_l+0xaf8>)
 800aab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab8:	4630      	mov	r0, r6
 800aaba:	4639      	mov	r1, r7
 800aabc:	f7f6 f838 	bl	8000b30 <__aeabi_dcmpgt>
 800aac0:	2800      	cmp	r0, #0
 800aac2:	f43f af78 	beq.w	800a9b6 <_strtod_l+0x9de>
 800aac6:	e4dc      	b.n	800a482 <_strtod_l+0x4aa>
 800aac8:	94a03595 	.word	0x94a03595
 800aacc:	3fdfffff 	.word	0x3fdfffff
 800aad0:	35afe535 	.word	0x35afe535
 800aad4:	3fe00000 	.word	0x3fe00000
 800aad8:	000fffff 	.word	0x000fffff
 800aadc:	7ff00000 	.word	0x7ff00000
 800aae0:	7fefffff 	.word	0x7fefffff
 800aae4:	39500000 	.word	0x39500000
 800aae8:	3ff00000 	.word	0x3ff00000
 800aaec:	7fe00000 	.word	0x7fe00000
 800aaf0:	7c9fffff 	.word	0x7c9fffff
 800aaf4:	3fe00000 	.word	0x3fe00000
 800aaf8:	bff00000 	.word	0xbff00000
 800aafc:	9b05      	ldr	r3, [sp, #20]
 800aafe:	b31b      	cbz	r3, 800ab48 <_strtod_l+0xb70>
 800ab00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ab02:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ab06:	d81f      	bhi.n	800ab48 <_strtod_l+0xb70>
 800ab08:	a325      	add	r3, pc, #148	; (adr r3, 800aba0 <_strtod_l+0xbc8>)
 800ab0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab0e:	4630      	mov	r0, r6
 800ab10:	4639      	mov	r1, r7
 800ab12:	f7f5 fff9 	bl	8000b08 <__aeabi_dcmple>
 800ab16:	b190      	cbz	r0, 800ab3e <_strtod_l+0xb66>
 800ab18:	4639      	mov	r1, r7
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	f7f6 f850 	bl	8000bc0 <__aeabi_d2uiz>
 800ab20:	2800      	cmp	r0, #0
 800ab22:	bf08      	it	eq
 800ab24:	2001      	moveq	r0, #1
 800ab26:	f7f5 fcfd 	bl	8000524 <__aeabi_ui2d>
 800ab2a:	9b08      	ldr	r3, [sp, #32]
 800ab2c:	4606      	mov	r6, r0
 800ab2e:	460f      	mov	r7, r1
 800ab30:	b9db      	cbnz	r3, 800ab6a <_strtod_l+0xb92>
 800ab32:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ab36:	9012      	str	r0, [sp, #72]	; 0x48
 800ab38:	9313      	str	r3, [sp, #76]	; 0x4c
 800ab3a:	e9dd 8912 	ldrd	r8, r9, [sp, #72]	; 0x48
 800ab3e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ab40:	f109 63d6 	add.w	r3, r9, #112197632	; 0x6b00000
 800ab44:	eba3 0902 	sub.w	r9, r3, r2
 800ab48:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ab4c:	f002 f828 	bl	800cba0 <__ulp>
 800ab50:	4640      	mov	r0, r8
 800ab52:	ec53 2b10 	vmov	r2, r3, d0
 800ab56:	4649      	mov	r1, r9
 800ab58:	f7f5 fd5a 	bl	8000610 <__aeabi_dmul>
 800ab5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ab60:	f7f5 fba4 	bl	80002ac <__adddf3>
 800ab64:	4682      	mov	sl, r0
 800ab66:	468b      	mov	fp, r1
 800ab68:	e777      	b.n	800aa5a <_strtod_l+0xa82>
 800ab6a:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800ab6e:	e7e4      	b.n	800ab3a <_strtod_l+0xb62>
 800ab70:	a30d      	add	r3, pc, #52	; (adr r3, 800aba8 <_strtod_l+0xbd0>)
 800ab72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab76:	f7f5 ffbd 	bl	8000af4 <__aeabi_dcmplt>
 800ab7a:	e7a1      	b.n	800aac0 <_strtod_l+0xae8>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab80:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ab82:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ab84:	6013      	str	r3, [r2, #0]
 800ab86:	f7ff ba6b 	b.w	800a060 <_strtod_l+0x88>
 800ab8a:	2b65      	cmp	r3, #101	; 0x65
 800ab8c:	f04f 0200 	mov.w	r2, #0
 800ab90:	f43f abb6 	beq.w	800a300 <_strtod_l+0x328>
 800ab94:	4615      	mov	r5, r2
 800ab96:	2101      	movs	r1, #1
 800ab98:	f7ff badc 	b.w	800a154 <_strtod_l+0x17c>
 800ab9c:	f3af 8000 	nop.w
 800aba0:	ffc00000 	.word	0xffc00000
 800aba4:	41dfffff 	.word	0x41dfffff
 800aba8:	94a03595 	.word	0x94a03595
 800abac:	3fcfffff 	.word	0x3fcfffff

0800abb0 <strtod>:
 800abb0:	4b07      	ldr	r3, [pc, #28]	; (800abd0 <strtod+0x20>)
 800abb2:	4a08      	ldr	r2, [pc, #32]	; (800abd4 <strtod+0x24>)
 800abb4:	b410      	push	{r4}
 800abb6:	681c      	ldr	r4, [r3, #0]
 800abb8:	6a23      	ldr	r3, [r4, #32]
 800abba:	2b00      	cmp	r3, #0
 800abbc:	bf08      	it	eq
 800abbe:	4613      	moveq	r3, r2
 800abc0:	460a      	mov	r2, r1
 800abc2:	4601      	mov	r1, r0
 800abc4:	4620      	mov	r0, r4
 800abc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800abca:	f7ff ba05 	b.w	8009fd8 <_strtod_l>
 800abce:	bf00      	nop
 800abd0:	2000000c 	.word	0x2000000c
 800abd4:	20000070 	.word	0x20000070

0800abd8 <_strtol_l.isra.0>:
 800abd8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	4680      	mov	r8, r0
 800abde:	4689      	mov	r9, r1
 800abe0:	4692      	mov	sl, r2
 800abe2:	461f      	mov	r7, r3
 800abe4:	468b      	mov	fp, r1
 800abe6:	465d      	mov	r5, fp
 800abe8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800abea:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abee:	f001 fc7e 	bl	800c4ee <__locale_ctype_ptr_l>
 800abf2:	4420      	add	r0, r4
 800abf4:	7846      	ldrb	r6, [r0, #1]
 800abf6:	f016 0608 	ands.w	r6, r6, #8
 800abfa:	d10b      	bne.n	800ac14 <_strtol_l.isra.0+0x3c>
 800abfc:	2c2d      	cmp	r4, #45	; 0x2d
 800abfe:	d10b      	bne.n	800ac18 <_strtol_l.isra.0+0x40>
 800ac00:	782c      	ldrb	r4, [r5, #0]
 800ac02:	2601      	movs	r6, #1
 800ac04:	f10b 0502 	add.w	r5, fp, #2
 800ac08:	b167      	cbz	r7, 800ac24 <_strtol_l.isra.0+0x4c>
 800ac0a:	2f10      	cmp	r7, #16
 800ac0c:	d114      	bne.n	800ac38 <_strtol_l.isra.0+0x60>
 800ac0e:	2c30      	cmp	r4, #48	; 0x30
 800ac10:	d00a      	beq.n	800ac28 <_strtol_l.isra.0+0x50>
 800ac12:	e011      	b.n	800ac38 <_strtol_l.isra.0+0x60>
 800ac14:	46ab      	mov	fp, r5
 800ac16:	e7e6      	b.n	800abe6 <_strtol_l.isra.0+0xe>
 800ac18:	2c2b      	cmp	r4, #43	; 0x2b
 800ac1a:	bf04      	itt	eq
 800ac1c:	782c      	ldrbeq	r4, [r5, #0]
 800ac1e:	f10b 0502 	addeq.w	r5, fp, #2
 800ac22:	e7f1      	b.n	800ac08 <_strtol_l.isra.0+0x30>
 800ac24:	2c30      	cmp	r4, #48	; 0x30
 800ac26:	d127      	bne.n	800ac78 <_strtol_l.isra.0+0xa0>
 800ac28:	782b      	ldrb	r3, [r5, #0]
 800ac2a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ac2e:	2b58      	cmp	r3, #88	; 0x58
 800ac30:	d14b      	bne.n	800acca <_strtol_l.isra.0+0xf2>
 800ac32:	786c      	ldrb	r4, [r5, #1]
 800ac34:	2710      	movs	r7, #16
 800ac36:	3502      	adds	r5, #2
 800ac38:	2e00      	cmp	r6, #0
 800ac3a:	bf0c      	ite	eq
 800ac3c:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800ac40:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800ac44:	2200      	movs	r2, #0
 800ac46:	fbb1 fef7 	udiv	lr, r1, r7
 800ac4a:	4610      	mov	r0, r2
 800ac4c:	fb07 1c1e 	mls	ip, r7, lr, r1
 800ac50:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800ac54:	2b09      	cmp	r3, #9
 800ac56:	d811      	bhi.n	800ac7c <_strtol_l.isra.0+0xa4>
 800ac58:	461c      	mov	r4, r3
 800ac5a:	42a7      	cmp	r7, r4
 800ac5c:	dd1d      	ble.n	800ac9a <_strtol_l.isra.0+0xc2>
 800ac5e:	1c53      	adds	r3, r2, #1
 800ac60:	d007      	beq.n	800ac72 <_strtol_l.isra.0+0x9a>
 800ac62:	4586      	cmp	lr, r0
 800ac64:	d316      	bcc.n	800ac94 <_strtol_l.isra.0+0xbc>
 800ac66:	d101      	bne.n	800ac6c <_strtol_l.isra.0+0x94>
 800ac68:	45a4      	cmp	ip, r4
 800ac6a:	db13      	blt.n	800ac94 <_strtol_l.isra.0+0xbc>
 800ac6c:	fb00 4007 	mla	r0, r0, r7, r4
 800ac70:	2201      	movs	r2, #1
 800ac72:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac76:	e7eb      	b.n	800ac50 <_strtol_l.isra.0+0x78>
 800ac78:	270a      	movs	r7, #10
 800ac7a:	e7dd      	b.n	800ac38 <_strtol_l.isra.0+0x60>
 800ac7c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800ac80:	2b19      	cmp	r3, #25
 800ac82:	d801      	bhi.n	800ac88 <_strtol_l.isra.0+0xb0>
 800ac84:	3c37      	subs	r4, #55	; 0x37
 800ac86:	e7e8      	b.n	800ac5a <_strtol_l.isra.0+0x82>
 800ac88:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800ac8c:	2b19      	cmp	r3, #25
 800ac8e:	d804      	bhi.n	800ac9a <_strtol_l.isra.0+0xc2>
 800ac90:	3c57      	subs	r4, #87	; 0x57
 800ac92:	e7e2      	b.n	800ac5a <_strtol_l.isra.0+0x82>
 800ac94:	f04f 32ff 	mov.w	r2, #4294967295
 800ac98:	e7eb      	b.n	800ac72 <_strtol_l.isra.0+0x9a>
 800ac9a:	1c53      	adds	r3, r2, #1
 800ac9c:	d108      	bne.n	800acb0 <_strtol_l.isra.0+0xd8>
 800ac9e:	2322      	movs	r3, #34	; 0x22
 800aca0:	f8c8 3000 	str.w	r3, [r8]
 800aca4:	4608      	mov	r0, r1
 800aca6:	f1ba 0f00 	cmp.w	sl, #0
 800acaa:	d107      	bne.n	800acbc <_strtol_l.isra.0+0xe4>
 800acac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acb0:	b106      	cbz	r6, 800acb4 <_strtol_l.isra.0+0xdc>
 800acb2:	4240      	negs	r0, r0
 800acb4:	f1ba 0f00 	cmp.w	sl, #0
 800acb8:	d00c      	beq.n	800acd4 <_strtol_l.isra.0+0xfc>
 800acba:	b122      	cbz	r2, 800acc6 <_strtol_l.isra.0+0xee>
 800acbc:	3d01      	subs	r5, #1
 800acbe:	f8ca 5000 	str.w	r5, [sl]
 800acc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acc6:	464d      	mov	r5, r9
 800acc8:	e7f9      	b.n	800acbe <_strtol_l.isra.0+0xe6>
 800acca:	2430      	movs	r4, #48	; 0x30
 800accc:	2f00      	cmp	r7, #0
 800acce:	d1b3      	bne.n	800ac38 <_strtol_l.isra.0+0x60>
 800acd0:	2708      	movs	r7, #8
 800acd2:	e7b1      	b.n	800ac38 <_strtol_l.isra.0+0x60>
 800acd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800acd8 <strtol>:
 800acd8:	4b08      	ldr	r3, [pc, #32]	; (800acfc <strtol+0x24>)
 800acda:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800acdc:	681c      	ldr	r4, [r3, #0]
 800acde:	4d08      	ldr	r5, [pc, #32]	; (800ad00 <strtol+0x28>)
 800ace0:	6a23      	ldr	r3, [r4, #32]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	bf08      	it	eq
 800ace6:	462b      	moveq	r3, r5
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	4613      	mov	r3, r2
 800acec:	460a      	mov	r2, r1
 800acee:	4601      	mov	r1, r0
 800acf0:	4620      	mov	r0, r4
 800acf2:	f7ff ff71 	bl	800abd8 <_strtol_l.isra.0>
 800acf6:	b003      	add	sp, #12
 800acf8:	bd30      	pop	{r4, r5, pc}
 800acfa:	bf00      	nop
 800acfc:	2000000c 	.word	0x2000000c
 800ad00:	20000070 	.word	0x20000070

0800ad04 <__utoa>:
 800ad04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad06:	4c1e      	ldr	r4, [pc, #120]	; (800ad80 <__utoa+0x7c>)
 800ad08:	b08b      	sub	sp, #44	; 0x2c
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	460f      	mov	r7, r1
 800ad0e:	466d      	mov	r5, sp
 800ad10:	f104 0e20 	add.w	lr, r4, #32
 800ad14:	6820      	ldr	r0, [r4, #0]
 800ad16:	6861      	ldr	r1, [r4, #4]
 800ad18:	462e      	mov	r6, r5
 800ad1a:	c603      	stmia	r6!, {r0, r1}
 800ad1c:	3408      	adds	r4, #8
 800ad1e:	4574      	cmp	r4, lr
 800ad20:	4635      	mov	r5, r6
 800ad22:	d1f7      	bne.n	800ad14 <__utoa+0x10>
 800ad24:	7921      	ldrb	r1, [r4, #4]
 800ad26:	7131      	strb	r1, [r6, #4]
 800ad28:	1e91      	subs	r1, r2, #2
 800ad2a:	6820      	ldr	r0, [r4, #0]
 800ad2c:	6030      	str	r0, [r6, #0]
 800ad2e:	2922      	cmp	r1, #34	; 0x22
 800ad30:	f04f 0100 	mov.w	r1, #0
 800ad34:	d904      	bls.n	800ad40 <__utoa+0x3c>
 800ad36:	7039      	strb	r1, [r7, #0]
 800ad38:	460f      	mov	r7, r1
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	b00b      	add	sp, #44	; 0x2c
 800ad3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad40:	1e78      	subs	r0, r7, #1
 800ad42:	4606      	mov	r6, r0
 800ad44:	fbb3 f5f2 	udiv	r5, r3, r2
 800ad48:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 800ad4c:	fb02 3315 	mls	r3, r2, r5, r3
 800ad50:	4473      	add	r3, lr
 800ad52:	1c4c      	adds	r4, r1, #1
 800ad54:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ad58:	f806 3f01 	strb.w	r3, [r6, #1]!
 800ad5c:	462b      	mov	r3, r5
 800ad5e:	b965      	cbnz	r5, 800ad7a <__utoa+0x76>
 800ad60:	553d      	strb	r5, [r7, r4]
 800ad62:	187a      	adds	r2, r7, r1
 800ad64:	1acc      	subs	r4, r1, r3
 800ad66:	42a3      	cmp	r3, r4
 800ad68:	dae7      	bge.n	800ad3a <__utoa+0x36>
 800ad6a:	7844      	ldrb	r4, [r0, #1]
 800ad6c:	7815      	ldrb	r5, [r2, #0]
 800ad6e:	f800 5f01 	strb.w	r5, [r0, #1]!
 800ad72:	3301      	adds	r3, #1
 800ad74:	f802 4901 	strb.w	r4, [r2], #-1
 800ad78:	e7f4      	b.n	800ad64 <__utoa+0x60>
 800ad7a:	4621      	mov	r1, r4
 800ad7c:	e7e2      	b.n	800ad44 <__utoa+0x40>
 800ad7e:	bf00      	nop
 800ad80:	0800dc70 	.word	0x0800dc70

0800ad84 <__swbuf_r>:
 800ad84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad86:	460e      	mov	r6, r1
 800ad88:	4614      	mov	r4, r2
 800ad8a:	4605      	mov	r5, r0
 800ad8c:	b118      	cbz	r0, 800ad96 <__swbuf_r+0x12>
 800ad8e:	6983      	ldr	r3, [r0, #24]
 800ad90:	b90b      	cbnz	r3, 800ad96 <__swbuf_r+0x12>
 800ad92:	f001 f805 	bl	800bda0 <__sinit>
 800ad96:	4b21      	ldr	r3, [pc, #132]	; (800ae1c <__swbuf_r+0x98>)
 800ad98:	429c      	cmp	r4, r3
 800ad9a:	d12a      	bne.n	800adf2 <__swbuf_r+0x6e>
 800ad9c:	686c      	ldr	r4, [r5, #4]
 800ad9e:	69a3      	ldr	r3, [r4, #24]
 800ada0:	60a3      	str	r3, [r4, #8]
 800ada2:	89a3      	ldrh	r3, [r4, #12]
 800ada4:	071a      	lsls	r2, r3, #28
 800ada6:	d52e      	bpl.n	800ae06 <__swbuf_r+0x82>
 800ada8:	6923      	ldr	r3, [r4, #16]
 800adaa:	b363      	cbz	r3, 800ae06 <__swbuf_r+0x82>
 800adac:	6923      	ldr	r3, [r4, #16]
 800adae:	6820      	ldr	r0, [r4, #0]
 800adb0:	1ac0      	subs	r0, r0, r3
 800adb2:	6963      	ldr	r3, [r4, #20]
 800adb4:	b2f6      	uxtb	r6, r6
 800adb6:	4298      	cmp	r0, r3
 800adb8:	4637      	mov	r7, r6
 800adba:	db04      	blt.n	800adc6 <__swbuf_r+0x42>
 800adbc:	4621      	mov	r1, r4
 800adbe:	4628      	mov	r0, r5
 800adc0:	f000 ff84 	bl	800bccc <_fflush_r>
 800adc4:	bb28      	cbnz	r0, 800ae12 <__swbuf_r+0x8e>
 800adc6:	68a3      	ldr	r3, [r4, #8]
 800adc8:	3b01      	subs	r3, #1
 800adca:	60a3      	str	r3, [r4, #8]
 800adcc:	6823      	ldr	r3, [r4, #0]
 800adce:	1c5a      	adds	r2, r3, #1
 800add0:	6022      	str	r2, [r4, #0]
 800add2:	701e      	strb	r6, [r3, #0]
 800add4:	6963      	ldr	r3, [r4, #20]
 800add6:	3001      	adds	r0, #1
 800add8:	4298      	cmp	r0, r3
 800adda:	d004      	beq.n	800ade6 <__swbuf_r+0x62>
 800addc:	89a3      	ldrh	r3, [r4, #12]
 800adde:	07db      	lsls	r3, r3, #31
 800ade0:	d519      	bpl.n	800ae16 <__swbuf_r+0x92>
 800ade2:	2e0a      	cmp	r6, #10
 800ade4:	d117      	bne.n	800ae16 <__swbuf_r+0x92>
 800ade6:	4621      	mov	r1, r4
 800ade8:	4628      	mov	r0, r5
 800adea:	f000 ff6f 	bl	800bccc <_fflush_r>
 800adee:	b190      	cbz	r0, 800ae16 <__swbuf_r+0x92>
 800adf0:	e00f      	b.n	800ae12 <__swbuf_r+0x8e>
 800adf2:	4b0b      	ldr	r3, [pc, #44]	; (800ae20 <__swbuf_r+0x9c>)
 800adf4:	429c      	cmp	r4, r3
 800adf6:	d101      	bne.n	800adfc <__swbuf_r+0x78>
 800adf8:	68ac      	ldr	r4, [r5, #8]
 800adfa:	e7d0      	b.n	800ad9e <__swbuf_r+0x1a>
 800adfc:	4b09      	ldr	r3, [pc, #36]	; (800ae24 <__swbuf_r+0xa0>)
 800adfe:	429c      	cmp	r4, r3
 800ae00:	bf08      	it	eq
 800ae02:	68ec      	ldreq	r4, [r5, #12]
 800ae04:	e7cb      	b.n	800ad9e <__swbuf_r+0x1a>
 800ae06:	4621      	mov	r1, r4
 800ae08:	4628      	mov	r0, r5
 800ae0a:	f000 f80d 	bl	800ae28 <__swsetup_r>
 800ae0e:	2800      	cmp	r0, #0
 800ae10:	d0cc      	beq.n	800adac <__swbuf_r+0x28>
 800ae12:	f04f 37ff 	mov.w	r7, #4294967295
 800ae16:	4638      	mov	r0, r7
 800ae18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ae1a:	bf00      	nop
 800ae1c:	0800dcc4 	.word	0x0800dcc4
 800ae20:	0800dce4 	.word	0x0800dce4
 800ae24:	0800dca4 	.word	0x0800dca4

0800ae28 <__swsetup_r>:
 800ae28:	4b32      	ldr	r3, [pc, #200]	; (800aef4 <__swsetup_r+0xcc>)
 800ae2a:	b570      	push	{r4, r5, r6, lr}
 800ae2c:	681d      	ldr	r5, [r3, #0]
 800ae2e:	4606      	mov	r6, r0
 800ae30:	460c      	mov	r4, r1
 800ae32:	b125      	cbz	r5, 800ae3e <__swsetup_r+0x16>
 800ae34:	69ab      	ldr	r3, [r5, #24]
 800ae36:	b913      	cbnz	r3, 800ae3e <__swsetup_r+0x16>
 800ae38:	4628      	mov	r0, r5
 800ae3a:	f000 ffb1 	bl	800bda0 <__sinit>
 800ae3e:	4b2e      	ldr	r3, [pc, #184]	; (800aef8 <__swsetup_r+0xd0>)
 800ae40:	429c      	cmp	r4, r3
 800ae42:	d10f      	bne.n	800ae64 <__swsetup_r+0x3c>
 800ae44:	686c      	ldr	r4, [r5, #4]
 800ae46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae4a:	b29a      	uxth	r2, r3
 800ae4c:	0715      	lsls	r5, r2, #28
 800ae4e:	d42c      	bmi.n	800aeaa <__swsetup_r+0x82>
 800ae50:	06d0      	lsls	r0, r2, #27
 800ae52:	d411      	bmi.n	800ae78 <__swsetup_r+0x50>
 800ae54:	2209      	movs	r2, #9
 800ae56:	6032      	str	r2, [r6, #0]
 800ae58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae5c:	81a3      	strh	r3, [r4, #12]
 800ae5e:	f04f 30ff 	mov.w	r0, #4294967295
 800ae62:	bd70      	pop	{r4, r5, r6, pc}
 800ae64:	4b25      	ldr	r3, [pc, #148]	; (800aefc <__swsetup_r+0xd4>)
 800ae66:	429c      	cmp	r4, r3
 800ae68:	d101      	bne.n	800ae6e <__swsetup_r+0x46>
 800ae6a:	68ac      	ldr	r4, [r5, #8]
 800ae6c:	e7eb      	b.n	800ae46 <__swsetup_r+0x1e>
 800ae6e:	4b24      	ldr	r3, [pc, #144]	; (800af00 <__swsetup_r+0xd8>)
 800ae70:	429c      	cmp	r4, r3
 800ae72:	bf08      	it	eq
 800ae74:	68ec      	ldreq	r4, [r5, #12]
 800ae76:	e7e6      	b.n	800ae46 <__swsetup_r+0x1e>
 800ae78:	0751      	lsls	r1, r2, #29
 800ae7a:	d512      	bpl.n	800aea2 <__swsetup_r+0x7a>
 800ae7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ae7e:	b141      	cbz	r1, 800ae92 <__swsetup_r+0x6a>
 800ae80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ae84:	4299      	cmp	r1, r3
 800ae86:	d002      	beq.n	800ae8e <__swsetup_r+0x66>
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f001 ffc3 	bl	800ce14 <_free_r>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	6363      	str	r3, [r4, #52]	; 0x34
 800ae92:	89a3      	ldrh	r3, [r4, #12]
 800ae94:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ae98:	81a3      	strh	r3, [r4, #12]
 800ae9a:	2300      	movs	r3, #0
 800ae9c:	6063      	str	r3, [r4, #4]
 800ae9e:	6923      	ldr	r3, [r4, #16]
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	89a3      	ldrh	r3, [r4, #12]
 800aea4:	f043 0308 	orr.w	r3, r3, #8
 800aea8:	81a3      	strh	r3, [r4, #12]
 800aeaa:	6923      	ldr	r3, [r4, #16]
 800aeac:	b94b      	cbnz	r3, 800aec2 <__swsetup_r+0x9a>
 800aeae:	89a3      	ldrh	r3, [r4, #12]
 800aeb0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aeb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aeb8:	d003      	beq.n	800aec2 <__swsetup_r+0x9a>
 800aeba:	4621      	mov	r1, r4
 800aebc:	4630      	mov	r0, r6
 800aebe:	f001 fb4d 	bl	800c55c <__smakebuf_r>
 800aec2:	89a2      	ldrh	r2, [r4, #12]
 800aec4:	f012 0301 	ands.w	r3, r2, #1
 800aec8:	d00c      	beq.n	800aee4 <__swsetup_r+0xbc>
 800aeca:	2300      	movs	r3, #0
 800aecc:	60a3      	str	r3, [r4, #8]
 800aece:	6963      	ldr	r3, [r4, #20]
 800aed0:	425b      	negs	r3, r3
 800aed2:	61a3      	str	r3, [r4, #24]
 800aed4:	6923      	ldr	r3, [r4, #16]
 800aed6:	b953      	cbnz	r3, 800aeee <__swsetup_r+0xc6>
 800aed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aedc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800aee0:	d1ba      	bne.n	800ae58 <__swsetup_r+0x30>
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	0792      	lsls	r2, r2, #30
 800aee6:	bf58      	it	pl
 800aee8:	6963      	ldrpl	r3, [r4, #20]
 800aeea:	60a3      	str	r3, [r4, #8]
 800aeec:	e7f2      	b.n	800aed4 <__swsetup_r+0xac>
 800aeee:	2000      	movs	r0, #0
 800aef0:	e7f7      	b.n	800aee2 <__swsetup_r+0xba>
 800aef2:	bf00      	nop
 800aef4:	2000000c 	.word	0x2000000c
 800aef8:	0800dcc4 	.word	0x0800dcc4
 800aefc:	0800dce4 	.word	0x0800dce4
 800af00:	0800dca4 	.word	0x0800dca4

0800af04 <quorem>:
 800af04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af08:	6903      	ldr	r3, [r0, #16]
 800af0a:	690c      	ldr	r4, [r1, #16]
 800af0c:	429c      	cmp	r4, r3
 800af0e:	4680      	mov	r8, r0
 800af10:	f300 8082 	bgt.w	800b018 <quorem+0x114>
 800af14:	3c01      	subs	r4, #1
 800af16:	f101 0714 	add.w	r7, r1, #20
 800af1a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800af1e:	f100 0614 	add.w	r6, r0, #20
 800af22:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800af26:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800af2a:	eb06 030e 	add.w	r3, r6, lr
 800af2e:	3501      	adds	r5, #1
 800af30:	eb07 090e 	add.w	r9, r7, lr
 800af34:	9301      	str	r3, [sp, #4]
 800af36:	fbb0 f5f5 	udiv	r5, r0, r5
 800af3a:	b395      	cbz	r5, 800afa2 <quorem+0x9e>
 800af3c:	f04f 0a00 	mov.w	sl, #0
 800af40:	4638      	mov	r0, r7
 800af42:	46b4      	mov	ip, r6
 800af44:	46d3      	mov	fp, sl
 800af46:	f850 2b04 	ldr.w	r2, [r0], #4
 800af4a:	b293      	uxth	r3, r2
 800af4c:	fb05 a303 	mla	r3, r5, r3, sl
 800af50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800af54:	b29b      	uxth	r3, r3
 800af56:	ebab 0303 	sub.w	r3, fp, r3
 800af5a:	0c12      	lsrs	r2, r2, #16
 800af5c:	f8bc b000 	ldrh.w	fp, [ip]
 800af60:	fb05 a202 	mla	r2, r5, r2, sl
 800af64:	fa13 f38b 	uxtah	r3, r3, fp
 800af68:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800af6c:	fa1f fb82 	uxth.w	fp, r2
 800af70:	f8dc 2000 	ldr.w	r2, [ip]
 800af74:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800af78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af82:	4581      	cmp	r9, r0
 800af84:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800af88:	f84c 3b04 	str.w	r3, [ip], #4
 800af8c:	d2db      	bcs.n	800af46 <quorem+0x42>
 800af8e:	f856 300e 	ldr.w	r3, [r6, lr]
 800af92:	b933      	cbnz	r3, 800afa2 <quorem+0x9e>
 800af94:	9b01      	ldr	r3, [sp, #4]
 800af96:	3b04      	subs	r3, #4
 800af98:	429e      	cmp	r6, r3
 800af9a:	461a      	mov	r2, r3
 800af9c:	d330      	bcc.n	800b000 <quorem+0xfc>
 800af9e:	f8c8 4010 	str.w	r4, [r8, #16]
 800afa2:	4640      	mov	r0, r8
 800afa4:	f001 fd83 	bl	800caae <__mcmp>
 800afa8:	2800      	cmp	r0, #0
 800afaa:	db25      	blt.n	800aff8 <quorem+0xf4>
 800afac:	3501      	adds	r5, #1
 800afae:	4630      	mov	r0, r6
 800afb0:	f04f 0e00 	mov.w	lr, #0
 800afb4:	f857 2b04 	ldr.w	r2, [r7], #4
 800afb8:	f8d0 c000 	ldr.w	ip, [r0]
 800afbc:	b293      	uxth	r3, r2
 800afbe:	ebae 0303 	sub.w	r3, lr, r3
 800afc2:	0c12      	lsrs	r2, r2, #16
 800afc4:	fa13 f38c 	uxtah	r3, r3, ip
 800afc8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800afcc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800afd0:	b29b      	uxth	r3, r3
 800afd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800afd6:	45b9      	cmp	r9, r7
 800afd8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800afdc:	f840 3b04 	str.w	r3, [r0], #4
 800afe0:	d2e8      	bcs.n	800afb4 <quorem+0xb0>
 800afe2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800afe6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800afea:	b92a      	cbnz	r2, 800aff8 <quorem+0xf4>
 800afec:	3b04      	subs	r3, #4
 800afee:	429e      	cmp	r6, r3
 800aff0:	461a      	mov	r2, r3
 800aff2:	d30b      	bcc.n	800b00c <quorem+0x108>
 800aff4:	f8c8 4010 	str.w	r4, [r8, #16]
 800aff8:	4628      	mov	r0, r5
 800affa:	b003      	add	sp, #12
 800affc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b000:	6812      	ldr	r2, [r2, #0]
 800b002:	3b04      	subs	r3, #4
 800b004:	2a00      	cmp	r2, #0
 800b006:	d1ca      	bne.n	800af9e <quorem+0x9a>
 800b008:	3c01      	subs	r4, #1
 800b00a:	e7c5      	b.n	800af98 <quorem+0x94>
 800b00c:	6812      	ldr	r2, [r2, #0]
 800b00e:	3b04      	subs	r3, #4
 800b010:	2a00      	cmp	r2, #0
 800b012:	d1ef      	bne.n	800aff4 <quorem+0xf0>
 800b014:	3c01      	subs	r4, #1
 800b016:	e7ea      	b.n	800afee <quorem+0xea>
 800b018:	2000      	movs	r0, #0
 800b01a:	e7ee      	b.n	800affa <quorem+0xf6>
 800b01c:	0000      	movs	r0, r0
	...

0800b020 <_dtoa_r>:
 800b020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b024:	ec57 6b10 	vmov	r6, r7, d0
 800b028:	b097      	sub	sp, #92	; 0x5c
 800b02a:	e9cd 6700 	strd	r6, r7, [sp]
 800b02e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b030:	9107      	str	r1, [sp, #28]
 800b032:	4604      	mov	r4, r0
 800b034:	920a      	str	r2, [sp, #40]	; 0x28
 800b036:	930f      	str	r3, [sp, #60]	; 0x3c
 800b038:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b03a:	b93e      	cbnz	r6, 800b04c <_dtoa_r+0x2c>
 800b03c:	2010      	movs	r0, #16
 800b03e:	f001 facd 	bl	800c5dc <malloc>
 800b042:	6260      	str	r0, [r4, #36]	; 0x24
 800b044:	6046      	str	r6, [r0, #4]
 800b046:	6086      	str	r6, [r0, #8]
 800b048:	6006      	str	r6, [r0, #0]
 800b04a:	60c6      	str	r6, [r0, #12]
 800b04c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b04e:	6819      	ldr	r1, [r3, #0]
 800b050:	b151      	cbz	r1, 800b068 <_dtoa_r+0x48>
 800b052:	685a      	ldr	r2, [r3, #4]
 800b054:	604a      	str	r2, [r1, #4]
 800b056:	2301      	movs	r3, #1
 800b058:	4093      	lsls	r3, r2
 800b05a:	608b      	str	r3, [r1, #8]
 800b05c:	4620      	mov	r0, r4
 800b05e:	f001 fb13 	bl	800c688 <_Bfree>
 800b062:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b064:	2200      	movs	r2, #0
 800b066:	601a      	str	r2, [r3, #0]
 800b068:	9b01      	ldr	r3, [sp, #4]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	bfbf      	itttt	lt
 800b06e:	2301      	movlt	r3, #1
 800b070:	602b      	strlt	r3, [r5, #0]
 800b072:	9b01      	ldrlt	r3, [sp, #4]
 800b074:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b078:	bfb2      	itee	lt
 800b07a:	9301      	strlt	r3, [sp, #4]
 800b07c:	2300      	movge	r3, #0
 800b07e:	602b      	strge	r3, [r5, #0]
 800b080:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b084:	4ba8      	ldr	r3, [pc, #672]	; (800b328 <_dtoa_r+0x308>)
 800b086:	ea33 0308 	bics.w	r3, r3, r8
 800b08a:	d11b      	bne.n	800b0c4 <_dtoa_r+0xa4>
 800b08c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b08e:	f242 730f 	movw	r3, #9999	; 0x270f
 800b092:	6013      	str	r3, [r2, #0]
 800b094:	9b00      	ldr	r3, [sp, #0]
 800b096:	b923      	cbnz	r3, 800b0a2 <_dtoa_r+0x82>
 800b098:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800b09c:	2800      	cmp	r0, #0
 800b09e:	f000 8578 	beq.w	800bb92 <_dtoa_r+0xb72>
 800b0a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0a4:	b953      	cbnz	r3, 800b0bc <_dtoa_r+0x9c>
 800b0a6:	4ba1      	ldr	r3, [pc, #644]	; (800b32c <_dtoa_r+0x30c>)
 800b0a8:	e021      	b.n	800b0ee <_dtoa_r+0xce>
 800b0aa:	4ba1      	ldr	r3, [pc, #644]	; (800b330 <_dtoa_r+0x310>)
 800b0ac:	9302      	str	r3, [sp, #8]
 800b0ae:	3308      	adds	r3, #8
 800b0b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b0b2:	6013      	str	r3, [r2, #0]
 800b0b4:	9802      	ldr	r0, [sp, #8]
 800b0b6:	b017      	add	sp, #92	; 0x5c
 800b0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0bc:	4b9b      	ldr	r3, [pc, #620]	; (800b32c <_dtoa_r+0x30c>)
 800b0be:	9302      	str	r3, [sp, #8]
 800b0c0:	3303      	adds	r3, #3
 800b0c2:	e7f5      	b.n	800b0b0 <_dtoa_r+0x90>
 800b0c4:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	2300      	movs	r3, #0
 800b0cc:	4630      	mov	r0, r6
 800b0ce:	4639      	mov	r1, r7
 800b0d0:	f7f5 fd06 	bl	8000ae0 <__aeabi_dcmpeq>
 800b0d4:	4681      	mov	r9, r0
 800b0d6:	b160      	cbz	r0, 800b0f2 <_dtoa_r+0xd2>
 800b0d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b0da:	2301      	movs	r3, #1
 800b0dc:	6013      	str	r3, [r2, #0]
 800b0de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	f000 8553 	beq.w	800bb8c <_dtoa_r+0xb6c>
 800b0e6:	4b93      	ldr	r3, [pc, #588]	; (800b334 <_dtoa_r+0x314>)
 800b0e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b0ea:	6013      	str	r3, [r2, #0]
 800b0ec:	3b01      	subs	r3, #1
 800b0ee:	9302      	str	r3, [sp, #8]
 800b0f0:	e7e0      	b.n	800b0b4 <_dtoa_r+0x94>
 800b0f2:	aa14      	add	r2, sp, #80	; 0x50
 800b0f4:	a915      	add	r1, sp, #84	; 0x54
 800b0f6:	ec47 6b10 	vmov	d0, r6, r7
 800b0fa:	4620      	mov	r0, r4
 800b0fc:	f001 fdc6 	bl	800cc8c <__d2b>
 800b100:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800b104:	4682      	mov	sl, r0
 800b106:	2d00      	cmp	r5, #0
 800b108:	d07e      	beq.n	800b208 <_dtoa_r+0x1e8>
 800b10a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b10e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800b112:	4630      	mov	r0, r6
 800b114:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800b118:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800b11c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 800b120:	2200      	movs	r2, #0
 800b122:	4b85      	ldr	r3, [pc, #532]	; (800b338 <_dtoa_r+0x318>)
 800b124:	f7f5 f8c0 	bl	80002a8 <__aeabi_dsub>
 800b128:	a379      	add	r3, pc, #484	; (adr r3, 800b310 <_dtoa_r+0x2f0>)
 800b12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b12e:	f7f5 fa6f 	bl	8000610 <__aeabi_dmul>
 800b132:	a379      	add	r3, pc, #484	; (adr r3, 800b318 <_dtoa_r+0x2f8>)
 800b134:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b138:	f7f5 f8b8 	bl	80002ac <__adddf3>
 800b13c:	4606      	mov	r6, r0
 800b13e:	4628      	mov	r0, r5
 800b140:	460f      	mov	r7, r1
 800b142:	f7f5 f9ff 	bl	8000544 <__aeabi_i2d>
 800b146:	a376      	add	r3, pc, #472	; (adr r3, 800b320 <_dtoa_r+0x300>)
 800b148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b14c:	f7f5 fa60 	bl	8000610 <__aeabi_dmul>
 800b150:	4602      	mov	r2, r0
 800b152:	460b      	mov	r3, r1
 800b154:	4630      	mov	r0, r6
 800b156:	4639      	mov	r1, r7
 800b158:	f7f5 f8a8 	bl	80002ac <__adddf3>
 800b15c:	4606      	mov	r6, r0
 800b15e:	460f      	mov	r7, r1
 800b160:	f7f5 fd06 	bl	8000b70 <__aeabi_d2iz>
 800b164:	2200      	movs	r2, #0
 800b166:	4683      	mov	fp, r0
 800b168:	2300      	movs	r3, #0
 800b16a:	4630      	mov	r0, r6
 800b16c:	4639      	mov	r1, r7
 800b16e:	f7f5 fcc1 	bl	8000af4 <__aeabi_dcmplt>
 800b172:	b158      	cbz	r0, 800b18c <_dtoa_r+0x16c>
 800b174:	4658      	mov	r0, fp
 800b176:	f7f5 f9e5 	bl	8000544 <__aeabi_i2d>
 800b17a:	4602      	mov	r2, r0
 800b17c:	460b      	mov	r3, r1
 800b17e:	4630      	mov	r0, r6
 800b180:	4639      	mov	r1, r7
 800b182:	f7f5 fcad 	bl	8000ae0 <__aeabi_dcmpeq>
 800b186:	b908      	cbnz	r0, 800b18c <_dtoa_r+0x16c>
 800b188:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b18c:	f1bb 0f16 	cmp.w	fp, #22
 800b190:	d859      	bhi.n	800b246 <_dtoa_r+0x226>
 800b192:	496a      	ldr	r1, [pc, #424]	; (800b33c <_dtoa_r+0x31c>)
 800b194:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800b198:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b19c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b1a0:	f7f5 fcc6 	bl	8000b30 <__aeabi_dcmpgt>
 800b1a4:	2800      	cmp	r0, #0
 800b1a6:	d050      	beq.n	800b24a <_dtoa_r+0x22a>
 800b1a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	930e      	str	r3, [sp, #56]	; 0x38
 800b1b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1b2:	1b5d      	subs	r5, r3, r5
 800b1b4:	1e6b      	subs	r3, r5, #1
 800b1b6:	9306      	str	r3, [sp, #24]
 800b1b8:	bf45      	ittet	mi
 800b1ba:	f1c5 0301 	rsbmi	r3, r5, #1
 800b1be:	9305      	strmi	r3, [sp, #20]
 800b1c0:	2300      	movpl	r3, #0
 800b1c2:	2300      	movmi	r3, #0
 800b1c4:	bf4c      	ite	mi
 800b1c6:	9306      	strmi	r3, [sp, #24]
 800b1c8:	9305      	strpl	r3, [sp, #20]
 800b1ca:	f1bb 0f00 	cmp.w	fp, #0
 800b1ce:	db3e      	blt.n	800b24e <_dtoa_r+0x22e>
 800b1d0:	9b06      	ldr	r3, [sp, #24]
 800b1d2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800b1d6:	445b      	add	r3, fp
 800b1d8:	9306      	str	r3, [sp, #24]
 800b1da:	2300      	movs	r3, #0
 800b1dc:	9308      	str	r3, [sp, #32]
 800b1de:	9b07      	ldr	r3, [sp, #28]
 800b1e0:	2b09      	cmp	r3, #9
 800b1e2:	f200 80af 	bhi.w	800b344 <_dtoa_r+0x324>
 800b1e6:	2b05      	cmp	r3, #5
 800b1e8:	bfc4      	itt	gt
 800b1ea:	3b04      	subgt	r3, #4
 800b1ec:	9307      	strgt	r3, [sp, #28]
 800b1ee:	9b07      	ldr	r3, [sp, #28]
 800b1f0:	f1a3 0302 	sub.w	r3, r3, #2
 800b1f4:	bfcc      	ite	gt
 800b1f6:	2600      	movgt	r6, #0
 800b1f8:	2601      	movle	r6, #1
 800b1fa:	2b03      	cmp	r3, #3
 800b1fc:	f200 80ae 	bhi.w	800b35c <_dtoa_r+0x33c>
 800b200:	e8df f003 	tbb	[pc, r3]
 800b204:	772f8482 	.word	0x772f8482
 800b208:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b20a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800b20c:	441d      	add	r5, r3
 800b20e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800b212:	2b20      	cmp	r3, #32
 800b214:	dd11      	ble.n	800b23a <_dtoa_r+0x21a>
 800b216:	9a00      	ldr	r2, [sp, #0]
 800b218:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800b21c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800b220:	fa22 f000 	lsr.w	r0, r2, r0
 800b224:	fa08 f303 	lsl.w	r3, r8, r3
 800b228:	4318      	orrs	r0, r3
 800b22a:	f7f5 f97b 	bl	8000524 <__aeabi_ui2d>
 800b22e:	2301      	movs	r3, #1
 800b230:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800b234:	3d01      	subs	r5, #1
 800b236:	9312      	str	r3, [sp, #72]	; 0x48
 800b238:	e772      	b.n	800b120 <_dtoa_r+0x100>
 800b23a:	f1c3 0020 	rsb	r0, r3, #32
 800b23e:	9b00      	ldr	r3, [sp, #0]
 800b240:	fa03 f000 	lsl.w	r0, r3, r0
 800b244:	e7f1      	b.n	800b22a <_dtoa_r+0x20a>
 800b246:	2301      	movs	r3, #1
 800b248:	e7b1      	b.n	800b1ae <_dtoa_r+0x18e>
 800b24a:	900e      	str	r0, [sp, #56]	; 0x38
 800b24c:	e7b0      	b.n	800b1b0 <_dtoa_r+0x190>
 800b24e:	9b05      	ldr	r3, [sp, #20]
 800b250:	eba3 030b 	sub.w	r3, r3, fp
 800b254:	9305      	str	r3, [sp, #20]
 800b256:	f1cb 0300 	rsb	r3, fp, #0
 800b25a:	9308      	str	r3, [sp, #32]
 800b25c:	2300      	movs	r3, #0
 800b25e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b260:	e7bd      	b.n	800b1de <_dtoa_r+0x1be>
 800b262:	2301      	movs	r3, #1
 800b264:	9309      	str	r3, [sp, #36]	; 0x24
 800b266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b268:	2b00      	cmp	r3, #0
 800b26a:	dd7a      	ble.n	800b362 <_dtoa_r+0x342>
 800b26c:	9304      	str	r3, [sp, #16]
 800b26e:	9303      	str	r3, [sp, #12]
 800b270:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b272:	2200      	movs	r2, #0
 800b274:	606a      	str	r2, [r5, #4]
 800b276:	2104      	movs	r1, #4
 800b278:	f101 0214 	add.w	r2, r1, #20
 800b27c:	429a      	cmp	r2, r3
 800b27e:	d975      	bls.n	800b36c <_dtoa_r+0x34c>
 800b280:	6869      	ldr	r1, [r5, #4]
 800b282:	4620      	mov	r0, r4
 800b284:	f001 f9cc 	bl	800c620 <_Balloc>
 800b288:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b28a:	6028      	str	r0, [r5, #0]
 800b28c:	681b      	ldr	r3, [r3, #0]
 800b28e:	9302      	str	r3, [sp, #8]
 800b290:	9b03      	ldr	r3, [sp, #12]
 800b292:	2b0e      	cmp	r3, #14
 800b294:	f200 80e5 	bhi.w	800b462 <_dtoa_r+0x442>
 800b298:	2e00      	cmp	r6, #0
 800b29a:	f000 80e2 	beq.w	800b462 <_dtoa_r+0x442>
 800b29e:	ed9d 7b00 	vldr	d7, [sp]
 800b2a2:	f1bb 0f00 	cmp.w	fp, #0
 800b2a6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800b2aa:	dd74      	ble.n	800b396 <_dtoa_r+0x376>
 800b2ac:	4a23      	ldr	r2, [pc, #140]	; (800b33c <_dtoa_r+0x31c>)
 800b2ae:	f00b 030f 	and.w	r3, fp, #15
 800b2b2:	ea4f 162b 	mov.w	r6, fp, asr #4
 800b2b6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800b2ba:	06f0      	lsls	r0, r6, #27
 800b2bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b2c0:	d559      	bpl.n	800b376 <_dtoa_r+0x356>
 800b2c2:	4b1f      	ldr	r3, [pc, #124]	; (800b340 <_dtoa_r+0x320>)
 800b2c4:	ec51 0b17 	vmov	r0, r1, d7
 800b2c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b2cc:	f7f5 faca 	bl	8000864 <__aeabi_ddiv>
 800b2d0:	e9cd 0100 	strd	r0, r1, [sp]
 800b2d4:	f006 060f 	and.w	r6, r6, #15
 800b2d8:	2503      	movs	r5, #3
 800b2da:	4f19      	ldr	r7, [pc, #100]	; (800b340 <_dtoa_r+0x320>)
 800b2dc:	2e00      	cmp	r6, #0
 800b2de:	d14c      	bne.n	800b37a <_dtoa_r+0x35a>
 800b2e0:	4642      	mov	r2, r8
 800b2e2:	464b      	mov	r3, r9
 800b2e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b2e8:	f7f5 fabc 	bl	8000864 <__aeabi_ddiv>
 800b2ec:	e9cd 0100 	strd	r0, r1, [sp]
 800b2f0:	e06a      	b.n	800b3c8 <_dtoa_r+0x3a8>
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	9309      	str	r3, [sp, #36]	; 0x24
 800b2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2f8:	445b      	add	r3, fp
 800b2fa:	9304      	str	r3, [sp, #16]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	9303      	str	r3, [sp, #12]
 800b302:	bfb8      	it	lt
 800b304:	2301      	movlt	r3, #1
 800b306:	e7b3      	b.n	800b270 <_dtoa_r+0x250>
 800b308:	2300      	movs	r3, #0
 800b30a:	e7ab      	b.n	800b264 <_dtoa_r+0x244>
 800b30c:	2300      	movs	r3, #0
 800b30e:	e7f1      	b.n	800b2f4 <_dtoa_r+0x2d4>
 800b310:	636f4361 	.word	0x636f4361
 800b314:	3fd287a7 	.word	0x3fd287a7
 800b318:	8b60c8b3 	.word	0x8b60c8b3
 800b31c:	3fc68a28 	.word	0x3fc68a28
 800b320:	509f79fb 	.word	0x509f79fb
 800b324:	3fd34413 	.word	0x3fd34413
 800b328:	7ff00000 	.word	0x7ff00000
 800b32c:	0800dc9e 	.word	0x0800dc9e
 800b330:	0800dc95 	.word	0x0800dc95
 800b334:	0800dbfd 	.word	0x0800dbfd
 800b338:	3ff80000 	.word	0x3ff80000
 800b33c:	0800dd38 	.word	0x0800dd38
 800b340:	0800dd10 	.word	0x0800dd10
 800b344:	2601      	movs	r6, #1
 800b346:	2300      	movs	r3, #0
 800b348:	9307      	str	r3, [sp, #28]
 800b34a:	9609      	str	r6, [sp, #36]	; 0x24
 800b34c:	f04f 33ff 	mov.w	r3, #4294967295
 800b350:	9304      	str	r3, [sp, #16]
 800b352:	9303      	str	r3, [sp, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	2312      	movs	r3, #18
 800b358:	920a      	str	r2, [sp, #40]	; 0x28
 800b35a:	e789      	b.n	800b270 <_dtoa_r+0x250>
 800b35c:	2301      	movs	r3, #1
 800b35e:	9309      	str	r3, [sp, #36]	; 0x24
 800b360:	e7f4      	b.n	800b34c <_dtoa_r+0x32c>
 800b362:	2301      	movs	r3, #1
 800b364:	9304      	str	r3, [sp, #16]
 800b366:	9303      	str	r3, [sp, #12]
 800b368:	461a      	mov	r2, r3
 800b36a:	e7f5      	b.n	800b358 <_dtoa_r+0x338>
 800b36c:	686a      	ldr	r2, [r5, #4]
 800b36e:	3201      	adds	r2, #1
 800b370:	606a      	str	r2, [r5, #4]
 800b372:	0049      	lsls	r1, r1, #1
 800b374:	e780      	b.n	800b278 <_dtoa_r+0x258>
 800b376:	2502      	movs	r5, #2
 800b378:	e7af      	b.n	800b2da <_dtoa_r+0x2ba>
 800b37a:	07f1      	lsls	r1, r6, #31
 800b37c:	d508      	bpl.n	800b390 <_dtoa_r+0x370>
 800b37e:	4640      	mov	r0, r8
 800b380:	4649      	mov	r1, r9
 800b382:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b386:	f7f5 f943 	bl	8000610 <__aeabi_dmul>
 800b38a:	3501      	adds	r5, #1
 800b38c:	4680      	mov	r8, r0
 800b38e:	4689      	mov	r9, r1
 800b390:	1076      	asrs	r6, r6, #1
 800b392:	3708      	adds	r7, #8
 800b394:	e7a2      	b.n	800b2dc <_dtoa_r+0x2bc>
 800b396:	f000 809d 	beq.w	800b4d4 <_dtoa_r+0x4b4>
 800b39a:	f1cb 0600 	rsb	r6, fp, #0
 800b39e:	4b9f      	ldr	r3, [pc, #636]	; (800b61c <_dtoa_r+0x5fc>)
 800b3a0:	4f9f      	ldr	r7, [pc, #636]	; (800b620 <_dtoa_r+0x600>)
 800b3a2:	f006 020f 	and.w	r2, r6, #15
 800b3a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3b2:	f7f5 f92d 	bl	8000610 <__aeabi_dmul>
 800b3b6:	e9cd 0100 	strd	r0, r1, [sp]
 800b3ba:	1136      	asrs	r6, r6, #4
 800b3bc:	2300      	movs	r3, #0
 800b3be:	2502      	movs	r5, #2
 800b3c0:	2e00      	cmp	r6, #0
 800b3c2:	d17c      	bne.n	800b4be <_dtoa_r+0x49e>
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d191      	bne.n	800b2ec <_dtoa_r+0x2cc>
 800b3c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	f000 8084 	beq.w	800b4d8 <_dtoa_r+0x4b8>
 800b3d0:	e9dd 8900 	ldrd	r8, r9, [sp]
 800b3d4:	2200      	movs	r2, #0
 800b3d6:	4b93      	ldr	r3, [pc, #588]	; (800b624 <_dtoa_r+0x604>)
 800b3d8:	4640      	mov	r0, r8
 800b3da:	4649      	mov	r1, r9
 800b3dc:	f7f5 fb8a 	bl	8000af4 <__aeabi_dcmplt>
 800b3e0:	2800      	cmp	r0, #0
 800b3e2:	d079      	beq.n	800b4d8 <_dtoa_r+0x4b8>
 800b3e4:	9b03      	ldr	r3, [sp, #12]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d076      	beq.n	800b4d8 <_dtoa_r+0x4b8>
 800b3ea:	9b04      	ldr	r3, [sp, #16]
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	dd34      	ble.n	800b45a <_dtoa_r+0x43a>
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	4b8d      	ldr	r3, [pc, #564]	; (800b628 <_dtoa_r+0x608>)
 800b3f4:	4640      	mov	r0, r8
 800b3f6:	4649      	mov	r1, r9
 800b3f8:	f7f5 f90a 	bl	8000610 <__aeabi_dmul>
 800b3fc:	e9cd 0100 	strd	r0, r1, [sp]
 800b400:	9e04      	ldr	r6, [sp, #16]
 800b402:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b406:	3501      	adds	r5, #1
 800b408:	4628      	mov	r0, r5
 800b40a:	f7f5 f89b 	bl	8000544 <__aeabi_i2d>
 800b40e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b412:	f7f5 f8fd 	bl	8000610 <__aeabi_dmul>
 800b416:	2200      	movs	r2, #0
 800b418:	4b84      	ldr	r3, [pc, #528]	; (800b62c <_dtoa_r+0x60c>)
 800b41a:	f7f4 ff47 	bl	80002ac <__adddf3>
 800b41e:	4680      	mov	r8, r0
 800b420:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800b424:	2e00      	cmp	r6, #0
 800b426:	d15a      	bne.n	800b4de <_dtoa_r+0x4be>
 800b428:	2200      	movs	r2, #0
 800b42a:	4b81      	ldr	r3, [pc, #516]	; (800b630 <_dtoa_r+0x610>)
 800b42c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b430:	f7f4 ff3a 	bl	80002a8 <__aeabi_dsub>
 800b434:	4642      	mov	r2, r8
 800b436:	464b      	mov	r3, r9
 800b438:	e9cd 0100 	strd	r0, r1, [sp]
 800b43c:	f7f5 fb78 	bl	8000b30 <__aeabi_dcmpgt>
 800b440:	2800      	cmp	r0, #0
 800b442:	f040 829b 	bne.w	800b97c <_dtoa_r+0x95c>
 800b446:	4642      	mov	r2, r8
 800b448:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b44c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b450:	f7f5 fb50 	bl	8000af4 <__aeabi_dcmplt>
 800b454:	2800      	cmp	r0, #0
 800b456:	f040 828f 	bne.w	800b978 <_dtoa_r+0x958>
 800b45a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b45e:	e9cd 2300 	strd	r2, r3, [sp]
 800b462:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b464:	2b00      	cmp	r3, #0
 800b466:	f2c0 8150 	blt.w	800b70a <_dtoa_r+0x6ea>
 800b46a:	f1bb 0f0e 	cmp.w	fp, #14
 800b46e:	f300 814c 	bgt.w	800b70a <_dtoa_r+0x6ea>
 800b472:	4b6a      	ldr	r3, [pc, #424]	; (800b61c <_dtoa_r+0x5fc>)
 800b474:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b478:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b47c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b47e:	2b00      	cmp	r3, #0
 800b480:	f280 80da 	bge.w	800b638 <_dtoa_r+0x618>
 800b484:	9b03      	ldr	r3, [sp, #12]
 800b486:	2b00      	cmp	r3, #0
 800b488:	f300 80d6 	bgt.w	800b638 <_dtoa_r+0x618>
 800b48c:	f040 8273 	bne.w	800b976 <_dtoa_r+0x956>
 800b490:	2200      	movs	r2, #0
 800b492:	4b67      	ldr	r3, [pc, #412]	; (800b630 <_dtoa_r+0x610>)
 800b494:	4640      	mov	r0, r8
 800b496:	4649      	mov	r1, r9
 800b498:	f7f5 f8ba 	bl	8000610 <__aeabi_dmul>
 800b49c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4a0:	f7f5 fb3c 	bl	8000b1c <__aeabi_dcmpge>
 800b4a4:	9e03      	ldr	r6, [sp, #12]
 800b4a6:	4637      	mov	r7, r6
 800b4a8:	2800      	cmp	r0, #0
 800b4aa:	f040 824a 	bne.w	800b942 <_dtoa_r+0x922>
 800b4ae:	9b02      	ldr	r3, [sp, #8]
 800b4b0:	9a02      	ldr	r2, [sp, #8]
 800b4b2:	1c5d      	adds	r5, r3, #1
 800b4b4:	2331      	movs	r3, #49	; 0x31
 800b4b6:	7013      	strb	r3, [r2, #0]
 800b4b8:	f10b 0b01 	add.w	fp, fp, #1
 800b4bc:	e245      	b.n	800b94a <_dtoa_r+0x92a>
 800b4be:	07f2      	lsls	r2, r6, #31
 800b4c0:	d505      	bpl.n	800b4ce <_dtoa_r+0x4ae>
 800b4c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b4c6:	f7f5 f8a3 	bl	8000610 <__aeabi_dmul>
 800b4ca:	3501      	adds	r5, #1
 800b4cc:	2301      	movs	r3, #1
 800b4ce:	1076      	asrs	r6, r6, #1
 800b4d0:	3708      	adds	r7, #8
 800b4d2:	e775      	b.n	800b3c0 <_dtoa_r+0x3a0>
 800b4d4:	2502      	movs	r5, #2
 800b4d6:	e777      	b.n	800b3c8 <_dtoa_r+0x3a8>
 800b4d8:	465f      	mov	r7, fp
 800b4da:	9e03      	ldr	r6, [sp, #12]
 800b4dc:	e794      	b.n	800b408 <_dtoa_r+0x3e8>
 800b4de:	9a02      	ldr	r2, [sp, #8]
 800b4e0:	4b4e      	ldr	r3, [pc, #312]	; (800b61c <_dtoa_r+0x5fc>)
 800b4e2:	4432      	add	r2, r6
 800b4e4:	9213      	str	r2, [sp, #76]	; 0x4c
 800b4e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4e8:	1e71      	subs	r1, r6, #1
 800b4ea:	2a00      	cmp	r2, #0
 800b4ec:	d048      	beq.n	800b580 <_dtoa_r+0x560>
 800b4ee:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800b4f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4f6:	2000      	movs	r0, #0
 800b4f8:	494e      	ldr	r1, [pc, #312]	; (800b634 <_dtoa_r+0x614>)
 800b4fa:	f7f5 f9b3 	bl	8000864 <__aeabi_ddiv>
 800b4fe:	4642      	mov	r2, r8
 800b500:	464b      	mov	r3, r9
 800b502:	f7f4 fed1 	bl	80002a8 <__aeabi_dsub>
 800b506:	9d02      	ldr	r5, [sp, #8]
 800b508:	4680      	mov	r8, r0
 800b50a:	4689      	mov	r9, r1
 800b50c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b510:	f7f5 fb2e 	bl	8000b70 <__aeabi_d2iz>
 800b514:	4606      	mov	r6, r0
 800b516:	f7f5 f815 	bl	8000544 <__aeabi_i2d>
 800b51a:	4602      	mov	r2, r0
 800b51c:	460b      	mov	r3, r1
 800b51e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b522:	f7f4 fec1 	bl	80002a8 <__aeabi_dsub>
 800b526:	3630      	adds	r6, #48	; 0x30
 800b528:	f805 6b01 	strb.w	r6, [r5], #1
 800b52c:	4642      	mov	r2, r8
 800b52e:	464b      	mov	r3, r9
 800b530:	e9cd 0100 	strd	r0, r1, [sp]
 800b534:	f7f5 fade 	bl	8000af4 <__aeabi_dcmplt>
 800b538:	2800      	cmp	r0, #0
 800b53a:	d165      	bne.n	800b608 <_dtoa_r+0x5e8>
 800b53c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b540:	2000      	movs	r0, #0
 800b542:	4938      	ldr	r1, [pc, #224]	; (800b624 <_dtoa_r+0x604>)
 800b544:	f7f4 feb0 	bl	80002a8 <__aeabi_dsub>
 800b548:	4642      	mov	r2, r8
 800b54a:	464b      	mov	r3, r9
 800b54c:	f7f5 fad2 	bl	8000af4 <__aeabi_dcmplt>
 800b550:	2800      	cmp	r0, #0
 800b552:	f040 80ba 	bne.w	800b6ca <_dtoa_r+0x6aa>
 800b556:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b558:	429d      	cmp	r5, r3
 800b55a:	f43f af7e 	beq.w	800b45a <_dtoa_r+0x43a>
 800b55e:	2200      	movs	r2, #0
 800b560:	4b31      	ldr	r3, [pc, #196]	; (800b628 <_dtoa_r+0x608>)
 800b562:	4640      	mov	r0, r8
 800b564:	4649      	mov	r1, r9
 800b566:	f7f5 f853 	bl	8000610 <__aeabi_dmul>
 800b56a:	2200      	movs	r2, #0
 800b56c:	4680      	mov	r8, r0
 800b56e:	4689      	mov	r9, r1
 800b570:	4b2d      	ldr	r3, [pc, #180]	; (800b628 <_dtoa_r+0x608>)
 800b572:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b576:	f7f5 f84b 	bl	8000610 <__aeabi_dmul>
 800b57a:	e9cd 0100 	strd	r0, r1, [sp]
 800b57e:	e7c5      	b.n	800b50c <_dtoa_r+0x4ec>
 800b580:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800b584:	4642      	mov	r2, r8
 800b586:	464b      	mov	r3, r9
 800b588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b58c:	f7f5 f840 	bl	8000610 <__aeabi_dmul>
 800b590:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800b594:	9d02      	ldr	r5, [sp, #8]
 800b596:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b59a:	f7f5 fae9 	bl	8000b70 <__aeabi_d2iz>
 800b59e:	4606      	mov	r6, r0
 800b5a0:	f7f4 ffd0 	bl	8000544 <__aeabi_i2d>
 800b5a4:	3630      	adds	r6, #48	; 0x30
 800b5a6:	4602      	mov	r2, r0
 800b5a8:	460b      	mov	r3, r1
 800b5aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b5ae:	f7f4 fe7b 	bl	80002a8 <__aeabi_dsub>
 800b5b2:	f805 6b01 	strb.w	r6, [r5], #1
 800b5b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b5b8:	42ab      	cmp	r3, r5
 800b5ba:	4680      	mov	r8, r0
 800b5bc:	4689      	mov	r9, r1
 800b5be:	f04f 0200 	mov.w	r2, #0
 800b5c2:	d125      	bne.n	800b610 <_dtoa_r+0x5f0>
 800b5c4:	4b1b      	ldr	r3, [pc, #108]	; (800b634 <_dtoa_r+0x614>)
 800b5c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b5ca:	f7f4 fe6f 	bl	80002ac <__adddf3>
 800b5ce:	4602      	mov	r2, r0
 800b5d0:	460b      	mov	r3, r1
 800b5d2:	4640      	mov	r0, r8
 800b5d4:	4649      	mov	r1, r9
 800b5d6:	f7f5 faab 	bl	8000b30 <__aeabi_dcmpgt>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d175      	bne.n	800b6ca <_dtoa_r+0x6aa>
 800b5de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b5e2:	2000      	movs	r0, #0
 800b5e4:	4913      	ldr	r1, [pc, #76]	; (800b634 <_dtoa_r+0x614>)
 800b5e6:	f7f4 fe5f 	bl	80002a8 <__aeabi_dsub>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	4640      	mov	r0, r8
 800b5f0:	4649      	mov	r1, r9
 800b5f2:	f7f5 fa7f 	bl	8000af4 <__aeabi_dcmplt>
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	f43f af2f 	beq.w	800b45a <_dtoa_r+0x43a>
 800b5fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b600:	2b30      	cmp	r3, #48	; 0x30
 800b602:	f105 32ff 	add.w	r2, r5, #4294967295
 800b606:	d001      	beq.n	800b60c <_dtoa_r+0x5ec>
 800b608:	46bb      	mov	fp, r7
 800b60a:	e04d      	b.n	800b6a8 <_dtoa_r+0x688>
 800b60c:	4615      	mov	r5, r2
 800b60e:	e7f5      	b.n	800b5fc <_dtoa_r+0x5dc>
 800b610:	4b05      	ldr	r3, [pc, #20]	; (800b628 <_dtoa_r+0x608>)
 800b612:	f7f4 fffd 	bl	8000610 <__aeabi_dmul>
 800b616:	e9cd 0100 	strd	r0, r1, [sp]
 800b61a:	e7bc      	b.n	800b596 <_dtoa_r+0x576>
 800b61c:	0800dd38 	.word	0x0800dd38
 800b620:	0800dd10 	.word	0x0800dd10
 800b624:	3ff00000 	.word	0x3ff00000
 800b628:	40240000 	.word	0x40240000
 800b62c:	401c0000 	.word	0x401c0000
 800b630:	40140000 	.word	0x40140000
 800b634:	3fe00000 	.word	0x3fe00000
 800b638:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b63c:	9d02      	ldr	r5, [sp, #8]
 800b63e:	4642      	mov	r2, r8
 800b640:	464b      	mov	r3, r9
 800b642:	4630      	mov	r0, r6
 800b644:	4639      	mov	r1, r7
 800b646:	f7f5 f90d 	bl	8000864 <__aeabi_ddiv>
 800b64a:	f7f5 fa91 	bl	8000b70 <__aeabi_d2iz>
 800b64e:	9000      	str	r0, [sp, #0]
 800b650:	f7f4 ff78 	bl	8000544 <__aeabi_i2d>
 800b654:	4642      	mov	r2, r8
 800b656:	464b      	mov	r3, r9
 800b658:	f7f4 ffda 	bl	8000610 <__aeabi_dmul>
 800b65c:	4602      	mov	r2, r0
 800b65e:	460b      	mov	r3, r1
 800b660:	4630      	mov	r0, r6
 800b662:	4639      	mov	r1, r7
 800b664:	f7f4 fe20 	bl	80002a8 <__aeabi_dsub>
 800b668:	9e00      	ldr	r6, [sp, #0]
 800b66a:	9f03      	ldr	r7, [sp, #12]
 800b66c:	3630      	adds	r6, #48	; 0x30
 800b66e:	f805 6b01 	strb.w	r6, [r5], #1
 800b672:	9e02      	ldr	r6, [sp, #8]
 800b674:	1bae      	subs	r6, r5, r6
 800b676:	42b7      	cmp	r7, r6
 800b678:	4602      	mov	r2, r0
 800b67a:	460b      	mov	r3, r1
 800b67c:	d138      	bne.n	800b6f0 <_dtoa_r+0x6d0>
 800b67e:	f7f4 fe15 	bl	80002ac <__adddf3>
 800b682:	4606      	mov	r6, r0
 800b684:	460f      	mov	r7, r1
 800b686:	4602      	mov	r2, r0
 800b688:	460b      	mov	r3, r1
 800b68a:	4640      	mov	r0, r8
 800b68c:	4649      	mov	r1, r9
 800b68e:	f7f5 fa31 	bl	8000af4 <__aeabi_dcmplt>
 800b692:	b9c8      	cbnz	r0, 800b6c8 <_dtoa_r+0x6a8>
 800b694:	4632      	mov	r2, r6
 800b696:	463b      	mov	r3, r7
 800b698:	4640      	mov	r0, r8
 800b69a:	4649      	mov	r1, r9
 800b69c:	f7f5 fa20 	bl	8000ae0 <__aeabi_dcmpeq>
 800b6a0:	b110      	cbz	r0, 800b6a8 <_dtoa_r+0x688>
 800b6a2:	9b00      	ldr	r3, [sp, #0]
 800b6a4:	07db      	lsls	r3, r3, #31
 800b6a6:	d40f      	bmi.n	800b6c8 <_dtoa_r+0x6a8>
 800b6a8:	4651      	mov	r1, sl
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 ffec 	bl	800c688 <_Bfree>
 800b6b0:	2300      	movs	r3, #0
 800b6b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b6b4:	702b      	strb	r3, [r5, #0]
 800b6b6:	f10b 0301 	add.w	r3, fp, #1
 800b6ba:	6013      	str	r3, [r2, #0]
 800b6bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f43f acf8 	beq.w	800b0b4 <_dtoa_r+0x94>
 800b6c4:	601d      	str	r5, [r3, #0]
 800b6c6:	e4f5      	b.n	800b0b4 <_dtoa_r+0x94>
 800b6c8:	465f      	mov	r7, fp
 800b6ca:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b6ce:	2a39      	cmp	r2, #57	; 0x39
 800b6d0:	f105 33ff 	add.w	r3, r5, #4294967295
 800b6d4:	d106      	bne.n	800b6e4 <_dtoa_r+0x6c4>
 800b6d6:	9a02      	ldr	r2, [sp, #8]
 800b6d8:	429a      	cmp	r2, r3
 800b6da:	d107      	bne.n	800b6ec <_dtoa_r+0x6cc>
 800b6dc:	2330      	movs	r3, #48	; 0x30
 800b6de:	7013      	strb	r3, [r2, #0]
 800b6e0:	3701      	adds	r7, #1
 800b6e2:	4613      	mov	r3, r2
 800b6e4:	781a      	ldrb	r2, [r3, #0]
 800b6e6:	3201      	adds	r2, #1
 800b6e8:	701a      	strb	r2, [r3, #0]
 800b6ea:	e78d      	b.n	800b608 <_dtoa_r+0x5e8>
 800b6ec:	461d      	mov	r5, r3
 800b6ee:	e7ec      	b.n	800b6ca <_dtoa_r+0x6aa>
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	4ba4      	ldr	r3, [pc, #656]	; (800b984 <_dtoa_r+0x964>)
 800b6f4:	f7f4 ff8c 	bl	8000610 <__aeabi_dmul>
 800b6f8:	2200      	movs	r2, #0
 800b6fa:	2300      	movs	r3, #0
 800b6fc:	4606      	mov	r6, r0
 800b6fe:	460f      	mov	r7, r1
 800b700:	f7f5 f9ee 	bl	8000ae0 <__aeabi_dcmpeq>
 800b704:	2800      	cmp	r0, #0
 800b706:	d09a      	beq.n	800b63e <_dtoa_r+0x61e>
 800b708:	e7ce      	b.n	800b6a8 <_dtoa_r+0x688>
 800b70a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b70c:	2a00      	cmp	r2, #0
 800b70e:	f000 80cd 	beq.w	800b8ac <_dtoa_r+0x88c>
 800b712:	9a07      	ldr	r2, [sp, #28]
 800b714:	2a01      	cmp	r2, #1
 800b716:	f300 80af 	bgt.w	800b878 <_dtoa_r+0x858>
 800b71a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b71c:	2a00      	cmp	r2, #0
 800b71e:	f000 80a7 	beq.w	800b870 <_dtoa_r+0x850>
 800b722:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b726:	9e08      	ldr	r6, [sp, #32]
 800b728:	9d05      	ldr	r5, [sp, #20]
 800b72a:	9a05      	ldr	r2, [sp, #20]
 800b72c:	441a      	add	r2, r3
 800b72e:	9205      	str	r2, [sp, #20]
 800b730:	9a06      	ldr	r2, [sp, #24]
 800b732:	2101      	movs	r1, #1
 800b734:	441a      	add	r2, r3
 800b736:	4620      	mov	r0, r4
 800b738:	9206      	str	r2, [sp, #24]
 800b73a:	f001 f883 	bl	800c844 <__i2b>
 800b73e:	4607      	mov	r7, r0
 800b740:	2d00      	cmp	r5, #0
 800b742:	dd0c      	ble.n	800b75e <_dtoa_r+0x73e>
 800b744:	9b06      	ldr	r3, [sp, #24]
 800b746:	2b00      	cmp	r3, #0
 800b748:	dd09      	ble.n	800b75e <_dtoa_r+0x73e>
 800b74a:	42ab      	cmp	r3, r5
 800b74c:	9a05      	ldr	r2, [sp, #20]
 800b74e:	bfa8      	it	ge
 800b750:	462b      	movge	r3, r5
 800b752:	1ad2      	subs	r2, r2, r3
 800b754:	9205      	str	r2, [sp, #20]
 800b756:	9a06      	ldr	r2, [sp, #24]
 800b758:	1aed      	subs	r5, r5, r3
 800b75a:	1ad3      	subs	r3, r2, r3
 800b75c:	9306      	str	r3, [sp, #24]
 800b75e:	9b08      	ldr	r3, [sp, #32]
 800b760:	b1f3      	cbz	r3, 800b7a0 <_dtoa_r+0x780>
 800b762:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b764:	2b00      	cmp	r3, #0
 800b766:	f000 80a5 	beq.w	800b8b4 <_dtoa_r+0x894>
 800b76a:	2e00      	cmp	r6, #0
 800b76c:	dd10      	ble.n	800b790 <_dtoa_r+0x770>
 800b76e:	4639      	mov	r1, r7
 800b770:	4632      	mov	r2, r6
 800b772:	4620      	mov	r0, r4
 800b774:	f001 f8fc 	bl	800c970 <__pow5mult>
 800b778:	4652      	mov	r2, sl
 800b77a:	4601      	mov	r1, r0
 800b77c:	4607      	mov	r7, r0
 800b77e:	4620      	mov	r0, r4
 800b780:	f001 f869 	bl	800c856 <__multiply>
 800b784:	4651      	mov	r1, sl
 800b786:	4680      	mov	r8, r0
 800b788:	4620      	mov	r0, r4
 800b78a:	f000 ff7d 	bl	800c688 <_Bfree>
 800b78e:	46c2      	mov	sl, r8
 800b790:	9b08      	ldr	r3, [sp, #32]
 800b792:	1b9a      	subs	r2, r3, r6
 800b794:	d004      	beq.n	800b7a0 <_dtoa_r+0x780>
 800b796:	4651      	mov	r1, sl
 800b798:	4620      	mov	r0, r4
 800b79a:	f001 f8e9 	bl	800c970 <__pow5mult>
 800b79e:	4682      	mov	sl, r0
 800b7a0:	2101      	movs	r1, #1
 800b7a2:	4620      	mov	r0, r4
 800b7a4:	f001 f84e 	bl	800c844 <__i2b>
 800b7a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	f340 8083 	ble.w	800b8b8 <_dtoa_r+0x898>
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	4601      	mov	r1, r0
 800b7b6:	4620      	mov	r0, r4
 800b7b8:	f001 f8da 	bl	800c970 <__pow5mult>
 800b7bc:	9b07      	ldr	r3, [sp, #28]
 800b7be:	2b01      	cmp	r3, #1
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	dd7c      	ble.n	800b8be <_dtoa_r+0x89e>
 800b7c4:	f04f 0800 	mov.w	r8, #0
 800b7c8:	6933      	ldr	r3, [r6, #16]
 800b7ca:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b7ce:	6918      	ldr	r0, [r3, #16]
 800b7d0:	f000 ffea 	bl	800c7a8 <__hi0bits>
 800b7d4:	f1c0 0020 	rsb	r0, r0, #32
 800b7d8:	9b06      	ldr	r3, [sp, #24]
 800b7da:	4418      	add	r0, r3
 800b7dc:	f010 001f 	ands.w	r0, r0, #31
 800b7e0:	f000 8096 	beq.w	800b910 <_dtoa_r+0x8f0>
 800b7e4:	f1c0 0320 	rsb	r3, r0, #32
 800b7e8:	2b04      	cmp	r3, #4
 800b7ea:	f340 8087 	ble.w	800b8fc <_dtoa_r+0x8dc>
 800b7ee:	9b05      	ldr	r3, [sp, #20]
 800b7f0:	f1c0 001c 	rsb	r0, r0, #28
 800b7f4:	4403      	add	r3, r0
 800b7f6:	9305      	str	r3, [sp, #20]
 800b7f8:	9b06      	ldr	r3, [sp, #24]
 800b7fa:	4405      	add	r5, r0
 800b7fc:	4403      	add	r3, r0
 800b7fe:	9306      	str	r3, [sp, #24]
 800b800:	9b05      	ldr	r3, [sp, #20]
 800b802:	2b00      	cmp	r3, #0
 800b804:	dd05      	ble.n	800b812 <_dtoa_r+0x7f2>
 800b806:	4651      	mov	r1, sl
 800b808:	461a      	mov	r2, r3
 800b80a:	4620      	mov	r0, r4
 800b80c:	f001 f8fe 	bl	800ca0c <__lshift>
 800b810:	4682      	mov	sl, r0
 800b812:	9b06      	ldr	r3, [sp, #24]
 800b814:	2b00      	cmp	r3, #0
 800b816:	dd05      	ble.n	800b824 <_dtoa_r+0x804>
 800b818:	4631      	mov	r1, r6
 800b81a:	461a      	mov	r2, r3
 800b81c:	4620      	mov	r0, r4
 800b81e:	f001 f8f5 	bl	800ca0c <__lshift>
 800b822:	4606      	mov	r6, r0
 800b824:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b826:	2b00      	cmp	r3, #0
 800b828:	d074      	beq.n	800b914 <_dtoa_r+0x8f4>
 800b82a:	4631      	mov	r1, r6
 800b82c:	4650      	mov	r0, sl
 800b82e:	f001 f93e 	bl	800caae <__mcmp>
 800b832:	2800      	cmp	r0, #0
 800b834:	da6e      	bge.n	800b914 <_dtoa_r+0x8f4>
 800b836:	2300      	movs	r3, #0
 800b838:	4651      	mov	r1, sl
 800b83a:	220a      	movs	r2, #10
 800b83c:	4620      	mov	r0, r4
 800b83e:	f000 ff3a 	bl	800c6b6 <__multadd>
 800b842:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b844:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b848:	4682      	mov	sl, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	f000 81a8 	beq.w	800bba0 <_dtoa_r+0xb80>
 800b850:	2300      	movs	r3, #0
 800b852:	4639      	mov	r1, r7
 800b854:	220a      	movs	r2, #10
 800b856:	4620      	mov	r0, r4
 800b858:	f000 ff2d 	bl	800c6b6 <__multadd>
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	4607      	mov	r7, r0
 800b862:	f300 80c8 	bgt.w	800b9f6 <_dtoa_r+0x9d6>
 800b866:	9b07      	ldr	r3, [sp, #28]
 800b868:	2b02      	cmp	r3, #2
 800b86a:	f340 80c4 	ble.w	800b9f6 <_dtoa_r+0x9d6>
 800b86e:	e059      	b.n	800b924 <_dtoa_r+0x904>
 800b870:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b872:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b876:	e756      	b.n	800b726 <_dtoa_r+0x706>
 800b878:	9b03      	ldr	r3, [sp, #12]
 800b87a:	1e5e      	subs	r6, r3, #1
 800b87c:	9b08      	ldr	r3, [sp, #32]
 800b87e:	42b3      	cmp	r3, r6
 800b880:	bfbf      	itttt	lt
 800b882:	9b08      	ldrlt	r3, [sp, #32]
 800b884:	9608      	strlt	r6, [sp, #32]
 800b886:	1af2      	sublt	r2, r6, r3
 800b888:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800b88a:	bfb6      	itet	lt
 800b88c:	189b      	addlt	r3, r3, r2
 800b88e:	1b9e      	subge	r6, r3, r6
 800b890:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800b892:	9b03      	ldr	r3, [sp, #12]
 800b894:	bfb8      	it	lt
 800b896:	2600      	movlt	r6, #0
 800b898:	2b00      	cmp	r3, #0
 800b89a:	bfb9      	ittee	lt
 800b89c:	9b05      	ldrlt	r3, [sp, #20]
 800b89e:	9a03      	ldrlt	r2, [sp, #12]
 800b8a0:	9d05      	ldrge	r5, [sp, #20]
 800b8a2:	9b03      	ldrge	r3, [sp, #12]
 800b8a4:	bfbc      	itt	lt
 800b8a6:	1a9d      	sublt	r5, r3, r2
 800b8a8:	2300      	movlt	r3, #0
 800b8aa:	e73e      	b.n	800b72a <_dtoa_r+0x70a>
 800b8ac:	9e08      	ldr	r6, [sp, #32]
 800b8ae:	9d05      	ldr	r5, [sp, #20]
 800b8b0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b8b2:	e745      	b.n	800b740 <_dtoa_r+0x720>
 800b8b4:	9a08      	ldr	r2, [sp, #32]
 800b8b6:	e76e      	b.n	800b796 <_dtoa_r+0x776>
 800b8b8:	9b07      	ldr	r3, [sp, #28]
 800b8ba:	2b01      	cmp	r3, #1
 800b8bc:	dc19      	bgt.n	800b8f2 <_dtoa_r+0x8d2>
 800b8be:	9b00      	ldr	r3, [sp, #0]
 800b8c0:	b9bb      	cbnz	r3, 800b8f2 <_dtoa_r+0x8d2>
 800b8c2:	9b01      	ldr	r3, [sp, #4]
 800b8c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b8c8:	b99b      	cbnz	r3, 800b8f2 <_dtoa_r+0x8d2>
 800b8ca:	9b01      	ldr	r3, [sp, #4]
 800b8cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b8d0:	0d1b      	lsrs	r3, r3, #20
 800b8d2:	051b      	lsls	r3, r3, #20
 800b8d4:	b183      	cbz	r3, 800b8f8 <_dtoa_r+0x8d8>
 800b8d6:	9b05      	ldr	r3, [sp, #20]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	9305      	str	r3, [sp, #20]
 800b8dc:	9b06      	ldr	r3, [sp, #24]
 800b8de:	3301      	adds	r3, #1
 800b8e0:	9306      	str	r3, [sp, #24]
 800b8e2:	f04f 0801 	mov.w	r8, #1
 800b8e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f47f af6d 	bne.w	800b7c8 <_dtoa_r+0x7a8>
 800b8ee:	2001      	movs	r0, #1
 800b8f0:	e772      	b.n	800b7d8 <_dtoa_r+0x7b8>
 800b8f2:	f04f 0800 	mov.w	r8, #0
 800b8f6:	e7f6      	b.n	800b8e6 <_dtoa_r+0x8c6>
 800b8f8:	4698      	mov	r8, r3
 800b8fa:	e7f4      	b.n	800b8e6 <_dtoa_r+0x8c6>
 800b8fc:	d080      	beq.n	800b800 <_dtoa_r+0x7e0>
 800b8fe:	9a05      	ldr	r2, [sp, #20]
 800b900:	331c      	adds	r3, #28
 800b902:	441a      	add	r2, r3
 800b904:	9205      	str	r2, [sp, #20]
 800b906:	9a06      	ldr	r2, [sp, #24]
 800b908:	441a      	add	r2, r3
 800b90a:	441d      	add	r5, r3
 800b90c:	4613      	mov	r3, r2
 800b90e:	e776      	b.n	800b7fe <_dtoa_r+0x7de>
 800b910:	4603      	mov	r3, r0
 800b912:	e7f4      	b.n	800b8fe <_dtoa_r+0x8de>
 800b914:	9b03      	ldr	r3, [sp, #12]
 800b916:	2b00      	cmp	r3, #0
 800b918:	dc36      	bgt.n	800b988 <_dtoa_r+0x968>
 800b91a:	9b07      	ldr	r3, [sp, #28]
 800b91c:	2b02      	cmp	r3, #2
 800b91e:	dd33      	ble.n	800b988 <_dtoa_r+0x968>
 800b920:	9b03      	ldr	r3, [sp, #12]
 800b922:	9304      	str	r3, [sp, #16]
 800b924:	9b04      	ldr	r3, [sp, #16]
 800b926:	b963      	cbnz	r3, 800b942 <_dtoa_r+0x922>
 800b928:	4631      	mov	r1, r6
 800b92a:	2205      	movs	r2, #5
 800b92c:	4620      	mov	r0, r4
 800b92e:	f000 fec2 	bl	800c6b6 <__multadd>
 800b932:	4601      	mov	r1, r0
 800b934:	4606      	mov	r6, r0
 800b936:	4650      	mov	r0, sl
 800b938:	f001 f8b9 	bl	800caae <__mcmp>
 800b93c:	2800      	cmp	r0, #0
 800b93e:	f73f adb6 	bgt.w	800b4ae <_dtoa_r+0x48e>
 800b942:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b944:	9d02      	ldr	r5, [sp, #8]
 800b946:	ea6f 0b03 	mvn.w	fp, r3
 800b94a:	2300      	movs	r3, #0
 800b94c:	9303      	str	r3, [sp, #12]
 800b94e:	4631      	mov	r1, r6
 800b950:	4620      	mov	r0, r4
 800b952:	f000 fe99 	bl	800c688 <_Bfree>
 800b956:	2f00      	cmp	r7, #0
 800b958:	f43f aea6 	beq.w	800b6a8 <_dtoa_r+0x688>
 800b95c:	9b03      	ldr	r3, [sp, #12]
 800b95e:	b12b      	cbz	r3, 800b96c <_dtoa_r+0x94c>
 800b960:	42bb      	cmp	r3, r7
 800b962:	d003      	beq.n	800b96c <_dtoa_r+0x94c>
 800b964:	4619      	mov	r1, r3
 800b966:	4620      	mov	r0, r4
 800b968:	f000 fe8e 	bl	800c688 <_Bfree>
 800b96c:	4639      	mov	r1, r7
 800b96e:	4620      	mov	r0, r4
 800b970:	f000 fe8a 	bl	800c688 <_Bfree>
 800b974:	e698      	b.n	800b6a8 <_dtoa_r+0x688>
 800b976:	2600      	movs	r6, #0
 800b978:	4637      	mov	r7, r6
 800b97a:	e7e2      	b.n	800b942 <_dtoa_r+0x922>
 800b97c:	46bb      	mov	fp, r7
 800b97e:	4637      	mov	r7, r6
 800b980:	e595      	b.n	800b4ae <_dtoa_r+0x48e>
 800b982:	bf00      	nop
 800b984:	40240000 	.word	0x40240000
 800b988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b98a:	bb93      	cbnz	r3, 800b9f2 <_dtoa_r+0x9d2>
 800b98c:	9b03      	ldr	r3, [sp, #12]
 800b98e:	9304      	str	r3, [sp, #16]
 800b990:	9d02      	ldr	r5, [sp, #8]
 800b992:	4631      	mov	r1, r6
 800b994:	4650      	mov	r0, sl
 800b996:	f7ff fab5 	bl	800af04 <quorem>
 800b99a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b99e:	f805 9b01 	strb.w	r9, [r5], #1
 800b9a2:	9b02      	ldr	r3, [sp, #8]
 800b9a4:	9a04      	ldr	r2, [sp, #16]
 800b9a6:	1aeb      	subs	r3, r5, r3
 800b9a8:	429a      	cmp	r2, r3
 800b9aa:	f300 80dc 	bgt.w	800bb66 <_dtoa_r+0xb46>
 800b9ae:	9b02      	ldr	r3, [sp, #8]
 800b9b0:	2a01      	cmp	r2, #1
 800b9b2:	bfac      	ite	ge
 800b9b4:	189b      	addge	r3, r3, r2
 800b9b6:	3301      	addlt	r3, #1
 800b9b8:	4698      	mov	r8, r3
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	9303      	str	r3, [sp, #12]
 800b9be:	4651      	mov	r1, sl
 800b9c0:	2201      	movs	r2, #1
 800b9c2:	4620      	mov	r0, r4
 800b9c4:	f001 f822 	bl	800ca0c <__lshift>
 800b9c8:	4631      	mov	r1, r6
 800b9ca:	4682      	mov	sl, r0
 800b9cc:	f001 f86f 	bl	800caae <__mcmp>
 800b9d0:	2800      	cmp	r0, #0
 800b9d2:	f300 808d 	bgt.w	800baf0 <_dtoa_r+0xad0>
 800b9d6:	d103      	bne.n	800b9e0 <_dtoa_r+0x9c0>
 800b9d8:	f019 0f01 	tst.w	r9, #1
 800b9dc:	f040 8088 	bne.w	800baf0 <_dtoa_r+0xad0>
 800b9e0:	4645      	mov	r5, r8
 800b9e2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b9e6:	2b30      	cmp	r3, #48	; 0x30
 800b9e8:	f105 32ff 	add.w	r2, r5, #4294967295
 800b9ec:	d1af      	bne.n	800b94e <_dtoa_r+0x92e>
 800b9ee:	4615      	mov	r5, r2
 800b9f0:	e7f7      	b.n	800b9e2 <_dtoa_r+0x9c2>
 800b9f2:	9b03      	ldr	r3, [sp, #12]
 800b9f4:	9304      	str	r3, [sp, #16]
 800b9f6:	2d00      	cmp	r5, #0
 800b9f8:	dd05      	ble.n	800ba06 <_dtoa_r+0x9e6>
 800b9fa:	4639      	mov	r1, r7
 800b9fc:	462a      	mov	r2, r5
 800b9fe:	4620      	mov	r0, r4
 800ba00:	f001 f804 	bl	800ca0c <__lshift>
 800ba04:	4607      	mov	r7, r0
 800ba06:	f1b8 0f00 	cmp.w	r8, #0
 800ba0a:	d04c      	beq.n	800baa6 <_dtoa_r+0xa86>
 800ba0c:	6879      	ldr	r1, [r7, #4]
 800ba0e:	4620      	mov	r0, r4
 800ba10:	f000 fe06 	bl	800c620 <_Balloc>
 800ba14:	693a      	ldr	r2, [r7, #16]
 800ba16:	3202      	adds	r2, #2
 800ba18:	4605      	mov	r5, r0
 800ba1a:	0092      	lsls	r2, r2, #2
 800ba1c:	f107 010c 	add.w	r1, r7, #12
 800ba20:	300c      	adds	r0, #12
 800ba22:	f7fd fd77 	bl	8009514 <memcpy>
 800ba26:	2201      	movs	r2, #1
 800ba28:	4629      	mov	r1, r5
 800ba2a:	4620      	mov	r0, r4
 800ba2c:	f000 ffee 	bl	800ca0c <__lshift>
 800ba30:	9b00      	ldr	r3, [sp, #0]
 800ba32:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba36:	9703      	str	r7, [sp, #12]
 800ba38:	f003 0301 	and.w	r3, r3, #1
 800ba3c:	4607      	mov	r7, r0
 800ba3e:	9305      	str	r3, [sp, #20]
 800ba40:	4631      	mov	r1, r6
 800ba42:	4650      	mov	r0, sl
 800ba44:	f7ff fa5e 	bl	800af04 <quorem>
 800ba48:	9903      	ldr	r1, [sp, #12]
 800ba4a:	4605      	mov	r5, r0
 800ba4c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800ba50:	4650      	mov	r0, sl
 800ba52:	f001 f82c 	bl	800caae <__mcmp>
 800ba56:	463a      	mov	r2, r7
 800ba58:	9000      	str	r0, [sp, #0]
 800ba5a:	4631      	mov	r1, r6
 800ba5c:	4620      	mov	r0, r4
 800ba5e:	f001 f840 	bl	800cae2 <__mdiff>
 800ba62:	68c3      	ldr	r3, [r0, #12]
 800ba64:	4602      	mov	r2, r0
 800ba66:	bb03      	cbnz	r3, 800baaa <_dtoa_r+0xa8a>
 800ba68:	4601      	mov	r1, r0
 800ba6a:	9006      	str	r0, [sp, #24]
 800ba6c:	4650      	mov	r0, sl
 800ba6e:	f001 f81e 	bl	800caae <__mcmp>
 800ba72:	9a06      	ldr	r2, [sp, #24]
 800ba74:	4603      	mov	r3, r0
 800ba76:	4611      	mov	r1, r2
 800ba78:	4620      	mov	r0, r4
 800ba7a:	9306      	str	r3, [sp, #24]
 800ba7c:	f000 fe04 	bl	800c688 <_Bfree>
 800ba80:	9b06      	ldr	r3, [sp, #24]
 800ba82:	b9a3      	cbnz	r3, 800baae <_dtoa_r+0xa8e>
 800ba84:	9a07      	ldr	r2, [sp, #28]
 800ba86:	b992      	cbnz	r2, 800baae <_dtoa_r+0xa8e>
 800ba88:	9a05      	ldr	r2, [sp, #20]
 800ba8a:	b982      	cbnz	r2, 800baae <_dtoa_r+0xa8e>
 800ba8c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ba90:	d029      	beq.n	800bae6 <_dtoa_r+0xac6>
 800ba92:	9b00      	ldr	r3, [sp, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	dd01      	ble.n	800ba9c <_dtoa_r+0xa7c>
 800ba98:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800ba9c:	f108 0501 	add.w	r5, r8, #1
 800baa0:	f888 9000 	strb.w	r9, [r8]
 800baa4:	e753      	b.n	800b94e <_dtoa_r+0x92e>
 800baa6:	4638      	mov	r0, r7
 800baa8:	e7c2      	b.n	800ba30 <_dtoa_r+0xa10>
 800baaa:	2301      	movs	r3, #1
 800baac:	e7e3      	b.n	800ba76 <_dtoa_r+0xa56>
 800baae:	9a00      	ldr	r2, [sp, #0]
 800bab0:	2a00      	cmp	r2, #0
 800bab2:	db04      	blt.n	800babe <_dtoa_r+0xa9e>
 800bab4:	d125      	bne.n	800bb02 <_dtoa_r+0xae2>
 800bab6:	9a07      	ldr	r2, [sp, #28]
 800bab8:	bb1a      	cbnz	r2, 800bb02 <_dtoa_r+0xae2>
 800baba:	9a05      	ldr	r2, [sp, #20]
 800babc:	bb0a      	cbnz	r2, 800bb02 <_dtoa_r+0xae2>
 800babe:	2b00      	cmp	r3, #0
 800bac0:	ddec      	ble.n	800ba9c <_dtoa_r+0xa7c>
 800bac2:	4651      	mov	r1, sl
 800bac4:	2201      	movs	r2, #1
 800bac6:	4620      	mov	r0, r4
 800bac8:	f000 ffa0 	bl	800ca0c <__lshift>
 800bacc:	4631      	mov	r1, r6
 800bace:	4682      	mov	sl, r0
 800bad0:	f000 ffed 	bl	800caae <__mcmp>
 800bad4:	2800      	cmp	r0, #0
 800bad6:	dc03      	bgt.n	800bae0 <_dtoa_r+0xac0>
 800bad8:	d1e0      	bne.n	800ba9c <_dtoa_r+0xa7c>
 800bada:	f019 0f01 	tst.w	r9, #1
 800bade:	d0dd      	beq.n	800ba9c <_dtoa_r+0xa7c>
 800bae0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bae4:	d1d8      	bne.n	800ba98 <_dtoa_r+0xa78>
 800bae6:	2339      	movs	r3, #57	; 0x39
 800bae8:	f888 3000 	strb.w	r3, [r8]
 800baec:	f108 0801 	add.w	r8, r8, #1
 800baf0:	4645      	mov	r5, r8
 800baf2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800baf6:	2b39      	cmp	r3, #57	; 0x39
 800baf8:	f105 32ff 	add.w	r2, r5, #4294967295
 800bafc:	d03b      	beq.n	800bb76 <_dtoa_r+0xb56>
 800bafe:	3301      	adds	r3, #1
 800bb00:	e040      	b.n	800bb84 <_dtoa_r+0xb64>
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	f108 0501 	add.w	r5, r8, #1
 800bb08:	dd05      	ble.n	800bb16 <_dtoa_r+0xaf6>
 800bb0a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800bb0e:	d0ea      	beq.n	800bae6 <_dtoa_r+0xac6>
 800bb10:	f109 0901 	add.w	r9, r9, #1
 800bb14:	e7c4      	b.n	800baa0 <_dtoa_r+0xa80>
 800bb16:	9b02      	ldr	r3, [sp, #8]
 800bb18:	9a04      	ldr	r2, [sp, #16]
 800bb1a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800bb1e:	1aeb      	subs	r3, r5, r3
 800bb20:	4293      	cmp	r3, r2
 800bb22:	46a8      	mov	r8, r5
 800bb24:	f43f af4b 	beq.w	800b9be <_dtoa_r+0x99e>
 800bb28:	4651      	mov	r1, sl
 800bb2a:	2300      	movs	r3, #0
 800bb2c:	220a      	movs	r2, #10
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f000 fdc1 	bl	800c6b6 <__multadd>
 800bb34:	9b03      	ldr	r3, [sp, #12]
 800bb36:	9903      	ldr	r1, [sp, #12]
 800bb38:	42bb      	cmp	r3, r7
 800bb3a:	4682      	mov	sl, r0
 800bb3c:	f04f 0300 	mov.w	r3, #0
 800bb40:	f04f 020a 	mov.w	r2, #10
 800bb44:	4620      	mov	r0, r4
 800bb46:	d104      	bne.n	800bb52 <_dtoa_r+0xb32>
 800bb48:	f000 fdb5 	bl	800c6b6 <__multadd>
 800bb4c:	9003      	str	r0, [sp, #12]
 800bb4e:	4607      	mov	r7, r0
 800bb50:	e776      	b.n	800ba40 <_dtoa_r+0xa20>
 800bb52:	f000 fdb0 	bl	800c6b6 <__multadd>
 800bb56:	2300      	movs	r3, #0
 800bb58:	9003      	str	r0, [sp, #12]
 800bb5a:	220a      	movs	r2, #10
 800bb5c:	4639      	mov	r1, r7
 800bb5e:	4620      	mov	r0, r4
 800bb60:	f000 fda9 	bl	800c6b6 <__multadd>
 800bb64:	e7f3      	b.n	800bb4e <_dtoa_r+0xb2e>
 800bb66:	4651      	mov	r1, sl
 800bb68:	2300      	movs	r3, #0
 800bb6a:	220a      	movs	r2, #10
 800bb6c:	4620      	mov	r0, r4
 800bb6e:	f000 fda2 	bl	800c6b6 <__multadd>
 800bb72:	4682      	mov	sl, r0
 800bb74:	e70d      	b.n	800b992 <_dtoa_r+0x972>
 800bb76:	9b02      	ldr	r3, [sp, #8]
 800bb78:	4293      	cmp	r3, r2
 800bb7a:	d105      	bne.n	800bb88 <_dtoa_r+0xb68>
 800bb7c:	9a02      	ldr	r2, [sp, #8]
 800bb7e:	f10b 0b01 	add.w	fp, fp, #1
 800bb82:	2331      	movs	r3, #49	; 0x31
 800bb84:	7013      	strb	r3, [r2, #0]
 800bb86:	e6e2      	b.n	800b94e <_dtoa_r+0x92e>
 800bb88:	4615      	mov	r5, r2
 800bb8a:	e7b2      	b.n	800baf2 <_dtoa_r+0xad2>
 800bb8c:	4b09      	ldr	r3, [pc, #36]	; (800bbb4 <_dtoa_r+0xb94>)
 800bb8e:	f7ff baae 	b.w	800b0ee <_dtoa_r+0xce>
 800bb92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	f47f aa88 	bne.w	800b0aa <_dtoa_r+0x8a>
 800bb9a:	4b07      	ldr	r3, [pc, #28]	; (800bbb8 <_dtoa_r+0xb98>)
 800bb9c:	f7ff baa7 	b.w	800b0ee <_dtoa_r+0xce>
 800bba0:	9b04      	ldr	r3, [sp, #16]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	f73f aef4 	bgt.w	800b990 <_dtoa_r+0x970>
 800bba8:	9b07      	ldr	r3, [sp, #28]
 800bbaa:	2b02      	cmp	r3, #2
 800bbac:	f77f aef0 	ble.w	800b990 <_dtoa_r+0x970>
 800bbb0:	e6b8      	b.n	800b924 <_dtoa_r+0x904>
 800bbb2:	bf00      	nop
 800bbb4:	0800dbfc 	.word	0x0800dbfc
 800bbb8:	0800dc95 	.word	0x0800dc95

0800bbbc <__sflush_r>:
 800bbbc:	898a      	ldrh	r2, [r1, #12]
 800bbbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc2:	4605      	mov	r5, r0
 800bbc4:	0710      	lsls	r0, r2, #28
 800bbc6:	460c      	mov	r4, r1
 800bbc8:	d45a      	bmi.n	800bc80 <__sflush_r+0xc4>
 800bbca:	684b      	ldr	r3, [r1, #4]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	dc05      	bgt.n	800bbdc <__sflush_r+0x20>
 800bbd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	dc02      	bgt.n	800bbdc <__sflush_r+0x20>
 800bbd6:	2000      	movs	r0, #0
 800bbd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bbde:	2e00      	cmp	r6, #0
 800bbe0:	d0f9      	beq.n	800bbd6 <__sflush_r+0x1a>
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800bbe8:	682f      	ldr	r7, [r5, #0]
 800bbea:	602b      	str	r3, [r5, #0]
 800bbec:	d033      	beq.n	800bc56 <__sflush_r+0x9a>
 800bbee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bbf0:	89a3      	ldrh	r3, [r4, #12]
 800bbf2:	075a      	lsls	r2, r3, #29
 800bbf4:	d505      	bpl.n	800bc02 <__sflush_r+0x46>
 800bbf6:	6863      	ldr	r3, [r4, #4]
 800bbf8:	1ac0      	subs	r0, r0, r3
 800bbfa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bbfc:	b10b      	cbz	r3, 800bc02 <__sflush_r+0x46>
 800bbfe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bc00:	1ac0      	subs	r0, r0, r3
 800bc02:	2300      	movs	r3, #0
 800bc04:	4602      	mov	r2, r0
 800bc06:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800bc08:	6a21      	ldr	r1, [r4, #32]
 800bc0a:	4628      	mov	r0, r5
 800bc0c:	47b0      	blx	r6
 800bc0e:	1c43      	adds	r3, r0, #1
 800bc10:	89a3      	ldrh	r3, [r4, #12]
 800bc12:	d106      	bne.n	800bc22 <__sflush_r+0x66>
 800bc14:	6829      	ldr	r1, [r5, #0]
 800bc16:	291d      	cmp	r1, #29
 800bc18:	d84b      	bhi.n	800bcb2 <__sflush_r+0xf6>
 800bc1a:	4a2b      	ldr	r2, [pc, #172]	; (800bcc8 <__sflush_r+0x10c>)
 800bc1c:	40ca      	lsrs	r2, r1
 800bc1e:	07d6      	lsls	r6, r2, #31
 800bc20:	d547      	bpl.n	800bcb2 <__sflush_r+0xf6>
 800bc22:	2200      	movs	r2, #0
 800bc24:	6062      	str	r2, [r4, #4]
 800bc26:	04d9      	lsls	r1, r3, #19
 800bc28:	6922      	ldr	r2, [r4, #16]
 800bc2a:	6022      	str	r2, [r4, #0]
 800bc2c:	d504      	bpl.n	800bc38 <__sflush_r+0x7c>
 800bc2e:	1c42      	adds	r2, r0, #1
 800bc30:	d101      	bne.n	800bc36 <__sflush_r+0x7a>
 800bc32:	682b      	ldr	r3, [r5, #0]
 800bc34:	b903      	cbnz	r3, 800bc38 <__sflush_r+0x7c>
 800bc36:	6560      	str	r0, [r4, #84]	; 0x54
 800bc38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bc3a:	602f      	str	r7, [r5, #0]
 800bc3c:	2900      	cmp	r1, #0
 800bc3e:	d0ca      	beq.n	800bbd6 <__sflush_r+0x1a>
 800bc40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bc44:	4299      	cmp	r1, r3
 800bc46:	d002      	beq.n	800bc4e <__sflush_r+0x92>
 800bc48:	4628      	mov	r0, r5
 800bc4a:	f001 f8e3 	bl	800ce14 <_free_r>
 800bc4e:	2000      	movs	r0, #0
 800bc50:	6360      	str	r0, [r4, #52]	; 0x34
 800bc52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc56:	6a21      	ldr	r1, [r4, #32]
 800bc58:	2301      	movs	r3, #1
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	47b0      	blx	r6
 800bc5e:	1c41      	adds	r1, r0, #1
 800bc60:	d1c6      	bne.n	800bbf0 <__sflush_r+0x34>
 800bc62:	682b      	ldr	r3, [r5, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d0c3      	beq.n	800bbf0 <__sflush_r+0x34>
 800bc68:	2b1d      	cmp	r3, #29
 800bc6a:	d001      	beq.n	800bc70 <__sflush_r+0xb4>
 800bc6c:	2b16      	cmp	r3, #22
 800bc6e:	d101      	bne.n	800bc74 <__sflush_r+0xb8>
 800bc70:	602f      	str	r7, [r5, #0]
 800bc72:	e7b0      	b.n	800bbd6 <__sflush_r+0x1a>
 800bc74:	89a3      	ldrh	r3, [r4, #12]
 800bc76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bc7a:	81a3      	strh	r3, [r4, #12]
 800bc7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc80:	690f      	ldr	r7, [r1, #16]
 800bc82:	2f00      	cmp	r7, #0
 800bc84:	d0a7      	beq.n	800bbd6 <__sflush_r+0x1a>
 800bc86:	0793      	lsls	r3, r2, #30
 800bc88:	680e      	ldr	r6, [r1, #0]
 800bc8a:	bf08      	it	eq
 800bc8c:	694b      	ldreq	r3, [r1, #20]
 800bc8e:	600f      	str	r7, [r1, #0]
 800bc90:	bf18      	it	ne
 800bc92:	2300      	movne	r3, #0
 800bc94:	eba6 0807 	sub.w	r8, r6, r7
 800bc98:	608b      	str	r3, [r1, #8]
 800bc9a:	f1b8 0f00 	cmp.w	r8, #0
 800bc9e:	dd9a      	ble.n	800bbd6 <__sflush_r+0x1a>
 800bca0:	4643      	mov	r3, r8
 800bca2:	463a      	mov	r2, r7
 800bca4:	6a21      	ldr	r1, [r4, #32]
 800bca6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800bca8:	4628      	mov	r0, r5
 800bcaa:	47b0      	blx	r6
 800bcac:	2800      	cmp	r0, #0
 800bcae:	dc07      	bgt.n	800bcc0 <__sflush_r+0x104>
 800bcb0:	89a3      	ldrh	r3, [r4, #12]
 800bcb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcb6:	81a3      	strh	r3, [r4, #12]
 800bcb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bcbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bcc0:	4407      	add	r7, r0
 800bcc2:	eba8 0800 	sub.w	r8, r8, r0
 800bcc6:	e7e8      	b.n	800bc9a <__sflush_r+0xde>
 800bcc8:	20400001 	.word	0x20400001

0800bccc <_fflush_r>:
 800bccc:	b538      	push	{r3, r4, r5, lr}
 800bcce:	690b      	ldr	r3, [r1, #16]
 800bcd0:	4605      	mov	r5, r0
 800bcd2:	460c      	mov	r4, r1
 800bcd4:	b1db      	cbz	r3, 800bd0e <_fflush_r+0x42>
 800bcd6:	b118      	cbz	r0, 800bce0 <_fflush_r+0x14>
 800bcd8:	6983      	ldr	r3, [r0, #24]
 800bcda:	b90b      	cbnz	r3, 800bce0 <_fflush_r+0x14>
 800bcdc:	f000 f860 	bl	800bda0 <__sinit>
 800bce0:	4b0c      	ldr	r3, [pc, #48]	; (800bd14 <_fflush_r+0x48>)
 800bce2:	429c      	cmp	r4, r3
 800bce4:	d109      	bne.n	800bcfa <_fflush_r+0x2e>
 800bce6:	686c      	ldr	r4, [r5, #4]
 800bce8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcec:	b17b      	cbz	r3, 800bd0e <_fflush_r+0x42>
 800bcee:	4621      	mov	r1, r4
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bcf6:	f7ff bf61 	b.w	800bbbc <__sflush_r>
 800bcfa:	4b07      	ldr	r3, [pc, #28]	; (800bd18 <_fflush_r+0x4c>)
 800bcfc:	429c      	cmp	r4, r3
 800bcfe:	d101      	bne.n	800bd04 <_fflush_r+0x38>
 800bd00:	68ac      	ldr	r4, [r5, #8]
 800bd02:	e7f1      	b.n	800bce8 <_fflush_r+0x1c>
 800bd04:	4b05      	ldr	r3, [pc, #20]	; (800bd1c <_fflush_r+0x50>)
 800bd06:	429c      	cmp	r4, r3
 800bd08:	bf08      	it	eq
 800bd0a:	68ec      	ldreq	r4, [r5, #12]
 800bd0c:	e7ec      	b.n	800bce8 <_fflush_r+0x1c>
 800bd0e:	2000      	movs	r0, #0
 800bd10:	bd38      	pop	{r3, r4, r5, pc}
 800bd12:	bf00      	nop
 800bd14:	0800dcc4 	.word	0x0800dcc4
 800bd18:	0800dce4 	.word	0x0800dce4
 800bd1c:	0800dca4 	.word	0x0800dca4

0800bd20 <_cleanup_r>:
 800bd20:	4901      	ldr	r1, [pc, #4]	; (800bd28 <_cleanup_r+0x8>)
 800bd22:	f000 b8a9 	b.w	800be78 <_fwalk_reent>
 800bd26:	bf00      	nop
 800bd28:	0800bccd 	.word	0x0800bccd

0800bd2c <std.isra.0>:
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	b510      	push	{r4, lr}
 800bd30:	4604      	mov	r4, r0
 800bd32:	6003      	str	r3, [r0, #0]
 800bd34:	6043      	str	r3, [r0, #4]
 800bd36:	6083      	str	r3, [r0, #8]
 800bd38:	8181      	strh	r1, [r0, #12]
 800bd3a:	6643      	str	r3, [r0, #100]	; 0x64
 800bd3c:	81c2      	strh	r2, [r0, #14]
 800bd3e:	6103      	str	r3, [r0, #16]
 800bd40:	6143      	str	r3, [r0, #20]
 800bd42:	6183      	str	r3, [r0, #24]
 800bd44:	4619      	mov	r1, r3
 800bd46:	2208      	movs	r2, #8
 800bd48:	305c      	adds	r0, #92	; 0x5c
 800bd4a:	f000 fc61 	bl	800c610 <memset>
 800bd4e:	4b05      	ldr	r3, [pc, #20]	; (800bd64 <std.isra.0+0x38>)
 800bd50:	6263      	str	r3, [r4, #36]	; 0x24
 800bd52:	4b05      	ldr	r3, [pc, #20]	; (800bd68 <std.isra.0+0x3c>)
 800bd54:	62a3      	str	r3, [r4, #40]	; 0x28
 800bd56:	4b05      	ldr	r3, [pc, #20]	; (800bd6c <std.isra.0+0x40>)
 800bd58:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bd5a:	4b05      	ldr	r3, [pc, #20]	; (800bd70 <std.isra.0+0x44>)
 800bd5c:	6224      	str	r4, [r4, #32]
 800bd5e:	6323      	str	r3, [r4, #48]	; 0x30
 800bd60:	bd10      	pop	{r4, pc}
 800bd62:	bf00      	nop
 800bd64:	0800d519 	.word	0x0800d519
 800bd68:	0800d53b 	.word	0x0800d53b
 800bd6c:	0800d573 	.word	0x0800d573
 800bd70:	0800d597 	.word	0x0800d597

0800bd74 <__sfmoreglue>:
 800bd74:	b570      	push	{r4, r5, r6, lr}
 800bd76:	1e4a      	subs	r2, r1, #1
 800bd78:	2568      	movs	r5, #104	; 0x68
 800bd7a:	4355      	muls	r5, r2
 800bd7c:	460e      	mov	r6, r1
 800bd7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bd82:	f001 f895 	bl	800ceb0 <_malloc_r>
 800bd86:	4604      	mov	r4, r0
 800bd88:	b140      	cbz	r0, 800bd9c <__sfmoreglue+0x28>
 800bd8a:	2100      	movs	r1, #0
 800bd8c:	e880 0042 	stmia.w	r0, {r1, r6}
 800bd90:	300c      	adds	r0, #12
 800bd92:	60a0      	str	r0, [r4, #8]
 800bd94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bd98:	f000 fc3a 	bl	800c610 <memset>
 800bd9c:	4620      	mov	r0, r4
 800bd9e:	bd70      	pop	{r4, r5, r6, pc}

0800bda0 <__sinit>:
 800bda0:	6983      	ldr	r3, [r0, #24]
 800bda2:	b510      	push	{r4, lr}
 800bda4:	4604      	mov	r4, r0
 800bda6:	bb33      	cbnz	r3, 800bdf6 <__sinit+0x56>
 800bda8:	6483      	str	r3, [r0, #72]	; 0x48
 800bdaa:	64c3      	str	r3, [r0, #76]	; 0x4c
 800bdac:	6503      	str	r3, [r0, #80]	; 0x50
 800bdae:	4b12      	ldr	r3, [pc, #72]	; (800bdf8 <__sinit+0x58>)
 800bdb0:	4a12      	ldr	r2, [pc, #72]	; (800bdfc <__sinit+0x5c>)
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	6282      	str	r2, [r0, #40]	; 0x28
 800bdb6:	4298      	cmp	r0, r3
 800bdb8:	bf04      	itt	eq
 800bdba:	2301      	moveq	r3, #1
 800bdbc:	6183      	streq	r3, [r0, #24]
 800bdbe:	f000 f81f 	bl	800be00 <__sfp>
 800bdc2:	6060      	str	r0, [r4, #4]
 800bdc4:	4620      	mov	r0, r4
 800bdc6:	f000 f81b 	bl	800be00 <__sfp>
 800bdca:	60a0      	str	r0, [r4, #8]
 800bdcc:	4620      	mov	r0, r4
 800bdce:	f000 f817 	bl	800be00 <__sfp>
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	60e0      	str	r0, [r4, #12]
 800bdd6:	2104      	movs	r1, #4
 800bdd8:	6860      	ldr	r0, [r4, #4]
 800bdda:	f7ff ffa7 	bl	800bd2c <std.isra.0>
 800bdde:	2201      	movs	r2, #1
 800bde0:	2109      	movs	r1, #9
 800bde2:	68a0      	ldr	r0, [r4, #8]
 800bde4:	f7ff ffa2 	bl	800bd2c <std.isra.0>
 800bde8:	2202      	movs	r2, #2
 800bdea:	2112      	movs	r1, #18
 800bdec:	68e0      	ldr	r0, [r4, #12]
 800bdee:	f7ff ff9d 	bl	800bd2c <std.isra.0>
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	61a3      	str	r3, [r4, #24]
 800bdf6:	bd10      	pop	{r4, pc}
 800bdf8:	0800dbe8 	.word	0x0800dbe8
 800bdfc:	0800bd21 	.word	0x0800bd21

0800be00 <__sfp>:
 800be00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be02:	4b1c      	ldr	r3, [pc, #112]	; (800be74 <__sfp+0x74>)
 800be04:	681e      	ldr	r6, [r3, #0]
 800be06:	69b3      	ldr	r3, [r6, #24]
 800be08:	4607      	mov	r7, r0
 800be0a:	b913      	cbnz	r3, 800be12 <__sfp+0x12>
 800be0c:	4630      	mov	r0, r6
 800be0e:	f7ff ffc7 	bl	800bda0 <__sinit>
 800be12:	3648      	adds	r6, #72	; 0x48
 800be14:	68b4      	ldr	r4, [r6, #8]
 800be16:	6873      	ldr	r3, [r6, #4]
 800be18:	3b01      	subs	r3, #1
 800be1a:	d503      	bpl.n	800be24 <__sfp+0x24>
 800be1c:	6833      	ldr	r3, [r6, #0]
 800be1e:	b133      	cbz	r3, 800be2e <__sfp+0x2e>
 800be20:	6836      	ldr	r6, [r6, #0]
 800be22:	e7f7      	b.n	800be14 <__sfp+0x14>
 800be24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800be28:	b16d      	cbz	r5, 800be46 <__sfp+0x46>
 800be2a:	3468      	adds	r4, #104	; 0x68
 800be2c:	e7f4      	b.n	800be18 <__sfp+0x18>
 800be2e:	2104      	movs	r1, #4
 800be30:	4638      	mov	r0, r7
 800be32:	f7ff ff9f 	bl	800bd74 <__sfmoreglue>
 800be36:	6030      	str	r0, [r6, #0]
 800be38:	2800      	cmp	r0, #0
 800be3a:	d1f1      	bne.n	800be20 <__sfp+0x20>
 800be3c:	230c      	movs	r3, #12
 800be3e:	603b      	str	r3, [r7, #0]
 800be40:	4604      	mov	r4, r0
 800be42:	4620      	mov	r0, r4
 800be44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800be4a:	81e3      	strh	r3, [r4, #14]
 800be4c:	2301      	movs	r3, #1
 800be4e:	81a3      	strh	r3, [r4, #12]
 800be50:	6665      	str	r5, [r4, #100]	; 0x64
 800be52:	6025      	str	r5, [r4, #0]
 800be54:	60a5      	str	r5, [r4, #8]
 800be56:	6065      	str	r5, [r4, #4]
 800be58:	6125      	str	r5, [r4, #16]
 800be5a:	6165      	str	r5, [r4, #20]
 800be5c:	61a5      	str	r5, [r4, #24]
 800be5e:	2208      	movs	r2, #8
 800be60:	4629      	mov	r1, r5
 800be62:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800be66:	f000 fbd3 	bl	800c610 <memset>
 800be6a:	6365      	str	r5, [r4, #52]	; 0x34
 800be6c:	63a5      	str	r5, [r4, #56]	; 0x38
 800be6e:	64a5      	str	r5, [r4, #72]	; 0x48
 800be70:	64e5      	str	r5, [r4, #76]	; 0x4c
 800be72:	e7e6      	b.n	800be42 <__sfp+0x42>
 800be74:	0800dbe8 	.word	0x0800dbe8

0800be78 <_fwalk_reent>:
 800be78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be7c:	4680      	mov	r8, r0
 800be7e:	4689      	mov	r9, r1
 800be80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800be84:	2600      	movs	r6, #0
 800be86:	b914      	cbnz	r4, 800be8e <_fwalk_reent+0x16>
 800be88:	4630      	mov	r0, r6
 800be8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be8e:	68a5      	ldr	r5, [r4, #8]
 800be90:	6867      	ldr	r7, [r4, #4]
 800be92:	3f01      	subs	r7, #1
 800be94:	d501      	bpl.n	800be9a <_fwalk_reent+0x22>
 800be96:	6824      	ldr	r4, [r4, #0]
 800be98:	e7f5      	b.n	800be86 <_fwalk_reent+0xe>
 800be9a:	89ab      	ldrh	r3, [r5, #12]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d907      	bls.n	800beb0 <_fwalk_reent+0x38>
 800bea0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bea4:	3301      	adds	r3, #1
 800bea6:	d003      	beq.n	800beb0 <_fwalk_reent+0x38>
 800bea8:	4629      	mov	r1, r5
 800beaa:	4640      	mov	r0, r8
 800beac:	47c8      	blx	r9
 800beae:	4306      	orrs	r6, r0
 800beb0:	3568      	adds	r5, #104	; 0x68
 800beb2:	e7ee      	b.n	800be92 <_fwalk_reent+0x1a>

0800beb4 <rshift>:
 800beb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beb6:	6906      	ldr	r6, [r0, #16]
 800beb8:	114b      	asrs	r3, r1, #5
 800beba:	42b3      	cmp	r3, r6
 800bebc:	f100 0514 	add.w	r5, r0, #20
 800bec0:	da2b      	bge.n	800bf1a <rshift+0x66>
 800bec2:	f011 011f 	ands.w	r1, r1, #31
 800bec6:	eb05 0686 	add.w	r6, r5, r6, lsl #2
 800beca:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 800bece:	d108      	bne.n	800bee2 <rshift+0x2e>
 800bed0:	4629      	mov	r1, r5
 800bed2:	42b2      	cmp	r2, r6
 800bed4:	460b      	mov	r3, r1
 800bed6:	d210      	bcs.n	800befa <rshift+0x46>
 800bed8:	f852 3b04 	ldr.w	r3, [r2], #4
 800bedc:	f841 3b04 	str.w	r3, [r1], #4
 800bee0:	e7f7      	b.n	800bed2 <rshift+0x1e>
 800bee2:	f855 4023 	ldr.w	r4, [r5, r3, lsl #2]
 800bee6:	f1c1 0e20 	rsb	lr, r1, #32
 800beea:	3204      	adds	r2, #4
 800beec:	40cc      	lsrs	r4, r1
 800beee:	462b      	mov	r3, r5
 800bef0:	42b2      	cmp	r2, r6
 800bef2:	d308      	bcc.n	800bf06 <rshift+0x52>
 800bef4:	601c      	str	r4, [r3, #0]
 800bef6:	b104      	cbz	r4, 800befa <rshift+0x46>
 800bef8:	3304      	adds	r3, #4
 800befa:	1b5b      	subs	r3, r3, r5
 800befc:	109b      	asrs	r3, r3, #2
 800befe:	6103      	str	r3, [r0, #16]
 800bf00:	b903      	cbnz	r3, 800bf04 <rshift+0x50>
 800bf02:	6143      	str	r3, [r0, #20]
 800bf04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf06:	6817      	ldr	r7, [r2, #0]
 800bf08:	fa07 f70e 	lsl.w	r7, r7, lr
 800bf0c:	433c      	orrs	r4, r7
 800bf0e:	f843 4b04 	str.w	r4, [r3], #4
 800bf12:	f852 4b04 	ldr.w	r4, [r2], #4
 800bf16:	40cc      	lsrs	r4, r1
 800bf18:	e7ea      	b.n	800bef0 <rshift+0x3c>
 800bf1a:	462b      	mov	r3, r5
 800bf1c:	e7ed      	b.n	800befa <rshift+0x46>

0800bf1e <__hexdig_fun>:
 800bf1e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800bf22:	2b09      	cmp	r3, #9
 800bf24:	d802      	bhi.n	800bf2c <__hexdig_fun+0xe>
 800bf26:	3820      	subs	r0, #32
 800bf28:	b2c0      	uxtb	r0, r0
 800bf2a:	4770      	bx	lr
 800bf2c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800bf30:	2b05      	cmp	r3, #5
 800bf32:	d801      	bhi.n	800bf38 <__hexdig_fun+0x1a>
 800bf34:	3847      	subs	r0, #71	; 0x47
 800bf36:	e7f7      	b.n	800bf28 <__hexdig_fun+0xa>
 800bf38:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800bf3c:	2b05      	cmp	r3, #5
 800bf3e:	d801      	bhi.n	800bf44 <__hexdig_fun+0x26>
 800bf40:	3827      	subs	r0, #39	; 0x27
 800bf42:	e7f1      	b.n	800bf28 <__hexdig_fun+0xa>
 800bf44:	2000      	movs	r0, #0
 800bf46:	4770      	bx	lr

0800bf48 <__gethex>:
 800bf48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf4c:	b08b      	sub	sp, #44	; 0x2c
 800bf4e:	468a      	mov	sl, r1
 800bf50:	9002      	str	r0, [sp, #8]
 800bf52:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bf54:	9306      	str	r3, [sp, #24]
 800bf56:	4690      	mov	r8, r2
 800bf58:	f000 facc 	bl	800c4f4 <__localeconv_l>
 800bf5c:	6803      	ldr	r3, [r0, #0]
 800bf5e:	9303      	str	r3, [sp, #12]
 800bf60:	4618      	mov	r0, r3
 800bf62:	f7f4 f93f 	bl	80001e4 <strlen>
 800bf66:	9b03      	ldr	r3, [sp, #12]
 800bf68:	9001      	str	r0, [sp, #4]
 800bf6a:	4403      	add	r3, r0
 800bf6c:	f04f 0b00 	mov.w	fp, #0
 800bf70:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800bf74:	9307      	str	r3, [sp, #28]
 800bf76:	f8da 3000 	ldr.w	r3, [sl]
 800bf7a:	3302      	adds	r3, #2
 800bf7c:	461f      	mov	r7, r3
 800bf7e:	f813 0b01 	ldrb.w	r0, [r3], #1
 800bf82:	2830      	cmp	r0, #48	; 0x30
 800bf84:	d06c      	beq.n	800c060 <__gethex+0x118>
 800bf86:	f7ff ffca 	bl	800bf1e <__hexdig_fun>
 800bf8a:	4604      	mov	r4, r0
 800bf8c:	2800      	cmp	r0, #0
 800bf8e:	d16a      	bne.n	800c066 <__gethex+0x11e>
 800bf90:	9a01      	ldr	r2, [sp, #4]
 800bf92:	9903      	ldr	r1, [sp, #12]
 800bf94:	4638      	mov	r0, r7
 800bf96:	f001 fb02 	bl	800d59e <strncmp>
 800bf9a:	2800      	cmp	r0, #0
 800bf9c:	d166      	bne.n	800c06c <__gethex+0x124>
 800bf9e:	9b01      	ldr	r3, [sp, #4]
 800bfa0:	5cf8      	ldrb	r0, [r7, r3]
 800bfa2:	18fe      	adds	r6, r7, r3
 800bfa4:	f7ff ffbb 	bl	800bf1e <__hexdig_fun>
 800bfa8:	2800      	cmp	r0, #0
 800bfaa:	d062      	beq.n	800c072 <__gethex+0x12a>
 800bfac:	4633      	mov	r3, r6
 800bfae:	7818      	ldrb	r0, [r3, #0]
 800bfb0:	2830      	cmp	r0, #48	; 0x30
 800bfb2:	461f      	mov	r7, r3
 800bfb4:	f103 0301 	add.w	r3, r3, #1
 800bfb8:	d0f9      	beq.n	800bfae <__gethex+0x66>
 800bfba:	f7ff ffb0 	bl	800bf1e <__hexdig_fun>
 800bfbe:	fab0 f580 	clz	r5, r0
 800bfc2:	096d      	lsrs	r5, r5, #5
 800bfc4:	4634      	mov	r4, r6
 800bfc6:	f04f 0b01 	mov.w	fp, #1
 800bfca:	463a      	mov	r2, r7
 800bfcc:	4616      	mov	r6, r2
 800bfce:	3201      	adds	r2, #1
 800bfd0:	7830      	ldrb	r0, [r6, #0]
 800bfd2:	f7ff ffa4 	bl	800bf1e <__hexdig_fun>
 800bfd6:	2800      	cmp	r0, #0
 800bfd8:	d1f8      	bne.n	800bfcc <__gethex+0x84>
 800bfda:	9a01      	ldr	r2, [sp, #4]
 800bfdc:	9903      	ldr	r1, [sp, #12]
 800bfde:	4630      	mov	r0, r6
 800bfe0:	f001 fadd 	bl	800d59e <strncmp>
 800bfe4:	b950      	cbnz	r0, 800bffc <__gethex+0xb4>
 800bfe6:	b954      	cbnz	r4, 800bffe <__gethex+0xb6>
 800bfe8:	9b01      	ldr	r3, [sp, #4]
 800bfea:	18f4      	adds	r4, r6, r3
 800bfec:	4622      	mov	r2, r4
 800bfee:	4616      	mov	r6, r2
 800bff0:	3201      	adds	r2, #1
 800bff2:	7830      	ldrb	r0, [r6, #0]
 800bff4:	f7ff ff93 	bl	800bf1e <__hexdig_fun>
 800bff8:	2800      	cmp	r0, #0
 800bffa:	d1f8      	bne.n	800bfee <__gethex+0xa6>
 800bffc:	b10c      	cbz	r4, 800c002 <__gethex+0xba>
 800bffe:	1ba4      	subs	r4, r4, r6
 800c000:	00a4      	lsls	r4, r4, #2
 800c002:	7833      	ldrb	r3, [r6, #0]
 800c004:	2b50      	cmp	r3, #80	; 0x50
 800c006:	d001      	beq.n	800c00c <__gethex+0xc4>
 800c008:	2b70      	cmp	r3, #112	; 0x70
 800c00a:	d140      	bne.n	800c08e <__gethex+0x146>
 800c00c:	7873      	ldrb	r3, [r6, #1]
 800c00e:	2b2b      	cmp	r3, #43	; 0x2b
 800c010:	d035      	beq.n	800c07e <__gethex+0x136>
 800c012:	2b2d      	cmp	r3, #45	; 0x2d
 800c014:	d02f      	beq.n	800c076 <__gethex+0x12e>
 800c016:	1c71      	adds	r1, r6, #1
 800c018:	f04f 0900 	mov.w	r9, #0
 800c01c:	7808      	ldrb	r0, [r1, #0]
 800c01e:	f7ff ff7e 	bl	800bf1e <__hexdig_fun>
 800c022:	1e43      	subs	r3, r0, #1
 800c024:	b2db      	uxtb	r3, r3
 800c026:	2b18      	cmp	r3, #24
 800c028:	d831      	bhi.n	800c08e <__gethex+0x146>
 800c02a:	f1a0 0210 	sub.w	r2, r0, #16
 800c02e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c032:	f7ff ff74 	bl	800bf1e <__hexdig_fun>
 800c036:	1e43      	subs	r3, r0, #1
 800c038:	b2db      	uxtb	r3, r3
 800c03a:	2b18      	cmp	r3, #24
 800c03c:	d922      	bls.n	800c084 <__gethex+0x13c>
 800c03e:	f1b9 0f00 	cmp.w	r9, #0
 800c042:	d000      	beq.n	800c046 <__gethex+0xfe>
 800c044:	4252      	negs	r2, r2
 800c046:	4414      	add	r4, r2
 800c048:	f8ca 1000 	str.w	r1, [sl]
 800c04c:	b30d      	cbz	r5, 800c092 <__gethex+0x14a>
 800c04e:	f1bb 0f00 	cmp.w	fp, #0
 800c052:	bf14      	ite	ne
 800c054:	2700      	movne	r7, #0
 800c056:	2706      	moveq	r7, #6
 800c058:	4638      	mov	r0, r7
 800c05a:	b00b      	add	sp, #44	; 0x2c
 800c05c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c060:	f10b 0b01 	add.w	fp, fp, #1
 800c064:	e78a      	b.n	800bf7c <__gethex+0x34>
 800c066:	2500      	movs	r5, #0
 800c068:	462c      	mov	r4, r5
 800c06a:	e7ae      	b.n	800bfca <__gethex+0x82>
 800c06c:	463e      	mov	r6, r7
 800c06e:	2501      	movs	r5, #1
 800c070:	e7c7      	b.n	800c002 <__gethex+0xba>
 800c072:	4604      	mov	r4, r0
 800c074:	e7fb      	b.n	800c06e <__gethex+0x126>
 800c076:	f04f 0901 	mov.w	r9, #1
 800c07a:	1cb1      	adds	r1, r6, #2
 800c07c:	e7ce      	b.n	800c01c <__gethex+0xd4>
 800c07e:	f04f 0900 	mov.w	r9, #0
 800c082:	e7fa      	b.n	800c07a <__gethex+0x132>
 800c084:	230a      	movs	r3, #10
 800c086:	fb03 0202 	mla	r2, r3, r2, r0
 800c08a:	3a10      	subs	r2, #16
 800c08c:	e7cf      	b.n	800c02e <__gethex+0xe6>
 800c08e:	4631      	mov	r1, r6
 800c090:	e7da      	b.n	800c048 <__gethex+0x100>
 800c092:	1bf3      	subs	r3, r6, r7
 800c094:	3b01      	subs	r3, #1
 800c096:	4629      	mov	r1, r5
 800c098:	2b07      	cmp	r3, #7
 800c09a:	dc49      	bgt.n	800c130 <__gethex+0x1e8>
 800c09c:	9802      	ldr	r0, [sp, #8]
 800c09e:	f000 fabf 	bl	800c620 <_Balloc>
 800c0a2:	9b01      	ldr	r3, [sp, #4]
 800c0a4:	f100 0914 	add.w	r9, r0, #20
 800c0a8:	f04f 0b00 	mov.w	fp, #0
 800c0ac:	f1c3 0301 	rsb	r3, r3, #1
 800c0b0:	4605      	mov	r5, r0
 800c0b2:	f8cd 9010 	str.w	r9, [sp, #16]
 800c0b6:	46da      	mov	sl, fp
 800c0b8:	9308      	str	r3, [sp, #32]
 800c0ba:	42b7      	cmp	r7, r6
 800c0bc:	d33b      	bcc.n	800c136 <__gethex+0x1ee>
 800c0be:	9804      	ldr	r0, [sp, #16]
 800c0c0:	f840 ab04 	str.w	sl, [r0], #4
 800c0c4:	eba0 0009 	sub.w	r0, r0, r9
 800c0c8:	1080      	asrs	r0, r0, #2
 800c0ca:	6128      	str	r0, [r5, #16]
 800c0cc:	0147      	lsls	r7, r0, #5
 800c0ce:	4650      	mov	r0, sl
 800c0d0:	f000 fb6a 	bl	800c7a8 <__hi0bits>
 800c0d4:	f8d8 6000 	ldr.w	r6, [r8]
 800c0d8:	1a3f      	subs	r7, r7, r0
 800c0da:	42b7      	cmp	r7, r6
 800c0dc:	dd64      	ble.n	800c1a8 <__gethex+0x260>
 800c0de:	1bbf      	subs	r7, r7, r6
 800c0e0:	4639      	mov	r1, r7
 800c0e2:	4628      	mov	r0, r5
 800c0e4:	f000 fe67 	bl	800cdb6 <__any_on>
 800c0e8:	4682      	mov	sl, r0
 800c0ea:	b178      	cbz	r0, 800c10c <__gethex+0x1c4>
 800c0ec:	1e7b      	subs	r3, r7, #1
 800c0ee:	1159      	asrs	r1, r3, #5
 800c0f0:	f003 021f 	and.w	r2, r3, #31
 800c0f4:	f04f 0a01 	mov.w	sl, #1
 800c0f8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800c0fc:	fa0a f202 	lsl.w	r2, sl, r2
 800c100:	420a      	tst	r2, r1
 800c102:	d003      	beq.n	800c10c <__gethex+0x1c4>
 800c104:	4553      	cmp	r3, sl
 800c106:	dc46      	bgt.n	800c196 <__gethex+0x24e>
 800c108:	f04f 0a02 	mov.w	sl, #2
 800c10c:	4639      	mov	r1, r7
 800c10e:	4628      	mov	r0, r5
 800c110:	f7ff fed0 	bl	800beb4 <rshift>
 800c114:	443c      	add	r4, r7
 800c116:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c11a:	429c      	cmp	r4, r3
 800c11c:	dd52      	ble.n	800c1c4 <__gethex+0x27c>
 800c11e:	4629      	mov	r1, r5
 800c120:	9802      	ldr	r0, [sp, #8]
 800c122:	f000 fab1 	bl	800c688 <_Bfree>
 800c126:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c128:	2300      	movs	r3, #0
 800c12a:	6013      	str	r3, [r2, #0]
 800c12c:	27a3      	movs	r7, #163	; 0xa3
 800c12e:	e793      	b.n	800c058 <__gethex+0x110>
 800c130:	3101      	adds	r1, #1
 800c132:	105b      	asrs	r3, r3, #1
 800c134:	e7b0      	b.n	800c098 <__gethex+0x150>
 800c136:	1e73      	subs	r3, r6, #1
 800c138:	9305      	str	r3, [sp, #20]
 800c13a:	9a07      	ldr	r2, [sp, #28]
 800c13c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c140:	4293      	cmp	r3, r2
 800c142:	d018      	beq.n	800c176 <__gethex+0x22e>
 800c144:	f1bb 0f20 	cmp.w	fp, #32
 800c148:	d107      	bne.n	800c15a <__gethex+0x212>
 800c14a:	9b04      	ldr	r3, [sp, #16]
 800c14c:	f8c3 a000 	str.w	sl, [r3]
 800c150:	3304      	adds	r3, #4
 800c152:	f04f 0a00 	mov.w	sl, #0
 800c156:	9304      	str	r3, [sp, #16]
 800c158:	46d3      	mov	fp, sl
 800c15a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800c15e:	f7ff fede 	bl	800bf1e <__hexdig_fun>
 800c162:	f000 000f 	and.w	r0, r0, #15
 800c166:	fa00 f00b 	lsl.w	r0, r0, fp
 800c16a:	ea4a 0a00 	orr.w	sl, sl, r0
 800c16e:	f10b 0b04 	add.w	fp, fp, #4
 800c172:	9b05      	ldr	r3, [sp, #20]
 800c174:	e00d      	b.n	800c192 <__gethex+0x24a>
 800c176:	9b05      	ldr	r3, [sp, #20]
 800c178:	9a08      	ldr	r2, [sp, #32]
 800c17a:	4413      	add	r3, r2
 800c17c:	429f      	cmp	r7, r3
 800c17e:	d8e1      	bhi.n	800c144 <__gethex+0x1fc>
 800c180:	4618      	mov	r0, r3
 800c182:	9a01      	ldr	r2, [sp, #4]
 800c184:	9903      	ldr	r1, [sp, #12]
 800c186:	9309      	str	r3, [sp, #36]	; 0x24
 800c188:	f001 fa09 	bl	800d59e <strncmp>
 800c18c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c18e:	2800      	cmp	r0, #0
 800c190:	d1d8      	bne.n	800c144 <__gethex+0x1fc>
 800c192:	461e      	mov	r6, r3
 800c194:	e791      	b.n	800c0ba <__gethex+0x172>
 800c196:	1eb9      	subs	r1, r7, #2
 800c198:	4628      	mov	r0, r5
 800c19a:	f000 fe0c 	bl	800cdb6 <__any_on>
 800c19e:	2800      	cmp	r0, #0
 800c1a0:	d0b2      	beq.n	800c108 <__gethex+0x1c0>
 800c1a2:	f04f 0a03 	mov.w	sl, #3
 800c1a6:	e7b1      	b.n	800c10c <__gethex+0x1c4>
 800c1a8:	da09      	bge.n	800c1be <__gethex+0x276>
 800c1aa:	1bf7      	subs	r7, r6, r7
 800c1ac:	4629      	mov	r1, r5
 800c1ae:	463a      	mov	r2, r7
 800c1b0:	9802      	ldr	r0, [sp, #8]
 800c1b2:	f000 fc2b 	bl	800ca0c <__lshift>
 800c1b6:	1be4      	subs	r4, r4, r7
 800c1b8:	4605      	mov	r5, r0
 800c1ba:	f100 0914 	add.w	r9, r0, #20
 800c1be:	f04f 0a00 	mov.w	sl, #0
 800c1c2:	e7a8      	b.n	800c116 <__gethex+0x1ce>
 800c1c4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800c1c8:	4284      	cmp	r4, r0
 800c1ca:	da6a      	bge.n	800c2a2 <__gethex+0x35a>
 800c1cc:	1b04      	subs	r4, r0, r4
 800c1ce:	42a6      	cmp	r6, r4
 800c1d0:	dc2e      	bgt.n	800c230 <__gethex+0x2e8>
 800c1d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c1d6:	2b02      	cmp	r3, #2
 800c1d8:	d022      	beq.n	800c220 <__gethex+0x2d8>
 800c1da:	2b03      	cmp	r3, #3
 800c1dc:	d024      	beq.n	800c228 <__gethex+0x2e0>
 800c1de:	2b01      	cmp	r3, #1
 800c1e0:	d115      	bne.n	800c20e <__gethex+0x2c6>
 800c1e2:	42a6      	cmp	r6, r4
 800c1e4:	d113      	bne.n	800c20e <__gethex+0x2c6>
 800c1e6:	2e01      	cmp	r6, #1
 800c1e8:	dc0b      	bgt.n	800c202 <__gethex+0x2ba>
 800c1ea:	9a06      	ldr	r2, [sp, #24]
 800c1ec:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c1f0:	6013      	str	r3, [r2, #0]
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	612b      	str	r3, [r5, #16]
 800c1f6:	f8c9 3000 	str.w	r3, [r9]
 800c1fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c1fc:	2762      	movs	r7, #98	; 0x62
 800c1fe:	601d      	str	r5, [r3, #0]
 800c200:	e72a      	b.n	800c058 <__gethex+0x110>
 800c202:	1e71      	subs	r1, r6, #1
 800c204:	4628      	mov	r0, r5
 800c206:	f000 fdd6 	bl	800cdb6 <__any_on>
 800c20a:	2800      	cmp	r0, #0
 800c20c:	d1ed      	bne.n	800c1ea <__gethex+0x2a2>
 800c20e:	4629      	mov	r1, r5
 800c210:	9802      	ldr	r0, [sp, #8]
 800c212:	f000 fa39 	bl	800c688 <_Bfree>
 800c216:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800c218:	2300      	movs	r3, #0
 800c21a:	6013      	str	r3, [r2, #0]
 800c21c:	2750      	movs	r7, #80	; 0x50
 800c21e:	e71b      	b.n	800c058 <__gethex+0x110>
 800c220:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c222:	2b00      	cmp	r3, #0
 800c224:	d0e1      	beq.n	800c1ea <__gethex+0x2a2>
 800c226:	e7f2      	b.n	800c20e <__gethex+0x2c6>
 800c228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d1dd      	bne.n	800c1ea <__gethex+0x2a2>
 800c22e:	e7ee      	b.n	800c20e <__gethex+0x2c6>
 800c230:	1e67      	subs	r7, r4, #1
 800c232:	f1ba 0f00 	cmp.w	sl, #0
 800c236:	d131      	bne.n	800c29c <__gethex+0x354>
 800c238:	b127      	cbz	r7, 800c244 <__gethex+0x2fc>
 800c23a:	4639      	mov	r1, r7
 800c23c:	4628      	mov	r0, r5
 800c23e:	f000 fdba 	bl	800cdb6 <__any_on>
 800c242:	4682      	mov	sl, r0
 800c244:	117a      	asrs	r2, r7, #5
 800c246:	2301      	movs	r3, #1
 800c248:	f007 071f 	and.w	r7, r7, #31
 800c24c:	fa03 f707 	lsl.w	r7, r3, r7
 800c250:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800c254:	4621      	mov	r1, r4
 800c256:	421f      	tst	r7, r3
 800c258:	4628      	mov	r0, r5
 800c25a:	bf18      	it	ne
 800c25c:	f04a 0a02 	orrne.w	sl, sl, #2
 800c260:	1b36      	subs	r6, r6, r4
 800c262:	f7ff fe27 	bl	800beb4 <rshift>
 800c266:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800c26a:	2702      	movs	r7, #2
 800c26c:	f1ba 0f00 	cmp.w	sl, #0
 800c270:	d045      	beq.n	800c2fe <__gethex+0x3b6>
 800c272:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c276:	2b02      	cmp	r3, #2
 800c278:	d015      	beq.n	800c2a6 <__gethex+0x35e>
 800c27a:	2b03      	cmp	r3, #3
 800c27c:	d017      	beq.n	800c2ae <__gethex+0x366>
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d109      	bne.n	800c296 <__gethex+0x34e>
 800c282:	f01a 0f02 	tst.w	sl, #2
 800c286:	d006      	beq.n	800c296 <__gethex+0x34e>
 800c288:	f8d9 3000 	ldr.w	r3, [r9]
 800c28c:	ea4a 0a03 	orr.w	sl, sl, r3
 800c290:	f01a 0f01 	tst.w	sl, #1
 800c294:	d10e      	bne.n	800c2b4 <__gethex+0x36c>
 800c296:	f047 0710 	orr.w	r7, r7, #16
 800c29a:	e030      	b.n	800c2fe <__gethex+0x3b6>
 800c29c:	f04f 0a01 	mov.w	sl, #1
 800c2a0:	e7d0      	b.n	800c244 <__gethex+0x2fc>
 800c2a2:	2701      	movs	r7, #1
 800c2a4:	e7e2      	b.n	800c26c <__gethex+0x324>
 800c2a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2a8:	f1c3 0301 	rsb	r3, r3, #1
 800c2ac:	9315      	str	r3, [sp, #84]	; 0x54
 800c2ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d0f0      	beq.n	800c296 <__gethex+0x34e>
 800c2b4:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800c2b8:	f105 0314 	add.w	r3, r5, #20
 800c2bc:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800c2c0:	eb03 010a 	add.w	r1, r3, sl
 800c2c4:	2000      	movs	r0, #0
 800c2c6:	681a      	ldr	r2, [r3, #0]
 800c2c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c2cc:	d01c      	beq.n	800c308 <__gethex+0x3c0>
 800c2ce:	3201      	adds	r2, #1
 800c2d0:	601a      	str	r2, [r3, #0]
 800c2d2:	2f02      	cmp	r7, #2
 800c2d4:	f105 0314 	add.w	r3, r5, #20
 800c2d8:	d138      	bne.n	800c34c <__gethex+0x404>
 800c2da:	f8d8 2000 	ldr.w	r2, [r8]
 800c2de:	3a01      	subs	r2, #1
 800c2e0:	4296      	cmp	r6, r2
 800c2e2:	d10a      	bne.n	800c2fa <__gethex+0x3b2>
 800c2e4:	1171      	asrs	r1, r6, #5
 800c2e6:	2201      	movs	r2, #1
 800c2e8:	f006 061f 	and.w	r6, r6, #31
 800c2ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c2f0:	fa02 f606 	lsl.w	r6, r2, r6
 800c2f4:	421e      	tst	r6, r3
 800c2f6:	bf18      	it	ne
 800c2f8:	4617      	movne	r7, r2
 800c2fa:	f047 0720 	orr.w	r7, r7, #32
 800c2fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c300:	601d      	str	r5, [r3, #0]
 800c302:	9b06      	ldr	r3, [sp, #24]
 800c304:	601c      	str	r4, [r3, #0]
 800c306:	e6a7      	b.n	800c058 <__gethex+0x110>
 800c308:	f843 0b04 	str.w	r0, [r3], #4
 800c30c:	4299      	cmp	r1, r3
 800c30e:	d8da      	bhi.n	800c2c6 <__gethex+0x37e>
 800c310:	68ab      	ldr	r3, [r5, #8]
 800c312:	4599      	cmp	r9, r3
 800c314:	db12      	blt.n	800c33c <__gethex+0x3f4>
 800c316:	6869      	ldr	r1, [r5, #4]
 800c318:	9802      	ldr	r0, [sp, #8]
 800c31a:	3101      	adds	r1, #1
 800c31c:	f000 f980 	bl	800c620 <_Balloc>
 800c320:	692a      	ldr	r2, [r5, #16]
 800c322:	3202      	adds	r2, #2
 800c324:	f105 010c 	add.w	r1, r5, #12
 800c328:	4683      	mov	fp, r0
 800c32a:	0092      	lsls	r2, r2, #2
 800c32c:	300c      	adds	r0, #12
 800c32e:	f7fd f8f1 	bl	8009514 <memcpy>
 800c332:	4629      	mov	r1, r5
 800c334:	9802      	ldr	r0, [sp, #8]
 800c336:	f000 f9a7 	bl	800c688 <_Bfree>
 800c33a:	465d      	mov	r5, fp
 800c33c:	692b      	ldr	r3, [r5, #16]
 800c33e:	1c5a      	adds	r2, r3, #1
 800c340:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800c344:	612a      	str	r2, [r5, #16]
 800c346:	2201      	movs	r2, #1
 800c348:	615a      	str	r2, [r3, #20]
 800c34a:	e7c2      	b.n	800c2d2 <__gethex+0x38a>
 800c34c:	692a      	ldr	r2, [r5, #16]
 800c34e:	4591      	cmp	r9, r2
 800c350:	da0b      	bge.n	800c36a <__gethex+0x422>
 800c352:	2101      	movs	r1, #1
 800c354:	4628      	mov	r0, r5
 800c356:	f7ff fdad 	bl	800beb4 <rshift>
 800c35a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c35e:	3401      	adds	r4, #1
 800c360:	429c      	cmp	r4, r3
 800c362:	f73f aedc 	bgt.w	800c11e <__gethex+0x1d6>
 800c366:	2701      	movs	r7, #1
 800c368:	e7c7      	b.n	800c2fa <__gethex+0x3b2>
 800c36a:	f016 061f 	ands.w	r6, r6, #31
 800c36e:	d0fa      	beq.n	800c366 <__gethex+0x41e>
 800c370:	449a      	add	sl, r3
 800c372:	f1c6 0620 	rsb	r6, r6, #32
 800c376:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800c37a:	f000 fa15 	bl	800c7a8 <__hi0bits>
 800c37e:	42b0      	cmp	r0, r6
 800c380:	dbe7      	blt.n	800c352 <__gethex+0x40a>
 800c382:	e7f0      	b.n	800c366 <__gethex+0x41e>

0800c384 <L_shift>:
 800c384:	f1c2 0208 	rsb	r2, r2, #8
 800c388:	0092      	lsls	r2, r2, #2
 800c38a:	b570      	push	{r4, r5, r6, lr}
 800c38c:	f1c2 0620 	rsb	r6, r2, #32
 800c390:	6843      	ldr	r3, [r0, #4]
 800c392:	6804      	ldr	r4, [r0, #0]
 800c394:	fa03 f506 	lsl.w	r5, r3, r6
 800c398:	432c      	orrs	r4, r5
 800c39a:	40d3      	lsrs	r3, r2
 800c39c:	6004      	str	r4, [r0, #0]
 800c39e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c3a2:	4288      	cmp	r0, r1
 800c3a4:	d3f4      	bcc.n	800c390 <L_shift+0xc>
 800c3a6:	bd70      	pop	{r4, r5, r6, pc}

0800c3a8 <__match>:
 800c3a8:	b530      	push	{r4, r5, lr}
 800c3aa:	6803      	ldr	r3, [r0, #0]
 800c3ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	b914      	cbnz	r4, 800c3ba <__match+0x12>
 800c3b4:	6003      	str	r3, [r0, #0]
 800c3b6:	2001      	movs	r0, #1
 800c3b8:	bd30      	pop	{r4, r5, pc}
 800c3ba:	781a      	ldrb	r2, [r3, #0]
 800c3bc:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800c3c0:	2d19      	cmp	r5, #25
 800c3c2:	bf98      	it	ls
 800c3c4:	3220      	addls	r2, #32
 800c3c6:	42a2      	cmp	r2, r4
 800c3c8:	d0f0      	beq.n	800c3ac <__match+0x4>
 800c3ca:	2000      	movs	r0, #0
 800c3cc:	bd30      	pop	{r4, r5, pc}

0800c3ce <__hexnan>:
 800c3ce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3d2:	680b      	ldr	r3, [r1, #0]
 800c3d4:	6801      	ldr	r1, [r0, #0]
 800c3d6:	115f      	asrs	r7, r3, #5
 800c3d8:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800c3dc:	f013 031f 	ands.w	r3, r3, #31
 800c3e0:	b087      	sub	sp, #28
 800c3e2:	bf18      	it	ne
 800c3e4:	3704      	addne	r7, #4
 800c3e6:	2500      	movs	r5, #0
 800c3e8:	1f3e      	subs	r6, r7, #4
 800c3ea:	4682      	mov	sl, r0
 800c3ec:	4690      	mov	r8, r2
 800c3ee:	9302      	str	r3, [sp, #8]
 800c3f0:	f847 5c04 	str.w	r5, [r7, #-4]
 800c3f4:	46b1      	mov	r9, r6
 800c3f6:	4634      	mov	r4, r6
 800c3f8:	9501      	str	r5, [sp, #4]
 800c3fa:	46ab      	mov	fp, r5
 800c3fc:	784a      	ldrb	r2, [r1, #1]
 800c3fe:	1c4b      	adds	r3, r1, #1
 800c400:	9303      	str	r3, [sp, #12]
 800c402:	b342      	cbz	r2, 800c456 <__hexnan+0x88>
 800c404:	4610      	mov	r0, r2
 800c406:	9105      	str	r1, [sp, #20]
 800c408:	9204      	str	r2, [sp, #16]
 800c40a:	f7ff fd88 	bl	800bf1e <__hexdig_fun>
 800c40e:	2800      	cmp	r0, #0
 800c410:	d143      	bne.n	800c49a <__hexnan+0xcc>
 800c412:	9a04      	ldr	r2, [sp, #16]
 800c414:	9905      	ldr	r1, [sp, #20]
 800c416:	2a20      	cmp	r2, #32
 800c418:	d818      	bhi.n	800c44c <__hexnan+0x7e>
 800c41a:	9b01      	ldr	r3, [sp, #4]
 800c41c:	459b      	cmp	fp, r3
 800c41e:	dd13      	ble.n	800c448 <__hexnan+0x7a>
 800c420:	454c      	cmp	r4, r9
 800c422:	d206      	bcs.n	800c432 <__hexnan+0x64>
 800c424:	2d07      	cmp	r5, #7
 800c426:	dc04      	bgt.n	800c432 <__hexnan+0x64>
 800c428:	462a      	mov	r2, r5
 800c42a:	4649      	mov	r1, r9
 800c42c:	4620      	mov	r0, r4
 800c42e:	f7ff ffa9 	bl	800c384 <L_shift>
 800c432:	4544      	cmp	r4, r8
 800c434:	d944      	bls.n	800c4c0 <__hexnan+0xf2>
 800c436:	2300      	movs	r3, #0
 800c438:	f1a4 0904 	sub.w	r9, r4, #4
 800c43c:	f844 3c04 	str.w	r3, [r4, #-4]
 800c440:	f8cd b004 	str.w	fp, [sp, #4]
 800c444:	464c      	mov	r4, r9
 800c446:	461d      	mov	r5, r3
 800c448:	9903      	ldr	r1, [sp, #12]
 800c44a:	e7d7      	b.n	800c3fc <__hexnan+0x2e>
 800c44c:	2a29      	cmp	r2, #41	; 0x29
 800c44e:	d14a      	bne.n	800c4e6 <__hexnan+0x118>
 800c450:	3102      	adds	r1, #2
 800c452:	f8ca 1000 	str.w	r1, [sl]
 800c456:	f1bb 0f00 	cmp.w	fp, #0
 800c45a:	d044      	beq.n	800c4e6 <__hexnan+0x118>
 800c45c:	454c      	cmp	r4, r9
 800c45e:	d206      	bcs.n	800c46e <__hexnan+0xa0>
 800c460:	2d07      	cmp	r5, #7
 800c462:	dc04      	bgt.n	800c46e <__hexnan+0xa0>
 800c464:	462a      	mov	r2, r5
 800c466:	4649      	mov	r1, r9
 800c468:	4620      	mov	r0, r4
 800c46a:	f7ff ff8b 	bl	800c384 <L_shift>
 800c46e:	4544      	cmp	r4, r8
 800c470:	d928      	bls.n	800c4c4 <__hexnan+0xf6>
 800c472:	4643      	mov	r3, r8
 800c474:	f854 2b04 	ldr.w	r2, [r4], #4
 800c478:	f843 2b04 	str.w	r2, [r3], #4
 800c47c:	42a6      	cmp	r6, r4
 800c47e:	d2f9      	bcs.n	800c474 <__hexnan+0xa6>
 800c480:	2200      	movs	r2, #0
 800c482:	f843 2b04 	str.w	r2, [r3], #4
 800c486:	429e      	cmp	r6, r3
 800c488:	d2fb      	bcs.n	800c482 <__hexnan+0xb4>
 800c48a:	6833      	ldr	r3, [r6, #0]
 800c48c:	b91b      	cbnz	r3, 800c496 <__hexnan+0xc8>
 800c48e:	4546      	cmp	r6, r8
 800c490:	d127      	bne.n	800c4e2 <__hexnan+0x114>
 800c492:	2301      	movs	r3, #1
 800c494:	6033      	str	r3, [r6, #0]
 800c496:	2005      	movs	r0, #5
 800c498:	e026      	b.n	800c4e8 <__hexnan+0x11a>
 800c49a:	3501      	adds	r5, #1
 800c49c:	2d08      	cmp	r5, #8
 800c49e:	f10b 0b01 	add.w	fp, fp, #1
 800c4a2:	dd06      	ble.n	800c4b2 <__hexnan+0xe4>
 800c4a4:	4544      	cmp	r4, r8
 800c4a6:	d9cf      	bls.n	800c448 <__hexnan+0x7a>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	f844 3c04 	str.w	r3, [r4, #-4]
 800c4ae:	2501      	movs	r5, #1
 800c4b0:	3c04      	subs	r4, #4
 800c4b2:	6822      	ldr	r2, [r4, #0]
 800c4b4:	f000 000f 	and.w	r0, r0, #15
 800c4b8:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c4bc:	6020      	str	r0, [r4, #0]
 800c4be:	e7c3      	b.n	800c448 <__hexnan+0x7a>
 800c4c0:	2508      	movs	r5, #8
 800c4c2:	e7c1      	b.n	800c448 <__hexnan+0x7a>
 800c4c4:	9b02      	ldr	r3, [sp, #8]
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d0df      	beq.n	800c48a <__hexnan+0xbc>
 800c4ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c4ce:	f1c3 0320 	rsb	r3, r3, #32
 800c4d2:	fa22 f303 	lsr.w	r3, r2, r3
 800c4d6:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800c4da:	401a      	ands	r2, r3
 800c4dc:	f847 2c04 	str.w	r2, [r7, #-4]
 800c4e0:	e7d3      	b.n	800c48a <__hexnan+0xbc>
 800c4e2:	3e04      	subs	r6, #4
 800c4e4:	e7d1      	b.n	800c48a <__hexnan+0xbc>
 800c4e6:	2004      	movs	r0, #4
 800c4e8:	b007      	add	sp, #28
 800c4ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c4ee <__locale_ctype_ptr_l>:
 800c4ee:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800c4f2:	4770      	bx	lr

0800c4f4 <__localeconv_l>:
 800c4f4:	30f0      	adds	r0, #240	; 0xf0
 800c4f6:	4770      	bx	lr

0800c4f8 <_localeconv_r>:
 800c4f8:	4b04      	ldr	r3, [pc, #16]	; (800c50c <_localeconv_r+0x14>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	6a18      	ldr	r0, [r3, #32]
 800c4fe:	4b04      	ldr	r3, [pc, #16]	; (800c510 <_localeconv_r+0x18>)
 800c500:	2800      	cmp	r0, #0
 800c502:	bf08      	it	eq
 800c504:	4618      	moveq	r0, r3
 800c506:	30f0      	adds	r0, #240	; 0xf0
 800c508:	4770      	bx	lr
 800c50a:	bf00      	nop
 800c50c:	2000000c 	.word	0x2000000c
 800c510:	20000070 	.word	0x20000070

0800c514 <__swhatbuf_r>:
 800c514:	b570      	push	{r4, r5, r6, lr}
 800c516:	460e      	mov	r6, r1
 800c518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c51c:	2900      	cmp	r1, #0
 800c51e:	b090      	sub	sp, #64	; 0x40
 800c520:	4614      	mov	r4, r2
 800c522:	461d      	mov	r5, r3
 800c524:	da07      	bge.n	800c536 <__swhatbuf_r+0x22>
 800c526:	2300      	movs	r3, #0
 800c528:	602b      	str	r3, [r5, #0]
 800c52a:	89b3      	ldrh	r3, [r6, #12]
 800c52c:	061a      	lsls	r2, r3, #24
 800c52e:	d410      	bmi.n	800c552 <__swhatbuf_r+0x3e>
 800c530:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c534:	e00e      	b.n	800c554 <__swhatbuf_r+0x40>
 800c536:	aa01      	add	r2, sp, #4
 800c538:	f001 f872 	bl	800d620 <_fstat_r>
 800c53c:	2800      	cmp	r0, #0
 800c53e:	dbf2      	blt.n	800c526 <__swhatbuf_r+0x12>
 800c540:	9a02      	ldr	r2, [sp, #8]
 800c542:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c546:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c54a:	425a      	negs	r2, r3
 800c54c:	415a      	adcs	r2, r3
 800c54e:	602a      	str	r2, [r5, #0]
 800c550:	e7ee      	b.n	800c530 <__swhatbuf_r+0x1c>
 800c552:	2340      	movs	r3, #64	; 0x40
 800c554:	2000      	movs	r0, #0
 800c556:	6023      	str	r3, [r4, #0]
 800c558:	b010      	add	sp, #64	; 0x40
 800c55a:	bd70      	pop	{r4, r5, r6, pc}

0800c55c <__smakebuf_r>:
 800c55c:	898b      	ldrh	r3, [r1, #12]
 800c55e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c560:	079d      	lsls	r5, r3, #30
 800c562:	4606      	mov	r6, r0
 800c564:	460c      	mov	r4, r1
 800c566:	d507      	bpl.n	800c578 <__smakebuf_r+0x1c>
 800c568:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c56c:	6023      	str	r3, [r4, #0]
 800c56e:	6123      	str	r3, [r4, #16]
 800c570:	2301      	movs	r3, #1
 800c572:	6163      	str	r3, [r4, #20]
 800c574:	b002      	add	sp, #8
 800c576:	bd70      	pop	{r4, r5, r6, pc}
 800c578:	ab01      	add	r3, sp, #4
 800c57a:	466a      	mov	r2, sp
 800c57c:	f7ff ffca 	bl	800c514 <__swhatbuf_r>
 800c580:	9900      	ldr	r1, [sp, #0]
 800c582:	4605      	mov	r5, r0
 800c584:	4630      	mov	r0, r6
 800c586:	f000 fc93 	bl	800ceb0 <_malloc_r>
 800c58a:	b948      	cbnz	r0, 800c5a0 <__smakebuf_r+0x44>
 800c58c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c590:	059a      	lsls	r2, r3, #22
 800c592:	d4ef      	bmi.n	800c574 <__smakebuf_r+0x18>
 800c594:	f023 0303 	bic.w	r3, r3, #3
 800c598:	f043 0302 	orr.w	r3, r3, #2
 800c59c:	81a3      	strh	r3, [r4, #12]
 800c59e:	e7e3      	b.n	800c568 <__smakebuf_r+0xc>
 800c5a0:	4b0d      	ldr	r3, [pc, #52]	; (800c5d8 <__smakebuf_r+0x7c>)
 800c5a2:	62b3      	str	r3, [r6, #40]	; 0x28
 800c5a4:	89a3      	ldrh	r3, [r4, #12]
 800c5a6:	6020      	str	r0, [r4, #0]
 800c5a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c5ac:	81a3      	strh	r3, [r4, #12]
 800c5ae:	9b00      	ldr	r3, [sp, #0]
 800c5b0:	6163      	str	r3, [r4, #20]
 800c5b2:	9b01      	ldr	r3, [sp, #4]
 800c5b4:	6120      	str	r0, [r4, #16]
 800c5b6:	b15b      	cbz	r3, 800c5d0 <__smakebuf_r+0x74>
 800c5b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c5bc:	4630      	mov	r0, r6
 800c5be:	f001 f841 	bl	800d644 <_isatty_r>
 800c5c2:	b128      	cbz	r0, 800c5d0 <__smakebuf_r+0x74>
 800c5c4:	89a3      	ldrh	r3, [r4, #12]
 800c5c6:	f023 0303 	bic.w	r3, r3, #3
 800c5ca:	f043 0301 	orr.w	r3, r3, #1
 800c5ce:	81a3      	strh	r3, [r4, #12]
 800c5d0:	89a3      	ldrh	r3, [r4, #12]
 800c5d2:	431d      	orrs	r5, r3
 800c5d4:	81a5      	strh	r5, [r4, #12]
 800c5d6:	e7cd      	b.n	800c574 <__smakebuf_r+0x18>
 800c5d8:	0800bd21 	.word	0x0800bd21

0800c5dc <malloc>:
 800c5dc:	4b02      	ldr	r3, [pc, #8]	; (800c5e8 <malloc+0xc>)
 800c5de:	4601      	mov	r1, r0
 800c5e0:	6818      	ldr	r0, [r3, #0]
 800c5e2:	f000 bc65 	b.w	800ceb0 <_malloc_r>
 800c5e6:	bf00      	nop
 800c5e8:	2000000c 	.word	0x2000000c

0800c5ec <__ascii_mbtowc>:
 800c5ec:	b082      	sub	sp, #8
 800c5ee:	b901      	cbnz	r1, 800c5f2 <__ascii_mbtowc+0x6>
 800c5f0:	a901      	add	r1, sp, #4
 800c5f2:	b142      	cbz	r2, 800c606 <__ascii_mbtowc+0x1a>
 800c5f4:	b14b      	cbz	r3, 800c60a <__ascii_mbtowc+0x1e>
 800c5f6:	7813      	ldrb	r3, [r2, #0]
 800c5f8:	600b      	str	r3, [r1, #0]
 800c5fa:	7812      	ldrb	r2, [r2, #0]
 800c5fc:	1c10      	adds	r0, r2, #0
 800c5fe:	bf18      	it	ne
 800c600:	2001      	movne	r0, #1
 800c602:	b002      	add	sp, #8
 800c604:	4770      	bx	lr
 800c606:	4610      	mov	r0, r2
 800c608:	e7fb      	b.n	800c602 <__ascii_mbtowc+0x16>
 800c60a:	f06f 0001 	mvn.w	r0, #1
 800c60e:	e7f8      	b.n	800c602 <__ascii_mbtowc+0x16>

0800c610 <memset>:
 800c610:	4402      	add	r2, r0
 800c612:	4603      	mov	r3, r0
 800c614:	4293      	cmp	r3, r2
 800c616:	d100      	bne.n	800c61a <memset+0xa>
 800c618:	4770      	bx	lr
 800c61a:	f803 1b01 	strb.w	r1, [r3], #1
 800c61e:	e7f9      	b.n	800c614 <memset+0x4>

0800c620 <_Balloc>:
 800c620:	b570      	push	{r4, r5, r6, lr}
 800c622:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c624:	4604      	mov	r4, r0
 800c626:	460e      	mov	r6, r1
 800c628:	b93d      	cbnz	r5, 800c63a <_Balloc+0x1a>
 800c62a:	2010      	movs	r0, #16
 800c62c:	f7ff ffd6 	bl	800c5dc <malloc>
 800c630:	6260      	str	r0, [r4, #36]	; 0x24
 800c632:	6045      	str	r5, [r0, #4]
 800c634:	6085      	str	r5, [r0, #8]
 800c636:	6005      	str	r5, [r0, #0]
 800c638:	60c5      	str	r5, [r0, #12]
 800c63a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800c63c:	68eb      	ldr	r3, [r5, #12]
 800c63e:	b183      	cbz	r3, 800c662 <_Balloc+0x42>
 800c640:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c648:	b9b8      	cbnz	r0, 800c67a <_Balloc+0x5a>
 800c64a:	2101      	movs	r1, #1
 800c64c:	fa01 f506 	lsl.w	r5, r1, r6
 800c650:	1d6a      	adds	r2, r5, #5
 800c652:	0092      	lsls	r2, r2, #2
 800c654:	4620      	mov	r0, r4
 800c656:	f000 fbcf 	bl	800cdf8 <_calloc_r>
 800c65a:	b160      	cbz	r0, 800c676 <_Balloc+0x56>
 800c65c:	6046      	str	r6, [r0, #4]
 800c65e:	6085      	str	r5, [r0, #8]
 800c660:	e00e      	b.n	800c680 <_Balloc+0x60>
 800c662:	2221      	movs	r2, #33	; 0x21
 800c664:	2104      	movs	r1, #4
 800c666:	4620      	mov	r0, r4
 800c668:	f000 fbc6 	bl	800cdf8 <_calloc_r>
 800c66c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c66e:	60e8      	str	r0, [r5, #12]
 800c670:	68db      	ldr	r3, [r3, #12]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d1e4      	bne.n	800c640 <_Balloc+0x20>
 800c676:	2000      	movs	r0, #0
 800c678:	bd70      	pop	{r4, r5, r6, pc}
 800c67a:	6802      	ldr	r2, [r0, #0]
 800c67c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800c680:	2300      	movs	r3, #0
 800c682:	6103      	str	r3, [r0, #16]
 800c684:	60c3      	str	r3, [r0, #12]
 800c686:	bd70      	pop	{r4, r5, r6, pc}

0800c688 <_Bfree>:
 800c688:	b570      	push	{r4, r5, r6, lr}
 800c68a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c68c:	4606      	mov	r6, r0
 800c68e:	460d      	mov	r5, r1
 800c690:	b93c      	cbnz	r4, 800c6a2 <_Bfree+0x1a>
 800c692:	2010      	movs	r0, #16
 800c694:	f7ff ffa2 	bl	800c5dc <malloc>
 800c698:	6270      	str	r0, [r6, #36]	; 0x24
 800c69a:	6044      	str	r4, [r0, #4]
 800c69c:	6084      	str	r4, [r0, #8]
 800c69e:	6004      	str	r4, [r0, #0]
 800c6a0:	60c4      	str	r4, [r0, #12]
 800c6a2:	b13d      	cbz	r5, 800c6b4 <_Bfree+0x2c>
 800c6a4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800c6a6:	686a      	ldr	r2, [r5, #4]
 800c6a8:	68db      	ldr	r3, [r3, #12]
 800c6aa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c6ae:	6029      	str	r1, [r5, #0]
 800c6b0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}

0800c6b6 <__multadd>:
 800c6b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6ba:	690d      	ldr	r5, [r1, #16]
 800c6bc:	461f      	mov	r7, r3
 800c6be:	4606      	mov	r6, r0
 800c6c0:	460c      	mov	r4, r1
 800c6c2:	f101 0e14 	add.w	lr, r1, #20
 800c6c6:	2300      	movs	r3, #0
 800c6c8:	f8de 0000 	ldr.w	r0, [lr]
 800c6cc:	b281      	uxth	r1, r0
 800c6ce:	fb02 7101 	mla	r1, r2, r1, r7
 800c6d2:	0c0f      	lsrs	r7, r1, #16
 800c6d4:	0c00      	lsrs	r0, r0, #16
 800c6d6:	fb02 7000 	mla	r0, r2, r0, r7
 800c6da:	b289      	uxth	r1, r1
 800c6dc:	3301      	adds	r3, #1
 800c6de:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800c6e2:	429d      	cmp	r5, r3
 800c6e4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800c6e8:	f84e 1b04 	str.w	r1, [lr], #4
 800c6ec:	dcec      	bgt.n	800c6c8 <__multadd+0x12>
 800c6ee:	b1d7      	cbz	r7, 800c726 <__multadd+0x70>
 800c6f0:	68a3      	ldr	r3, [r4, #8]
 800c6f2:	429d      	cmp	r5, r3
 800c6f4:	db12      	blt.n	800c71c <__multadd+0x66>
 800c6f6:	6861      	ldr	r1, [r4, #4]
 800c6f8:	4630      	mov	r0, r6
 800c6fa:	3101      	adds	r1, #1
 800c6fc:	f7ff ff90 	bl	800c620 <_Balloc>
 800c700:	6922      	ldr	r2, [r4, #16]
 800c702:	3202      	adds	r2, #2
 800c704:	f104 010c 	add.w	r1, r4, #12
 800c708:	4680      	mov	r8, r0
 800c70a:	0092      	lsls	r2, r2, #2
 800c70c:	300c      	adds	r0, #12
 800c70e:	f7fc ff01 	bl	8009514 <memcpy>
 800c712:	4621      	mov	r1, r4
 800c714:	4630      	mov	r0, r6
 800c716:	f7ff ffb7 	bl	800c688 <_Bfree>
 800c71a:	4644      	mov	r4, r8
 800c71c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c720:	3501      	adds	r5, #1
 800c722:	615f      	str	r7, [r3, #20]
 800c724:	6125      	str	r5, [r4, #16]
 800c726:	4620      	mov	r0, r4
 800c728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800c72c <__s2b>:
 800c72c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c730:	460c      	mov	r4, r1
 800c732:	4615      	mov	r5, r2
 800c734:	461f      	mov	r7, r3
 800c736:	2209      	movs	r2, #9
 800c738:	3308      	adds	r3, #8
 800c73a:	4606      	mov	r6, r0
 800c73c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c740:	2100      	movs	r1, #0
 800c742:	2201      	movs	r2, #1
 800c744:	429a      	cmp	r2, r3
 800c746:	db20      	blt.n	800c78a <__s2b+0x5e>
 800c748:	4630      	mov	r0, r6
 800c74a:	f7ff ff69 	bl	800c620 <_Balloc>
 800c74e:	9b08      	ldr	r3, [sp, #32]
 800c750:	6143      	str	r3, [r0, #20]
 800c752:	2d09      	cmp	r5, #9
 800c754:	f04f 0301 	mov.w	r3, #1
 800c758:	6103      	str	r3, [r0, #16]
 800c75a:	dd19      	ble.n	800c790 <__s2b+0x64>
 800c75c:	f104 0909 	add.w	r9, r4, #9
 800c760:	46c8      	mov	r8, r9
 800c762:	442c      	add	r4, r5
 800c764:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c768:	4601      	mov	r1, r0
 800c76a:	3b30      	subs	r3, #48	; 0x30
 800c76c:	220a      	movs	r2, #10
 800c76e:	4630      	mov	r0, r6
 800c770:	f7ff ffa1 	bl	800c6b6 <__multadd>
 800c774:	45a0      	cmp	r8, r4
 800c776:	d1f5      	bne.n	800c764 <__s2b+0x38>
 800c778:	f1a5 0408 	sub.w	r4, r5, #8
 800c77c:	444c      	add	r4, r9
 800c77e:	1b2d      	subs	r5, r5, r4
 800c780:	1963      	adds	r3, r4, r5
 800c782:	42bb      	cmp	r3, r7
 800c784:	db07      	blt.n	800c796 <__s2b+0x6a>
 800c786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c78a:	0052      	lsls	r2, r2, #1
 800c78c:	3101      	adds	r1, #1
 800c78e:	e7d9      	b.n	800c744 <__s2b+0x18>
 800c790:	340a      	adds	r4, #10
 800c792:	2509      	movs	r5, #9
 800c794:	e7f3      	b.n	800c77e <__s2b+0x52>
 800c796:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c79a:	4601      	mov	r1, r0
 800c79c:	3b30      	subs	r3, #48	; 0x30
 800c79e:	220a      	movs	r2, #10
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	f7ff ff88 	bl	800c6b6 <__multadd>
 800c7a6:	e7eb      	b.n	800c780 <__s2b+0x54>

0800c7a8 <__hi0bits>:
 800c7a8:	0c02      	lsrs	r2, r0, #16
 800c7aa:	0412      	lsls	r2, r2, #16
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	b9b2      	cbnz	r2, 800c7de <__hi0bits+0x36>
 800c7b0:	0403      	lsls	r3, r0, #16
 800c7b2:	2010      	movs	r0, #16
 800c7b4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800c7b8:	bf04      	itt	eq
 800c7ba:	021b      	lsleq	r3, r3, #8
 800c7bc:	3008      	addeq	r0, #8
 800c7be:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800c7c2:	bf04      	itt	eq
 800c7c4:	011b      	lsleq	r3, r3, #4
 800c7c6:	3004      	addeq	r0, #4
 800c7c8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800c7cc:	bf04      	itt	eq
 800c7ce:	009b      	lsleq	r3, r3, #2
 800c7d0:	3002      	addeq	r0, #2
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	db06      	blt.n	800c7e4 <__hi0bits+0x3c>
 800c7d6:	005b      	lsls	r3, r3, #1
 800c7d8:	d503      	bpl.n	800c7e2 <__hi0bits+0x3a>
 800c7da:	3001      	adds	r0, #1
 800c7dc:	4770      	bx	lr
 800c7de:	2000      	movs	r0, #0
 800c7e0:	e7e8      	b.n	800c7b4 <__hi0bits+0xc>
 800c7e2:	2020      	movs	r0, #32
 800c7e4:	4770      	bx	lr

0800c7e6 <__lo0bits>:
 800c7e6:	6803      	ldr	r3, [r0, #0]
 800c7e8:	f013 0207 	ands.w	r2, r3, #7
 800c7ec:	4601      	mov	r1, r0
 800c7ee:	d00b      	beq.n	800c808 <__lo0bits+0x22>
 800c7f0:	07da      	lsls	r2, r3, #31
 800c7f2:	d423      	bmi.n	800c83c <__lo0bits+0x56>
 800c7f4:	0798      	lsls	r0, r3, #30
 800c7f6:	bf49      	itett	mi
 800c7f8:	085b      	lsrmi	r3, r3, #1
 800c7fa:	089b      	lsrpl	r3, r3, #2
 800c7fc:	2001      	movmi	r0, #1
 800c7fe:	600b      	strmi	r3, [r1, #0]
 800c800:	bf5c      	itt	pl
 800c802:	600b      	strpl	r3, [r1, #0]
 800c804:	2002      	movpl	r0, #2
 800c806:	4770      	bx	lr
 800c808:	b298      	uxth	r0, r3
 800c80a:	b9a8      	cbnz	r0, 800c838 <__lo0bits+0x52>
 800c80c:	0c1b      	lsrs	r3, r3, #16
 800c80e:	2010      	movs	r0, #16
 800c810:	f013 0fff 	tst.w	r3, #255	; 0xff
 800c814:	bf04      	itt	eq
 800c816:	0a1b      	lsreq	r3, r3, #8
 800c818:	3008      	addeq	r0, #8
 800c81a:	071a      	lsls	r2, r3, #28
 800c81c:	bf04      	itt	eq
 800c81e:	091b      	lsreq	r3, r3, #4
 800c820:	3004      	addeq	r0, #4
 800c822:	079a      	lsls	r2, r3, #30
 800c824:	bf04      	itt	eq
 800c826:	089b      	lsreq	r3, r3, #2
 800c828:	3002      	addeq	r0, #2
 800c82a:	07da      	lsls	r2, r3, #31
 800c82c:	d402      	bmi.n	800c834 <__lo0bits+0x4e>
 800c82e:	085b      	lsrs	r3, r3, #1
 800c830:	d006      	beq.n	800c840 <__lo0bits+0x5a>
 800c832:	3001      	adds	r0, #1
 800c834:	600b      	str	r3, [r1, #0]
 800c836:	4770      	bx	lr
 800c838:	4610      	mov	r0, r2
 800c83a:	e7e9      	b.n	800c810 <__lo0bits+0x2a>
 800c83c:	2000      	movs	r0, #0
 800c83e:	4770      	bx	lr
 800c840:	2020      	movs	r0, #32
 800c842:	4770      	bx	lr

0800c844 <__i2b>:
 800c844:	b510      	push	{r4, lr}
 800c846:	460c      	mov	r4, r1
 800c848:	2101      	movs	r1, #1
 800c84a:	f7ff fee9 	bl	800c620 <_Balloc>
 800c84e:	2201      	movs	r2, #1
 800c850:	6144      	str	r4, [r0, #20]
 800c852:	6102      	str	r2, [r0, #16]
 800c854:	bd10      	pop	{r4, pc}

0800c856 <__multiply>:
 800c856:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c85a:	4614      	mov	r4, r2
 800c85c:	690a      	ldr	r2, [r1, #16]
 800c85e:	6923      	ldr	r3, [r4, #16]
 800c860:	429a      	cmp	r2, r3
 800c862:	bfb8      	it	lt
 800c864:	460b      	movlt	r3, r1
 800c866:	4689      	mov	r9, r1
 800c868:	bfbc      	itt	lt
 800c86a:	46a1      	movlt	r9, r4
 800c86c:	461c      	movlt	r4, r3
 800c86e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c872:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c876:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c87a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c87e:	eb07 060a 	add.w	r6, r7, sl
 800c882:	429e      	cmp	r6, r3
 800c884:	bfc8      	it	gt
 800c886:	3101      	addgt	r1, #1
 800c888:	f7ff feca 	bl	800c620 <_Balloc>
 800c88c:	f100 0514 	add.w	r5, r0, #20
 800c890:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c894:	462b      	mov	r3, r5
 800c896:	2200      	movs	r2, #0
 800c898:	4543      	cmp	r3, r8
 800c89a:	d316      	bcc.n	800c8ca <__multiply+0x74>
 800c89c:	f104 0214 	add.w	r2, r4, #20
 800c8a0:	f109 0114 	add.w	r1, r9, #20
 800c8a4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800c8a8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	9c01      	ldr	r4, [sp, #4]
 800c8b0:	4294      	cmp	r4, r2
 800c8b2:	4613      	mov	r3, r2
 800c8b4:	d80c      	bhi.n	800c8d0 <__multiply+0x7a>
 800c8b6:	2e00      	cmp	r6, #0
 800c8b8:	dd03      	ble.n	800c8c2 <__multiply+0x6c>
 800c8ba:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d054      	beq.n	800c96c <__multiply+0x116>
 800c8c2:	6106      	str	r6, [r0, #16]
 800c8c4:	b003      	add	sp, #12
 800c8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8ca:	f843 2b04 	str.w	r2, [r3], #4
 800c8ce:	e7e3      	b.n	800c898 <__multiply+0x42>
 800c8d0:	f8b3 a000 	ldrh.w	sl, [r3]
 800c8d4:	3204      	adds	r2, #4
 800c8d6:	f1ba 0f00 	cmp.w	sl, #0
 800c8da:	d020      	beq.n	800c91e <__multiply+0xc8>
 800c8dc:	46ae      	mov	lr, r5
 800c8de:	4689      	mov	r9, r1
 800c8e0:	f04f 0c00 	mov.w	ip, #0
 800c8e4:	f859 4b04 	ldr.w	r4, [r9], #4
 800c8e8:	f8be b000 	ldrh.w	fp, [lr]
 800c8ec:	b2a3      	uxth	r3, r4
 800c8ee:	fb0a b303 	mla	r3, sl, r3, fp
 800c8f2:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800c8f6:	f8de 4000 	ldr.w	r4, [lr]
 800c8fa:	4463      	add	r3, ip
 800c8fc:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c900:	fb0a c40b 	mla	r4, sl, fp, ip
 800c904:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800c908:	b29b      	uxth	r3, r3
 800c90a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800c90e:	454f      	cmp	r7, r9
 800c910:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800c914:	f84e 3b04 	str.w	r3, [lr], #4
 800c918:	d8e4      	bhi.n	800c8e4 <__multiply+0x8e>
 800c91a:	f8ce c000 	str.w	ip, [lr]
 800c91e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800c922:	f1b9 0f00 	cmp.w	r9, #0
 800c926:	d01f      	beq.n	800c968 <__multiply+0x112>
 800c928:	682b      	ldr	r3, [r5, #0]
 800c92a:	46ae      	mov	lr, r5
 800c92c:	468c      	mov	ip, r1
 800c92e:	f04f 0a00 	mov.w	sl, #0
 800c932:	f8bc 4000 	ldrh.w	r4, [ip]
 800c936:	f8be b002 	ldrh.w	fp, [lr, #2]
 800c93a:	fb09 b404 	mla	r4, r9, r4, fp
 800c93e:	44a2      	add	sl, r4
 800c940:	b29b      	uxth	r3, r3
 800c942:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800c946:	f84e 3b04 	str.w	r3, [lr], #4
 800c94a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c94e:	f8be 4000 	ldrh.w	r4, [lr]
 800c952:	0c1b      	lsrs	r3, r3, #16
 800c954:	fb09 4303 	mla	r3, r9, r3, r4
 800c958:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800c95c:	4567      	cmp	r7, ip
 800c95e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c962:	d8e6      	bhi.n	800c932 <__multiply+0xdc>
 800c964:	f8ce 3000 	str.w	r3, [lr]
 800c968:	3504      	adds	r5, #4
 800c96a:	e7a0      	b.n	800c8ae <__multiply+0x58>
 800c96c:	3e01      	subs	r6, #1
 800c96e:	e7a2      	b.n	800c8b6 <__multiply+0x60>

0800c970 <__pow5mult>:
 800c970:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c974:	4615      	mov	r5, r2
 800c976:	f012 0203 	ands.w	r2, r2, #3
 800c97a:	4606      	mov	r6, r0
 800c97c:	460f      	mov	r7, r1
 800c97e:	d007      	beq.n	800c990 <__pow5mult+0x20>
 800c980:	3a01      	subs	r2, #1
 800c982:	4c21      	ldr	r4, [pc, #132]	; (800ca08 <__pow5mult+0x98>)
 800c984:	2300      	movs	r3, #0
 800c986:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c98a:	f7ff fe94 	bl	800c6b6 <__multadd>
 800c98e:	4607      	mov	r7, r0
 800c990:	10ad      	asrs	r5, r5, #2
 800c992:	d035      	beq.n	800ca00 <__pow5mult+0x90>
 800c994:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c996:	b93c      	cbnz	r4, 800c9a8 <__pow5mult+0x38>
 800c998:	2010      	movs	r0, #16
 800c99a:	f7ff fe1f 	bl	800c5dc <malloc>
 800c99e:	6270      	str	r0, [r6, #36]	; 0x24
 800c9a0:	6044      	str	r4, [r0, #4]
 800c9a2:	6084      	str	r4, [r0, #8]
 800c9a4:	6004      	str	r4, [r0, #0]
 800c9a6:	60c4      	str	r4, [r0, #12]
 800c9a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c9ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c9b0:	b94c      	cbnz	r4, 800c9c6 <__pow5mult+0x56>
 800c9b2:	f240 2171 	movw	r1, #625	; 0x271
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f7ff ff44 	bl	800c844 <__i2b>
 800c9bc:	2300      	movs	r3, #0
 800c9be:	f8c8 0008 	str.w	r0, [r8, #8]
 800c9c2:	4604      	mov	r4, r0
 800c9c4:	6003      	str	r3, [r0, #0]
 800c9c6:	f04f 0800 	mov.w	r8, #0
 800c9ca:	07eb      	lsls	r3, r5, #31
 800c9cc:	d50a      	bpl.n	800c9e4 <__pow5mult+0x74>
 800c9ce:	4639      	mov	r1, r7
 800c9d0:	4622      	mov	r2, r4
 800c9d2:	4630      	mov	r0, r6
 800c9d4:	f7ff ff3f 	bl	800c856 <__multiply>
 800c9d8:	4639      	mov	r1, r7
 800c9da:	4681      	mov	r9, r0
 800c9dc:	4630      	mov	r0, r6
 800c9de:	f7ff fe53 	bl	800c688 <_Bfree>
 800c9e2:	464f      	mov	r7, r9
 800c9e4:	106d      	asrs	r5, r5, #1
 800c9e6:	d00b      	beq.n	800ca00 <__pow5mult+0x90>
 800c9e8:	6820      	ldr	r0, [r4, #0]
 800c9ea:	b938      	cbnz	r0, 800c9fc <__pow5mult+0x8c>
 800c9ec:	4622      	mov	r2, r4
 800c9ee:	4621      	mov	r1, r4
 800c9f0:	4630      	mov	r0, r6
 800c9f2:	f7ff ff30 	bl	800c856 <__multiply>
 800c9f6:	6020      	str	r0, [r4, #0]
 800c9f8:	f8c0 8000 	str.w	r8, [r0]
 800c9fc:	4604      	mov	r4, r0
 800c9fe:	e7e4      	b.n	800c9ca <__pow5mult+0x5a>
 800ca00:	4638      	mov	r0, r7
 800ca02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca06:	bf00      	nop
 800ca08:	0800de00 	.word	0x0800de00

0800ca0c <__lshift>:
 800ca0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca10:	460c      	mov	r4, r1
 800ca12:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca16:	6923      	ldr	r3, [r4, #16]
 800ca18:	6849      	ldr	r1, [r1, #4]
 800ca1a:	eb0a 0903 	add.w	r9, sl, r3
 800ca1e:	68a3      	ldr	r3, [r4, #8]
 800ca20:	4607      	mov	r7, r0
 800ca22:	4616      	mov	r6, r2
 800ca24:	f109 0501 	add.w	r5, r9, #1
 800ca28:	42ab      	cmp	r3, r5
 800ca2a:	db31      	blt.n	800ca90 <__lshift+0x84>
 800ca2c:	4638      	mov	r0, r7
 800ca2e:	f7ff fdf7 	bl	800c620 <_Balloc>
 800ca32:	2200      	movs	r2, #0
 800ca34:	4680      	mov	r8, r0
 800ca36:	f100 0314 	add.w	r3, r0, #20
 800ca3a:	4611      	mov	r1, r2
 800ca3c:	4552      	cmp	r2, sl
 800ca3e:	db2a      	blt.n	800ca96 <__lshift+0x8a>
 800ca40:	6920      	ldr	r0, [r4, #16]
 800ca42:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca46:	f104 0114 	add.w	r1, r4, #20
 800ca4a:	f016 021f 	ands.w	r2, r6, #31
 800ca4e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ca52:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800ca56:	d022      	beq.n	800ca9e <__lshift+0x92>
 800ca58:	f1c2 0c20 	rsb	ip, r2, #32
 800ca5c:	2000      	movs	r0, #0
 800ca5e:	680e      	ldr	r6, [r1, #0]
 800ca60:	4096      	lsls	r6, r2
 800ca62:	4330      	orrs	r0, r6
 800ca64:	f843 0b04 	str.w	r0, [r3], #4
 800ca68:	f851 0b04 	ldr.w	r0, [r1], #4
 800ca6c:	458e      	cmp	lr, r1
 800ca6e:	fa20 f00c 	lsr.w	r0, r0, ip
 800ca72:	d8f4      	bhi.n	800ca5e <__lshift+0x52>
 800ca74:	6018      	str	r0, [r3, #0]
 800ca76:	b108      	cbz	r0, 800ca7c <__lshift+0x70>
 800ca78:	f109 0502 	add.w	r5, r9, #2
 800ca7c:	3d01      	subs	r5, #1
 800ca7e:	4638      	mov	r0, r7
 800ca80:	f8c8 5010 	str.w	r5, [r8, #16]
 800ca84:	4621      	mov	r1, r4
 800ca86:	f7ff fdff 	bl	800c688 <_Bfree>
 800ca8a:	4640      	mov	r0, r8
 800ca8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca90:	3101      	adds	r1, #1
 800ca92:	005b      	lsls	r3, r3, #1
 800ca94:	e7c8      	b.n	800ca28 <__lshift+0x1c>
 800ca96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800ca9a:	3201      	adds	r2, #1
 800ca9c:	e7ce      	b.n	800ca3c <__lshift+0x30>
 800ca9e:	3b04      	subs	r3, #4
 800caa0:	f851 2b04 	ldr.w	r2, [r1], #4
 800caa4:	f843 2f04 	str.w	r2, [r3, #4]!
 800caa8:	458e      	cmp	lr, r1
 800caaa:	d8f9      	bhi.n	800caa0 <__lshift+0x94>
 800caac:	e7e6      	b.n	800ca7c <__lshift+0x70>

0800caae <__mcmp>:
 800caae:	6903      	ldr	r3, [r0, #16]
 800cab0:	690a      	ldr	r2, [r1, #16]
 800cab2:	1a9b      	subs	r3, r3, r2
 800cab4:	b530      	push	{r4, r5, lr}
 800cab6:	d10c      	bne.n	800cad2 <__mcmp+0x24>
 800cab8:	0092      	lsls	r2, r2, #2
 800caba:	3014      	adds	r0, #20
 800cabc:	3114      	adds	r1, #20
 800cabe:	1884      	adds	r4, r0, r2
 800cac0:	4411      	add	r1, r2
 800cac2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cac6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800caca:	4295      	cmp	r5, r2
 800cacc:	d003      	beq.n	800cad6 <__mcmp+0x28>
 800cace:	d305      	bcc.n	800cadc <__mcmp+0x2e>
 800cad0:	2301      	movs	r3, #1
 800cad2:	4618      	mov	r0, r3
 800cad4:	bd30      	pop	{r4, r5, pc}
 800cad6:	42a0      	cmp	r0, r4
 800cad8:	d3f3      	bcc.n	800cac2 <__mcmp+0x14>
 800cada:	e7fa      	b.n	800cad2 <__mcmp+0x24>
 800cadc:	f04f 33ff 	mov.w	r3, #4294967295
 800cae0:	e7f7      	b.n	800cad2 <__mcmp+0x24>

0800cae2 <__mdiff>:
 800cae2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cae6:	460d      	mov	r5, r1
 800cae8:	4607      	mov	r7, r0
 800caea:	4611      	mov	r1, r2
 800caec:	4628      	mov	r0, r5
 800caee:	4614      	mov	r4, r2
 800caf0:	f7ff ffdd 	bl	800caae <__mcmp>
 800caf4:	1e06      	subs	r6, r0, #0
 800caf6:	d108      	bne.n	800cb0a <__mdiff+0x28>
 800caf8:	4631      	mov	r1, r6
 800cafa:	4638      	mov	r0, r7
 800cafc:	f7ff fd90 	bl	800c620 <_Balloc>
 800cb00:	2301      	movs	r3, #1
 800cb02:	6103      	str	r3, [r0, #16]
 800cb04:	6146      	str	r6, [r0, #20]
 800cb06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb0a:	bfa4      	itt	ge
 800cb0c:	4623      	movge	r3, r4
 800cb0e:	462c      	movge	r4, r5
 800cb10:	4638      	mov	r0, r7
 800cb12:	6861      	ldr	r1, [r4, #4]
 800cb14:	bfa6      	itte	ge
 800cb16:	461d      	movge	r5, r3
 800cb18:	2600      	movge	r6, #0
 800cb1a:	2601      	movlt	r6, #1
 800cb1c:	f7ff fd80 	bl	800c620 <_Balloc>
 800cb20:	692b      	ldr	r3, [r5, #16]
 800cb22:	60c6      	str	r6, [r0, #12]
 800cb24:	6926      	ldr	r6, [r4, #16]
 800cb26:	f105 0914 	add.w	r9, r5, #20
 800cb2a:	f104 0214 	add.w	r2, r4, #20
 800cb2e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800cb32:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800cb36:	f100 0514 	add.w	r5, r0, #20
 800cb3a:	f04f 0c00 	mov.w	ip, #0
 800cb3e:	f852 ab04 	ldr.w	sl, [r2], #4
 800cb42:	f859 4b04 	ldr.w	r4, [r9], #4
 800cb46:	fa1c f18a 	uxtah	r1, ip, sl
 800cb4a:	b2a3      	uxth	r3, r4
 800cb4c:	1ac9      	subs	r1, r1, r3
 800cb4e:	0c23      	lsrs	r3, r4, #16
 800cb50:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800cb54:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800cb58:	b289      	uxth	r1, r1
 800cb5a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800cb5e:	45c8      	cmp	r8, r9
 800cb60:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800cb64:	4696      	mov	lr, r2
 800cb66:	f845 3b04 	str.w	r3, [r5], #4
 800cb6a:	d8e8      	bhi.n	800cb3e <__mdiff+0x5c>
 800cb6c:	45be      	cmp	lr, r7
 800cb6e:	d305      	bcc.n	800cb7c <__mdiff+0x9a>
 800cb70:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800cb74:	b18b      	cbz	r3, 800cb9a <__mdiff+0xb8>
 800cb76:	6106      	str	r6, [r0, #16]
 800cb78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb7c:	f85e 1b04 	ldr.w	r1, [lr], #4
 800cb80:	fa1c f381 	uxtah	r3, ip, r1
 800cb84:	141a      	asrs	r2, r3, #16
 800cb86:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800cb8a:	b29b      	uxth	r3, r3
 800cb8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cb94:	f845 3b04 	str.w	r3, [r5], #4
 800cb98:	e7e8      	b.n	800cb6c <__mdiff+0x8a>
 800cb9a:	3e01      	subs	r6, #1
 800cb9c:	e7e8      	b.n	800cb70 <__mdiff+0x8e>
	...

0800cba0 <__ulp>:
 800cba0:	4b12      	ldr	r3, [pc, #72]	; (800cbec <__ulp+0x4c>)
 800cba2:	ee10 2a90 	vmov	r2, s1
 800cba6:	401a      	ands	r2, r3
 800cba8:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	dd04      	ble.n	800cbba <__ulp+0x1a>
 800cbb0:	2000      	movs	r0, #0
 800cbb2:	4619      	mov	r1, r3
 800cbb4:	ec41 0b10 	vmov	d0, r0, r1
 800cbb8:	4770      	bx	lr
 800cbba:	425b      	negs	r3, r3
 800cbbc:	151b      	asrs	r3, r3, #20
 800cbbe:	2b13      	cmp	r3, #19
 800cbc0:	f04f 0000 	mov.w	r0, #0
 800cbc4:	f04f 0100 	mov.w	r1, #0
 800cbc8:	dc04      	bgt.n	800cbd4 <__ulp+0x34>
 800cbca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800cbce:	fa42 f103 	asr.w	r1, r2, r3
 800cbd2:	e7ef      	b.n	800cbb4 <__ulp+0x14>
 800cbd4:	3b14      	subs	r3, #20
 800cbd6:	2b1e      	cmp	r3, #30
 800cbd8:	f04f 0201 	mov.w	r2, #1
 800cbdc:	bfda      	itte	le
 800cbde:	f1c3 031f 	rsble	r3, r3, #31
 800cbe2:	fa02 f303 	lslle.w	r3, r2, r3
 800cbe6:	4613      	movgt	r3, r2
 800cbe8:	4618      	mov	r0, r3
 800cbea:	e7e3      	b.n	800cbb4 <__ulp+0x14>
 800cbec:	7ff00000 	.word	0x7ff00000

0800cbf0 <__b2d>:
 800cbf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbf2:	6905      	ldr	r5, [r0, #16]
 800cbf4:	f100 0714 	add.w	r7, r0, #20
 800cbf8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800cbfc:	1f2e      	subs	r6, r5, #4
 800cbfe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800cc02:	4620      	mov	r0, r4
 800cc04:	f7ff fdd0 	bl	800c7a8 <__hi0bits>
 800cc08:	f1c0 0320 	rsb	r3, r0, #32
 800cc0c:	280a      	cmp	r0, #10
 800cc0e:	600b      	str	r3, [r1, #0]
 800cc10:	f8df e074 	ldr.w	lr, [pc, #116]	; 800cc88 <__b2d+0x98>
 800cc14:	dc14      	bgt.n	800cc40 <__b2d+0x50>
 800cc16:	f1c0 0c0b 	rsb	ip, r0, #11
 800cc1a:	fa24 f10c 	lsr.w	r1, r4, ip
 800cc1e:	42b7      	cmp	r7, r6
 800cc20:	ea41 030e 	orr.w	r3, r1, lr
 800cc24:	bf34      	ite	cc
 800cc26:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cc2a:	2100      	movcs	r1, #0
 800cc2c:	3015      	adds	r0, #21
 800cc2e:	fa04 f000 	lsl.w	r0, r4, r0
 800cc32:	fa21 f10c 	lsr.w	r1, r1, ip
 800cc36:	ea40 0201 	orr.w	r2, r0, r1
 800cc3a:	ec43 2b10 	vmov	d0, r2, r3
 800cc3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc40:	42b7      	cmp	r7, r6
 800cc42:	bf3a      	itte	cc
 800cc44:	f1a5 0608 	subcc.w	r6, r5, #8
 800cc48:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800cc4c:	2100      	movcs	r1, #0
 800cc4e:	380b      	subs	r0, #11
 800cc50:	d015      	beq.n	800cc7e <__b2d+0x8e>
 800cc52:	4084      	lsls	r4, r0
 800cc54:	f1c0 0520 	rsb	r5, r0, #32
 800cc58:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800cc5c:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800cc60:	42be      	cmp	r6, r7
 800cc62:	fa21 fe05 	lsr.w	lr, r1, r5
 800cc66:	ea44 030e 	orr.w	r3, r4, lr
 800cc6a:	bf8c      	ite	hi
 800cc6c:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800cc70:	2400      	movls	r4, #0
 800cc72:	fa01 f000 	lsl.w	r0, r1, r0
 800cc76:	40ec      	lsrs	r4, r5
 800cc78:	ea40 0204 	orr.w	r2, r0, r4
 800cc7c:	e7dd      	b.n	800cc3a <__b2d+0x4a>
 800cc7e:	ea44 030e 	orr.w	r3, r4, lr
 800cc82:	460a      	mov	r2, r1
 800cc84:	e7d9      	b.n	800cc3a <__b2d+0x4a>
 800cc86:	bf00      	nop
 800cc88:	3ff00000 	.word	0x3ff00000

0800cc8c <__d2b>:
 800cc8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc90:	460e      	mov	r6, r1
 800cc92:	2101      	movs	r1, #1
 800cc94:	ec59 8b10 	vmov	r8, r9, d0
 800cc98:	4615      	mov	r5, r2
 800cc9a:	f7ff fcc1 	bl	800c620 <_Balloc>
 800cc9e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800cca2:	4607      	mov	r7, r0
 800cca4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cca8:	bb34      	cbnz	r4, 800ccf8 <__d2b+0x6c>
 800ccaa:	9301      	str	r3, [sp, #4]
 800ccac:	f1b8 0f00 	cmp.w	r8, #0
 800ccb0:	d027      	beq.n	800cd02 <__d2b+0x76>
 800ccb2:	a802      	add	r0, sp, #8
 800ccb4:	f840 8d08 	str.w	r8, [r0, #-8]!
 800ccb8:	f7ff fd95 	bl	800c7e6 <__lo0bits>
 800ccbc:	9900      	ldr	r1, [sp, #0]
 800ccbe:	b1f0      	cbz	r0, 800ccfe <__d2b+0x72>
 800ccc0:	9a01      	ldr	r2, [sp, #4]
 800ccc2:	f1c0 0320 	rsb	r3, r0, #32
 800ccc6:	fa02 f303 	lsl.w	r3, r2, r3
 800ccca:	430b      	orrs	r3, r1
 800cccc:	40c2      	lsrs	r2, r0
 800ccce:	617b      	str	r3, [r7, #20]
 800ccd0:	9201      	str	r2, [sp, #4]
 800ccd2:	9b01      	ldr	r3, [sp, #4]
 800ccd4:	61bb      	str	r3, [r7, #24]
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	bf14      	ite	ne
 800ccda:	2102      	movne	r1, #2
 800ccdc:	2101      	moveq	r1, #1
 800ccde:	6139      	str	r1, [r7, #16]
 800cce0:	b1c4      	cbz	r4, 800cd14 <__d2b+0x88>
 800cce2:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800cce6:	4404      	add	r4, r0
 800cce8:	6034      	str	r4, [r6, #0]
 800ccea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ccee:	6028      	str	r0, [r5, #0]
 800ccf0:	4638      	mov	r0, r7
 800ccf2:	b003      	add	sp, #12
 800ccf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ccf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ccfc:	e7d5      	b.n	800ccaa <__d2b+0x1e>
 800ccfe:	6179      	str	r1, [r7, #20]
 800cd00:	e7e7      	b.n	800ccd2 <__d2b+0x46>
 800cd02:	a801      	add	r0, sp, #4
 800cd04:	f7ff fd6f 	bl	800c7e6 <__lo0bits>
 800cd08:	9b01      	ldr	r3, [sp, #4]
 800cd0a:	617b      	str	r3, [r7, #20]
 800cd0c:	2101      	movs	r1, #1
 800cd0e:	6139      	str	r1, [r7, #16]
 800cd10:	3020      	adds	r0, #32
 800cd12:	e7e5      	b.n	800cce0 <__d2b+0x54>
 800cd14:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800cd18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cd1c:	6030      	str	r0, [r6, #0]
 800cd1e:	6918      	ldr	r0, [r3, #16]
 800cd20:	f7ff fd42 	bl	800c7a8 <__hi0bits>
 800cd24:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800cd28:	e7e1      	b.n	800ccee <__d2b+0x62>

0800cd2a <__ratio>:
 800cd2a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cd2e:	4688      	mov	r8, r1
 800cd30:	4669      	mov	r1, sp
 800cd32:	4681      	mov	r9, r0
 800cd34:	f7ff ff5c 	bl	800cbf0 <__b2d>
 800cd38:	a901      	add	r1, sp, #4
 800cd3a:	4640      	mov	r0, r8
 800cd3c:	ec55 4b10 	vmov	r4, r5, d0
 800cd40:	f7ff ff56 	bl	800cbf0 <__b2d>
 800cd44:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cd48:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800cd4c:	1a9a      	subs	r2, r3, r2
 800cd4e:	e89d 000a 	ldmia.w	sp, {r1, r3}
 800cd52:	1acb      	subs	r3, r1, r3
 800cd54:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 800cd58:	ec57 6b10 	vmov	r6, r7, d0
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	bfd6      	itet	le
 800cd60:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800cd64:	eb05 5503 	addgt.w	r5, r5, r3, lsl #20
 800cd68:	eb07 5703 	addle.w	r7, r7, r3, lsl #20
 800cd6c:	4632      	mov	r2, r6
 800cd6e:	463b      	mov	r3, r7
 800cd70:	4620      	mov	r0, r4
 800cd72:	4629      	mov	r1, r5
 800cd74:	f7f3 fd76 	bl	8000864 <__aeabi_ddiv>
 800cd78:	ec41 0b10 	vmov	d0, r0, r1
 800cd7c:	b003      	add	sp, #12
 800cd7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800cd82 <__copybits>:
 800cd82:	3901      	subs	r1, #1
 800cd84:	b510      	push	{r4, lr}
 800cd86:	1149      	asrs	r1, r1, #5
 800cd88:	6914      	ldr	r4, [r2, #16]
 800cd8a:	3101      	adds	r1, #1
 800cd8c:	f102 0314 	add.w	r3, r2, #20
 800cd90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800cd94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800cd98:	42a3      	cmp	r3, r4
 800cd9a:	4602      	mov	r2, r0
 800cd9c:	d303      	bcc.n	800cda6 <__copybits+0x24>
 800cd9e:	2300      	movs	r3, #0
 800cda0:	428a      	cmp	r2, r1
 800cda2:	d305      	bcc.n	800cdb0 <__copybits+0x2e>
 800cda4:	bd10      	pop	{r4, pc}
 800cda6:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdaa:	f840 2b04 	str.w	r2, [r0], #4
 800cdae:	e7f3      	b.n	800cd98 <__copybits+0x16>
 800cdb0:	f842 3b04 	str.w	r3, [r2], #4
 800cdb4:	e7f4      	b.n	800cda0 <__copybits+0x1e>

0800cdb6 <__any_on>:
 800cdb6:	f100 0214 	add.w	r2, r0, #20
 800cdba:	6900      	ldr	r0, [r0, #16]
 800cdbc:	114b      	asrs	r3, r1, #5
 800cdbe:	4298      	cmp	r0, r3
 800cdc0:	b510      	push	{r4, lr}
 800cdc2:	db11      	blt.n	800cde8 <__any_on+0x32>
 800cdc4:	dd0a      	ble.n	800cddc <__any_on+0x26>
 800cdc6:	f011 011f 	ands.w	r1, r1, #31
 800cdca:	d007      	beq.n	800cddc <__any_on+0x26>
 800cdcc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cdd0:	fa24 f001 	lsr.w	r0, r4, r1
 800cdd4:	fa00 f101 	lsl.w	r1, r0, r1
 800cdd8:	428c      	cmp	r4, r1
 800cdda:	d10b      	bne.n	800cdf4 <__any_on+0x3e>
 800cddc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cde0:	4293      	cmp	r3, r2
 800cde2:	d803      	bhi.n	800cdec <__any_on+0x36>
 800cde4:	2000      	movs	r0, #0
 800cde6:	bd10      	pop	{r4, pc}
 800cde8:	4603      	mov	r3, r0
 800cdea:	e7f7      	b.n	800cddc <__any_on+0x26>
 800cdec:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cdf0:	2900      	cmp	r1, #0
 800cdf2:	d0f5      	beq.n	800cde0 <__any_on+0x2a>
 800cdf4:	2001      	movs	r0, #1
 800cdf6:	bd10      	pop	{r4, pc}

0800cdf8 <_calloc_r>:
 800cdf8:	b538      	push	{r3, r4, r5, lr}
 800cdfa:	fb02 f401 	mul.w	r4, r2, r1
 800cdfe:	4621      	mov	r1, r4
 800ce00:	f000 f856 	bl	800ceb0 <_malloc_r>
 800ce04:	4605      	mov	r5, r0
 800ce06:	b118      	cbz	r0, 800ce10 <_calloc_r+0x18>
 800ce08:	4622      	mov	r2, r4
 800ce0a:	2100      	movs	r1, #0
 800ce0c:	f7ff fc00 	bl	800c610 <memset>
 800ce10:	4628      	mov	r0, r5
 800ce12:	bd38      	pop	{r3, r4, r5, pc}

0800ce14 <_free_r>:
 800ce14:	b538      	push	{r3, r4, r5, lr}
 800ce16:	4605      	mov	r5, r0
 800ce18:	2900      	cmp	r1, #0
 800ce1a:	d045      	beq.n	800cea8 <_free_r+0x94>
 800ce1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ce20:	1f0c      	subs	r4, r1, #4
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	bfb8      	it	lt
 800ce26:	18e4      	addlt	r4, r4, r3
 800ce28:	f000 fc48 	bl	800d6bc <__malloc_lock>
 800ce2c:	4a1f      	ldr	r2, [pc, #124]	; (800ceac <_free_r+0x98>)
 800ce2e:	6813      	ldr	r3, [r2, #0]
 800ce30:	4610      	mov	r0, r2
 800ce32:	b933      	cbnz	r3, 800ce42 <_free_r+0x2e>
 800ce34:	6063      	str	r3, [r4, #4]
 800ce36:	6014      	str	r4, [r2, #0]
 800ce38:	4628      	mov	r0, r5
 800ce3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ce3e:	f000 bc3e 	b.w	800d6be <__malloc_unlock>
 800ce42:	42a3      	cmp	r3, r4
 800ce44:	d90c      	bls.n	800ce60 <_free_r+0x4c>
 800ce46:	6821      	ldr	r1, [r4, #0]
 800ce48:	1862      	adds	r2, r4, r1
 800ce4a:	4293      	cmp	r3, r2
 800ce4c:	bf04      	itt	eq
 800ce4e:	681a      	ldreq	r2, [r3, #0]
 800ce50:	685b      	ldreq	r3, [r3, #4]
 800ce52:	6063      	str	r3, [r4, #4]
 800ce54:	bf04      	itt	eq
 800ce56:	1852      	addeq	r2, r2, r1
 800ce58:	6022      	streq	r2, [r4, #0]
 800ce5a:	6004      	str	r4, [r0, #0]
 800ce5c:	e7ec      	b.n	800ce38 <_free_r+0x24>
 800ce5e:	4613      	mov	r3, r2
 800ce60:	685a      	ldr	r2, [r3, #4]
 800ce62:	b10a      	cbz	r2, 800ce68 <_free_r+0x54>
 800ce64:	42a2      	cmp	r2, r4
 800ce66:	d9fa      	bls.n	800ce5e <_free_r+0x4a>
 800ce68:	6819      	ldr	r1, [r3, #0]
 800ce6a:	1858      	adds	r0, r3, r1
 800ce6c:	42a0      	cmp	r0, r4
 800ce6e:	d10b      	bne.n	800ce88 <_free_r+0x74>
 800ce70:	6820      	ldr	r0, [r4, #0]
 800ce72:	4401      	add	r1, r0
 800ce74:	1858      	adds	r0, r3, r1
 800ce76:	4282      	cmp	r2, r0
 800ce78:	6019      	str	r1, [r3, #0]
 800ce7a:	d1dd      	bne.n	800ce38 <_free_r+0x24>
 800ce7c:	6810      	ldr	r0, [r2, #0]
 800ce7e:	6852      	ldr	r2, [r2, #4]
 800ce80:	605a      	str	r2, [r3, #4]
 800ce82:	4401      	add	r1, r0
 800ce84:	6019      	str	r1, [r3, #0]
 800ce86:	e7d7      	b.n	800ce38 <_free_r+0x24>
 800ce88:	d902      	bls.n	800ce90 <_free_r+0x7c>
 800ce8a:	230c      	movs	r3, #12
 800ce8c:	602b      	str	r3, [r5, #0]
 800ce8e:	e7d3      	b.n	800ce38 <_free_r+0x24>
 800ce90:	6820      	ldr	r0, [r4, #0]
 800ce92:	1821      	adds	r1, r4, r0
 800ce94:	428a      	cmp	r2, r1
 800ce96:	bf04      	itt	eq
 800ce98:	6811      	ldreq	r1, [r2, #0]
 800ce9a:	6852      	ldreq	r2, [r2, #4]
 800ce9c:	6062      	str	r2, [r4, #4]
 800ce9e:	bf04      	itt	eq
 800cea0:	1809      	addeq	r1, r1, r0
 800cea2:	6021      	streq	r1, [r4, #0]
 800cea4:	605c      	str	r4, [r3, #4]
 800cea6:	e7c7      	b.n	800ce38 <_free_r+0x24>
 800cea8:	bd38      	pop	{r3, r4, r5, pc}
 800ceaa:	bf00      	nop
 800ceac:	20000258 	.word	0x20000258

0800ceb0 <_malloc_r>:
 800ceb0:	b570      	push	{r4, r5, r6, lr}
 800ceb2:	1ccd      	adds	r5, r1, #3
 800ceb4:	f025 0503 	bic.w	r5, r5, #3
 800ceb8:	3508      	adds	r5, #8
 800ceba:	2d0c      	cmp	r5, #12
 800cebc:	bf38      	it	cc
 800cebe:	250c      	movcc	r5, #12
 800cec0:	2d00      	cmp	r5, #0
 800cec2:	4606      	mov	r6, r0
 800cec4:	db01      	blt.n	800ceca <_malloc_r+0x1a>
 800cec6:	42a9      	cmp	r1, r5
 800cec8:	d903      	bls.n	800ced2 <_malloc_r+0x22>
 800ceca:	230c      	movs	r3, #12
 800cecc:	6033      	str	r3, [r6, #0]
 800cece:	2000      	movs	r0, #0
 800ced0:	bd70      	pop	{r4, r5, r6, pc}
 800ced2:	f000 fbf3 	bl	800d6bc <__malloc_lock>
 800ced6:	4a23      	ldr	r2, [pc, #140]	; (800cf64 <_malloc_r+0xb4>)
 800ced8:	6814      	ldr	r4, [r2, #0]
 800ceda:	4621      	mov	r1, r4
 800cedc:	b991      	cbnz	r1, 800cf04 <_malloc_r+0x54>
 800cede:	4c22      	ldr	r4, [pc, #136]	; (800cf68 <_malloc_r+0xb8>)
 800cee0:	6823      	ldr	r3, [r4, #0]
 800cee2:	b91b      	cbnz	r3, 800ceec <_malloc_r+0x3c>
 800cee4:	4630      	mov	r0, r6
 800cee6:	f000 fb07 	bl	800d4f8 <_sbrk_r>
 800ceea:	6020      	str	r0, [r4, #0]
 800ceec:	4629      	mov	r1, r5
 800ceee:	4630      	mov	r0, r6
 800cef0:	f000 fb02 	bl	800d4f8 <_sbrk_r>
 800cef4:	1c43      	adds	r3, r0, #1
 800cef6:	d126      	bne.n	800cf46 <_malloc_r+0x96>
 800cef8:	230c      	movs	r3, #12
 800cefa:	6033      	str	r3, [r6, #0]
 800cefc:	4630      	mov	r0, r6
 800cefe:	f000 fbde 	bl	800d6be <__malloc_unlock>
 800cf02:	e7e4      	b.n	800cece <_malloc_r+0x1e>
 800cf04:	680b      	ldr	r3, [r1, #0]
 800cf06:	1b5b      	subs	r3, r3, r5
 800cf08:	d41a      	bmi.n	800cf40 <_malloc_r+0x90>
 800cf0a:	2b0b      	cmp	r3, #11
 800cf0c:	d90f      	bls.n	800cf2e <_malloc_r+0x7e>
 800cf0e:	600b      	str	r3, [r1, #0]
 800cf10:	50cd      	str	r5, [r1, r3]
 800cf12:	18cc      	adds	r4, r1, r3
 800cf14:	4630      	mov	r0, r6
 800cf16:	f000 fbd2 	bl	800d6be <__malloc_unlock>
 800cf1a:	f104 000b 	add.w	r0, r4, #11
 800cf1e:	1d23      	adds	r3, r4, #4
 800cf20:	f020 0007 	bic.w	r0, r0, #7
 800cf24:	1ac3      	subs	r3, r0, r3
 800cf26:	d01b      	beq.n	800cf60 <_malloc_r+0xb0>
 800cf28:	425a      	negs	r2, r3
 800cf2a:	50e2      	str	r2, [r4, r3]
 800cf2c:	bd70      	pop	{r4, r5, r6, pc}
 800cf2e:	428c      	cmp	r4, r1
 800cf30:	bf0d      	iteet	eq
 800cf32:	6863      	ldreq	r3, [r4, #4]
 800cf34:	684b      	ldrne	r3, [r1, #4]
 800cf36:	6063      	strne	r3, [r4, #4]
 800cf38:	6013      	streq	r3, [r2, #0]
 800cf3a:	bf18      	it	ne
 800cf3c:	460c      	movne	r4, r1
 800cf3e:	e7e9      	b.n	800cf14 <_malloc_r+0x64>
 800cf40:	460c      	mov	r4, r1
 800cf42:	6849      	ldr	r1, [r1, #4]
 800cf44:	e7ca      	b.n	800cedc <_malloc_r+0x2c>
 800cf46:	1cc4      	adds	r4, r0, #3
 800cf48:	f024 0403 	bic.w	r4, r4, #3
 800cf4c:	42a0      	cmp	r0, r4
 800cf4e:	d005      	beq.n	800cf5c <_malloc_r+0xac>
 800cf50:	1a21      	subs	r1, r4, r0
 800cf52:	4630      	mov	r0, r6
 800cf54:	f000 fad0 	bl	800d4f8 <_sbrk_r>
 800cf58:	3001      	adds	r0, #1
 800cf5a:	d0cd      	beq.n	800cef8 <_malloc_r+0x48>
 800cf5c:	6025      	str	r5, [r4, #0]
 800cf5e:	e7d9      	b.n	800cf14 <_malloc_r+0x64>
 800cf60:	bd70      	pop	{r4, r5, r6, pc}
 800cf62:	bf00      	nop
 800cf64:	20000258 	.word	0x20000258
 800cf68:	2000025c 	.word	0x2000025c

0800cf6c <__ssputs_r>:
 800cf6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf70:	688e      	ldr	r6, [r1, #8]
 800cf72:	429e      	cmp	r6, r3
 800cf74:	4682      	mov	sl, r0
 800cf76:	460c      	mov	r4, r1
 800cf78:	4691      	mov	r9, r2
 800cf7a:	4698      	mov	r8, r3
 800cf7c:	d835      	bhi.n	800cfea <__ssputs_r+0x7e>
 800cf7e:	898a      	ldrh	r2, [r1, #12]
 800cf80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cf84:	d031      	beq.n	800cfea <__ssputs_r+0x7e>
 800cf86:	6825      	ldr	r5, [r4, #0]
 800cf88:	6909      	ldr	r1, [r1, #16]
 800cf8a:	1a6f      	subs	r7, r5, r1
 800cf8c:	6965      	ldr	r5, [r4, #20]
 800cf8e:	2302      	movs	r3, #2
 800cf90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cf94:	fb95 f5f3 	sdiv	r5, r5, r3
 800cf98:	f108 0301 	add.w	r3, r8, #1
 800cf9c:	443b      	add	r3, r7
 800cf9e:	429d      	cmp	r5, r3
 800cfa0:	bf38      	it	cc
 800cfa2:	461d      	movcc	r5, r3
 800cfa4:	0553      	lsls	r3, r2, #21
 800cfa6:	d531      	bpl.n	800d00c <__ssputs_r+0xa0>
 800cfa8:	4629      	mov	r1, r5
 800cfaa:	f7ff ff81 	bl	800ceb0 <_malloc_r>
 800cfae:	4606      	mov	r6, r0
 800cfb0:	b950      	cbnz	r0, 800cfc8 <__ssputs_r+0x5c>
 800cfb2:	230c      	movs	r3, #12
 800cfb4:	f8ca 3000 	str.w	r3, [sl]
 800cfb8:	89a3      	ldrh	r3, [r4, #12]
 800cfba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfbe:	81a3      	strh	r3, [r4, #12]
 800cfc0:	f04f 30ff 	mov.w	r0, #4294967295
 800cfc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfc8:	463a      	mov	r2, r7
 800cfca:	6921      	ldr	r1, [r4, #16]
 800cfcc:	f7fc faa2 	bl	8009514 <memcpy>
 800cfd0:	89a3      	ldrh	r3, [r4, #12]
 800cfd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cfd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfda:	81a3      	strh	r3, [r4, #12]
 800cfdc:	6126      	str	r6, [r4, #16]
 800cfde:	6165      	str	r5, [r4, #20]
 800cfe0:	443e      	add	r6, r7
 800cfe2:	1bed      	subs	r5, r5, r7
 800cfe4:	6026      	str	r6, [r4, #0]
 800cfe6:	60a5      	str	r5, [r4, #8]
 800cfe8:	4646      	mov	r6, r8
 800cfea:	4546      	cmp	r6, r8
 800cfec:	bf28      	it	cs
 800cfee:	4646      	movcs	r6, r8
 800cff0:	4632      	mov	r2, r6
 800cff2:	4649      	mov	r1, r9
 800cff4:	6820      	ldr	r0, [r4, #0]
 800cff6:	f000 fb47 	bl	800d688 <memmove>
 800cffa:	68a3      	ldr	r3, [r4, #8]
 800cffc:	1b9b      	subs	r3, r3, r6
 800cffe:	60a3      	str	r3, [r4, #8]
 800d000:	6823      	ldr	r3, [r4, #0]
 800d002:	441e      	add	r6, r3
 800d004:	6026      	str	r6, [r4, #0]
 800d006:	2000      	movs	r0, #0
 800d008:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d00c:	462a      	mov	r2, r5
 800d00e:	f000 fb57 	bl	800d6c0 <_realloc_r>
 800d012:	4606      	mov	r6, r0
 800d014:	2800      	cmp	r0, #0
 800d016:	d1e1      	bne.n	800cfdc <__ssputs_r+0x70>
 800d018:	6921      	ldr	r1, [r4, #16]
 800d01a:	4650      	mov	r0, sl
 800d01c:	f7ff fefa 	bl	800ce14 <_free_r>
 800d020:	e7c7      	b.n	800cfb2 <__ssputs_r+0x46>
	...

0800d024 <_svfiprintf_r>:
 800d024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d028:	b09d      	sub	sp, #116	; 0x74
 800d02a:	4680      	mov	r8, r0
 800d02c:	9303      	str	r3, [sp, #12]
 800d02e:	898b      	ldrh	r3, [r1, #12]
 800d030:	061c      	lsls	r4, r3, #24
 800d032:	460d      	mov	r5, r1
 800d034:	4616      	mov	r6, r2
 800d036:	d50f      	bpl.n	800d058 <_svfiprintf_r+0x34>
 800d038:	690b      	ldr	r3, [r1, #16]
 800d03a:	b96b      	cbnz	r3, 800d058 <_svfiprintf_r+0x34>
 800d03c:	2140      	movs	r1, #64	; 0x40
 800d03e:	f7ff ff37 	bl	800ceb0 <_malloc_r>
 800d042:	6028      	str	r0, [r5, #0]
 800d044:	6128      	str	r0, [r5, #16]
 800d046:	b928      	cbnz	r0, 800d054 <_svfiprintf_r+0x30>
 800d048:	230c      	movs	r3, #12
 800d04a:	f8c8 3000 	str.w	r3, [r8]
 800d04e:	f04f 30ff 	mov.w	r0, #4294967295
 800d052:	e0c5      	b.n	800d1e0 <_svfiprintf_r+0x1bc>
 800d054:	2340      	movs	r3, #64	; 0x40
 800d056:	616b      	str	r3, [r5, #20]
 800d058:	2300      	movs	r3, #0
 800d05a:	9309      	str	r3, [sp, #36]	; 0x24
 800d05c:	2320      	movs	r3, #32
 800d05e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d062:	2330      	movs	r3, #48	; 0x30
 800d064:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d068:	f04f 0b01 	mov.w	fp, #1
 800d06c:	4637      	mov	r7, r6
 800d06e:	463c      	mov	r4, r7
 800d070:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d074:	2b00      	cmp	r3, #0
 800d076:	d13c      	bne.n	800d0f2 <_svfiprintf_r+0xce>
 800d078:	ebb7 0a06 	subs.w	sl, r7, r6
 800d07c:	d00b      	beq.n	800d096 <_svfiprintf_r+0x72>
 800d07e:	4653      	mov	r3, sl
 800d080:	4632      	mov	r2, r6
 800d082:	4629      	mov	r1, r5
 800d084:	4640      	mov	r0, r8
 800d086:	f7ff ff71 	bl	800cf6c <__ssputs_r>
 800d08a:	3001      	adds	r0, #1
 800d08c:	f000 80a3 	beq.w	800d1d6 <_svfiprintf_r+0x1b2>
 800d090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d092:	4453      	add	r3, sl
 800d094:	9309      	str	r3, [sp, #36]	; 0x24
 800d096:	783b      	ldrb	r3, [r7, #0]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	f000 809c 	beq.w	800d1d6 <_svfiprintf_r+0x1b2>
 800d09e:	2300      	movs	r3, #0
 800d0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800d0a4:	9304      	str	r3, [sp, #16]
 800d0a6:	9307      	str	r3, [sp, #28]
 800d0a8:	9205      	str	r2, [sp, #20]
 800d0aa:	9306      	str	r3, [sp, #24]
 800d0ac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0b0:	931a      	str	r3, [sp, #104]	; 0x68
 800d0b2:	2205      	movs	r2, #5
 800d0b4:	7821      	ldrb	r1, [r4, #0]
 800d0b6:	4850      	ldr	r0, [pc, #320]	; (800d1f8 <_svfiprintf_r+0x1d4>)
 800d0b8:	f7f3 f8a2 	bl	8000200 <memchr>
 800d0bc:	1c67      	adds	r7, r4, #1
 800d0be:	9b04      	ldr	r3, [sp, #16]
 800d0c0:	b9d8      	cbnz	r0, 800d0fa <_svfiprintf_r+0xd6>
 800d0c2:	06d9      	lsls	r1, r3, #27
 800d0c4:	bf44      	itt	mi
 800d0c6:	2220      	movmi	r2, #32
 800d0c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d0cc:	071a      	lsls	r2, r3, #28
 800d0ce:	bf44      	itt	mi
 800d0d0:	222b      	movmi	r2, #43	; 0x2b
 800d0d2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d0d6:	7822      	ldrb	r2, [r4, #0]
 800d0d8:	2a2a      	cmp	r2, #42	; 0x2a
 800d0da:	d016      	beq.n	800d10a <_svfiprintf_r+0xe6>
 800d0dc:	9a07      	ldr	r2, [sp, #28]
 800d0de:	2100      	movs	r1, #0
 800d0e0:	200a      	movs	r0, #10
 800d0e2:	4627      	mov	r7, r4
 800d0e4:	3401      	adds	r4, #1
 800d0e6:	783b      	ldrb	r3, [r7, #0]
 800d0e8:	3b30      	subs	r3, #48	; 0x30
 800d0ea:	2b09      	cmp	r3, #9
 800d0ec:	d951      	bls.n	800d192 <_svfiprintf_r+0x16e>
 800d0ee:	b1c9      	cbz	r1, 800d124 <_svfiprintf_r+0x100>
 800d0f0:	e011      	b.n	800d116 <_svfiprintf_r+0xf2>
 800d0f2:	2b25      	cmp	r3, #37	; 0x25
 800d0f4:	d0c0      	beq.n	800d078 <_svfiprintf_r+0x54>
 800d0f6:	4627      	mov	r7, r4
 800d0f8:	e7b9      	b.n	800d06e <_svfiprintf_r+0x4a>
 800d0fa:	4a3f      	ldr	r2, [pc, #252]	; (800d1f8 <_svfiprintf_r+0x1d4>)
 800d0fc:	1a80      	subs	r0, r0, r2
 800d0fe:	fa0b f000 	lsl.w	r0, fp, r0
 800d102:	4318      	orrs	r0, r3
 800d104:	9004      	str	r0, [sp, #16]
 800d106:	463c      	mov	r4, r7
 800d108:	e7d3      	b.n	800d0b2 <_svfiprintf_r+0x8e>
 800d10a:	9a03      	ldr	r2, [sp, #12]
 800d10c:	1d11      	adds	r1, r2, #4
 800d10e:	6812      	ldr	r2, [r2, #0]
 800d110:	9103      	str	r1, [sp, #12]
 800d112:	2a00      	cmp	r2, #0
 800d114:	db01      	blt.n	800d11a <_svfiprintf_r+0xf6>
 800d116:	9207      	str	r2, [sp, #28]
 800d118:	e004      	b.n	800d124 <_svfiprintf_r+0x100>
 800d11a:	4252      	negs	r2, r2
 800d11c:	f043 0302 	orr.w	r3, r3, #2
 800d120:	9207      	str	r2, [sp, #28]
 800d122:	9304      	str	r3, [sp, #16]
 800d124:	783b      	ldrb	r3, [r7, #0]
 800d126:	2b2e      	cmp	r3, #46	; 0x2e
 800d128:	d10e      	bne.n	800d148 <_svfiprintf_r+0x124>
 800d12a:	787b      	ldrb	r3, [r7, #1]
 800d12c:	2b2a      	cmp	r3, #42	; 0x2a
 800d12e:	f107 0101 	add.w	r1, r7, #1
 800d132:	d132      	bne.n	800d19a <_svfiprintf_r+0x176>
 800d134:	9b03      	ldr	r3, [sp, #12]
 800d136:	1d1a      	adds	r2, r3, #4
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	9203      	str	r2, [sp, #12]
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	bfb8      	it	lt
 800d140:	f04f 33ff 	movlt.w	r3, #4294967295
 800d144:	3702      	adds	r7, #2
 800d146:	9305      	str	r3, [sp, #20]
 800d148:	4c2c      	ldr	r4, [pc, #176]	; (800d1fc <_svfiprintf_r+0x1d8>)
 800d14a:	7839      	ldrb	r1, [r7, #0]
 800d14c:	2203      	movs	r2, #3
 800d14e:	4620      	mov	r0, r4
 800d150:	f7f3 f856 	bl	8000200 <memchr>
 800d154:	b138      	cbz	r0, 800d166 <_svfiprintf_r+0x142>
 800d156:	2340      	movs	r3, #64	; 0x40
 800d158:	1b00      	subs	r0, r0, r4
 800d15a:	fa03 f000 	lsl.w	r0, r3, r0
 800d15e:	9b04      	ldr	r3, [sp, #16]
 800d160:	4303      	orrs	r3, r0
 800d162:	9304      	str	r3, [sp, #16]
 800d164:	3701      	adds	r7, #1
 800d166:	7839      	ldrb	r1, [r7, #0]
 800d168:	4825      	ldr	r0, [pc, #148]	; (800d200 <_svfiprintf_r+0x1dc>)
 800d16a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d16e:	2206      	movs	r2, #6
 800d170:	1c7e      	adds	r6, r7, #1
 800d172:	f7f3 f845 	bl	8000200 <memchr>
 800d176:	2800      	cmp	r0, #0
 800d178:	d035      	beq.n	800d1e6 <_svfiprintf_r+0x1c2>
 800d17a:	4b22      	ldr	r3, [pc, #136]	; (800d204 <_svfiprintf_r+0x1e0>)
 800d17c:	b9fb      	cbnz	r3, 800d1be <_svfiprintf_r+0x19a>
 800d17e:	9b03      	ldr	r3, [sp, #12]
 800d180:	3307      	adds	r3, #7
 800d182:	f023 0307 	bic.w	r3, r3, #7
 800d186:	3308      	adds	r3, #8
 800d188:	9303      	str	r3, [sp, #12]
 800d18a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d18c:	444b      	add	r3, r9
 800d18e:	9309      	str	r3, [sp, #36]	; 0x24
 800d190:	e76c      	b.n	800d06c <_svfiprintf_r+0x48>
 800d192:	fb00 3202 	mla	r2, r0, r2, r3
 800d196:	2101      	movs	r1, #1
 800d198:	e7a3      	b.n	800d0e2 <_svfiprintf_r+0xbe>
 800d19a:	2300      	movs	r3, #0
 800d19c:	9305      	str	r3, [sp, #20]
 800d19e:	4618      	mov	r0, r3
 800d1a0:	240a      	movs	r4, #10
 800d1a2:	460f      	mov	r7, r1
 800d1a4:	3101      	adds	r1, #1
 800d1a6:	783a      	ldrb	r2, [r7, #0]
 800d1a8:	3a30      	subs	r2, #48	; 0x30
 800d1aa:	2a09      	cmp	r2, #9
 800d1ac:	d903      	bls.n	800d1b6 <_svfiprintf_r+0x192>
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d0ca      	beq.n	800d148 <_svfiprintf_r+0x124>
 800d1b2:	9005      	str	r0, [sp, #20]
 800d1b4:	e7c8      	b.n	800d148 <_svfiprintf_r+0x124>
 800d1b6:	fb04 2000 	mla	r0, r4, r0, r2
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	e7f1      	b.n	800d1a2 <_svfiprintf_r+0x17e>
 800d1be:	ab03      	add	r3, sp, #12
 800d1c0:	9300      	str	r3, [sp, #0]
 800d1c2:	462a      	mov	r2, r5
 800d1c4:	4b10      	ldr	r3, [pc, #64]	; (800d208 <_svfiprintf_r+0x1e4>)
 800d1c6:	a904      	add	r1, sp, #16
 800d1c8:	4640      	mov	r0, r8
 800d1ca:	f7fc fa45 	bl	8009658 <_printf_float>
 800d1ce:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d1d2:	4681      	mov	r9, r0
 800d1d4:	d1d9      	bne.n	800d18a <_svfiprintf_r+0x166>
 800d1d6:	89ab      	ldrh	r3, [r5, #12]
 800d1d8:	065b      	lsls	r3, r3, #25
 800d1da:	f53f af38 	bmi.w	800d04e <_svfiprintf_r+0x2a>
 800d1de:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d1e0:	b01d      	add	sp, #116	; 0x74
 800d1e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1e6:	ab03      	add	r3, sp, #12
 800d1e8:	9300      	str	r3, [sp, #0]
 800d1ea:	462a      	mov	r2, r5
 800d1ec:	4b06      	ldr	r3, [pc, #24]	; (800d208 <_svfiprintf_r+0x1e4>)
 800d1ee:	a904      	add	r1, sp, #16
 800d1f0:	4640      	mov	r0, r8
 800d1f2:	f7fc fce7 	bl	8009bc4 <_printf_i>
 800d1f6:	e7ea      	b.n	800d1ce <_svfiprintf_r+0x1aa>
 800d1f8:	0800de0c 	.word	0x0800de0c
 800d1fc:	0800de12 	.word	0x0800de12
 800d200:	0800de16 	.word	0x0800de16
 800d204:	08009659 	.word	0x08009659
 800d208:	0800cf6d 	.word	0x0800cf6d

0800d20c <__sfputc_r>:
 800d20c:	6893      	ldr	r3, [r2, #8]
 800d20e:	3b01      	subs	r3, #1
 800d210:	2b00      	cmp	r3, #0
 800d212:	b410      	push	{r4}
 800d214:	6093      	str	r3, [r2, #8]
 800d216:	da09      	bge.n	800d22c <__sfputc_r+0x20>
 800d218:	6994      	ldr	r4, [r2, #24]
 800d21a:	42a3      	cmp	r3, r4
 800d21c:	db02      	blt.n	800d224 <__sfputc_r+0x18>
 800d21e:	b2cb      	uxtb	r3, r1
 800d220:	2b0a      	cmp	r3, #10
 800d222:	d103      	bne.n	800d22c <__sfputc_r+0x20>
 800d224:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d228:	f7fd bdac 	b.w	800ad84 <__swbuf_r>
 800d22c:	6813      	ldr	r3, [r2, #0]
 800d22e:	1c58      	adds	r0, r3, #1
 800d230:	6010      	str	r0, [r2, #0]
 800d232:	7019      	strb	r1, [r3, #0]
 800d234:	b2c8      	uxtb	r0, r1
 800d236:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d23a:	4770      	bx	lr

0800d23c <__sfputs_r>:
 800d23c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d23e:	4606      	mov	r6, r0
 800d240:	460f      	mov	r7, r1
 800d242:	4614      	mov	r4, r2
 800d244:	18d5      	adds	r5, r2, r3
 800d246:	42ac      	cmp	r4, r5
 800d248:	d101      	bne.n	800d24e <__sfputs_r+0x12>
 800d24a:	2000      	movs	r0, #0
 800d24c:	e007      	b.n	800d25e <__sfputs_r+0x22>
 800d24e:	463a      	mov	r2, r7
 800d250:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d254:	4630      	mov	r0, r6
 800d256:	f7ff ffd9 	bl	800d20c <__sfputc_r>
 800d25a:	1c43      	adds	r3, r0, #1
 800d25c:	d1f3      	bne.n	800d246 <__sfputs_r+0xa>
 800d25e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d260 <_vfiprintf_r>:
 800d260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d264:	b09d      	sub	sp, #116	; 0x74
 800d266:	460c      	mov	r4, r1
 800d268:	4617      	mov	r7, r2
 800d26a:	9303      	str	r3, [sp, #12]
 800d26c:	4606      	mov	r6, r0
 800d26e:	b118      	cbz	r0, 800d278 <_vfiprintf_r+0x18>
 800d270:	6983      	ldr	r3, [r0, #24]
 800d272:	b90b      	cbnz	r3, 800d278 <_vfiprintf_r+0x18>
 800d274:	f7fe fd94 	bl	800bda0 <__sinit>
 800d278:	4b7c      	ldr	r3, [pc, #496]	; (800d46c <_vfiprintf_r+0x20c>)
 800d27a:	429c      	cmp	r4, r3
 800d27c:	d157      	bne.n	800d32e <_vfiprintf_r+0xce>
 800d27e:	6874      	ldr	r4, [r6, #4]
 800d280:	89a3      	ldrh	r3, [r4, #12]
 800d282:	0718      	lsls	r0, r3, #28
 800d284:	d55d      	bpl.n	800d342 <_vfiprintf_r+0xe2>
 800d286:	6923      	ldr	r3, [r4, #16]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d05a      	beq.n	800d342 <_vfiprintf_r+0xe2>
 800d28c:	2300      	movs	r3, #0
 800d28e:	9309      	str	r3, [sp, #36]	; 0x24
 800d290:	2320      	movs	r3, #32
 800d292:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d296:	2330      	movs	r3, #48	; 0x30
 800d298:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d29c:	f04f 0b01 	mov.w	fp, #1
 800d2a0:	46b8      	mov	r8, r7
 800d2a2:	4645      	mov	r5, r8
 800d2a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d155      	bne.n	800d358 <_vfiprintf_r+0xf8>
 800d2ac:	ebb8 0a07 	subs.w	sl, r8, r7
 800d2b0:	d00b      	beq.n	800d2ca <_vfiprintf_r+0x6a>
 800d2b2:	4653      	mov	r3, sl
 800d2b4:	463a      	mov	r2, r7
 800d2b6:	4621      	mov	r1, r4
 800d2b8:	4630      	mov	r0, r6
 800d2ba:	f7ff ffbf 	bl	800d23c <__sfputs_r>
 800d2be:	3001      	adds	r0, #1
 800d2c0:	f000 80c4 	beq.w	800d44c <_vfiprintf_r+0x1ec>
 800d2c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2c6:	4453      	add	r3, sl
 800d2c8:	9309      	str	r3, [sp, #36]	; 0x24
 800d2ca:	f898 3000 	ldrb.w	r3, [r8]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	f000 80bc 	beq.w	800d44c <_vfiprintf_r+0x1ec>
 800d2d4:	2300      	movs	r3, #0
 800d2d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2da:	9304      	str	r3, [sp, #16]
 800d2dc:	9307      	str	r3, [sp, #28]
 800d2de:	9205      	str	r2, [sp, #20]
 800d2e0:	9306      	str	r3, [sp, #24]
 800d2e2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d2e6:	931a      	str	r3, [sp, #104]	; 0x68
 800d2e8:	2205      	movs	r2, #5
 800d2ea:	7829      	ldrb	r1, [r5, #0]
 800d2ec:	4860      	ldr	r0, [pc, #384]	; (800d470 <_vfiprintf_r+0x210>)
 800d2ee:	f7f2 ff87 	bl	8000200 <memchr>
 800d2f2:	f105 0801 	add.w	r8, r5, #1
 800d2f6:	9b04      	ldr	r3, [sp, #16]
 800d2f8:	2800      	cmp	r0, #0
 800d2fa:	d131      	bne.n	800d360 <_vfiprintf_r+0x100>
 800d2fc:	06d9      	lsls	r1, r3, #27
 800d2fe:	bf44      	itt	mi
 800d300:	2220      	movmi	r2, #32
 800d302:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d306:	071a      	lsls	r2, r3, #28
 800d308:	bf44      	itt	mi
 800d30a:	222b      	movmi	r2, #43	; 0x2b
 800d30c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800d310:	782a      	ldrb	r2, [r5, #0]
 800d312:	2a2a      	cmp	r2, #42	; 0x2a
 800d314:	d02c      	beq.n	800d370 <_vfiprintf_r+0x110>
 800d316:	9a07      	ldr	r2, [sp, #28]
 800d318:	2100      	movs	r1, #0
 800d31a:	200a      	movs	r0, #10
 800d31c:	46a8      	mov	r8, r5
 800d31e:	3501      	adds	r5, #1
 800d320:	f898 3000 	ldrb.w	r3, [r8]
 800d324:	3b30      	subs	r3, #48	; 0x30
 800d326:	2b09      	cmp	r3, #9
 800d328:	d96d      	bls.n	800d406 <_vfiprintf_r+0x1a6>
 800d32a:	b371      	cbz	r1, 800d38a <_vfiprintf_r+0x12a>
 800d32c:	e026      	b.n	800d37c <_vfiprintf_r+0x11c>
 800d32e:	4b51      	ldr	r3, [pc, #324]	; (800d474 <_vfiprintf_r+0x214>)
 800d330:	429c      	cmp	r4, r3
 800d332:	d101      	bne.n	800d338 <_vfiprintf_r+0xd8>
 800d334:	68b4      	ldr	r4, [r6, #8]
 800d336:	e7a3      	b.n	800d280 <_vfiprintf_r+0x20>
 800d338:	4b4f      	ldr	r3, [pc, #316]	; (800d478 <_vfiprintf_r+0x218>)
 800d33a:	429c      	cmp	r4, r3
 800d33c:	bf08      	it	eq
 800d33e:	68f4      	ldreq	r4, [r6, #12]
 800d340:	e79e      	b.n	800d280 <_vfiprintf_r+0x20>
 800d342:	4621      	mov	r1, r4
 800d344:	4630      	mov	r0, r6
 800d346:	f7fd fd6f 	bl	800ae28 <__swsetup_r>
 800d34a:	2800      	cmp	r0, #0
 800d34c:	d09e      	beq.n	800d28c <_vfiprintf_r+0x2c>
 800d34e:	f04f 30ff 	mov.w	r0, #4294967295
 800d352:	b01d      	add	sp, #116	; 0x74
 800d354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d358:	2b25      	cmp	r3, #37	; 0x25
 800d35a:	d0a7      	beq.n	800d2ac <_vfiprintf_r+0x4c>
 800d35c:	46a8      	mov	r8, r5
 800d35e:	e7a0      	b.n	800d2a2 <_vfiprintf_r+0x42>
 800d360:	4a43      	ldr	r2, [pc, #268]	; (800d470 <_vfiprintf_r+0x210>)
 800d362:	1a80      	subs	r0, r0, r2
 800d364:	fa0b f000 	lsl.w	r0, fp, r0
 800d368:	4318      	orrs	r0, r3
 800d36a:	9004      	str	r0, [sp, #16]
 800d36c:	4645      	mov	r5, r8
 800d36e:	e7bb      	b.n	800d2e8 <_vfiprintf_r+0x88>
 800d370:	9a03      	ldr	r2, [sp, #12]
 800d372:	1d11      	adds	r1, r2, #4
 800d374:	6812      	ldr	r2, [r2, #0]
 800d376:	9103      	str	r1, [sp, #12]
 800d378:	2a00      	cmp	r2, #0
 800d37a:	db01      	blt.n	800d380 <_vfiprintf_r+0x120>
 800d37c:	9207      	str	r2, [sp, #28]
 800d37e:	e004      	b.n	800d38a <_vfiprintf_r+0x12a>
 800d380:	4252      	negs	r2, r2
 800d382:	f043 0302 	orr.w	r3, r3, #2
 800d386:	9207      	str	r2, [sp, #28]
 800d388:	9304      	str	r3, [sp, #16]
 800d38a:	f898 3000 	ldrb.w	r3, [r8]
 800d38e:	2b2e      	cmp	r3, #46	; 0x2e
 800d390:	d110      	bne.n	800d3b4 <_vfiprintf_r+0x154>
 800d392:	f898 3001 	ldrb.w	r3, [r8, #1]
 800d396:	2b2a      	cmp	r3, #42	; 0x2a
 800d398:	f108 0101 	add.w	r1, r8, #1
 800d39c:	d137      	bne.n	800d40e <_vfiprintf_r+0x1ae>
 800d39e:	9b03      	ldr	r3, [sp, #12]
 800d3a0:	1d1a      	adds	r2, r3, #4
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	9203      	str	r2, [sp, #12]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	bfb8      	it	lt
 800d3aa:	f04f 33ff 	movlt.w	r3, #4294967295
 800d3ae:	f108 0802 	add.w	r8, r8, #2
 800d3b2:	9305      	str	r3, [sp, #20]
 800d3b4:	4d31      	ldr	r5, [pc, #196]	; (800d47c <_vfiprintf_r+0x21c>)
 800d3b6:	f898 1000 	ldrb.w	r1, [r8]
 800d3ba:	2203      	movs	r2, #3
 800d3bc:	4628      	mov	r0, r5
 800d3be:	f7f2 ff1f 	bl	8000200 <memchr>
 800d3c2:	b140      	cbz	r0, 800d3d6 <_vfiprintf_r+0x176>
 800d3c4:	2340      	movs	r3, #64	; 0x40
 800d3c6:	1b40      	subs	r0, r0, r5
 800d3c8:	fa03 f000 	lsl.w	r0, r3, r0
 800d3cc:	9b04      	ldr	r3, [sp, #16]
 800d3ce:	4303      	orrs	r3, r0
 800d3d0:	9304      	str	r3, [sp, #16]
 800d3d2:	f108 0801 	add.w	r8, r8, #1
 800d3d6:	f898 1000 	ldrb.w	r1, [r8]
 800d3da:	4829      	ldr	r0, [pc, #164]	; (800d480 <_vfiprintf_r+0x220>)
 800d3dc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d3e0:	2206      	movs	r2, #6
 800d3e2:	f108 0701 	add.w	r7, r8, #1
 800d3e6:	f7f2 ff0b 	bl	8000200 <memchr>
 800d3ea:	2800      	cmp	r0, #0
 800d3ec:	d034      	beq.n	800d458 <_vfiprintf_r+0x1f8>
 800d3ee:	4b25      	ldr	r3, [pc, #148]	; (800d484 <_vfiprintf_r+0x224>)
 800d3f0:	bb03      	cbnz	r3, 800d434 <_vfiprintf_r+0x1d4>
 800d3f2:	9b03      	ldr	r3, [sp, #12]
 800d3f4:	3307      	adds	r3, #7
 800d3f6:	f023 0307 	bic.w	r3, r3, #7
 800d3fa:	3308      	adds	r3, #8
 800d3fc:	9303      	str	r3, [sp, #12]
 800d3fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d400:	444b      	add	r3, r9
 800d402:	9309      	str	r3, [sp, #36]	; 0x24
 800d404:	e74c      	b.n	800d2a0 <_vfiprintf_r+0x40>
 800d406:	fb00 3202 	mla	r2, r0, r2, r3
 800d40a:	2101      	movs	r1, #1
 800d40c:	e786      	b.n	800d31c <_vfiprintf_r+0xbc>
 800d40e:	2300      	movs	r3, #0
 800d410:	9305      	str	r3, [sp, #20]
 800d412:	4618      	mov	r0, r3
 800d414:	250a      	movs	r5, #10
 800d416:	4688      	mov	r8, r1
 800d418:	3101      	adds	r1, #1
 800d41a:	f898 2000 	ldrb.w	r2, [r8]
 800d41e:	3a30      	subs	r2, #48	; 0x30
 800d420:	2a09      	cmp	r2, #9
 800d422:	d903      	bls.n	800d42c <_vfiprintf_r+0x1cc>
 800d424:	2b00      	cmp	r3, #0
 800d426:	d0c5      	beq.n	800d3b4 <_vfiprintf_r+0x154>
 800d428:	9005      	str	r0, [sp, #20]
 800d42a:	e7c3      	b.n	800d3b4 <_vfiprintf_r+0x154>
 800d42c:	fb05 2000 	mla	r0, r5, r0, r2
 800d430:	2301      	movs	r3, #1
 800d432:	e7f0      	b.n	800d416 <_vfiprintf_r+0x1b6>
 800d434:	ab03      	add	r3, sp, #12
 800d436:	9300      	str	r3, [sp, #0]
 800d438:	4622      	mov	r2, r4
 800d43a:	4b13      	ldr	r3, [pc, #76]	; (800d488 <_vfiprintf_r+0x228>)
 800d43c:	a904      	add	r1, sp, #16
 800d43e:	4630      	mov	r0, r6
 800d440:	f7fc f90a 	bl	8009658 <_printf_float>
 800d444:	f1b0 3fff 	cmp.w	r0, #4294967295
 800d448:	4681      	mov	r9, r0
 800d44a:	d1d8      	bne.n	800d3fe <_vfiprintf_r+0x19e>
 800d44c:	89a3      	ldrh	r3, [r4, #12]
 800d44e:	065b      	lsls	r3, r3, #25
 800d450:	f53f af7d 	bmi.w	800d34e <_vfiprintf_r+0xee>
 800d454:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d456:	e77c      	b.n	800d352 <_vfiprintf_r+0xf2>
 800d458:	ab03      	add	r3, sp, #12
 800d45a:	9300      	str	r3, [sp, #0]
 800d45c:	4622      	mov	r2, r4
 800d45e:	4b0a      	ldr	r3, [pc, #40]	; (800d488 <_vfiprintf_r+0x228>)
 800d460:	a904      	add	r1, sp, #16
 800d462:	4630      	mov	r0, r6
 800d464:	f7fc fbae 	bl	8009bc4 <_printf_i>
 800d468:	e7ec      	b.n	800d444 <_vfiprintf_r+0x1e4>
 800d46a:	bf00      	nop
 800d46c:	0800dcc4 	.word	0x0800dcc4
 800d470:	0800de0c 	.word	0x0800de0c
 800d474:	0800dce4 	.word	0x0800dce4
 800d478:	0800dca4 	.word	0x0800dca4
 800d47c:	0800de12 	.word	0x0800de12
 800d480:	0800de16 	.word	0x0800de16
 800d484:	08009659 	.word	0x08009659
 800d488:	0800d23d 	.word	0x0800d23d

0800d48c <_putc_r>:
 800d48c:	b570      	push	{r4, r5, r6, lr}
 800d48e:	460d      	mov	r5, r1
 800d490:	4614      	mov	r4, r2
 800d492:	4606      	mov	r6, r0
 800d494:	b118      	cbz	r0, 800d49e <_putc_r+0x12>
 800d496:	6983      	ldr	r3, [r0, #24]
 800d498:	b90b      	cbnz	r3, 800d49e <_putc_r+0x12>
 800d49a:	f7fe fc81 	bl	800bda0 <__sinit>
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <_putc_r+0x60>)
 800d4a0:	429c      	cmp	r4, r3
 800d4a2:	d112      	bne.n	800d4ca <_putc_r+0x3e>
 800d4a4:	6874      	ldr	r4, [r6, #4]
 800d4a6:	68a3      	ldr	r3, [r4, #8]
 800d4a8:	3b01      	subs	r3, #1
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	60a3      	str	r3, [r4, #8]
 800d4ae:	da16      	bge.n	800d4de <_putc_r+0x52>
 800d4b0:	69a2      	ldr	r2, [r4, #24]
 800d4b2:	4293      	cmp	r3, r2
 800d4b4:	db02      	blt.n	800d4bc <_putc_r+0x30>
 800d4b6:	b2eb      	uxtb	r3, r5
 800d4b8:	2b0a      	cmp	r3, #10
 800d4ba:	d110      	bne.n	800d4de <_putc_r+0x52>
 800d4bc:	4622      	mov	r2, r4
 800d4be:	4629      	mov	r1, r5
 800d4c0:	4630      	mov	r0, r6
 800d4c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d4c6:	f7fd bc5d 	b.w	800ad84 <__swbuf_r>
 800d4ca:	4b09      	ldr	r3, [pc, #36]	; (800d4f0 <_putc_r+0x64>)
 800d4cc:	429c      	cmp	r4, r3
 800d4ce:	d101      	bne.n	800d4d4 <_putc_r+0x48>
 800d4d0:	68b4      	ldr	r4, [r6, #8]
 800d4d2:	e7e8      	b.n	800d4a6 <_putc_r+0x1a>
 800d4d4:	4b07      	ldr	r3, [pc, #28]	; (800d4f4 <_putc_r+0x68>)
 800d4d6:	429c      	cmp	r4, r3
 800d4d8:	bf08      	it	eq
 800d4da:	68f4      	ldreq	r4, [r6, #12]
 800d4dc:	e7e3      	b.n	800d4a6 <_putc_r+0x1a>
 800d4de:	6823      	ldr	r3, [r4, #0]
 800d4e0:	1c5a      	adds	r2, r3, #1
 800d4e2:	6022      	str	r2, [r4, #0]
 800d4e4:	701d      	strb	r5, [r3, #0]
 800d4e6:	b2e8      	uxtb	r0, r5
 800d4e8:	bd70      	pop	{r4, r5, r6, pc}
 800d4ea:	bf00      	nop
 800d4ec:	0800dcc4 	.word	0x0800dcc4
 800d4f0:	0800dce4 	.word	0x0800dce4
 800d4f4:	0800dca4 	.word	0x0800dca4

0800d4f8 <_sbrk_r>:
 800d4f8:	b538      	push	{r3, r4, r5, lr}
 800d4fa:	4c06      	ldr	r4, [pc, #24]	; (800d514 <_sbrk_r+0x1c>)
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	4605      	mov	r5, r0
 800d500:	4608      	mov	r0, r1
 800d502:	6023      	str	r3, [r4, #0]
 800d504:	f7fb ff5c 	bl	80093c0 <_sbrk>
 800d508:	1c43      	adds	r3, r0, #1
 800d50a:	d102      	bne.n	800d512 <_sbrk_r+0x1a>
 800d50c:	6823      	ldr	r3, [r4, #0]
 800d50e:	b103      	cbz	r3, 800d512 <_sbrk_r+0x1a>
 800d510:	602b      	str	r3, [r5, #0]
 800d512:	bd38      	pop	{r3, r4, r5, pc}
 800d514:	2000194c 	.word	0x2000194c

0800d518 <__sread>:
 800d518:	b510      	push	{r4, lr}
 800d51a:	460c      	mov	r4, r1
 800d51c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d520:	f000 f8f4 	bl	800d70c <_read_r>
 800d524:	2800      	cmp	r0, #0
 800d526:	bfab      	itete	ge
 800d528:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d52a:	89a3      	ldrhlt	r3, [r4, #12]
 800d52c:	181b      	addge	r3, r3, r0
 800d52e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d532:	bfac      	ite	ge
 800d534:	6563      	strge	r3, [r4, #84]	; 0x54
 800d536:	81a3      	strhlt	r3, [r4, #12]
 800d538:	bd10      	pop	{r4, pc}

0800d53a <__swrite>:
 800d53a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d53e:	461f      	mov	r7, r3
 800d540:	898b      	ldrh	r3, [r1, #12]
 800d542:	05db      	lsls	r3, r3, #23
 800d544:	4605      	mov	r5, r0
 800d546:	460c      	mov	r4, r1
 800d548:	4616      	mov	r6, r2
 800d54a:	d505      	bpl.n	800d558 <__swrite+0x1e>
 800d54c:	2302      	movs	r3, #2
 800d54e:	2200      	movs	r2, #0
 800d550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d554:	f000 f886 	bl	800d664 <_lseek_r>
 800d558:	89a3      	ldrh	r3, [r4, #12]
 800d55a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d55e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d562:	81a3      	strh	r3, [r4, #12]
 800d564:	4632      	mov	r2, r6
 800d566:	463b      	mov	r3, r7
 800d568:	4628      	mov	r0, r5
 800d56a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d56e:	f000 b835 	b.w	800d5dc <_write_r>

0800d572 <__sseek>:
 800d572:	b510      	push	{r4, lr}
 800d574:	460c      	mov	r4, r1
 800d576:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d57a:	f000 f873 	bl	800d664 <_lseek_r>
 800d57e:	1c43      	adds	r3, r0, #1
 800d580:	89a3      	ldrh	r3, [r4, #12]
 800d582:	bf15      	itete	ne
 800d584:	6560      	strne	r0, [r4, #84]	; 0x54
 800d586:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d58a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d58e:	81a3      	strheq	r3, [r4, #12]
 800d590:	bf18      	it	ne
 800d592:	81a3      	strhne	r3, [r4, #12]
 800d594:	bd10      	pop	{r4, pc}

0800d596 <__sclose>:
 800d596:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d59a:	f000 b831 	b.w	800d600 <_close_r>

0800d59e <strncmp>:
 800d59e:	b510      	push	{r4, lr}
 800d5a0:	b16a      	cbz	r2, 800d5be <strncmp+0x20>
 800d5a2:	3901      	subs	r1, #1
 800d5a4:	1884      	adds	r4, r0, r2
 800d5a6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d5aa:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d5ae:	4293      	cmp	r3, r2
 800d5b0:	d103      	bne.n	800d5ba <strncmp+0x1c>
 800d5b2:	42a0      	cmp	r0, r4
 800d5b4:	d001      	beq.n	800d5ba <strncmp+0x1c>
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d1f5      	bne.n	800d5a6 <strncmp+0x8>
 800d5ba:	1a98      	subs	r0, r3, r2
 800d5bc:	bd10      	pop	{r4, pc}
 800d5be:	4610      	mov	r0, r2
 800d5c0:	bd10      	pop	{r4, pc}

0800d5c2 <__ascii_wctomb>:
 800d5c2:	b149      	cbz	r1, 800d5d8 <__ascii_wctomb+0x16>
 800d5c4:	2aff      	cmp	r2, #255	; 0xff
 800d5c6:	bf85      	ittet	hi
 800d5c8:	238a      	movhi	r3, #138	; 0x8a
 800d5ca:	6003      	strhi	r3, [r0, #0]
 800d5cc:	700a      	strbls	r2, [r1, #0]
 800d5ce:	f04f 30ff 	movhi.w	r0, #4294967295
 800d5d2:	bf98      	it	ls
 800d5d4:	2001      	movls	r0, #1
 800d5d6:	4770      	bx	lr
 800d5d8:	4608      	mov	r0, r1
 800d5da:	4770      	bx	lr

0800d5dc <_write_r>:
 800d5dc:	b538      	push	{r3, r4, r5, lr}
 800d5de:	4c07      	ldr	r4, [pc, #28]	; (800d5fc <_write_r+0x20>)
 800d5e0:	4605      	mov	r5, r0
 800d5e2:	4608      	mov	r0, r1
 800d5e4:	4611      	mov	r1, r2
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	6022      	str	r2, [r4, #0]
 800d5ea:	461a      	mov	r2, r3
 800d5ec:	f7fa ff36 	bl	800845c <_write>
 800d5f0:	1c43      	adds	r3, r0, #1
 800d5f2:	d102      	bne.n	800d5fa <_write_r+0x1e>
 800d5f4:	6823      	ldr	r3, [r4, #0]
 800d5f6:	b103      	cbz	r3, 800d5fa <_write_r+0x1e>
 800d5f8:	602b      	str	r3, [r5, #0]
 800d5fa:	bd38      	pop	{r3, r4, r5, pc}
 800d5fc:	2000194c 	.word	0x2000194c

0800d600 <_close_r>:
 800d600:	b538      	push	{r3, r4, r5, lr}
 800d602:	4c06      	ldr	r4, [pc, #24]	; (800d61c <_close_r+0x1c>)
 800d604:	2300      	movs	r3, #0
 800d606:	4605      	mov	r5, r0
 800d608:	4608      	mov	r0, r1
 800d60a:	6023      	str	r3, [r4, #0]
 800d60c:	f7fb fef6 	bl	80093fc <_close>
 800d610:	1c43      	adds	r3, r0, #1
 800d612:	d102      	bne.n	800d61a <_close_r+0x1a>
 800d614:	6823      	ldr	r3, [r4, #0]
 800d616:	b103      	cbz	r3, 800d61a <_close_r+0x1a>
 800d618:	602b      	str	r3, [r5, #0]
 800d61a:	bd38      	pop	{r3, r4, r5, pc}
 800d61c:	2000194c 	.word	0x2000194c

0800d620 <_fstat_r>:
 800d620:	b538      	push	{r3, r4, r5, lr}
 800d622:	4c07      	ldr	r4, [pc, #28]	; (800d640 <_fstat_r+0x20>)
 800d624:	2300      	movs	r3, #0
 800d626:	4605      	mov	r5, r0
 800d628:	4608      	mov	r0, r1
 800d62a:	4611      	mov	r1, r2
 800d62c:	6023      	str	r3, [r4, #0]
 800d62e:	f7fb fee8 	bl	8009402 <_fstat>
 800d632:	1c43      	adds	r3, r0, #1
 800d634:	d102      	bne.n	800d63c <_fstat_r+0x1c>
 800d636:	6823      	ldr	r3, [r4, #0]
 800d638:	b103      	cbz	r3, 800d63c <_fstat_r+0x1c>
 800d63a:	602b      	str	r3, [r5, #0]
 800d63c:	bd38      	pop	{r3, r4, r5, pc}
 800d63e:	bf00      	nop
 800d640:	2000194c 	.word	0x2000194c

0800d644 <_isatty_r>:
 800d644:	b538      	push	{r3, r4, r5, lr}
 800d646:	4c06      	ldr	r4, [pc, #24]	; (800d660 <_isatty_r+0x1c>)
 800d648:	2300      	movs	r3, #0
 800d64a:	4605      	mov	r5, r0
 800d64c:	4608      	mov	r0, r1
 800d64e:	6023      	str	r3, [r4, #0]
 800d650:	f7fb fedc 	bl	800940c <_isatty>
 800d654:	1c43      	adds	r3, r0, #1
 800d656:	d102      	bne.n	800d65e <_isatty_r+0x1a>
 800d658:	6823      	ldr	r3, [r4, #0]
 800d65a:	b103      	cbz	r3, 800d65e <_isatty_r+0x1a>
 800d65c:	602b      	str	r3, [r5, #0]
 800d65e:	bd38      	pop	{r3, r4, r5, pc}
 800d660:	2000194c 	.word	0x2000194c

0800d664 <_lseek_r>:
 800d664:	b538      	push	{r3, r4, r5, lr}
 800d666:	4c07      	ldr	r4, [pc, #28]	; (800d684 <_lseek_r+0x20>)
 800d668:	4605      	mov	r5, r0
 800d66a:	4608      	mov	r0, r1
 800d66c:	4611      	mov	r1, r2
 800d66e:	2200      	movs	r2, #0
 800d670:	6022      	str	r2, [r4, #0]
 800d672:	461a      	mov	r2, r3
 800d674:	f7fb fecc 	bl	8009410 <_lseek>
 800d678:	1c43      	adds	r3, r0, #1
 800d67a:	d102      	bne.n	800d682 <_lseek_r+0x1e>
 800d67c:	6823      	ldr	r3, [r4, #0]
 800d67e:	b103      	cbz	r3, 800d682 <_lseek_r+0x1e>
 800d680:	602b      	str	r3, [r5, #0]
 800d682:	bd38      	pop	{r3, r4, r5, pc}
 800d684:	2000194c 	.word	0x2000194c

0800d688 <memmove>:
 800d688:	4288      	cmp	r0, r1
 800d68a:	b510      	push	{r4, lr}
 800d68c:	eb01 0302 	add.w	r3, r1, r2
 800d690:	d803      	bhi.n	800d69a <memmove+0x12>
 800d692:	1e42      	subs	r2, r0, #1
 800d694:	4299      	cmp	r1, r3
 800d696:	d10c      	bne.n	800d6b2 <memmove+0x2a>
 800d698:	bd10      	pop	{r4, pc}
 800d69a:	4298      	cmp	r0, r3
 800d69c:	d2f9      	bcs.n	800d692 <memmove+0xa>
 800d69e:	1881      	adds	r1, r0, r2
 800d6a0:	1ad2      	subs	r2, r2, r3
 800d6a2:	42d3      	cmn	r3, r2
 800d6a4:	d100      	bne.n	800d6a8 <memmove+0x20>
 800d6a6:	bd10      	pop	{r4, pc}
 800d6a8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d6ac:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800d6b0:	e7f7      	b.n	800d6a2 <memmove+0x1a>
 800d6b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d6b6:	f802 4f01 	strb.w	r4, [r2, #1]!
 800d6ba:	e7eb      	b.n	800d694 <memmove+0xc>

0800d6bc <__malloc_lock>:
 800d6bc:	4770      	bx	lr

0800d6be <__malloc_unlock>:
 800d6be:	4770      	bx	lr

0800d6c0 <_realloc_r>:
 800d6c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6c2:	4607      	mov	r7, r0
 800d6c4:	4614      	mov	r4, r2
 800d6c6:	460e      	mov	r6, r1
 800d6c8:	b921      	cbnz	r1, 800d6d4 <_realloc_r+0x14>
 800d6ca:	4611      	mov	r1, r2
 800d6cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d6d0:	f7ff bbee 	b.w	800ceb0 <_malloc_r>
 800d6d4:	b922      	cbnz	r2, 800d6e0 <_realloc_r+0x20>
 800d6d6:	f7ff fb9d 	bl	800ce14 <_free_r>
 800d6da:	4625      	mov	r5, r4
 800d6dc:	4628      	mov	r0, r5
 800d6de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6e0:	f000 f826 	bl	800d730 <_malloc_usable_size_r>
 800d6e4:	4284      	cmp	r4, r0
 800d6e6:	d90f      	bls.n	800d708 <_realloc_r+0x48>
 800d6e8:	4621      	mov	r1, r4
 800d6ea:	4638      	mov	r0, r7
 800d6ec:	f7ff fbe0 	bl	800ceb0 <_malloc_r>
 800d6f0:	4605      	mov	r5, r0
 800d6f2:	2800      	cmp	r0, #0
 800d6f4:	d0f2      	beq.n	800d6dc <_realloc_r+0x1c>
 800d6f6:	4631      	mov	r1, r6
 800d6f8:	4622      	mov	r2, r4
 800d6fa:	f7fb ff0b 	bl	8009514 <memcpy>
 800d6fe:	4631      	mov	r1, r6
 800d700:	4638      	mov	r0, r7
 800d702:	f7ff fb87 	bl	800ce14 <_free_r>
 800d706:	e7e9      	b.n	800d6dc <_realloc_r+0x1c>
 800d708:	4635      	mov	r5, r6
 800d70a:	e7e7      	b.n	800d6dc <_realloc_r+0x1c>

0800d70c <_read_r>:
 800d70c:	b538      	push	{r3, r4, r5, lr}
 800d70e:	4c07      	ldr	r4, [pc, #28]	; (800d72c <_read_r+0x20>)
 800d710:	4605      	mov	r5, r0
 800d712:	4608      	mov	r0, r1
 800d714:	4611      	mov	r1, r2
 800d716:	2200      	movs	r2, #0
 800d718:	6022      	str	r2, [r4, #0]
 800d71a:	461a      	mov	r2, r3
 800d71c:	f7fb fe40 	bl	80093a0 <_read>
 800d720:	1c43      	adds	r3, r0, #1
 800d722:	d102      	bne.n	800d72a <_read_r+0x1e>
 800d724:	6823      	ldr	r3, [r4, #0]
 800d726:	b103      	cbz	r3, 800d72a <_read_r+0x1e>
 800d728:	602b      	str	r3, [r5, #0]
 800d72a:	bd38      	pop	{r3, r4, r5, pc}
 800d72c:	2000194c 	.word	0x2000194c

0800d730 <_malloc_usable_size_r>:
 800d730:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800d734:	2800      	cmp	r0, #0
 800d736:	f1a0 0004 	sub.w	r0, r0, #4
 800d73a:	bfbc      	itt	lt
 800d73c:	580b      	ldrlt	r3, [r1, r0]
 800d73e:	18c0      	addlt	r0, r0, r3
 800d740:	4770      	bx	lr
	...

0800d744 <_init>:
 800d744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d746:	bf00      	nop
 800d748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d74a:	bc08      	pop	{r3}
 800d74c:	469e      	mov	lr, r3
 800d74e:	4770      	bx	lr

0800d750 <_fini>:
 800d750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d752:	bf00      	nop
 800d754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d756:	bc08      	pop	{r3}
 800d758:	469e      	mov	lr, r3
 800d75a:	4770      	bx	lr
