Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 10:03:58 2018
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_VGA_wrapper_timing_summary_routed.rpt -pb HDMI_VGA_wrapper_timing_summary_routed.pb -rpx HDMI_VGA_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_VGA_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: HDMI_VGA_i/VGA_controller_0/inst/r_VDE_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 53 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.516        0.000                      0                  108        0.057        0.000                      0                  108        2.000        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
i_CLK                              {0.000 5.000}      10.000          100.000         
  clk_out1_HDMI_VGA_clk_wiz_0_0    {0.000 19.863}     39.725          25.173          
  clkfbout_HDMI_VGA_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin                        {0.000 4.000}      23.000          43.478          
  clk_out1_HDMI_VGA_clk_wiz_0_0_1  {0.000 45.684}     91.368          10.945          
  clkfbout_HDMI_VGA_clk_wiz_0_0_1  {0.000 46.000}     92.000          10.870          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0         36.269        0.000                      0                  108        0.220        0.000                      0                  108       19.363        0.000                       0                    55  
  clkfbout_HDMI_VGA_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_HDMI_VGA_clk_wiz_0_0_1       87.927        0.000                      0                  108        0.220        0.000                      0                  108       45.184        0.000                       0                    55  
  clkfbout_HDMI_VGA_clk_wiz_0_0_1                                                                                                                                                    8.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_VGA_clk_wiz_0_0_1  clk_out1_HDMI_VGA_clk_wiz_0_0          0.516        0.000                      0                  108        0.057        0.000                      0                  108  
clk_out1_HDMI_VGA_clk_wiz_0_0    clk_out1_HDMI_VGA_clk_wiz_0_0_1        0.516        0.000                      0                  108        0.057        0.000                      0                  108  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.269ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.774ns (55.082%)  route 1.447ns (44.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616     0.436    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     0.560 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.560    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.110 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.110    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.381 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494     1.875    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373     2.248 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.336     2.584    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    38.438    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.047    38.853    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.853    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.269ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.774ns (54.963%)  route 1.454ns (45.037%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616     0.436    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     0.560 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.560    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.110 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.110    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.381 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494     1.875    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373     2.248 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.343     2.591    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    38.438    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    39.063    
                         clock uncertainty           -0.164    38.900    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.040    38.860    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.860    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 36.269    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.436 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    38.436    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.625    39.060    
                         clock uncertainty           -0.164    38.897    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    38.468    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 36.271    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.436 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    38.436    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.625    39.060    
                         clock uncertainty           -0.164    38.897    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    38.468    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 36.271    

Slack (MET) :             36.271ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 38.436 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    38.436    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.625    39.060    
                         clock uncertainty           -0.164    38.897    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    38.468    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         38.468    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 36.271    

Slack (MET) :             36.284ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.437 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334     2.507    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    38.437    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588    39.024    
                         clock uncertainty           -0.164    38.861    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.069    38.792    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.792    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 36.284    

Slack (MET) :             36.296ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.437 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334     2.507    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    38.437    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588    39.024    
                         clock uncertainty           -0.164    38.861    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.057    38.804    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.804    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 36.296    

Slack (MET) :             36.304ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.890ns (28.270%)  route 2.258ns (71.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.437 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.336     2.509    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    38.437    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/C
                         clock pessimism              0.588    39.024    
                         clock uncertainty           -0.164    38.861    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    38.814    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                 36.304    

Slack (MET) :             36.428ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.766ns (29.628%)  route 1.819ns (70.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 38.438 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.839     0.718    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2/O
                         net (fo=1, routed)           0.452     1.294    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.418 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.529     1.947    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    38.438    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.625    39.062    
                         clock uncertainty           -0.164    38.899    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    38.375    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         38.375    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 36.428    

Slack (MET) :             36.549ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@39.725ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.766ns (30.352%)  route 1.758ns (69.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 38.437 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.752    -0.641    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.123 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/Q
                         net (fo=13, routed)          0.913     0.791    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[1]
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.915 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.338     1.253    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.377 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.506     1.883    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                     39.725    39.725 r  
    H16                                               0.000    39.725 r  i_CLK (IN)
                         net (fo=0)                   0.000    39.725    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    41.112 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.274    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    35.169 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    36.768    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.859 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    38.437    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.588    39.024    
                         clock uncertainty           -0.164    38.861    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    38.432    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         38.432    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 36.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.116    -0.224    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    HDMI_VGA_i/VGA_controller_0/inst/data0[4]
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092    -0.400    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.178    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[5]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    HDMI_VGA_i/VGA_controller_0/inst/data0[7]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.372    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.147    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[4]
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.072    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.157    -0.205    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092    -0.412    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.212    -0.151    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.063    -0.404    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.259%)  route 0.228ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.228    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.072    -0.394    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.171    -0.169    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    HDMI_VGA_i/VGA_controller_0/inst/data0[3]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121    -0.384    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.531%)  route 0.190ns (50.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.174    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_VGA_i/VGA_controller_0/inst/data0[9]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.663%)  route 0.189ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.175    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.045    -0.130 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    HDMI_VGA_i/VGA_controller_0/inst/data0[8]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.205%)  route 0.184ns (46.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.156    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[2]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.111 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121    -0.383    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X39Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         23.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         23.000      21.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       23.000      77.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         19.000      17.000     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       87.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       45.184ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.927ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 1.774ns (55.082%)  route 1.447ns (44.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616     0.436    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     0.560 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.560    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.110 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.110    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.381 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494     1.875    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373     2.248 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.336     2.584    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    90.080    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.047    90.511    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         90.511    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                 87.927    

Slack (MET) :             87.927ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 1.774ns (54.963%)  route 1.454ns (45.037%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756    -0.637    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456    -0.181 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616     0.436    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124     0.560 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.560    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.110 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.110    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.381 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494     1.875    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373     2.248 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.343     2.591    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    90.080    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626    90.706    
                         clock uncertainty           -0.148    90.558    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.040    90.518    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         90.518    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                 87.927    

Slack (MET) :             87.930ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.078 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    90.078    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.625    90.703    
                         clock uncertainty           -0.148    90.555    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    90.126    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         90.126    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 87.930    

Slack (MET) :             87.930ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.078 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    90.078    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.625    90.703    
                         clock uncertainty           -0.148    90.555    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    90.126    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         90.126    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 87.930    

Slack (MET) :             87.930ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 90.078 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867     0.746    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124     0.870 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446     1.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124     1.440 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757     2.196    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576    90.078    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.625    90.703    
                         clock uncertainty           -0.148    90.555    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429    90.126    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         90.126    
                         arrival time                          -2.196    
  -------------------------------------------------------------------
                         slack                                 87.930    

Slack (MET) :             87.943ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.079 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334     2.507    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    90.079    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588    90.667    
                         clock uncertainty           -0.148    90.519    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.069    90.450    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         90.450    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 87.943    

Slack (MET) :             87.955ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.079 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334     2.507    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    90.079    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588    90.667    
                         clock uncertainty           -0.148    90.519    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.057    90.462    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         90.462    
                         arrival time                          -2.507    
  -------------------------------------------------------------------
                         slack                                 87.955    

Slack (MET) :             87.963ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.890ns (28.270%)  route 2.258ns (71.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.079 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518    -0.121 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819     0.698    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124     0.822 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764     1.586    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.710 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340     2.050    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124     2.174 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.336     2.509    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    90.079    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/C
                         clock pessimism              0.588    90.667    
                         clock uncertainty           -0.148    90.519    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047    90.472    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         90.472    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                 87.963    

Slack (MET) :             88.086ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 0.766ns (29.628%)  route 1.819ns (70.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 90.080 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754    -0.639    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518    -0.121 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.839     0.718    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124     0.842 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2/O
                         net (fo=1, routed)           0.452     1.294    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124     1.418 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.529     1.947    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578    90.080    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.625    90.705    
                         clock uncertainty           -0.148    90.557    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524    90.033    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                         90.033    
                         arrival time                          -1.947    
  -------------------------------------------------------------------
                         slack                                 88.086    

Slack (MET) :             88.207ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            91.368ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@91.368ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.766ns (30.352%)  route 1.758ns (69.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 90.079 - 91.368 ) 
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.752    -0.641    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518    -0.123 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/Q
                         net (fo=13, routed)          0.913     0.791    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[1]
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.124     0.915 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.338     1.253    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124     1.377 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.506     1.883    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                     91.368    91.368 r  
    H16                                               0.000    91.368 r  i_CLK (IN)
                         net (fo=0)                   0.000    91.368    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    92.755 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    93.916    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    86.812 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    88.411    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    88.502 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577    90.079    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.588    90.667    
                         clock uncertainty           -0.148    90.519    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429    90.090    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                         90.090    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                 88.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.116    -0.224    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    HDMI_VGA_i/VGA_controller_0/inst/data0[4]
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092    -0.400    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.178    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[5]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    HDMI_VGA_i/VGA_controller_0/inst/data0[7]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.246    -0.492    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.372    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.147    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[4]
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.072    -0.395    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.157    -0.205    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092    -0.412    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.212    -0.151    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.063    -0.404    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.259%)  route 0.228ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.228    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.269    -0.466    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.072    -0.394    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.171    -0.169    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    HDMI_VGA_i/VGA_controller_0/inst/data0[3]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.233    -0.505    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121    -0.384    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.531%)  route 0.190ns (50.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.174    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_VGA_i/VGA_controller_0/inst/data0[9]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.397    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.663%)  route 0.189ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.175    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.045    -0.130 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    HDMI_VGA_i/VGA_controller_0/inst/data0[8]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.249    -0.489    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.398    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.205%)  route 0.184ns (46.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.156    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[2]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.111 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.233    -0.504    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121    -0.383    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 45.684 }
Period(ns):         91.368
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         91.368      89.213     BUFGCTRL_X0Y16   HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         91.368      90.119     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         91.368      90.368     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       91.368      121.992    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X40Y37     HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X37Y39     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X39Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X38Y38     HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X37Y41     HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X37Y41     HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         45.684      45.184     SLICE_X39Y42     HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_VGA_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_VGA_clk_wiz_0_0_1
Waveform(ns):       { 0.000 46.000 }
Period(ns):         92.000
Sources:            { HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         92.000      89.845     BUFGCTRL_X0Y17   HDMI_VGA_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         92.000      90.751     MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       92.000      8.000      MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       92.000      121.360    MMCME2_ADV_X0Y1  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        3.221ns  (logic 1.774ns (55.082%)  route 1.447ns (44.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456   273.922 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616   274.539    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124   274.663 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000   274.663    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   275.213 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   275.213    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   275.484 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494   275.978    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373   276.351 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.336   276.687    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   276.788    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.047   277.203    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        277.203    
                         arrival time                        -276.687    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        3.228ns  (logic 1.774ns (54.963%)  route 1.454ns (45.037%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 273.466 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756   273.466    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456   273.922 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616   274.539    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124   274.663 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000   274.663    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   275.213 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   275.213    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   275.484 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494   275.978    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373   276.351 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.343   276.694    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   276.788    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626   277.414    
                         clock uncertainty           -0.164   277.250    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.040   277.210    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        277.210    
                         arrival time                        -276.694    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 276.786 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   274.849    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   274.973 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   275.419    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   275.543 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   276.300    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   276.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.625   277.411    
                         clock uncertainty           -0.164   277.247    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   276.818    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                        276.818    
                         arrival time                        -276.300    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 276.786 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   274.849    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   274.973 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   275.419    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   275.543 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   276.300    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   276.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.625   277.411    
                         clock uncertainty           -0.164   277.247    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   276.818    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                        276.818    
                         arrival time                        -276.300    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 276.786 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   274.849    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   274.973 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   275.419    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   275.543 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   276.300    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   276.786    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.625   277.411    
                         clock uncertainty           -0.164   277.247    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   276.818    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                        276.818    
                         arrival time                        -276.300    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.787 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   274.801    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   274.925 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   275.689    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   275.813 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   276.153    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   276.277 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334   276.611    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   276.787    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588   277.375    
                         clock uncertainty           -0.164   277.211    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.069   277.142    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        277.142    
                         arrival time                        -276.611    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.787 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   274.801    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   274.925 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   275.689    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   275.813 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   276.153    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   276.277 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334   276.611    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   276.787    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588   277.375    
                         clock uncertainty           -0.164   277.211    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.057   277.154    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        277.154    
                         arrival time                        -276.611    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        3.148ns  (logic 0.890ns (28.270%)  route 2.258ns (71.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.787 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   273.982 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   274.801    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   274.925 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   275.689    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   275.813 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   276.153    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   276.277 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.336   276.613    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   276.787    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/C
                         clock pessimism              0.588   277.375    
                         clock uncertainty           -0.164   277.211    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047   277.164    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        277.164    
                         arrival time                        -276.613    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.585ns  (logic 0.766ns (29.628%)  route 1.819ns (70.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 276.788 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 273.464 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   273.464    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   273.982 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.839   274.821    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   274.945 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2/O
                         net (fo=1, routed)           0.452   275.397    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124   275.521 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.529   276.050    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   276.788    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.625   277.413    
                         clock uncertainty           -0.164   277.249    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524   276.725    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                        276.725    
                         arrival time                        -276.050    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.973ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@278.076ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@274.103ns)
  Data Path Delay:        2.524ns  (logic 0.766ns (30.352%)  route 1.758ns (69.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 276.787 - 278.076 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 273.462 - 274.103 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    274.103   274.103 r  
    H16                                               0.000   274.103 r  i_CLK (IN)
                         net (fo=0)                   0.000   274.103    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   275.560 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   276.845    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   269.849 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   271.609    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   271.710 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.752   273.462    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518   273.980 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/Q
                         net (fo=13, routed)          0.913   274.894    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[1]
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.124   275.018 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.338   275.356    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124   275.480 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.506   275.986    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    278.076   278.076 r  
    H16                                               0.000   278.076 r  i_CLK (IN)
                         net (fo=0)                   0.000   278.076    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   279.462 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   280.624    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   273.520 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   275.119    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   275.210 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   276.787    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.588   277.375    
                         clock uncertainty           -0.164   277.211    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429   276.782    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                        276.782    
                         arrival time                        -275.986    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.116    -0.224    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    HDMI_VGA_i/VGA_controller_0/inst/data0[4]
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.164    -0.328    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092    -0.236    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.178    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[5]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    HDMI_VGA_i/VGA_controller_0/inst/data0[7]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.164    -0.328    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.208    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.147    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[4]
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.164    -0.303    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.072    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.157    -0.205    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.164    -0.340    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092    -0.248    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.212    -0.151    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.164    -0.303    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.063    -0.240    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.259%)  route 0.228ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.228    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.164    -0.302    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.072    -0.230    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.171    -0.169    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    HDMI_VGA_i/VGA_controller_0/inst/data0[3]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.233    -0.505    
                         clock uncertainty            0.164    -0.341    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.531%)  route 0.190ns (50.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.174    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_VGA_i/VGA_controller_0/inst/data0[9]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.233    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.663%)  route 0.189ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.175    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.045    -0.130 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    HDMI_VGA_i/VGA_controller_0/inst/data0[8]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.205%)  route 0.184ns (46.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.156    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[2]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.111 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.164    -0.340    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121    -0.219    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_VGA_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        3.221ns  (logic 1.774ns (55.082%)  route 1.447ns (44.918%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456   635.421 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616   636.037    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124   636.161 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000   636.161    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   636.711 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   636.711    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   636.982 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494   637.476    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373   637.849 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.336   638.185    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   638.286    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X41Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X41Y42         FDRE (Setup_fdre_C_D)       -0.047   638.701    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                        638.701    
                         arrival time                        -638.185    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        3.228ns  (logic 1.774ns (54.963%)  route 1.454ns (45.037%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.637ns = ( 634.965 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.756   634.965    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X43Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456   635.421 r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[3]/Q
                         net (fo=7, routed)           0.616   636.037    HDMI_VGA_i/color_logic_0/inst/i_X_COORD[3]
    SLICE_X43Y40         LUT4 (Prop_lut4_I0_O)        0.124   636.161 r  HDMI_VGA_i/color_logic_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000   636.161    HDMI_VGA_i/color_logic_0/inst/i__carry_i_7_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   636.711 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000   636.711    HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   636.982 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN5_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.494   637.476    HDMI_VGA_i/color_logic_0/inst/r_GREEN50_in
    SLICE_X42Y41         LUT6 (Prop_lut6_I2_O)        0.373   637.849 r  HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1/O
                         net (fo=3, routed)           0.343   638.192    HDMI_VGA_i/color_logic_0/inst/r_GREEN[3]_i_1_n_0
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   638.286    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y42         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2/C
                         clock pessimism              0.626   638.912    
                         clock uncertainty           -0.164   638.748    
    SLICE_X43Y42         FDRE (Setup_fdre_C_D)       -0.040   638.708    HDMI_VGA_i/color_logic_0/inst/r_GREEN_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        638.708    
                         arrival time                        -638.192    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 638.284 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   636.347    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   636.471 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   636.917    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   637.041 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   637.798    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   638.284    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]/C
                         clock pessimism              0.625   638.909    
                         clock uncertainty           -0.164   638.745    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   638.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                        638.316    
                         arrival time                        -637.798    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 638.284 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   636.347    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   636.471 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   636.917    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   637.041 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   637.798    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   638.284    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                         clock pessimism              0.625   638.909    
                         clock uncertainty           -0.164   638.745    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   638.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                        638.316    
                         arrival time                        -637.798    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.518ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.017%)  route 2.069ns (72.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 638.284 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[4]/Q
                         net (fo=7, routed)           0.867   636.347    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[4]
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.124   636.471 f  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4/O
                         net (fo=2, routed)           0.446   636.917    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_4_n_0
    SLICE_X39Y42         LUT5 (Prop_lut5_I0_O)        0.124   637.041 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1/O
                         net (fo=9, routed)           0.757   637.798    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[9]_i_1_n_0
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.576   638.284    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y40         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]/C
                         clock pessimism              0.625   638.909    
                         clock uncertainty           -0.164   638.745    
    SLICE_X39Y40         FDRE (Setup_fdre_C_R)       -0.429   638.316    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                        638.316    
                         arrival time                        -637.798    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.285 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   636.299    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   636.423 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   637.187    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   637.311 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   637.651    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   637.775 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334   638.109    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   638.285    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3/C
                         clock pessimism              0.588   638.873    
                         clock uncertainty           -0.164   638.709    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.069   638.640    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                        638.640    
                         arrival time                        -638.109    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        3.146ns  (logic 0.890ns (28.288%)  route 2.256ns (71.712%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.285 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   636.299    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   636.423 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   637.187    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   637.311 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   637.651    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   637.775 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.334   638.109    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   638.285    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2/C
                         clock pessimism              0.588   638.873    
                         clock uncertainty           -0.164   638.709    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.057   638.652    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                        638.652    
                         arrival time                        -638.109    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        3.148ns  (logic 0.890ns (28.270%)  route 2.258ns (71.730%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.285 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y41         FDSE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDSE (Prop_fdse_C_Q)         0.518   635.481 f  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[2]/Q
                         net (fo=4, routed)           0.819   636.299    HDMI_VGA_i/color_logic_0/inst/i_Y_COORD[2]
    SLICE_X40Y41         LUT5 (Prop_lut5_I2_O)        0.124   636.423 f  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15/O
                         net (fo=1, routed)           0.764   637.187    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_15_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I4_O)        0.124   637.311 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6/O
                         net (fo=1, routed)           0.340   637.651    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_6_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I3_O)        0.124   637.775 r  HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2/O
                         net (fo=4, routed)           0.336   638.111    HDMI_VGA_i/color_logic_0/inst/r_RED[3]_i_2_n_0
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   638.285    HDMI_VGA_i/color_logic_0/inst/i_CLK
    SLICE_X43Y39         FDRE                                         r  HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]/C
                         clock pessimism              0.588   638.873    
                         clock uncertainty           -0.164   638.709    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.047   638.662    HDMI_VGA_i/color_logic_0/inst/r_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        638.662    
                         arrival time                        -638.111    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.585ns  (logic 0.766ns (29.628%)  route 1.819ns (70.372%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.288ns = ( 638.286 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.639ns = ( 634.963 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.754   634.963    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.518   635.481 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[3]/Q
                         net (fo=8, routed)           0.839   636.319    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[3]
    SLICE_X38Y43         LUT5 (Prop_lut5_I1_O)        0.124   636.443 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2/O
                         net (fo=1, routed)           0.452   636.895    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_2_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.124   637.019 r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_i_1/O
                         net (fo=1, routed)           0.529   637.548    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC0
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.578   638.286    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y43         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg/C
                         clock pessimism              0.625   638.911    
                         clock uncertainty           -0.164   638.747    
    SLICE_X38Y43         FDRE (Setup_fdre_C_R)       -0.524   638.223    HDMI_VGA_i/VGA_controller_0/inst/r_VSYNC_reg
  -------------------------------------------------------------------
                         required time                        638.223    
                         arrival time                        -637.548    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.972ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@639.574ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@635.601ns)
  Data Path Delay:        2.524ns  (logic 0.766ns (30.352%)  route 1.758ns (69.648%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 638.285 - 639.574 ) 
    Source Clock Delay      (SCD):    -0.641ns = ( 634.961 - 635.601 ) 
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                    635.601   635.601 r  
    H16                                               0.000   635.601 r  i_CLK (IN)
                         net (fo=0)                   0.000   635.601    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457   637.059 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   638.344    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996   631.348 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   633.108    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   633.209 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.752   634.961    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.518   635.479 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[1]/Q
                         net (fo=13, routed)          0.913   636.392    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[1]
    SLICE_X38Y39         LUT4 (Prop_lut4_I0_O)        0.124   636.516 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2/O
                         net (fo=1, routed)           0.338   636.854    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_2_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124   636.978 r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.506   637.484    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC0
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                    639.574   639.574 r  
    H16                                               0.000   639.574 r  i_CLK (IN)
                         net (fo=0)                   0.000   639.574    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387   640.961 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   642.123    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105   635.018 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   636.617    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   636.708 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          1.577   638.285    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.588   638.873    
                         clock uncertainty           -0.164   638.709    
    SLICE_X40Y39         FDRE (Setup_fdre_C_R)       -0.429   638.280    HDMI_VGA_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                        638.280    
                         arrival time                        -637.484    
  -------------------------------------------------------------------
                         slack                                  0.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.116    -0.224    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X39Y38         LUT5 (Prop_lut5_I0_O)        0.045    -0.179 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    HDMI_VGA_i/VGA_controller_0/inst/data0[4]
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.164    -0.328    
    SLICE_X39Y38         FDRE (Hold_fdre_C_D)         0.092    -0.236    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.088%)  route 0.185ns (49.912%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[5]/Q
                         net (fo=9, routed)           0.185    -0.178    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[5]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.045    -0.133 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    HDMI_VGA_i/VGA_controller_0/inst/data0[7]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]/C
                         clock pessimism              0.246    -0.492    
                         clock uncertainty            0.164    -0.328    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.120    -0.208    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[4]/Q
                         net (fo=7, routed)           0.216    -0.147    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[4]
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.164    -0.303    
    SLICE_X40Y38         FDRE (Hold_fdre_C_D)         0.072    -0.231    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[4]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.164%)  route 0.157ns (45.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.157    -0.205    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X39Y42         LUT6 (Prop_lut6_I5_O)        0.045    -0.160 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[5]_i_1_n_0
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.164    -0.340    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.092    -0.248    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.212    -0.151    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.861    -0.736    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X42Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]/C
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.164    -0.303    
    SLICE_X42Y38         FDRE (Hold_fdre_C_D)         0.063    -0.240    HDMI_VGA_i/VGA_controller_0/inst/r_X_COORD_reg[6]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.259%)  route 0.228ns (61.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[5]/Q
                         net (fo=10, routed)          0.228    -0.135    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[5]
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.862    -0.735    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X40Y41         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]/C
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.164    -0.302    
    SLICE_X40Y41         FDRE (Hold_fdre_C_D)         0.072    -0.230    HDMI_VGA_i/VGA_controller_0/inst/r_Y_COORD_reg[5]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.341 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/Q
                         net (fo=11, routed)          0.171    -0.169    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[3]
    SLICE_X38Y38         LUT4 (Prop_lut4_I3_O)        0.045    -0.124 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    HDMI_VGA_i/VGA_controller_0/inst/data0[3]
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]/C
                         clock pessimism              0.233    -0.505    
                         clock uncertainty            0.164    -0.341    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121    -0.220    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.531%)  route 0.190ns (50.469%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.190    -0.174    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT6 (Prop_lut6_I3_O)        0.045    -0.129 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.129    HDMI_VGA_i/VGA_controller_0/inst/data0[9]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.092    -0.233    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.663%)  route 0.189ns (50.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.738ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.590    -0.505    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y38         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[6]/Q
                         net (fo=8, routed)           0.189    -0.175    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[6]
    SLICE_X39Y39         LUT5 (Prop_lut5_I2_O)        0.045    -0.130 r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    HDMI_VGA_i/VGA_controller_0/inst/data0[8]
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.859    -0.738    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y39         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                         clock pessimism              0.249    -0.489    
                         clock uncertainty            0.164    -0.325    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_VGA_i/VGA_controller_0/inst/r_HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_VGA_clk_wiz_0_0_1  {rise@0.000ns fall@45.684ns period=91.368ns})
  Path Group:             clk_out1_HDMI_VGA_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_VGA_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.209ns (53.205%)  route 0.184ns (46.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.591    -0.504    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.340 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/Q
                         net (fo=9, routed)           0.184    -0.156    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[2]
    SLICE_X38Y42         LUT3 (Prop_lut3_I2_O)        0.045    -0.111 r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT[2]_i_1_n_0
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_VGA_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    HDMI_VGA_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_VGA_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_VGA_i/clk_wiz_0/inst/clk_in1_HDMI_VGA_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_VGA_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_VGA_i/clk_wiz_0/inst/clk_out1_HDMI_VGA_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_VGA_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=53, routed)          0.860    -0.737    HDMI_VGA_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y42         FDRE                                         r  HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]/C
                         clock pessimism              0.233    -0.504    
                         clock uncertainty            0.164    -0.340    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.121    -0.219    HDMI_VGA_i/VGA_controller_0/inst/r_VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.108    





