// Seed: 3877149168
module module_0;
  reg   id_1;
  logic id_2;
  assign id_1 = id_1;
  initial begin
    type_7 id_3 (
        .id_0(1),
        .id_1(id_2)
    );
  end
  initial id_1 <= 1;
  type_8(
      1, id_1
  );
  logic id_4;
  assign id_4 = 1;
  logic id_5;
  type_11(
      1'd0
  );
endmodule
