Library ieee;
Use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity clock_merge is
	port ( 
		clk_50mhz : in std_logic;
		clock_minutes_in : in std_logic_vector(6 downto 0);
		clock_hours_in : in std_logic_vector(6 downto 0);
		alarm_minutes : in std_logic_vector(6 downto 0);
		alarm_hours : in std_logic_vector(6 downto 0)
			);
end clock_merge;


architecture Behavioral of clock_merge is 


begin 
	
	
end Behavioral;
