<!DOCTYPE html>
<html><head><title>joekychen/linux » include › sound › cs8427.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cs8427.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __SOUND_CS8427_H</span>
<span class="cp">#define __SOUND_CS8427_H</span>

<span class="cm">/*</span>
<span class="cm"> *  Routines for Cirrus Logic CS8427</span>
<span class="cm"> *  Copyright (c) by Jaroslav Kysela &lt;perex@perex.cz&gt;,</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *   it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *   the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> *   (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;sound/i2c.h&gt;</span>

<span class="cp">#define CS8427_BASE_ADDR	0x10	</span><span class="cm">/* base I2C address */</span><span class="cp"></span>

<span class="cp">#define CS8427_REG_AUTOINC	0x80	</span><span class="cm">/* flag - autoincrement */</span><span class="cp"></span>
<span class="cp">#define CS8427_REG_CONTROL1	0x01</span>
<span class="cp">#define CS8427_REG_CONTROL2	0x02</span>
<span class="cp">#define CS8427_REG_DATAFLOW	0x03</span>
<span class="cp">#define CS8427_REG_CLOCKSOURCE	0x04</span>
<span class="cp">#define CS8427_REG_SERIALINPUT	0x05</span>
<span class="cp">#define CS8427_REG_SERIALOUTPUT	0x06</span>
<span class="cp">#define CS8427_REG_INT1STATUS	0x07</span>
<span class="cp">#define CS8427_REG_INT2STATUS	0x08</span>
<span class="cp">#define CS8427_REG_INT1MASK	0x09</span>
<span class="cp">#define CS8427_REG_INT1MODEMSB	0x0a</span>
<span class="cp">#define CS8427_REG_INT1MODELSB	0x0b</span>
<span class="cp">#define CS8427_REG_INT2MASK	0x0c</span>
<span class="cp">#define CS8427_REG_INT2MODEMSB	0x0d</span>
<span class="cp">#define CS8427_REG_INT2MODELSB	0x0e</span>
<span class="cp">#define CS8427_REG_RECVCSDATA	0x0f</span>
<span class="cp">#define CS8427_REG_RECVERRORS	0x10</span>
<span class="cp">#define CS8427_REG_RECVERRMASK	0x11</span>
<span class="cp">#define CS8427_REG_CSDATABUF	0x12</span>
<span class="cp">#define CS8427_REG_UDATABUF	0x13</span>
<span class="cp">#define CS8427_REG_QSUBCODE	0x14	</span><span class="cm">/* 0x14-0x1d (10 bytes) */</span><span class="cp"></span>
<span class="cp">#define CS8427_REG_OMCKRMCKRATIO 0x1e</span>
<span class="cp">#define CS8427_REG_CORU_DATABUF	0x20	</span><span class="cm">/* 24 byte buffer area */</span><span class="cp"></span>
<span class="cp">#define CS8427_REG_ID_AND_VER	0x7f</span>

<span class="cm">/* CS8427_REG_CONTROL1 bits */</span>
<span class="cp">#define CS8427_SWCLK		(1&lt;&lt;7)	</span><span class="cm">/* 0 = RMCK default, 1 = OMCK output on RMCK pin */</span><span class="cp"></span>
<span class="cp">#define CS8427_VSET		(1&lt;&lt;6)	</span><span class="cm">/* 0 = valid PCM data, 1 = invalid PCM data */</span><span class="cp"></span>
<span class="cp">#define CS8427_MUTESAO		(1&lt;&lt;5)	</span><span class="cm">/* mute control for the serial audio output port, 0 = disabled, 1 = enabled */</span><span class="cp"></span>
<span class="cp">#define CS8427_MUTEAES		(1&lt;&lt;4)	</span><span class="cm">/* mute control for the AES transmitter output, 0 = disabled, 1 = enabled */</span><span class="cp"></span>
<span class="cp">#define CS8427_INTMASK		(3&lt;&lt;1)	</span><span class="cm">/* interrupt output pin setup mask */</span><span class="cp"></span>
<span class="cp">#define CS8427_INTACTHIGH	(0&lt;&lt;1)	</span><span class="cm">/* active high */</span><span class="cp"></span>
<span class="cp">#define CS8427_INTACTLOW	(1&lt;&lt;1)	</span><span class="cm">/* active low */</span><span class="cp"></span>
<span class="cp">#define CS8427_INTOPENDRAIN	(2&lt;&lt;1)	</span><span class="cm">/* open drain, active low */</span><span class="cp"></span>
<span class="cp">#define CS8427_TCBLDIR		(1&lt;&lt;0)	</span><span class="cm">/* 0 = TCBL is an input, 1 = TCBL is an output */</span><span class="cp"></span>

<span class="cm">/* CS8427_REQ_CONTROL2 bits */</span>
<span class="cp">#define CS8427_HOLDMASK		(3&lt;&lt;5)	</span><span class="cm">/* action when a receiver error occurs */</span><span class="cp"></span>
<span class="cp">#define CS8427_HOLDLASTSAMPLE	(0&lt;&lt;5)	</span><span class="cm">/* hold the last valid sample */</span><span class="cp"></span>
<span class="cp">#define CS8427_HOLDZERO		(1&lt;&lt;5)	</span><span class="cm">/* replace the current audio sample with zero (mute) */</span><span class="cp"></span>
<span class="cp">#define CS8427_HOLDNOCHANGE	(2&lt;&lt;5)	</span><span class="cm">/* do not change the received audio sample */</span><span class="cp"></span>
<span class="cp">#define CS8427_RMCKF		(1&lt;&lt;4)	</span><span class="cm">/* 0 = 256*Fsi, 1 = 128*Fsi */</span><span class="cp"></span>
<span class="cp">#define CS8427_MMR		(1&lt;&lt;3)	</span><span class="cm">/* AES3 receiver operation, 0 = stereo, 1 = mono */</span><span class="cp"></span>
<span class="cp">#define CS8427_MMT		(1&lt;&lt;2)	</span><span class="cm">/* AES3 transmitter operation, 0 = stereo, 1 = mono */</span><span class="cp"></span>
<span class="cp">#define CS8427_MMTCS		(1&lt;&lt;1)	</span><span class="cm">/* 0 = use A + B CS data, 1 = use MMTLR CS data */</span><span class="cp"></span>
<span class="cp">#define CS8427_MMTLR		(1&lt;&lt;0)	</span><span class="cm">/* 0 = use A CS data, 1 = use B CS data */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_DATAFLOW */</span>
<span class="cp">#define CS8427_TXOFF		(1&lt;&lt;6)	</span><span class="cm">/* AES3 transmitter Output, 0 = normal operation, 1 = off (0V) */</span><span class="cp"></span>
<span class="cp">#define CS8427_AESBP		(1&lt;&lt;5)	</span><span class="cm">/* AES3 hardware bypass mode, 0 = normal, 1 = bypass (RX-&gt;TX) */</span><span class="cp"></span>
<span class="cp">#define CS8427_TXDMASK		(3&lt;&lt;3)	</span><span class="cm">/* AES3 Transmitter Data Source Mask */</span><span class="cp"></span>
<span class="cp">#define CS8427_TXDSERIAL	(1&lt;&lt;3)	</span><span class="cm">/* TXD - serial audio input port */</span><span class="cp"></span>
<span class="cp">#define CS8427_TXAES3DRECEIVER	(2&lt;&lt;3)	</span><span class="cm">/* TXD - AES3 receiver */</span><span class="cp"></span>
<span class="cp">#define CS8427_SPDMASK		(3&lt;&lt;1)	</span><span class="cm">/* Serial Audio Output Port Data Source Mask */</span><span class="cp"></span>
<span class="cp">#define CS8427_SPDSERIAL	(1&lt;&lt;1)	</span><span class="cm">/* SPD - serial audio input port */</span><span class="cp"></span>
<span class="cp">#define CS8427_SPDAES3RECEIVER	(2&lt;&lt;1)	</span><span class="cm">/* SPD - AES3 receiver */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_CLOCKSOURCE */</span>
<span class="cp">#define CS8427_RUN		(1&lt;&lt;6)	</span><span class="cm">/* 0 = clock off, 1 = clock on */</span><span class="cp"></span>
<span class="cp">#define CS8427_CLKMASK		(3&lt;&lt;4)	</span><span class="cm">/* OMCK frequency mask */</span><span class="cp"></span>
<span class="cp">#define CS8427_CLK256		(0&lt;&lt;4)	</span><span class="cm">/* 256*Fso */</span><span class="cp"></span>
<span class="cp">#define CS8427_CLK384		(1&lt;&lt;4)	</span><span class="cm">/* 384*Fso */</span><span class="cp"></span>
<span class="cp">#define CS8427_CLK512		(2&lt;&lt;4)	</span><span class="cm">/* 512*Fso */</span><span class="cp"></span>
<span class="cp">#define CS8427_OUTC		(1&lt;&lt;3)	</span><span class="cm">/* Output Time Base, 0 = OMCK, 1 = recovered input clock */</span><span class="cp"></span>
<span class="cp">#define CS8427_INC		(1&lt;&lt;2)	</span><span class="cm">/* Input Time Base Clock Source, 0 = recoverd input clock, 1 = OMCK input pin */</span><span class="cp"></span>
<span class="cp">#define CS8427_RXDMASK		(3&lt;&lt;0)	</span><span class="cm">/* Recovered Input Clock Source Mask */</span><span class="cp"></span>
<span class="cp">#define CS8427_RXDILRCK		(0&lt;&lt;0)	</span><span class="cm">/* 256*Fsi from ILRCK pin */</span><span class="cp"></span>
<span class="cp">#define CS8427_RXDAES3INPUT	(1&lt;&lt;0)	</span><span class="cm">/* 256*Fsi from AES3 input */</span><span class="cp"></span>
<span class="cp">#define CS8427_EXTCLOCKRESET	(2&lt;&lt;0)	</span><span class="cm">/* bypass PLL, 256*Fsi clock, synchronous reset */</span><span class="cp"></span>
<span class="cp">#define CS8427_EXTCLOCK		(3&lt;&lt;0)	</span><span class="cm">/* bypass PLL, 256*Fsi clock */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_SERIALINPUT */</span>
<span class="cp">#define CS8427_SIMS		(1&lt;&lt;7)	</span><span class="cm">/* 0 = slave, 1 = master mode */</span><span class="cp"></span>
<span class="cp">#define CS8427_SISF		(1&lt;&lt;6)	</span><span class="cm">/* ISCLK freq, 0 = 64*Fsi, 1 = 128*Fsi */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIRESMASK	(3&lt;&lt;4)	</span><span class="cm">/* Resolution of the input data for right justified formats */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIRES24		(0&lt;&lt;4)	</span><span class="cm">/* SIRES 24-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIRES20		(1&lt;&lt;4)	</span><span class="cm">/* SIRES 20-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIRES16		(2&lt;&lt;4)	</span><span class="cm">/* SIRES 16-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIJUST		(1&lt;&lt;3)	</span><span class="cm">/* Justification of SDIN data relative to ILRCK, 0 = left-justified, 1 = right-justified */</span><span class="cp"></span>
<span class="cp">#define CS8427_SIDEL		(1&lt;&lt;2)	</span><span class="cm">/* Delay of SDIN data relative to ILRCK for left-justified data formats, 0 = first ISCLK period, 1 = second ISCLK period */</span><span class="cp"></span>
<span class="cp">#define CS8427_SISPOL		(1&lt;&lt;1)	</span><span class="cm">/* ICLK clock polarity, 0 = rising edge of ISCLK, 1 = falling edge of ISCLK */</span><span class="cp"></span>
<span class="cp">#define CS8427_SILRPOL		(1&lt;&lt;0)	</span><span class="cm">/* ILRCK clock polarity, 0 = SDIN data left channel when ILRCK is high, 1 = SDIN right when ILRCK is high */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_SERIALOUTPUT */</span>
<span class="cp">#define CS8427_SOMS		(1&lt;&lt;7)	</span><span class="cm">/* 0 = slave, 1 = master mode */</span><span class="cp"></span>
<span class="cp">#define CS8427_SOSF		(1&lt;&lt;6)	</span><span class="cm">/* OSCLK freq, 0 = 64*Fso, 1 = 128*Fso */</span><span class="cp"></span>
<span class="cp">#define CS8427_SORESMASK	(3&lt;&lt;4)	</span><span class="cm">/* Resolution of the output data on SDOUT and AES3 output */</span><span class="cp"></span>
<span class="cp">#define CS8427_SORES24		(0&lt;&lt;4)	</span><span class="cm">/* SIRES 24-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SORES20		(1&lt;&lt;4)	</span><span class="cm">/* SIRES 20-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SORES16		(2&lt;&lt;4)	</span><span class="cm">/* SIRES 16-bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_SORESDIRECT	(2&lt;&lt;4)	</span><span class="cm">/* SIRES direct copy from AES3 receiver */</span><span class="cp"></span>
<span class="cp">#define CS8427_SOJUST		(1&lt;&lt;3)	</span><span class="cm">/* Justification of SDOUT data relative to OLRCK, 0 = left-justified, 1 = right-justified */</span><span class="cp"></span>
<span class="cp">#define CS8427_SODEL		(1&lt;&lt;2)	</span><span class="cm">/* Delay of SDOUT data relative to OLRCK for left-justified data formats, 0 = first OSCLK period, 1 = second OSCLK period */</span><span class="cp"></span>
<span class="cp">#define CS8427_SOSPOL		(1&lt;&lt;1)	</span><span class="cm">/* OSCLK clock polarity, 0 = rising edge of ISCLK, 1 = falling edge of ISCLK */</span><span class="cp"></span>
<span class="cp">#define CS8427_SOLRPOL		(1&lt;&lt;0)	</span><span class="cm">/* OLRCK clock polarity, 0 = SDOUT data left channel when OLRCK is high, 1 = SDOUT right when OLRCK is high */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_INT1STATUS */</span>
<span class="cp">#define CS8427_TSLIP		(1&lt;&lt;7)	</span><span class="cm">/* AES3 transmitter source data slip interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_OSLIP		(1&lt;&lt;6)	</span><span class="cm">/* Serial audio output port data slip interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_DETC		(1&lt;&lt;2)	</span><span class="cm">/* D to E C-buffer transfer interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_EFTC		(1&lt;&lt;1)	</span><span class="cm">/* E to F C-buffer transfer interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_RERR		(1&lt;&lt;0)	</span><span class="cm">/* A receiver error has occurred */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_INT2STATUS */</span>
<span class="cp">#define CS8427_DETU		(1&lt;&lt;3)	</span><span class="cm">/* D to E U-buffer transfer interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_EFTU		(1&lt;&lt;2)	</span><span class="cm">/* E to F U-buffer transfer interrupt */</span><span class="cp"></span>
<span class="cp">#define CS8427_QCH		(1&lt;&lt;1)	</span><span class="cm">/* A new block of Q-subcode data is available for reading */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_INT1MODEMSB &amp;&amp; CS8427_REG_INT1MODELSB */</span>
<span class="cm">/* bits are defined in CS8427_REG_INT1STATUS */</span>
<span class="cm">/* CS8427_REG_INT2MODEMSB &amp;&amp; CS8427_REG_INT2MODELSB */</span>
<span class="cm">/* bits are defined in CS8427_REG_INT2STATUS */</span>
<span class="cp">#define CS8427_INTMODERISINGMSB	0</span>
<span class="cp">#define CS8427_INTMODERESINGLSB	0</span>
<span class="cp">#define CS8427_INTMODEFALLINGMSB 0</span>
<span class="cp">#define CS8427_INTMODEFALLINGLSB 1</span>
<span class="cp">#define CS8427_INTMODELEVELMSB	1</span>
<span class="cp">#define CS8427_INTMODELEVELLSB	0</span>

<span class="cm">/* CS8427_REG_RECVCSDATA */</span>
<span class="cp">#define CS8427_AUXMASK		(15&lt;&lt;4)	</span><span class="cm">/* auxiliary data field width */</span><span class="cp"></span>
<span class="cp">#define CS8427_AUXSHIFT		4</span>
<span class="cp">#define CS8427_PRO		(1&lt;&lt;3)	</span><span class="cm">/* Channel status block format indicator */</span><span class="cp"></span>
<span class="cp">#define CS8427_AUDIO		(1&lt;&lt;2)	</span><span class="cm">/* Audio indicator (0 = audio, 1 = nonaudio */</span><span class="cp"></span>
<span class="cp">#define CS8427_COPY		(1&lt;&lt;1)	</span><span class="cm">/* 0 = copyright asserted, 1 = copyright not asserted */</span><span class="cp"></span>
<span class="cp">#define CS8427_ORIG		(1&lt;&lt;0)	</span><span class="cm">/* SCMS generation indicator, 0 = 1st generation or highter, 1 = original */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_RECVERRORS */</span>
<span class="cm">/* CS8427_REG_RECVERRMASK for CS8427_RERR */</span>
<span class="cp">#define CS8427_QCRC		(1&lt;&lt;6)	</span><span class="cm">/* Q-subcode data CRC error indicator */</span><span class="cp"></span>
<span class="cp">#define CS8427_CCRC		(1&lt;&lt;5)	</span><span class="cm">/* Chancnel Status Block Cyclick Redundancy Check Bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_UNLOCK		(1&lt;&lt;4)	</span><span class="cm">/* PLL lock status bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_V		(1&lt;&lt;3)	</span><span class="cm">/* 0 = valid data */</span><span class="cp"></span>
<span class="cp">#define CS8427_CONF		(1&lt;&lt;2)	</span><span class="cm">/* Confidence bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_BIP		(1&lt;&lt;1)	</span><span class="cm">/* Bi-phase error bit */</span><span class="cp"></span>
<span class="cp">#define CS8427_PAR		(1&lt;&lt;0)	</span><span class="cm">/* Parity error */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_CSDATABUF	*/</span>
<span class="cp">#define CS8427_BSEL		(1&lt;&lt;5)	</span><span class="cm">/* 0 = CS data, 1 = U data */</span><span class="cp"></span>
<span class="cp">#define CS8427_CBMR		(1&lt;&lt;4)	</span><span class="cm">/* 0 = overwrite first 5 bytes for CS D to E buffer, 1 = prevent */</span><span class="cp"></span>
<span class="cp">#define CS8427_DETCI		(1&lt;&lt;3)	</span><span class="cm">/* D to E CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */</span><span class="cp"></span>
<span class="cp">#define CS8427_EFTCI		(1&lt;&lt;2)	</span><span class="cm">/* E to F CS data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */</span><span class="cp"></span>
<span class="cp">#define CS8427_CAM		(1&lt;&lt;1)	</span><span class="cm">/* CS data buffer control port access mode bit, 0 = one byte, 1 = two byte */</span><span class="cp"></span>
<span class="cp">#define CS8427_CHS		(1&lt;&lt;0)	</span><span class="cm">/* Channel select bit, 0 = Channel A, 1 = Channel B */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_UDATABUF */</span>
<span class="cp">#define CS8427_UD		(1&lt;&lt;4)	</span><span class="cm">/* User data pin (U) direction, 0 = input, 1 = output */</span><span class="cp"></span>
<span class="cp">#define CS8427_UBMMASK		(3&lt;&lt;2)	</span><span class="cm">/* Operating mode of the AES3 U bit manager */</span><span class="cp"></span>
<span class="cp">#define CS8427_UBMZEROS		(0&lt;&lt;2)	</span><span class="cm">/* transmit all zeros mode */</span><span class="cp"></span>
<span class="cp">#define CS8427_UBMBLOCK		(1&lt;&lt;2)	</span><span class="cm">/* block mode */</span><span class="cp"></span>
<span class="cp">#define CS8427_DETUI		(1&lt;&lt;1)	</span><span class="cm">/* D to E U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */</span><span class="cp"></span>
<span class="cp">#define CS8427_EFTUI		(1&lt;&lt;1)	</span><span class="cm">/* E to F U-data buffer transfer inhibit bit, 0 = allow, 1 = inhibit */</span><span class="cp"></span>

<span class="cm">/* CS8427_REG_ID_AND_VER */</span>
<span class="cp">#define CS8427_IDMASK		(15&lt;&lt;4)</span>
<span class="cp">#define CS8427_IDSHIFT		4</span>
<span class="cp">#define CS8427_VERMASK		(15&lt;&lt;0)</span>
<span class="cp">#define CS8427_VERSHIFT		0</span>
<span class="cp">#define CS8427_VER8427A		0x71</span>

<span class="k">struct</span> <span class="n">snd_pcm_substream</span><span class="p">;</span>

<span class="kt">int</span> <span class="n">snd_cs8427_create</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_i2c_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">addr</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reset_timeout</span><span class="p">,</span> <span class="k">struct</span> <span class="n">snd_i2c_device</span> <span class="o">**</span><span class="n">r_cs8427</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs8427_reg_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_i2c_device</span> <span class="o">*</span><span class="n">device</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">reg</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">val</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs8427_iec958_build</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_i2c_device</span> <span class="o">*</span><span class="n">cs8427</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">playback_substream</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">snd_pcm_substream</span> <span class="o">*</span><span class="n">capture_substream</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs8427_iec958_active</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_i2c_device</span> <span class="o">*</span><span class="n">cs8427</span><span class="p">,</span> <span class="kt">int</span> <span class="n">active</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">snd_cs8427_iec958_pcm</span><span class="p">(</span><span class="k">struct</span> <span class="n">snd_i2c_device</span> <span class="o">*</span><span class="n">cs8427</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rate</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __SOUND_CS8427_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
