# ws_design

Design file for FPGA workshop at UERGS. 9th October 19.

Constraint file for NEXYS 4 DDR FPGA
