{"vcs1":{"timestamp_begin":1696395481.635149181, "rt":15.67, "ut":14.27, "st":0.70}}
{"vcselab":{"timestamp_begin":1696395497.406906417, "rt":1.14, "ut":0.44, "st":0.16}}
{"link":{"timestamp_begin":1696395498.623513902, "rt":0.52, "ut":0.31, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696395480.803808609}
{"VCS_COMP_START_TIME": 1696395480.803808609}
{"VCS_COMP_END_TIME": 1696395499.314179290}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390656}}
{"stitch_vcselab": {"peak_mem": 227828}}
