/// Auto-generated bit field definitions for PF
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f7::pf {

using namespace alloy::hal::bitfields;

// ============================================================================
// PF Bit Field Definitions
// ============================================================================

/// CLIDR - Cache Level ID register
namespace clidr {
    /// CL1
    /// Position: 0, Width: 3
    using CL1 = BitField<0, 3>;
    constexpr uint32_t CL1_Pos = 0;
    constexpr uint32_t CL1_Msk = CL1::mask;

    /// CL2
    /// Position: 3, Width: 3
    using CL2 = BitField<3, 3>;
    constexpr uint32_t CL2_Pos = 3;
    constexpr uint32_t CL2_Msk = CL2::mask;

    /// CL3
    /// Position: 6, Width: 3
    using CL3 = BitField<6, 3>;
    constexpr uint32_t CL3_Pos = 6;
    constexpr uint32_t CL3_Msk = CL3::mask;

    /// CL4
    /// Position: 9, Width: 3
    using CL4 = BitField<9, 3>;
    constexpr uint32_t CL4_Pos = 9;
    constexpr uint32_t CL4_Msk = CL4::mask;

    /// CL5
    /// Position: 12, Width: 3
    using CL5 = BitField<12, 3>;
    constexpr uint32_t CL5_Pos = 12;
    constexpr uint32_t CL5_Msk = CL5::mask;

    /// CL6
    /// Position: 15, Width: 3
    using CL6 = BitField<15, 3>;
    constexpr uint32_t CL6_Pos = 15;
    constexpr uint32_t CL6_Msk = CL6::mask;

    /// CL7
    /// Position: 18, Width: 3
    using CL7 = BitField<18, 3>;
    constexpr uint32_t CL7_Pos = 18;
    constexpr uint32_t CL7_Msk = CL7::mask;

    /// LoUIS
    /// Position: 21, Width: 3
    using LoUIS = BitField<21, 3>;
    constexpr uint32_t LoUIS_Pos = 21;
    constexpr uint32_t LoUIS_Msk = LoUIS::mask;

    /// LoC
    /// Position: 24, Width: 3
    using LoC = BitField<24, 3>;
    constexpr uint32_t LoC_Pos = 24;
    constexpr uint32_t LoC_Msk = LoC::mask;

    /// LoU
    /// Position: 27, Width: 3
    using LoU = BitField<27, 3>;
    constexpr uint32_t LoU_Pos = 27;
    constexpr uint32_t LoU_Msk = LoU::mask;

}  // namespace clidr

/// CTR - Cache Type register
namespace ctr {
    /// IminLine
    /// Position: 0, Width: 4
    using _IminLine = BitField<0, 4>;
    constexpr uint32_t _IminLine_Pos = 0;
    constexpr uint32_t _IminLine_Msk = _IminLine::mask;

    /// DMinLine
    /// Position: 16, Width: 4
    using DMinLine = BitField<16, 4>;
    constexpr uint32_t DMinLine_Pos = 16;
    constexpr uint32_t DMinLine_Msk = DMinLine::mask;

    /// ERG
    /// Position: 20, Width: 4
    using ERG = BitField<20, 4>;
    constexpr uint32_t ERG_Pos = 20;
    constexpr uint32_t ERG_Msk = ERG::mask;

    /// CWG
    /// Position: 24, Width: 4
    using CWG = BitField<24, 4>;
    constexpr uint32_t CWG_Pos = 24;
    constexpr uint32_t CWG_Msk = CWG::mask;

    /// Format
    /// Position: 29, Width: 3
    using Format = BitField<29, 3>;
    constexpr uint32_t Format_Pos = 29;
    constexpr uint32_t Format_Msk = Format::mask;

}  // namespace ctr

/// CCSIDR - Cache Size ID register
namespace ccsidr {
    /// LineSize
    /// Position: 0, Width: 3
    using LineSize = BitField<0, 3>;
    constexpr uint32_t LineSize_Pos = 0;
    constexpr uint32_t LineSize_Msk = LineSize::mask;

    /// Associativity
    /// Position: 3, Width: 10
    using Associativity = BitField<3, 10>;
    constexpr uint32_t Associativity_Pos = 3;
    constexpr uint32_t Associativity_Msk = Associativity::mask;

    /// NumSets
    /// Position: 13, Width: 15
    using NumSets = BitField<13, 15>;
    constexpr uint32_t NumSets_Pos = 13;
    constexpr uint32_t NumSets_Msk = NumSets::mask;

    /// WA
    /// Position: 28, Width: 1
    using WA = BitField<28, 1>;
    constexpr uint32_t WA_Pos = 28;
    constexpr uint32_t WA_Msk = WA::mask;

    /// RA
    /// Position: 29, Width: 1
    using RA = BitField<29, 1>;
    constexpr uint32_t RA_Pos = 29;
    constexpr uint32_t RA_Msk = RA::mask;

    /// WB
    /// Position: 30, Width: 1
    using WB = BitField<30, 1>;
    constexpr uint32_t WB_Pos = 30;
    constexpr uint32_t WB_Msk = WB::mask;

    /// WT
    /// Position: 31, Width: 1
    using WT = BitField<31, 1>;
    constexpr uint32_t WT_Pos = 31;
    constexpr uint32_t WT_Msk = WT::mask;

}  // namespace ccsidr

}  // namespace alloy::hal::st::stm32f7::pf
