<HTML>
<HEAD>
<TITLE>RTW Report - CPU_Subsystem_8_bit.vhd </TITLE>
<STYLE> .LN { font-style: italic; color: #888888 } </STYLE>
<STYLE> .CT { font-style: italic; color: #117755 } </STYLE>
<STYLE> .PP { font-style: bold;   color: #992211 } </STYLE>
<STYLE> .KW { font-style: bold;   color: #112266 } </STYLE>
<STYLE> .DT { font-style: bold;   color: #112266 } </STYLE>
<SCRIPT language="JavaScript" type="text/javascript">
<!--
function rtwHilite(aBlock,aParentSID) {
 aParentSID = "";
 try {
    window.location.href="matlab: if ~isempty(which('private/rtwbindmodel')), rtwprivate rtwbindmodel 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlcodercpu_eml.mdl' 'M:\\rtes_workspace\\matlab2vhdl\\matlab_model\\hdlsrc' 'hdl', end; rtwprivate code2model "+aBlock+" "+aParentSID+";"
 } catch (e) { 
 }
} // end rtwHilite
//-->
</SCRIPT>
</HEAD>
<BODY BGCOLOR="#eeeeee" TEXT="#1122aa" ONLOAD="if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window);}">
<P>
<TABLE BORDER="0" CELLSPACING="0" CELLPADDING="6" WIDTH="100%" HEIGHT="100%"><TR><TD WIDTH="100%" VALIGN="top" BGCOLOR="#ffffff">
<H4>File: <A HREF="file:///M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\CPU_Subsystem_8_bit.vhd" TARGET="rtwreport_document_frame">M:\rtes_workspace\matlab2vhdl\matlab_model\hdlsrc\CPU_Subsystem_8_bit.vhd</A></H4>
<PRE id="RTWcode">
<SPAN><A CLASS="LN" NAME="1">    1   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="2">    2   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="3">    3   </A><SPAN CLASS="CT">-- File Name: hdlsrc\CPU_Subsystem_8_bit.vhd</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="4">    4   </A><SPAN CLASS="CT">-- Created: 2014-03-05 16:19:14</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="5">    5   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="6">    6   </A><SPAN CLASS="CT">-- Generated by MATLAB 7.12 and Simulink HDL Coder 2.1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="7">    7   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="8">    8   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="9">    9   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="10">   10   </A><SPAN CLASS="CT">-- Rate and Clocking Details</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="11">   11   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="12">   12   </A><SPAN CLASS="CT">-- Model base rate: 1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="13">   13   </A><SPAN CLASS="CT">-- Target subsystem base rate: 1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="14">   14   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="15">   15   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="16">   16   </A><SPAN CLASS="CT">-- Clock Enable  Sample Time</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="17">   17   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="18">   18   </A><SPAN CLASS="CT">-- ce_out        1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="19">   19   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="20">   20   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="21">   21   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="22">   22   </A><SPAN CLASS="CT">-- Output Signal                 Clock Enable  Sample Time</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="23">   23   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="24">   24   </A><SPAN CLASS="CT">-- ext_out                       ce_out        1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="25">   25   </A><SPAN CLASS="CT">-- hlt                           ce_out        1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="26">   26   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="27">   27   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="28">   28   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="29">   29   </A>
</SPAN><SPAN><A CLASS="LN" NAME="30">   30   </A>
</SPAN><SPAN><A CLASS="LN" NAME="31">   31   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="32">   32   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="33">   33   </A><SPAN CLASS="CT">-- Module: CPU_Subsystem_8_bit</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="34">   34   </A><SPAN CLASS="CT">-- Source Path: hdlcodercpu_eml/CPU_Subsystem_8_bit</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="35">   35   </A><SPAN CLASS="CT">-- Hierarchy Level: 0</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="36">   36   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="37">   37   </A><SPAN CLASS="CT">-- Simulink model description for hdlcodercpu_eml:</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="38">   38   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="39">   39   </A><SPAN CLASS="CT">-- An 8-bit RISC Processor using MATLAB(R) Function Blocks</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="40">   40   </A><SPAN CLASS="CT">-- This model shows how to use Simulink(R) HDL Coder(TM) to check, </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="41">   41   </A><SPAN CLASS="CT">-- generate and verify HDL for an 8-bit CPU implemented using the </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="42">   42   </A><SPAN CLASS="CT">-- MATLAB Function Block.</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="43">   43   </A><SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="44">   44   </A><SPAN CLASS="CT">-- -------------------------------------------------------------</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="45">   45   </A>LIBRARY IEEE;
</SPAN><SPAN><A CLASS="LN" NAME="46">   46   </A>USE IEEE.std_logic_1164.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="47">   47   </A>USE IEEE.numeric_std.ALL;
</SPAN><SPAN><A CLASS="LN" NAME="48">   48   </A>
</SPAN><SPAN><A CLASS="LN" NAME="49">   49   </A>ENTITY CPU_Subsystem_8_bit IS
</SPAN><SPAN><A CLASS="LN" NAME="50">   50   </A>  PORT( clk                               :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="51">   51   </A>        reset                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="52">   52   </A>        clk_enable                        :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="53">   53   </A>        master_reset                      :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="54">   54   </A>        ce_out                            :   OUT   std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="55">   55   </A>        ext_out                           :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="56">   56   </A>        hlt                               :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="57">   57   </A>        );
</SPAN><SPAN><A CLASS="LN" NAME="58">   58   </A>END CPU_Subsystem_8_bit;
</SPAN><SPAN><A CLASS="LN" NAME="59">   59   </A>
</SPAN><SPAN><A CLASS="LN" NAME="60">   60   </A>
</SPAN><SPAN><A CLASS="LN" NAME="61">   61   </A>ARCHITECTURE rtl OF CPU_Subsystem_8_bit IS
</SPAN><SPAN><A CLASS="LN" NAME="62">   62   </A>
</SPAN><SPAN><A CLASS="LN" NAME="63">   63   </A>  <SPAN CLASS="CT">-- Component Declarations</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="64">   64   </A>  COMPONENT PC_Incrementer
</SPAN><SPAN><A CLASS="LN" NAME="65">   65   </A>    PORT( jmp_offset                      :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="66">   66   </A>          PC_current                      :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="67">   67   </A>          PC_next                         :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="68">   68   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="69">   69   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="70">   70   </A>
</SPAN><SPAN><A CLASS="LN" NAME="71">   71   </A>  COMPONENT Program_Counter
</SPAN><SPAN><A CLASS="LN" NAME="72">   72   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="73">   73   </A>          reset                           :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="74">   74   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="75">   75   </A>          func                            :   IN    std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="76">   76   </A>          addr_in                         :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="77">   77   </A>          addr_out                        :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="78">   78   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="79">   79   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="80">   80   </A>
</SPAN><SPAN><A CLASS="LN" NAME="81">   81   </A>  COMPONENT Instruction_ROM
</SPAN><SPAN><A CLASS="LN" NAME="82">   82   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="83">   83   </A>          reset                           :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="84">   84   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="85">   85   </A>          addr                            :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="86">   86   </A>          read                            :   IN    std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="87">   87   </A>          instr_out                       :   OUT   std_logic_vector(11 DOWNTO 0)  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="88">   88   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="89">   89   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="90">   90   </A>
</SPAN><SPAN><A CLASS="LN" NAME="91">   91   </A>  COMPONENT Instruction_Register
</SPAN><SPAN><A CLASS="LN" NAME="92">   92   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="93">   93   </A>          reset                           :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="94">   94   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="95">   95   </A>          func                            :   IN    std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="96">   96   </A>          IR_in                           :   IN    std_logic_vector(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="97">   97   </A>          IR_out                          :   OUT   std_logic_vector(11 DOWNTO 0)  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="98">   98   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="99">   99   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="100">  100   </A>
</SPAN><SPAN><A CLASS="LN" NAME="101">  101   </A>  COMPONENT Arithmetic_Logical_Unit_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="102">  102   </A>    PORT( in_flags                        :   IN    std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="103">  103   </A>          func                            :   IN    std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="104">  104   </A>          alu_in                          :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="105">  105   </A>          AC                              :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="106">  106   </A>          alu_out                         :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="107">  107   </A>          out_flags                       :   OUT   std_logic_vector(3 DOWNTO 0)  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="108">  108   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="109">  109   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="110">  110   </A>
</SPAN><SPAN><A CLASS="LN" NAME="111">  111   </A>  COMPONENT Shifter_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="112">  112   </A>    PORT( select_rsvd                     :   IN    std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="113">  113   </A>          input                           :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="114">  114   </A>          in_flags                        :   IN    std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="115">  115   </A>          out_flags                       :   OUT   std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="116">  116   </A>          shift_out                       :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="117">  117   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="118">  118   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="119">  119   </A>
</SPAN><SPAN><A CLASS="LN" NAME="120">  120   </A>  COMPONENT Control_Unit
</SPAN><SPAN><A CLASS="LN" NAME="121">  121   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="122">  122   </A>          reset                           :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="123">  123   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="124">  124   </A>          data_in                         :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="125">  125   </A>          in_flags                        :   IN    std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="126">  126   </A>          master_rst                      :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="127">  127   </A>          IR_in                           :   IN    std_logic_vector(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="128">  128   </A>          shifter_sel                     :   OUT   std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="129">  129   </A>          out_flags                       :   OUT   std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="130">  130   </A>          ALU_func                        :   OUT   std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="131">  131   </A>          print_data                      :   OUT   std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="132">  132   </A>          DM_addr                         :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="133">  133   </A>          DM_r_w                          :   OUT   std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="134">  134   </A>          AC_func                         :   OUT   std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="135">  135   </A>          AC_data                         :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="136">  136   </A>          IR_func                         :   OUT   std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="137">  137   </A>          PC_func                         :   OUT   std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="138">  138   </A>          addr_inc                        :   OUT   std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="139">  139   </A>          IM_read                         :   OUT   std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="140">  140   </A>          hlt                             :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="141">  141   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="142">  142   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="143">  143   </A>
</SPAN><SPAN><A CLASS="LN" NAME="144">  144   </A>  COMPONENT Accumulator
</SPAN><SPAN><A CLASS="LN" NAME="145">  145   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="146">  146   </A>          reset                           :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="147">  147   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="148">  148   </A>          func                            :   IN    std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="149">  149   </A>          AC_in1                          :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="150">  150   </A>          AC_in2                          :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="151">  151   </A>          AC_out                          :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="152">  152   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="153">  153   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="154">  154   </A>
</SPAN><SPAN><A CLASS="LN" NAME="155">  155   </A>  COMPONENT SinglePortRAM_Inst0
</SPAN><SPAN><A CLASS="LN" NAME="156">  156   </A>    PORT( clk                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="157">  157   </A>          enb                             :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="158">  158   </A>          din                             :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="159">  159   </A>          addr                            :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="160">  160   </A>          we                              :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="161">  161   </A>          dout                            :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="162">  162   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="163">  163   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="164">  164   </A>
</SPAN><SPAN><A CLASS="LN" NAME="165">  165   </A>  COMPONENT output_enable
</SPAN><SPAN><A CLASS="LN" NAME="166">  166   </A>    PORT( u                               :   IN    std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="167">  167   </A>          enable                          :   IN    std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="168">  168   </A>          y                               :   OUT   std_logic_vector(7 DOWNTO 0)  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="169">  169   </A>          );
</SPAN><SPAN><A CLASS="LN" NAME="170">  170   </A>  END COMPONENT;
</SPAN><SPAN><A CLASS="LN" NAME="171">  171   </A>
</SPAN><SPAN><A CLASS="LN" NAME="172">  172   </A>  <SPAN CLASS="CT">-- Component Configuration Statements</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="173">  173   </A>  FOR ALL : PC_Incrementer
</SPAN><SPAN><A CLASS="LN" NAME="174">  174   </A>    USE ENTITY work.PC_Incrementer(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="175">  175   </A>
</SPAN><SPAN><A CLASS="LN" NAME="176">  176   </A>  FOR ALL : Program_Counter
</SPAN><SPAN><A CLASS="LN" NAME="177">  177   </A>    USE ENTITY work.Program_Counter(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="178">  178   </A>
</SPAN><SPAN><A CLASS="LN" NAME="179">  179   </A>  FOR ALL : Instruction_ROM
</SPAN><SPAN><A CLASS="LN" NAME="180">  180   </A>    USE ENTITY work.Instruction_ROM(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="181">  181   </A>
</SPAN><SPAN><A CLASS="LN" NAME="182">  182   </A>  FOR ALL : Instruction_Register
</SPAN><SPAN><A CLASS="LN" NAME="183">  183   </A>    USE ENTITY work.Instruction_Register(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="184">  184   </A>
</SPAN><SPAN><A CLASS="LN" NAME="185">  185   </A>  FOR ALL : Arithmetic_Logical_Unit_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="186">  186   </A>    USE ENTITY work.Arithmetic_Logical_Unit_8_bit(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="187">  187   </A>
</SPAN><SPAN><A CLASS="LN" NAME="188">  188   </A>  FOR ALL : Shifter_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="189">  189   </A>    USE ENTITY work.Shifter_8_bit(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="190">  190   </A>
</SPAN><SPAN><A CLASS="LN" NAME="191">  191   </A>  FOR ALL : Control_Unit
</SPAN><SPAN><A CLASS="LN" NAME="192">  192   </A>    USE ENTITY work.Control_Unit(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="193">  193   </A>
</SPAN><SPAN><A CLASS="LN" NAME="194">  194   </A>  FOR ALL : Accumulator
</SPAN><SPAN><A CLASS="LN" NAME="195">  195   </A>    USE ENTITY work.Accumulator(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="196">  196   </A>
</SPAN><SPAN><A CLASS="LN" NAME="197">  197   </A>  FOR ALL : SinglePortRAM_Inst0
</SPAN><SPAN><A CLASS="LN" NAME="198">  198   </A>    USE ENTITY work.SinglePortRAM_Inst0(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="199">  199   </A>
</SPAN><SPAN><A CLASS="LN" NAME="200">  200   </A>  FOR ALL : output_enable
</SPAN><SPAN><A CLASS="LN" NAME="201">  201   </A>    USE ENTITY work.output_enable(rtl);
</SPAN><SPAN><A CLASS="LN" NAME="202">  202   </A>
</SPAN><SPAN><A CLASS="LN" NAME="203">  203   </A>  <SPAN CLASS="CT">-- Signals</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="204">  204   </A>  SIGNAL enb                              : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="205">  205   </A>  SIGNAL Unit_Delay_7_out1                : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="206">  206   </A>  SIGNAL Shifter_8_bit_out2               : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="207">  207   </A>  SIGNAL Shifter_8_bit_out2_signed        : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="208">  208   </A>  SIGNAL Unit_Delay2_out1                 : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="209">  209   </A>  SIGNAL Program_Counter_out1             : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="210">  210   </A>  SIGNAL Program_Counter_out1_unsigned    : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="211">  211   </A>  SIGNAL Unit_Delay_4_out1                : <SPAN CLASS="DT">unsigned</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="212">  212   </A>  SIGNAL jmp_offset                       : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="213">  213   </A>  SIGNAL PC_Incrementer_out1              : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="214">  214   </A>  SIGNAL Control_Unit_out10               : std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="215">  215   </A>  SIGNAL Control_Unit_out12               : std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="216">  216   </A>  SIGNAL Instruction_ROM_out1             : std_logic_vector(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="217">  217   </A>  SIGNAL Control_Unit_out9                : std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="218">  218   </A>  SIGNAL Instruction_Register_out1        : std_logic_vector(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="219">  219   </A>  SIGNAL Instruction_Register_out1_unsigned : <SPAN CLASS="DT">unsigned</SPAN>(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="220">  220   </A>  SIGNAL Unit_Delay_1_out1                : <SPAN CLASS="DT">unsigned</SPAN>(11 DOWNTO 0);  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="221">  221   </A>  SIGNAL Control_Unit_out2                : std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="222">  222   </A>  SIGNAL Control_Unit_out3                : std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="223">  223   </A>  SIGNAL Data_Memory_out1                 : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="224">  224   </A>  SIGNAL Accumulator_out1                 : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="225">  225   </A>  SIGNAL Arithmetic_Logical_Unit_8_bit_out1 : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="226">  226   </A>  SIGNAL Arithmetic_Logical_Unit_8_bit_out2 : std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="227">  227   </A>  SIGNAL Control_Unit_out1                : std_logic_vector(1 DOWNTO 0);  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="228">  228   </A>  SIGNAL Shifter_8_bit_out1               : std_logic_vector(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="229">  229   </A>  SIGNAL Shifter_8_bit_out1_unsigned      : <SPAN CLASS="DT">unsigned</SPAN>(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="230">  230   </A>  SIGNAL Unit_Delay_3_out1                : <SPAN CLASS="DT">unsigned</SPAN>(3 DOWNTO 0);  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="231">  231   </A>  SIGNAL Data_Memory_out1_signed          : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="232">  232   </A>  SIGNAL feedback_for_indirect_addressing : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="233">  233   </A>  SIGNAL Control_Unit_out4                : std_logic;
</SPAN><SPAN><A CLASS="LN" NAME="234">  234   </A>  SIGNAL Control_Unit_out5                : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="235">  235   </A>  SIGNAL Control_Unit_out6                : std_logic;  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="236">  236   </A>  SIGNAL Control_Unit_out7                : std_logic_vector(2 DOWNTO 0);  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="237">  237   </A>  SIGNAL Control_Unit_out8                : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="238">  238   </A>  SIGNAL Control_Unit_out13               : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="239">  239   </A>  SIGNAL output_enable_out1               : std_logic_vector(7 DOWNTO 0);  <SPAN CLASS="CT">-- ufix8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="240">  240   </A>  SIGNAL output_enable_out1_signed        : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="241">  241   </A>  SIGNAL Unit_Delay_6_out1                : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="242">  242   </A>  SIGNAL Accumulator_out1_signed          : <SPAN CLASS="DT">signed</SPAN>(7 DOWNTO 0);  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="243">  243   </A>
</SPAN><SPAN><A CLASS="LN" NAME="244">  244   </A>BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="245">  245   </A>  <SPAN CLASS="CT">-- loading into AC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="246">  246   </A>  <SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="247">  247   </A>  <SPAN CLASS="CT">-- writing computation back into AC</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="248">  248   </A>  <SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="249">  249   </A>  <SPAN CLASS="CT">-- Instruction to be executed</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="250">  250   </A>
</SPAN><SPAN><A CLASS="LN" NAME="251">  251   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:10')"><FONT color="#117755"><I>&lt;S1&gt;/PC Incrementer</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="252">  252   </A>  u_PC_Incrementer : PC_Incrementer
</SPAN><SPAN><A CLASS="LN" NAME="253">  253   </A>    PORT MAP( jmp_offset =&gt; jmp_offset,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="254">  254   </A>              PC_current =&gt; std_logic_vector(Unit_Delay_4_out1),  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="255">  255   </A>              PC_next =&gt; PC_Incrementer_out1  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="256">  256   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="257">  257   </A>
</SPAN><SPAN><A CLASS="LN" NAME="258">  258   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:11')"><FONT color="#117755"><I>&lt;S1&gt;/Program Counter</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="259">  259   </A>  u_Program_Counter : Program_Counter
</SPAN><SPAN><A CLASS="LN" NAME="260">  260   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="261">  261   </A>              reset =&gt; reset,
</SPAN><SPAN><A CLASS="LN" NAME="262">  262   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="263">  263   </A>              func =&gt; Control_Unit_out10,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="264">  264   </A>              addr_in =&gt; PC_Incrementer_out1,  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="265">  265   </A>              addr_out =&gt; Program_Counter_out1  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="266">  266   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="267">  267   </A>
</SPAN><SPAN><A CLASS="LN" NAME="268">  268   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:8')"><FONT color="#117755"><I>&lt;S1&gt;/Instruction ROM</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="269">  269   </A>  u_Instruction_ROM : Instruction_ROM
</SPAN><SPAN><A CLASS="LN" NAME="270">  270   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="271">  271   </A>              reset =&gt; reset,
</SPAN><SPAN><A CLASS="LN" NAME="272">  272   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="273">  273   </A>              addr =&gt; Program_Counter_out1,  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="274">  274   </A>              read =&gt; Control_Unit_out12,  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="275">  275   </A>              instr_out =&gt; Instruction_ROM_out1  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="276">  276   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="277">  277   </A>
</SPAN><SPAN><A CLASS="LN" NAME="278">  278   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:9')"><FONT color="#117755"><I>&lt;S1&gt;/Instruction Register</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="279">  279   </A>  u_Instruction_Register : Instruction_Register
</SPAN><SPAN><A CLASS="LN" NAME="280">  280   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="281">  281   </A>              reset =&gt; reset,
</SPAN><SPAN><A CLASS="LN" NAME="282">  282   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="283">  283   </A>              func =&gt; Control_Unit_out9,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="284">  284   </A>              IR_in =&gt; Instruction_ROM_out1,  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="285">  285   </A>              IR_out =&gt; Instruction_Register_out1  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="286">  286   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="287">  287   </A>
</SPAN><SPAN><A CLASS="LN" NAME="288">  288   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:4')"><FONT color="#117755"><I>&lt;S1&gt;/Arithmetic Logical Unit (8-bit)</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="289">  289   </A>  u_Arithmetic_Logical_Unit_8_bit : Arithmetic_Logical_Unit_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="290">  290   </A>    PORT MAP( in_flags =&gt; Control_Unit_out2,  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="291">  291   </A>              func =&gt; Control_Unit_out3,  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="292">  292   </A>              alu_in =&gt; Data_Memory_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="293">  293   </A>              AC =&gt; Accumulator_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="294">  294   </A>              alu_out =&gt; Arithmetic_Logical_Unit_8_bit_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="295">  295   </A>              out_flags =&gt; Arithmetic_Logical_Unit_8_bit_out2  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="296">  296   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="297">  297   </A>
</SPAN><SPAN><A CLASS="LN" NAME="298">  298   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:13')"><FONT color="#117755"><I>&lt;S1&gt;/Shifter (8-bit)</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="299">  299   </A>  u_Shifter_8_bit : Shifter_8_bit
</SPAN><SPAN><A CLASS="LN" NAME="300">  300   </A>    PORT MAP( select_rsvd =&gt; Control_Unit_out1,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="301">  301   </A>              input =&gt; Arithmetic_Logical_Unit_8_bit_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="302">  302   </A>              in_flags =&gt; Arithmetic_Logical_Unit_8_bit_out2,  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="303">  303   </A>              out_flags =&gt; Shifter_8_bit_out1,  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="304">  304   </A>              shift_out =&gt; Shifter_8_bit_out2  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="305">  305   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="306">  306   </A>
</SPAN><SPAN><A CLASS="LN" NAME="307">  307   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:5')"><FONT color="#117755"><I>&lt;S1&gt;/Control Unit</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="308">  308   </A>  <SPAN CLASS="CT">-- </SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="309">  309   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:7')"><FONT color="#117755"><I>&lt;S1&gt;/Data Type Conversion</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="310">  310   </A>  u_Control_Unit : Control_Unit
</SPAN><SPAN><A CLASS="LN" NAME="311">  311   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="312">  312   </A>              reset =&gt; reset,
</SPAN><SPAN><A CLASS="LN" NAME="313">  313   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="314">  314   </A>              data_in =&gt; std_logic_vector(feedback_for_indirect_addressing),  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="315">  315   </A>              in_flags =&gt; std_logic_vector(Unit_Delay_3_out1),  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="316">  316   </A>              master_rst =&gt; Unit_Delay_7_out1,
</SPAN><SPAN><A CLASS="LN" NAME="317">  317   </A>              IR_in =&gt; std_logic_vector(Unit_Delay_1_out1),  <SPAN CLASS="CT">-- ufix12</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="318">  318   </A>              shifter_sel =&gt; Control_Unit_out1,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="319">  319   </A>              out_flags =&gt; Control_Unit_out2,  <SPAN CLASS="CT">-- ufix4</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="320">  320   </A>              ALU_func =&gt; Control_Unit_out3,  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="321">  321   </A>              print_data =&gt; Control_Unit_out4,
</SPAN><SPAN><A CLASS="LN" NAME="322">  322   </A>              DM_addr =&gt; Control_Unit_out5,  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="323">  323   </A>              DM_r_w =&gt; Control_Unit_out6,  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="324">  324   </A>              AC_func =&gt; Control_Unit_out7,  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="325">  325   </A>              AC_data =&gt; Control_Unit_out8,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="326">  326   </A>              IR_func =&gt; Control_Unit_out9,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="327">  327   </A>              PC_func =&gt; Control_Unit_out10,  <SPAN CLASS="CT">-- ufix2</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="328">  328   </A>              addr_inc =&gt; jmp_offset,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="329">  329   </A>              IM_read =&gt; Control_Unit_out12,  <SPAN CLASS="CT">-- ufix1</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="330">  330   </A>              hlt =&gt; Control_Unit_out13  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="331">  331   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="332">  332   </A>
</SPAN><SPAN><A CLASS="LN" NAME="333">  333   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:3')"><FONT color="#117755"><I>&lt;S1&gt;/Accumulator</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="334">  334   </A>  u_Accumulator : Accumulator
</SPAN><SPAN><A CLASS="LN" NAME="335">  335   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="336">  336   </A>              reset =&gt; reset,
</SPAN><SPAN><A CLASS="LN" NAME="337">  337   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="338">  338   </A>              func =&gt; Control_Unit_out7,  <SPAN CLASS="CT">-- ufix3</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="339">  339   </A>              AC_in1 =&gt; Control_Unit_out8,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="340">  340   </A>              AC_in2 =&gt; std_logic_vector(Unit_Delay2_out1),  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="341">  341   </A>              AC_out =&gt; Accumulator_out1  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="342">  342   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="343">  343   </A>
</SPAN><SPAN><A CLASS="LN" NAME="344">  344   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:6')"><FONT color="#117755"><I>&lt;S1&gt;/Data Memory</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="345">  345   </A>  u_SinglePortRAM_Inst0 : SinglePortRAM_Inst0
</SPAN><SPAN><A CLASS="LN" NAME="346">  346   </A>    PORT MAP( clk =&gt; clk,
</SPAN><SPAN><A CLASS="LN" NAME="347">  347   </A>              enb =&gt; clk_enable,
</SPAN><SPAN><A CLASS="LN" NAME="348">  348   </A>              din =&gt; Accumulator_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="349">  349   </A>              addr =&gt; Control_Unit_out5,  <SPAN CLASS="CT">-- uint8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="350">  350   </A>              we =&gt; Control_Unit_out6,
</SPAN><SPAN><A CLASS="LN" NAME="351">  351   </A>              dout =&gt; Data_Memory_out1  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="352">  352   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="353">  353   </A>
</SPAN><SPAN><A CLASS="LN" NAME="354">  354   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:21')"><FONT color="#117755"><I>&lt;S1&gt;/output_enable</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="355">  355   </A>  u_output_enable : output_enable
</SPAN><SPAN><A CLASS="LN" NAME="356">  356   </A>    PORT MAP( u =&gt; Data_Memory_out1,  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="357">  357   </A>              enable =&gt; Control_Unit_out4,
</SPAN><SPAN><A CLASS="LN" NAME="358">  358   </A>              y =&gt; output_enable_out1  <SPAN CLASS="CT">-- int8</SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="359">  359   </A>              );
</SPAN><SPAN><A CLASS="LN" NAME="360">  360   </A>
</SPAN><SPAN><A CLASS="LN" NAME="361">  361   </A>  enb &lt;= clk_enable;
</SPAN><SPAN><A CLASS="LN" NAME="362">  362   </A>
</SPAN><SPAN><A CLASS="LN" NAME="363">  363   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:19')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 7</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="364">  364   </A>  Unit_Delay_7_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="365">  365   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="366">  366   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="367">  367   </A>      Unit_Delay_7_out1 &lt;= '0';
</SPAN><SPAN><A CLASS="LN" NAME="368">  368   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="369">  369   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="370">  370   </A>        Unit_Delay_7_out1 &lt;= master_reset;
</SPAN><SPAN><A CLASS="LN" NAME="371">  371   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="372">  372   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="373">  373   </A>  END PROCESS Unit_Delay_7_process;
</SPAN><SPAN><A CLASS="LN" NAME="374">  374   </A>
</SPAN><SPAN><A CLASS="LN" NAME="375">  375   </A>
</SPAN><SPAN><A CLASS="LN" NAME="376">  376   </A>  Shifter_8_bit_out2_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(Shifter_8_bit_out2);
</SPAN><SPAN><A CLASS="LN" NAME="377">  377   </A>
</SPAN><SPAN><A CLASS="LN" NAME="378">  378   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:20')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay2</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="379">  379   </A>  Unit_Delay2_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="380">  380   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="381">  381   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="382">  382   </A>      Unit_Delay2_out1 &lt;= to_signed(0, 8);
</SPAN><SPAN><A CLASS="LN" NAME="383">  383   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="384">  384   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="385">  385   </A>        Unit_Delay2_out1 &lt;= Shifter_8_bit_out2_signed;
</SPAN><SPAN><A CLASS="LN" NAME="386">  386   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="387">  387   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="388">  388   </A>  END PROCESS Unit_Delay2_process;
</SPAN><SPAN><A CLASS="LN" NAME="389">  389   </A>
</SPAN><SPAN><A CLASS="LN" NAME="390">  390   </A>
</SPAN><SPAN><A CLASS="LN" NAME="391">  391   </A>  Program_Counter_out1_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(Program_Counter_out1);
</SPAN><SPAN><A CLASS="LN" NAME="392">  392   </A>
</SPAN><SPAN><A CLASS="LN" NAME="393">  393   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:16')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 4</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="394">  394   </A>  Unit_Delay_4_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="395">  395   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="396">  396   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="397">  397   </A>      Unit_Delay_4_out1 &lt;= to_unsigned(0, 8);
</SPAN><SPAN><A CLASS="LN" NAME="398">  398   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="399">  399   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="400">  400   </A>        Unit_Delay_4_out1 &lt;= Program_Counter_out1_unsigned;
</SPAN><SPAN><A CLASS="LN" NAME="401">  401   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="402">  402   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="403">  403   </A>  END PROCESS Unit_Delay_4_process;
</SPAN><SPAN><A CLASS="LN" NAME="404">  404   </A>
</SPAN><SPAN><A CLASS="LN" NAME="405">  405   </A>
</SPAN><SPAN><A CLASS="LN" NAME="406">  406   </A>  Instruction_Register_out1_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(Instruction_Register_out1);
</SPAN><SPAN><A CLASS="LN" NAME="407">  407   </A>
</SPAN><SPAN><A CLASS="LN" NAME="408">  408   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:14')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 1</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="409">  409   </A>  Unit_Delay_1_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="410">  410   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="411">  411   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="412">  412   </A>      Unit_Delay_1_out1 &lt;= to_unsigned(0, 12);
</SPAN><SPAN><A CLASS="LN" NAME="413">  413   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="414">  414   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="415">  415   </A>        Unit_Delay_1_out1 &lt;= Instruction_Register_out1_unsigned;
</SPAN><SPAN><A CLASS="LN" NAME="416">  416   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="417">  417   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="418">  418   </A>  END PROCESS Unit_Delay_1_process;
</SPAN><SPAN><A CLASS="LN" NAME="419">  419   </A>
</SPAN><SPAN><A CLASS="LN" NAME="420">  420   </A>
</SPAN><SPAN><A CLASS="LN" NAME="421">  421   </A>  Shifter_8_bit_out1_unsigned &lt;= <SPAN CLASS="DT">unsigned</SPAN>(Shifter_8_bit_out1);
</SPAN><SPAN><A CLASS="LN" NAME="422">  422   </A>
</SPAN><SPAN><A CLASS="LN" NAME="423">  423   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:15')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 3</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="424">  424   </A>  Unit_Delay_3_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="425">  425   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="426">  426   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="427">  427   </A>      Unit_Delay_3_out1 &lt;= to_unsigned(0, 4);
</SPAN><SPAN><A CLASS="LN" NAME="428">  428   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="429">  429   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="430">  430   </A>        Unit_Delay_3_out1 &lt;= Shifter_8_bit_out1_unsigned;
</SPAN><SPAN><A CLASS="LN" NAME="431">  431   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="432">  432   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="433">  433   </A>  END PROCESS Unit_Delay_3_process;
</SPAN><SPAN><A CLASS="LN" NAME="434">  434   </A>
</SPAN><SPAN><A CLASS="LN" NAME="435">  435   </A>
</SPAN><SPAN><A CLASS="LN" NAME="436">  436   </A>  Data_Memory_out1_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(Data_Memory_out1);
</SPAN><SPAN><A CLASS="LN" NAME="437">  437   </A>
</SPAN><SPAN><A CLASS="LN" NAME="438">  438   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:17')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 5</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="439">  439   </A>  Unit_Delay_5_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="440">  440   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="441">  441   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="442">  442   </A>      feedback_for_indirect_addressing &lt;= to_signed(0, 8);
</SPAN><SPAN><A CLASS="LN" NAME="443">  443   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="444">  444   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="445">  445   </A>        feedback_for_indirect_addressing &lt;= Data_Memory_out1_signed;
</SPAN><SPAN><A CLASS="LN" NAME="446">  446   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="447">  447   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="448">  448   </A>  END PROCESS Unit_Delay_5_process;
</SPAN><SPAN><A CLASS="LN" NAME="449">  449   </A>
</SPAN><SPAN><A CLASS="LN" NAME="450">  450   </A>
</SPAN><SPAN><A CLASS="LN" NAME="451">  451   </A>  output_enable_out1_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(output_enable_out1);
</SPAN><SPAN><A CLASS="LN" NAME="452">  452   </A>
</SPAN><SPAN><A CLASS="LN" NAME="453">  453   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:18')"><FONT color="#117755"><I>&lt;S1&gt;/Unit Delay 6</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="454">  454   </A>  Unit_Delay_6_process : PROCESS (clk, reset)
</SPAN><SPAN><A CLASS="LN" NAME="455">  455   </A>  BEGIN
</SPAN><SPAN><A CLASS="LN" NAME="456">  456   </A>    IF reset = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="457">  457   </A>      Unit_Delay_6_out1 &lt;= to_signed(0, 8);
</SPAN><SPAN><A CLASS="LN" NAME="458">  458   </A>    ELSIF clk'EVENT AND clk = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="459">  459   </A>      IF enb = '1' THEN
</SPAN><SPAN><A CLASS="LN" NAME="460">  460   </A>        Unit_Delay_6_out1 &lt;= output_enable_out1_signed;
</SPAN><SPAN><A CLASS="LN" NAME="461">  461   </A>      END IF;
</SPAN><SPAN><A CLASS="LN" NAME="462">  462   </A>    END IF;
</SPAN><SPAN><A CLASS="LN" NAME="463">  463   </A>  END PROCESS Unit_Delay_6_process;
</SPAN><SPAN><A CLASS="LN" NAME="464">  464   </A>
</SPAN><SPAN><A CLASS="LN" NAME="465">  465   </A>
</SPAN><SPAN><A CLASS="LN" NAME="466">  466   </A>  ext_out &lt;= std_logic_vector(Unit_Delay_6_out1);
</SPAN><SPAN><A CLASS="LN" NAME="467">  467   </A>
</SPAN><SPAN><A CLASS="LN" NAME="468">  468   </A>  ce_out &lt;= clk_enable;
</SPAN><SPAN><A CLASS="LN" NAME="469">  469   </A>
</SPAN><SPAN><A CLASS="LN" NAME="470">  470   </A>  Accumulator_out1_signed &lt;= <SPAN CLASS="DT">signed</SPAN>(Accumulator_out1);
</SPAN><SPAN><A CLASS="LN" NAME="471">  471   </A>
</SPAN><SPAN><A CLASS="LN" NAME="472">  472   </A>  <SPAN CLASS="CT">-- <A href="javascript:rtwHilite('hdlcodercpu_eml:12')"><FONT color="#117755"><I>&lt;S1&gt;/Scope</I></FONT></A></SPAN>
</SPAN><SPAN><A CLASS="LN" NAME="473">  473   </A>
</SPAN><SPAN><A CLASS="LN" NAME="474">  474   </A>  hlt &lt;= Control_Unit_out13;
</SPAN><SPAN><A CLASS="LN" NAME="475">  475   </A>
</SPAN><SPAN><A CLASS="LN" NAME="476">  476   </A>END rtl;
</SPAN><SPAN><A CLASS="LN" NAME="477">  477   </A>
</SPAN><SPAN><A CLASS="LN" NAME="478">  478   </A>
</SPAN></PRE>
</TD></TR></TABLE>
</P>
</BODY>
</HTML>