// Seed: 1209375971
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1,
    output logic id_2,
    input  tri0  id_3,
    output tri1  id_4
);
  always
    if (1) begin
      id_2 <= 1'b0 <-> id_3;
      @(*) begin
        id_2 <= "";
        id_4 = id_0;
        id_1 = 1;
        id_1 <= 1;
      end
      id_1 = "" !=? 1;
    end
  assign id_4 = id_3;
  initial #1 id_4 = 1;
  supply1 id_6 = id_6 + id_3 * id_0;
  module_0(
      id_6, id_6, id_6, id_6
  ); id_8(
      .id_0(1)
  );
endmodule
