# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ClockDivider_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/207/ClockDivider {C:/Temp/QuartusProjects/207/ClockDivider/DtypeFF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:52 on Mar 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/207/ClockDivider" C:/Temp/QuartusProjects/207/ClockDivider/DtypeFF.v 
# -- Compiling module DtypeFF
# 
# Top level modules:
# 	DtypeFF
# End time: 12:53:52 on Mar 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/207/ClockDivider {C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:52 on Mar 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/207/ClockDivider" C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider.v 
# -- Compiling module ClockDivider
# 
# Top level modules:
# 	ClockDivider
# End time: 12:53:52 on Mar 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/207/ClockDivider {C:/Temp/QuartusProjects/207/ClockDivider/fourBitMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:52 on Mar 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/207/ClockDivider" C:/Temp/QuartusProjects/207/ClockDivider/fourBitMux.v 
# -- Compiling module fourBitMux
# 
# Top level modules:
# 	fourBitMux
# End time: 12:53:53 on Mar 25,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/207/ClockDivider {C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:53:53 on Mar 25,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/207/ClockDivider" C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider_tb.v 
# -- Compiling module ClockDivider_tb
# ** Warning: C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider_tb.v(22): (vlog-2597) '4000000000' is being treated as 32-bit signed integer and will overflow.
# 
# Top level modules:
# 	ClockDivider_tb
# End time: 12:53:53 on Mar 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  ClockDivider_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" ClockDivider_tb 
# Start time: 12:53:53 on Mar 25,2019
# Loading work.ClockDivider_tb
# Loading work.ClockDivider
# Loading work.DtypeFF
# Loading work.fourBitMux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider_tb.v(23)
#    Time: 4000000080 ns  Iteration: 0  Instance: /ClockDivider_tb
# Break in Module ClockDivider_tb at C:/Temp/QuartusProjects/207/ClockDivider/ClockDivider_tb.v line 23
# WARNING: No extended dataflow license exists
# End time: 12:58:30 on Mar 25,2019, Elapsed time: 0:04:37
# Errors: 0, Warnings: 1
