// Seed: 464424084
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    module_0,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output supply0 id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1 - id_21;
  parameter id_24 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd50
) (
    input tri id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input supply1 _id_4,
    input wire id_5
);
  wire id_7;
  bit id_8;
  wire [-1 'd0 : {  id_4  }] id_9;
  if (1)
    if (-1) begin : LABEL_0
      initial begin : LABEL_1
        id_8 = id_7;
        $clog2(58);
        ;
      end
      assign id_9 = 'h0;
    end else begin : LABEL_2
      logic id_10;
      ;
    end
  module_0 modCall_1 (
      id_9,
      id_7,
      id_7,
      id_7,
      id_9,
      id_7,
      id_7,
      id_7,
      id_9,
      id_7,
      id_9,
      id_9,
      id_7,
      id_9,
      id_9,
      id_7,
      id_7,
      id_9,
      id_9,
      id_9,
      id_9,
      id_7,
      id_9
  );
endmodule
