/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  reg [3:0] celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [4:0] celloutsig_0_35z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  reg [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  reg [5:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire [15:0] celloutsig_0_54z;
  wire celloutsig_0_5z;
  reg [7:0] celloutsig_0_68z;
  wire [3:0] celloutsig_0_6z;
  wire [18:0] celloutsig_0_73z;
  wire celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_8z;
  reg [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_2z;
  reg [3:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = in_data[66] ? celloutsig_0_3z : celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_9z ? celloutsig_1_17z : celloutsig_1_11z;
  assign celloutsig_0_13z = celloutsig_0_6z[3] ? in_data[28] : celloutsig_0_2z;
  assign celloutsig_0_7z = !(celloutsig_0_6z[0] ? celloutsig_0_0z : in_data[66]);
  assign celloutsig_0_42z = ~(celloutsig_0_36z[1] | celloutsig_0_17z);
  assign celloutsig_0_29z = ~((celloutsig_0_27z | celloutsig_0_2z) & celloutsig_0_17z);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[0] | celloutsig_1_4z[1]) & (celloutsig_1_3z[2] | celloutsig_1_3z[3]));
  assign celloutsig_0_80z = _00_ | celloutsig_0_49z[2];
  assign celloutsig_0_37z = celloutsig_0_10z ^ celloutsig_0_20z[6];
  assign celloutsig_0_38z = celloutsig_0_29z ^ celloutsig_0_27z;
  assign celloutsig_0_10z = celloutsig_0_6z[1] ^ celloutsig_0_4z;
  assign celloutsig_0_14z = celloutsig_0_7z ^ celloutsig_0_11z[3];
  assign celloutsig_0_79z = ~(celloutsig_0_22z[3] ^ celloutsig_0_3z);
  assign celloutsig_1_19z = ~(celloutsig_1_4z[2] ^ celloutsig_1_5z);
  assign celloutsig_0_31z = ~(celloutsig_0_30z[17] ^ celloutsig_0_15z[2]);
  reg [8:0] _17_;
  always_ff @(posedge clkin_data[160], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 9'h000;
    else _17_ <= { celloutsig_0_73z[14:7], celloutsig_0_50z };
  assign { _01_[8], _00_, _01_[6:0] } = _17_;
  assign celloutsig_0_0z = in_data[83:72] >= in_data[11:0];
  assign celloutsig_0_46z = { celloutsig_0_11z[2:1], celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_44z[15:13], celloutsig_0_44z[15:13], celloutsig_0_44z[9:0], celloutsig_0_3z } >= { celloutsig_0_15z[7:1], celloutsig_0_3z, celloutsig_0_41z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_34z, celloutsig_0_43z, celloutsig_0_10z, celloutsig_0_41z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_0z, 1'h1, celloutsig_0_37z, celloutsig_0_4z };
  assign celloutsig_0_8z = { in_data[83], celloutsig_0_7z, 2'h3 } <= { celloutsig_0_6z[2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[2:1], celloutsig_1_3z } <= celloutsig_1_2z[11:6];
  assign celloutsig_0_16z = { celloutsig_0_6z[3:2], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z } <= { in_data[71:68], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_21z = celloutsig_0_9z[12:0] <= { in_data[71:68], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_11z[3:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_15z, 1'h1 } <= { in_data[86:71], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_3z = { in_data[21:17], celloutsig_0_2z } < { in_data[93:89], 1'h1 };
  assign celloutsig_0_5z = 1'h1 & ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[145] & ~(in_data[108]);
  assign celloutsig_0_51z = - { celloutsig_0_15z[7:5], celloutsig_0_14z };
  assign celloutsig_1_2z = - { in_data[110:98], celloutsig_1_0z };
  assign celloutsig_0_20z = - { celloutsig_0_9z[4:0], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_10z, 1'h1, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_32z = ~ celloutsig_0_30z[11:8];
  assign celloutsig_0_41z = celloutsig_0_11z[3:1] | { celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_17z };
  assign celloutsig_0_15z = { celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z } | { celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_50z = celloutsig_0_42z & celloutsig_0_13z;
  assign celloutsig_1_11z = celloutsig_1_6z & celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_11z & celloutsig_1_9z;
  assign celloutsig_0_45z = ~^ { celloutsig_0_40z[1:0], celloutsig_0_35z, celloutsig_0_17z, celloutsig_0_42z };
  assign celloutsig_1_9z = ~^ { in_data[142:134], celloutsig_1_2z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_11z, 1'h1, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_9z[14:2], celloutsig_0_4z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_2z = ~^ in_data[56:46];
  assign celloutsig_0_26z = ~^ { celloutsig_0_9z[3:2], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, 1'h1 };
  assign celloutsig_0_35z = { in_data[65:62], celloutsig_0_10z } >> { celloutsig_0_25z[3:0], celloutsig_0_5z };
  assign celloutsig_1_4z = celloutsig_1_2z[12:10] >> celloutsig_1_2z[6:4];
  assign celloutsig_0_28z = { celloutsig_0_11z[3:2], celloutsig_0_0z } >> { celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_33z = celloutsig_0_9z[15:5] >> { celloutsig_0_6z[1], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_34z = { celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_26z } <<< in_data[86:83];
  assign celloutsig_0_36z = celloutsig_0_9z[9:6] <<< celloutsig_0_32z;
  assign celloutsig_0_49z = { celloutsig_0_45z, celloutsig_0_46z, celloutsig_0_38z, celloutsig_0_10z } <<< celloutsig_0_20z[10:7];
  assign celloutsig_0_22z = { in_data[19], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_3z } <<< { celloutsig_0_15z[4:1], celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_6z, celloutsig_0_24z } <<< in_data[46:39];
  assign celloutsig_0_52z = celloutsig_0_51z[3:1] - { celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_54z = { celloutsig_0_30z[16:7], celloutsig_0_32z, celloutsig_0_50z, celloutsig_0_7z } - { celloutsig_0_43z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_49z, celloutsig_0_41z };
  assign celloutsig_0_6z = { 1'h1, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z } - { 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_0z };
  assign celloutsig_0_73z = { celloutsig_0_54z[11:4], celloutsig_0_33z } - { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_32z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_68z };
  assign celloutsig_0_17z = ~((celloutsig_0_16z & celloutsig_0_7z) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[96]) celloutsig_0_39z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_39z = celloutsig_0_15z[6:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_40z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_40z = { celloutsig_0_12z, 1'h1, celloutsig_0_24z };
  always_latch
    if (clkin_data[64]) celloutsig_0_68z = 8'h00;
    else if (celloutsig_1_18z) celloutsig_0_68z = { celloutsig_0_38z, celloutsig_0_41z, celloutsig_0_52z, celloutsig_0_5z };
  always_latch
    if (clkin_data[128]) celloutsig_1_3z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_3z = { celloutsig_1_2z[13:11], celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 16'h0000;
    else if (celloutsig_1_18z) celloutsig_0_9z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_8z };
  always_latch
    if (clkin_data[96]) celloutsig_0_24z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_24z = celloutsig_0_20z[4:1];
  assign { celloutsig_0_30z[3], celloutsig_0_30z[18:17], celloutsig_0_30z[8:5], celloutsig_0_30z[14:9], celloutsig_0_30z[16:15], celloutsig_0_30z[0] } = ~ { celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_5z };
  assign { celloutsig_0_44z[15:13], celloutsig_0_44z[9:3], celloutsig_0_44z[0], celloutsig_0_44z[1], celloutsig_0_44z[2] } = ~ { celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_17z };
  assign celloutsig_0_43z = ~celloutsig_0_8z;
  assign _01_[7] = _00_;
  assign { celloutsig_0_30z[4], celloutsig_0_30z[2:1] } = { celloutsig_0_30z[16], celloutsig_0_30z[18:17] };
  assign celloutsig_0_44z[12:10] = celloutsig_0_44z[15:13];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
