$date
	Thu Aug 21 16:22:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module two_bit_multiplier_tb $end
$var wire 4 ! product [3:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module uut $end
$var wire 2 & a [1:0] $end
$var wire 2 ' b [1:0] $end
$var wire 1 ( p1_temp1 $end
$var wire 1 ) p1_temp2 $end
$var wire 1 * s2 $end
$var wire 1 + s1 $end
$var wire 4 , product [3:0] $end
$var wire 1 - c2 $end
$var wire 1 . c1 $end
$scope module ha1 $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 . carry $end
$var wire 1 + sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 * a $end
$var wire 1 . b $end
$var wire 1 - carry $end
$var wire 1 / sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
0.
0-
b0 ,
0+
0*
0)
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 '
b1 %
#20
b10 #
b10 '
b10 %
#30
b11 #
b11 '
b11 %
#40
b0 #
b0 '
b1 "
b1 &
b1 $
b0 %
#50
b1 !
b1 ,
b1 #
b1 '
b1 %
#60
1+
b10 !
b10 ,
1)
b10 #
b10 '
b10 %
#70
b11 !
b11 ,
b11 #
b11 '
b11 %
#80
0+
b0 !
b0 ,
0)
b0 #
b0 '
b10 "
b10 &
b10 $
b0 %
#90
b10 !
b10 ,
1+
1(
b1 #
b1 '
b1 %
#100
0+
b100 !
b100 ,
1/
0(
1*
b10 #
b10 '
b10 %
#110
b110 !
b110 ,
1+
1(
b11 #
b11 '
b11 %
#120
0+
b0 !
b0 ,
0/
0(
0*
b0 #
b0 '
b11 "
b11 &
b11 $
b0 %
#130
1+
b11 !
b11 ,
1(
b1 #
b1 '
b1 %
#140
1/
b110 !
b110 ,
0(
1)
1*
b10 #
b10 '
b10 %
#150
0/
1-
0+
1.
b1001 !
b1001 ,
1(
b11 #
b11 '
b11 %
#160
b100 $
b100 %
