This code is maintained by [Angie](https://github.com/shunshou). Let me know if you have any questions/feedback!

Copyright (c) 2015 - 2018 The Regents of the University of California. Released under the Modified (3-clause) BSD license.

-----

Branches with code used in specific tapeouts are indicated below. Please cite relevant papers if you reference or use aspects of this repo in your work. :)

**Generator Overview**: ["A generator of memory-based, runtime-reconfigurable 2n3m5k FFT engines" (ICASSP'16)](https://ieeexplore.ieee.org/document/7471829)

**Branch craft0**: ["A 0.37mm2 LTE/Wi-Fi compatible, memory-based, runtime-reconfigurable 2n3m5k FFT accelerator integrated with a RISC-V core in 16nm FinFET" (ASSCC'17)](https://ieeexplore.ieee.org/document/8240277) -- Note that this branch uses (deprecated) Chisel2 and (deprecated) ChiselDSP. 

**Branch craft1**: ["A Real-Time, Analog/Digital Co-Designed 1.89-GHz Bandwidth, 175-kHz Resolution Sparse Spectral Analysis RISC-V SoC in 16-nm FinFET" (ESSCIRC'18)](https://ieeexplore.ieee.org/document/8494317) -- Note that this branch uses custom versions of Chisel-related repos tracked [here](https://github.com/ucb-art/Chisel3DSPDependencies/tree/craft1).

**Branch dac**: ["ACED: A Hardware Library for Generating DSP Systems" (DAC'18)](https://ieeexplore.ieee.org/document/8465790) -- Note that this branch was used for some systems modeling work related to the [**ACED: dsptools**](https://github.com/ucb-bar/dsptools) repo.