ncverilog \
../01_RTL/TESTBED.v \
../02_SYN/Netlist/QRD_SYN.v \
/home/raid7_2/course/cvsd/CBDK_IC_Contest/CIC/Verilog/tsmc13_neg.v \
+access+r +define+GATE+VCD