{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1751030001048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1751030001048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 10:13:20 2025 " "Processing started: Fri Jun 27 10:13:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1751030001048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1751030001048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ic-teste-validando -c Ic-teste-validando " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ic-teste-validando -c Ic-teste-validando" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1751030001048 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1751030002189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/adder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003088 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(33) " "Verilog HDL warning at alu.sv(33): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/alu.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1751030003139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "aludec.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/aludec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003173 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "aluExtraInst.sv(24) " "Verilog HDL warning at aluExtraInst.sv(24): extended using \"x\" or \"z\"" {  } { { "aluExtraInst.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/aluExtraInst.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1751030003192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluextrainst.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluextrainst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluExtraInst " "Found entity 1: aluExtraInst" {  } { { "aluExtraInst.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/aluExtraInst.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/dmem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003258 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(23) " "Verilog HDL warning at extend.sv(23): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/extend.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1751030003281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/extend.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/flopr.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/imem.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindec.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "maindec.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/maindec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/mux2.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/mux3.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/regfile.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1751030003414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1751030003414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1751030005165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscvsingle riscvsingle:rvsingle " "Elaborating entity \"riscvsingle\" for hierarchy \"riscvsingle:rvsingle\"" {  } { { "top.sv" "rvsingle" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/top.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030005511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller riscvsingle:rvsingle\|controller:c " "Elaborating entity \"controller\" for hierarchy \"riscvsingle:rvsingle\|controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030005869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec riscvsingle:rvsingle\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|maindec:md\"" {  } { { "controller.sv" "md" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030006197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec riscvsingle:rvsingle\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"riscvsingle:rvsingle\|controller:c\|aludec:ad\"" {  } { { "controller.sv" "ad" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/controller.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030006557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath riscvsingle:rvsingle\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/riscvsingle.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030006928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030007312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|adder:pcadd4\"" {  } { { "datapath.sv" "pcadd4" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030007716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030007768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscvsingle:rvsingle\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030007798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend riscvsingle:rvsingle\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030008176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscvsingle:rvsingle\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|alu:alu\"" {  } { { "datapath.sv" "alu" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030008248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"riscvsingle:rvsingle\|datapath:dp\|mux3:resultmux\"" {  } { { "datapath.sv" "resultmux" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/datapath.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030008274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1751030008303 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "240'b010010000110010101111000011000010101111101100100011001010101111101010100011011110110010001100001011100110101111101001001011011100111001101110100011100100111010111000011101001111100001110110101011001010111001100101110011101000111100001110100 imem.sv(25) " "Verilog HDL File I/O error at imem.sv(25): can't open Verilog Design File \"240'b010010000110010101111000011000010101111101100100011001010101111101010100011011110110010001100001011100110101111101001001011011100111001101110100011100100111010111000011101001111100001110110101011001010111001100101110011101000111100001110100\"" {  } { { "imem.sv" "" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/imem.sv" 25 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751030008355 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "imem:imem " "Can't elaborate user hierarchy \"imem:imem\"" {  } { { "top.sv" "imem" { Text "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/top.sv" 14 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1751030008359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/output_files/Ic-teste-validando.map.smsg " "Generated suppressed messages file P:/__pCloud-Lite-PC/Projetos/IC_Nataly/RISC-V-Monociclo-Basico-Teste/output_files/Ic-teste-validando.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1751030008554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1751030008898 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 27 10:13:28 2025 " "Processing ended: Fri Jun 27 10:13:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1751030008898 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1751030008898 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1751030008898 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751030008898 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1751030009824 ""}
