
STM32H743VIT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c9a8  08000298  08000298  00001298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018f8  0800cc40  0800cc40  0000dc40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800e538  0800e538  0000f538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800e540  0800e540  0000f540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800e544  0800e544  0000f544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001f0  24000000  0800e548  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000520  240001f0  0800e738  000101f0  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  24000710  0800e738  00010710  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000101f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001d764  00000000  00000000  0001021e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003527  00000000  00000000  0002d982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000016c8  00000000  00000000  00030eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000011bf  00000000  00000000  00032578  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0000422c  00000000  00000000  00033737  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e94d  00000000  00000000  00037963  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001796d7  00000000  00000000  000562b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001cf987  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000652c  00000000  00000000  001cf9cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007d  00000000  00000000  001d5ef8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240001f0 	.word	0x240001f0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800cc28 	.word	0x0800cc28

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240001f4 	.word	0x240001f4
 80002d4:	0800cc28 	.word	0x0800cc28

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <AML_MPUSensor_GetAngle>:
        HAL_UART_Receive_DMA(IMU_UART, MPUData, 33);
    }
}

double AML_MPUSensor_GetAngle(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
    return Angle - SaveAngle;
 8000608:	4b06      	ldr	r3, [pc, #24]	@ (8000624 <AML_MPUSensor_GetAngle+0x20>)
 800060a:	ed93 6b00 	vldr	d6, [r3]
 800060e:	4b06      	ldr	r3, [pc, #24]	@ (8000628 <AML_MPUSensor_GetAngle+0x24>)
 8000610:	ed93 7b00 	vldr	d7, [r3]
 8000614:	ee36 7b47 	vsub.f64	d7, d6, d7
}
 8000618:	eeb0 0b47 	vmov.f64	d0, d7
 800061c:	46bd      	mov	sp, r7
 800061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000622:	4770      	bx	lr
 8000624:	24000210 	.word	0x24000210
 8000628:	24000218 	.word	0x24000218
 800062c:	00000000 	.word	0x00000000

08000630 <HAL_ADC_ConvCpltCallback>:
    // HAL_ADC_Start_DMA(&hadc2, (uint32_t *)IRSensorADCValue, 7);
    HAL_ADC_Start_IT(&hadc2);
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	ed2d 8b02 	vpush	{d8}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
    UNUSED(hadc);

    if (hadc->Instance == ADC2)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a95      	ldr	r2, [pc, #596]	@ (8000898 <HAL_ADC_ConvCpltCallback+0x268>)
 8000642:	4293      	cmp	r3, r2
 8000644:	f040 80f3 	bne.w	800082e <HAL_ADC_ConvCpltCallback+0x1fe>
    {
        IRSensorADCValue[ADCIndex] = HAL_ADC_GetValue(hadc);
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f002 f93f 	bl	80028cc <HAL_ADC_GetValue>
 800064e:	4601      	mov	r1, r0
 8000650:	4b92      	ldr	r3, [pc, #584]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000652:	781b      	ldrb	r3, [r3, #0]
 8000654:	461a      	mov	r2, r3
 8000656:	b289      	uxth	r1, r1
 8000658:	4b91      	ldr	r3, [pc, #580]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 800065a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        IRSensorDistanceValue[ADCIndex] = GET_DISTANCE(GET_VOLTAGE(IRSensorADCValue[ADCIndex]), ADCIndex);
 800065e:	4b8f      	ldr	r3, [pc, #572]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d07e      	beq.n	8000764 <HAL_ADC_ConvCpltCallback+0x134>
 8000666:	4b8d      	ldr	r3, [pc, #564]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	461a      	mov	r2, r3
 800066c:	4b8c      	ldr	r3, [pc, #560]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 800066e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000672:	ee07 3a90 	vmov	s15, r3
 8000676:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800067a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8000840 <HAL_ADC_ConvCpltCallback+0x210>
 800067e:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000682:	ed9f 5b71 	vldr	d5, [pc, #452]	@ 8000848 <HAL_ADC_ConvCpltCallback+0x218>
 8000686:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800068a:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8000850 <HAL_ADC_ConvCpltCallback+0x220>
 800068e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000692:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8000858 <HAL_ADC_ConvCpltCallback+0x228>
 8000696:	ee37 8b06 	vadd.f64	d8, d7, d6
 800069a:	4b80      	ldr	r3, [pc, #512]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	461a      	mov	r2, r3
 80006a0:	4b7f      	ldr	r3, [pc, #508]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 80006a2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006a6:	ee07 3a90 	vmov	s15, r3
 80006aa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80006ae:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8000840 <HAL_ADC_ConvCpltCallback+0x210>
 80006b2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006b6:	ed9f 5b64 	vldr	d5, [pc, #400]	@ 8000848 <HAL_ADC_ConvCpltCallback+0x218>
 80006ba:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80006be:	eeb0 1b00 	vmov.f64	d1, #0	@ 0x40000000  2.0
 80006c2:	eeb0 0b46 	vmov.f64	d0, d6
 80006c6:	f00b ffeb 	bl	800c6a0 <pow>
 80006ca:	eeb0 7b40 	vmov.f64	d7, d0
 80006ce:	ed9f 6b64 	vldr	d6, [pc, #400]	@ 8000860 <HAL_ADC_ConvCpltCallback+0x230>
 80006d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006d6:	ee38 8b07 	vadd.f64	d8, d8, d7
 80006da:	4b70      	ldr	r3, [pc, #448]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	461a      	mov	r2, r3
 80006e0:	4b6f      	ldr	r3, [pc, #444]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 80006e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80006e6:	ee07 3a90 	vmov	s15, r3
 80006ea:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80006ee:	ed9f 6b54 	vldr	d6, [pc, #336]	@ 8000840 <HAL_ADC_ConvCpltCallback+0x210>
 80006f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80006f6:	ed9f 5b54 	vldr	d5, [pc, #336]	@ 8000848 <HAL_ADC_ConvCpltCallback+0x218>
 80006fa:	ee87 6b05 	vdiv.f64	d6, d7, d5
 80006fe:	eeb0 1b08 	vmov.f64	d1, #8	@ 0x40400000  3.0
 8000702:	eeb0 0b46 	vmov.f64	d0, d6
 8000706:	f00b ffcb 	bl	800c6a0 <pow>
 800070a:	eeb0 7b40 	vmov.f64	d7, d0
 800070e:	ed9f 6b56 	vldr	d6, [pc, #344]	@ 8000868 <HAL_ADC_ConvCpltCallback+0x238>
 8000712:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000716:	ee38 8b07 	vadd.f64	d8, d8, d7
 800071a:	4b60      	ldr	r3, [pc, #384]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	461a      	mov	r2, r3
 8000720:	4b5f      	ldr	r3, [pc, #380]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 8000722:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000726:	ee07 3a90 	vmov	s15, r3
 800072a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800072e:	ed9f 6b44 	vldr	d6, [pc, #272]	@ 8000840 <HAL_ADC_ConvCpltCallback+0x210>
 8000732:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000736:	ed9f 5b44 	vldr	d5, [pc, #272]	@ 8000848 <HAL_ADC_ConvCpltCallback+0x218>
 800073a:	ee87 6b05 	vdiv.f64	d6, d7, d5
 800073e:	eeb1 1b00 	vmov.f64	d1, #16	@ 0x40800000  4.0
 8000742:	eeb0 0b46 	vmov.f64	d0, d6
 8000746:	f00b ffab 	bl	800c6a0 <pow>
 800074a:	eeb0 7b40 	vmov.f64	d7, d0
 800074e:	ed9f 6b48 	vldr	d6, [pc, #288]	@ 8000870 <HAL_ADC_ConvCpltCallback+0x240>
 8000752:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000756:	ee38 7b07 	vadd.f64	d7, d8, d7
 800075a:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800075e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000762:	e021      	b.n	80007a8 <HAL_ADC_ConvCpltCallback+0x178>
 8000764:	4b4d      	ldr	r3, [pc, #308]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000766:	781b      	ldrb	r3, [r3, #0]
 8000768:	461a      	mov	r2, r3
 800076a:	4b4d      	ldr	r3, [pc, #308]	@ (80008a0 <HAL_ADC_ConvCpltCallback+0x270>)
 800076c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000770:	ee07 3a90 	vmov	s15, r3
 8000774:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000778:	ed9f 6b31 	vldr	d6, [pc, #196]	@ 8000840 <HAL_ADC_ConvCpltCallback+0x210>
 800077c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8000780:	ed9f 5b31 	vldr	d5, [pc, #196]	@ 8000848 <HAL_ADC_ConvCpltCallback+0x218>
 8000784:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8000788:	ed9f 1b3b 	vldr	d1, [pc, #236]	@ 8000878 <HAL_ADC_ConvCpltCallback+0x248>
 800078c:	eeb0 0b46 	vmov.f64	d0, d6
 8000790:	f00b ff86 	bl	800c6a0 <pow>
 8000794:	eeb0 7b40 	vmov.f64	d7, d0
 8000798:	ed9f 6b39 	vldr	d6, [pc, #228]	@ 8000880 <HAL_ADC_ConvCpltCallback+0x250>
 800079c:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007a0:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80007a4:	ee27 7b06 	vmul.f64	d7, d7, d6
 80007a8:	4b3c      	ldr	r3, [pc, #240]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	4a3d      	ldr	r2, [pc, #244]	@ (80008a4 <HAL_ADC_ConvCpltCallback+0x274>)
 80007ae:	00db      	lsls	r3, r3, #3
 80007b0:	4413      	add	r3, r2
 80007b2:	ed83 7b00 	vstr	d7, [r3]

        IRSensorDistanceValueFilter[ADCIndex] = LOW_PASS_FILTER(IRSensorDistanceValue[ADCIndex], IRSensorDistanceValueFilterPrevious[ADCIndex]);
 80007b6:	4b39      	ldr	r3, [pc, #228]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	4a3a      	ldr	r2, [pc, #232]	@ (80008a4 <HAL_ADC_ConvCpltCallback+0x274>)
 80007bc:	00db      	lsls	r3, r3, #3
 80007be:	4413      	add	r3, r2
 80007c0:	ed93 7b00 	vldr	d7, [r3]
 80007c4:	ed9f 6b30 	vldr	d6, [pc, #192]	@ 8000888 <HAL_ADC_ConvCpltCallback+0x258>
 80007c8:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007cc:	4b33      	ldr	r3, [pc, #204]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	4a35      	ldr	r2, [pc, #212]	@ (80008a8 <HAL_ADC_ConvCpltCallback+0x278>)
 80007d2:	00db      	lsls	r3, r3, #3
 80007d4:	4413      	add	r3, r2
 80007d6:	ed93 7b00 	vldr	d7, [r3]
 80007da:	ed9f 5b2d 	vldr	d5, [pc, #180]	@ 8000890 <HAL_ADC_ConvCpltCallback+0x260>
 80007de:	ee27 7b05 	vmul.f64	d7, d7, d5
 80007e2:	4b2e      	ldr	r3, [pc, #184]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	ee36 7b07 	vadd.f64	d7, d6, d7
 80007ea:	4a30      	ldr	r2, [pc, #192]	@ (80008ac <HAL_ADC_ConvCpltCallback+0x27c>)
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	4413      	add	r3, r2
 80007f0:	ed83 7b00 	vstr	d7, [r3]
        IRSensorDistanceValueFilterPrevious[ADCIndex] = IRSensorDistanceValueFilter[ADCIndex];
 80007f4:	4b29      	ldr	r3, [pc, #164]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	4618      	mov	r0, r3
 80007fa:	4b28      	ldr	r3, [pc, #160]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4619      	mov	r1, r3
 8000800:	4a2a      	ldr	r2, [pc, #168]	@ (80008ac <HAL_ADC_ConvCpltCallback+0x27c>)
 8000802:	00c3      	lsls	r3, r0, #3
 8000804:	4413      	add	r3, r2
 8000806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800080a:	4827      	ldr	r0, [pc, #156]	@ (80008a8 <HAL_ADC_ConvCpltCallback+0x278>)
 800080c:	00c9      	lsls	r1, r1, #3
 800080e:	4401      	add	r1, r0
 8000810:	e9c1 2300 	strd	r2, r3, [r1]

        ADCIndex++;
 8000814:	4b21      	ldr	r3, [pc, #132]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000816:	781b      	ldrb	r3, [r3, #0]
 8000818:	3301      	adds	r3, #1
 800081a:	b2da      	uxtb	r2, r3
 800081c:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 800081e:	701a      	strb	r2, [r3, #0]

        if (ADCIndex == 7)
 8000820:	4b1e      	ldr	r3, [pc, #120]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	2b07      	cmp	r3, #7
 8000826:	d102      	bne.n	800082e <HAL_ADC_ConvCpltCallback+0x1fe>
        {
            ADCIndex = 0;
 8000828:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <HAL_ADC_ConvCpltCallback+0x26c>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
            // HAL_ADC_Start_IT(&hadc2);
        }
    }
}
 800082e:	bf00      	nop
 8000830:	3708      	adds	r7, #8
 8000832:	46bd      	mov	sp, r7
 8000834:	ecbd 8b02 	vpop	{d8}
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	f3af 8000 	nop.w
 8000840:	66666666 	.word	0x66666666
 8000844:	400a6666 	.word	0x400a6666
 8000848:	00000000 	.word	0x00000000
 800084c:	40f00000 	.word	0x40f00000
 8000850:	00000000 	.word	0x00000000
 8000854:	c0516000 	.word	0xc0516000
 8000858:	33333333 	.word	0x33333333
 800085c:	4040f333 	.word	0x4040f333
 8000860:	66666666 	.word	0x66666666
 8000864:	404f2666 	.word	0x404f2666
 8000868:	66666666 	.word	0x66666666
 800086c:	c0396666 	.word	0xc0396666
 8000870:	0a3d70a4 	.word	0x0a3d70a4
 8000874:	400ea3d7 	.word	0x400ea3d7
 8000878:	6872b021 	.word	0x6872b021
 800087c:	bff0ed91 	.word	0xbff0ed91
 8000880:	c28f5c29 	.word	0xc28f5c29
 8000884:	402828f5 	.word	0x402828f5
 8000888:	9999999a 	.word	0x9999999a
 800088c:	3f999999 	.word	0x3f999999
 8000890:	33333333 	.word	0x33333333
 8000894:	3fef3333 	.word	0x3fef3333
 8000898:	40022100 	.word	0x40022100
 800089c:	240002d8 	.word	0x240002d8
 80008a0:	24000220 	.word	0x24000220
 80008a4:	24000230 	.word	0x24000230
 80008a8:	240002a0 	.word	0x240002a0
 80008ac:	24000268 	.word	0x24000268

080008b0 <AML_IRSensor_GetDistance>:

//-------------------------------------------------------------------------------------------------------//

double AML_IRSensor_GetDistance(uint8_t sensor)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
    return IRSensorDistanceValue[sensor];
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	4a06      	ldr	r2, [pc, #24]	@ (80008d8 <AML_IRSensor_GetDistance+0x28>)
 80008be:	00db      	lsls	r3, r3, #3
 80008c0:	4413      	add	r3, r2
 80008c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80008c6:	ec43 2b17 	vmov	d7, r2, r3
}
 80008ca:	eeb0 0b47 	vmov.f64	d0, d7
 80008ce:	370c      	adds	r7, #12
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr
 80008d8:	24000230 	.word	0x24000230
 80008dc:	00000000 	.word	0x00000000

080008e0 <AML_IRSensor_IsLeftWall>:
{
    return (IRSensorDistanceValueFilter[IR_SENSOR_FF] < WALL_IN_FRONT) ? 1 : 0;
}

bool AML_IRSensor_IsLeftWall(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
    return (IRSensorDistanceValueFilter[IR_SENSOR_RL] < WALL_IN_LEFT) ? 1 : 0;
 80008e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000910 <AML_IRSensor_IsLeftWall+0x30>)
 80008e6:	ed93 7b04 	vldr	d7, [r3, #16]
 80008ea:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8000908 <AML_IRSensor_IsLeftWall+0x28>
 80008ee:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80008f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008f6:	bf4c      	ite	mi
 80008f8:	2301      	movmi	r3, #1
 80008fa:	2300      	movpl	r3, #0
 80008fc:	b2db      	uxtb	r3, r3
}
 80008fe:	4618      	mov	r0, r3
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	00000000 	.word	0x00000000
 800090c:	40590000 	.word	0x40590000
 8000910:	24000268 	.word	0x24000268
 8000914:	00000000 	.word	0x00000000

08000918 <AML_IRSensor_IsRightWall>:

bool AML_IRSensor_IsRightWall(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
    return (IRSensorDistanceValueFilter[IR_SENSOR_RR] < WALL_IN_RIGHT) ? 1 : 0;
 800091c:	4b0a      	ldr	r3, [pc, #40]	@ (8000948 <AML_IRSensor_IsRightWall+0x30>)
 800091e:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8000922:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 8000940 <AML_IRSensor_IsRightWall+0x28>
 8000926:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800092a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800092e:	bf4c      	ite	mi
 8000930:	2301      	movmi	r3, #1
 8000932:	2300      	movpl	r3, #0
 8000934:	b2db      	uxtb	r3, r3
}
 8000936:	4618      	mov	r0, r3
 8000938:	46bd      	mov	sp, r7
 800093a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093e:	4770      	bx	lr
 8000940:	00000000 	.word	0x00000000
 8000944:	40590000 	.word	0x40590000
 8000948:	24000268 	.word	0x24000268

0800094c <AML_LedDebug_SetOnlyOneLED>:
    HAL_GPIO_TogglePin(GPIOD, Led[2]);
    HAL_GPIO_TogglePin(GPIOD, Led[3]);
}

void AML_LedDebug_SetOnlyOneLED(COLOR color)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(GPIOD, Led[0], GPIO_PIN_RESET);
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <AML_LedDebug_SetOnlyOneLED+0x5c>)
 8000958:	881b      	ldrh	r3, [r3, #0]
 800095a:	2200      	movs	r2, #0
 800095c:	4619      	mov	r1, r3
 800095e:	4813      	ldr	r0, [pc, #76]	@ (80009ac <AML_LedDebug_SetOnlyOneLED+0x60>)
 8000960:	f005 fb9c 	bl	800609c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, Led[1], GPIO_PIN_RESET);
 8000964:	4b10      	ldr	r3, [pc, #64]	@ (80009a8 <AML_LedDebug_SetOnlyOneLED+0x5c>)
 8000966:	885b      	ldrh	r3, [r3, #2]
 8000968:	2200      	movs	r2, #0
 800096a:	4619      	mov	r1, r3
 800096c:	480f      	ldr	r0, [pc, #60]	@ (80009ac <AML_LedDebug_SetOnlyOneLED+0x60>)
 800096e:	f005 fb95 	bl	800609c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, Led[2], GPIO_PIN_RESET);
 8000972:	4b0d      	ldr	r3, [pc, #52]	@ (80009a8 <AML_LedDebug_SetOnlyOneLED+0x5c>)
 8000974:	889b      	ldrh	r3, [r3, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	4619      	mov	r1, r3
 800097a:	480c      	ldr	r0, [pc, #48]	@ (80009ac <AML_LedDebug_SetOnlyOneLED+0x60>)
 800097c:	f005 fb8e 	bl	800609c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOD, Led[3], GPIO_PIN_RESET);
 8000980:	4b09      	ldr	r3, [pc, #36]	@ (80009a8 <AML_LedDebug_SetOnlyOneLED+0x5c>)
 8000982:	88db      	ldrh	r3, [r3, #6]
 8000984:	2200      	movs	r2, #0
 8000986:	4619      	mov	r1, r3
 8000988:	4808      	ldr	r0, [pc, #32]	@ (80009ac <AML_LedDebug_SetOnlyOneLED+0x60>)
 800098a:	f005 fb87 	bl	800609c <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOD, Led[color], GPIO_PIN_SET);
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	4a05      	ldr	r2, [pc, #20]	@ (80009a8 <AML_LedDebug_SetOnlyOneLED+0x5c>)
 8000992:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000996:	2201      	movs	r2, #1
 8000998:	4619      	mov	r1, r3
 800099a:	4804      	ldr	r0, [pc, #16]	@ (80009ac <AML_LedDebug_SetOnlyOneLED+0x60>)
 800099c:	f005 fb7e 	bl	800609c <HAL_GPIO_WritePin>
}
 80009a0:	bf00      	nop
 80009a2:	3708      	adds	r7, #8
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	24000000 	.word	0x24000000
 80009ac:	58020c00 	.word	0x58020c00

080009b0 <HAL_TIM_PeriodElapsedCallback>:
void AML_MotorControl_MoveForwardDistance(int32_t distance);

// Timer callback function-------------------------------------------------------------------------------------------------------//

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
    UNUSED(htim);
    if (htim->Instance == htim7.Instance) // timer for wall follow
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681a      	ldr	r2, [r3, #0]
 80009bc:	4b04      	ldr	r3, [pc, #16]	@ (80009d0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d101      	bne.n	80009c8 <HAL_TIM_PeriodElapsedCallback+0x18>
        // AML_MotorControl_GoStraghtWithMPU(TempSetpoint - PID_LeftWallFollow.Output);

        // AML_MotorControl_RightWallFollow();
        // AML_MotorControl_GoStraghtWithMPU(TempSetpoint + PID_RightWallFollow.Output);

        AML_MotorControl_GoStraight();
 80009c4:	f000 f952 	bl	8000c6c <AML_MotorControl_GoStraight>

        // AML_MotorControl_LeftMotorSpeed(30);
    }
}
 80009c8:	bf00      	nop
 80009ca:	3708      	adds	r7, #8
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	2400047c 	.word	0x2400047c

080009d4 <AML_MotorControl_LeftPWM>:

    // AML_MotorControl_AMLPIDSetup();
}

void AML_MotorControl_LeftPWM(int32_t DutyCycle)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    if (DutyCycle > 100)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2b64      	cmp	r3, #100	@ 0x64
 80009e0:	dd02      	ble.n	80009e8 <AML_MotorControl_LeftPWM+0x14>
    {
        DutyCycle = 100;
 80009e2:	2364      	movs	r3, #100	@ 0x64
 80009e4:	607b      	str	r3, [r7, #4]
 80009e6:	e006      	b.n	80009f6 <AML_MotorControl_LeftPWM+0x22>
    }
    else if (DutyCycle < -100)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 80009ee:	da02      	bge.n	80009f6 <AML_MotorControl_LeftPWM+0x22>
    {
        DutyCycle = -100;
 80009f0:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 80009f4:	607b      	str	r3, [r7, #4]
    }

    if (DutyCycle > 0)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	dd19      	ble.n	8000a30 <AML_MotorControl_LeftPWM+0x5c>
    {
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN1_Pin, LeftMotorDirection);
 80009fc:	4b28      	ldr	r3, [pc, #160]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2201      	movs	r2, #1
 8000a02:	2180      	movs	r1, #128	@ 0x80
 8000a04:	4618      	mov	r0, r3
 8000a06:	f005 fb49 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN2_Pin, !LeftMotorDirection);
 8000a0a:	4b25      	ldr	r3, [pc, #148]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a14:	4618      	mov	r0, r3
 8000a16:	f005 fb41 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, TO_CCR(DutyCycle));
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	b29b      	uxth	r3, r3
 8000a1e:	461a      	mov	r2, r3
 8000a20:	0092      	lsls	r2, r2, #2
 8000a22:	4413      	add	r3, r2
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	b29a      	uxth	r2, r3
 8000a28:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa4 <AML_MotorControl_LeftPWM+0xd0>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	635a      	str	r2, [r3, #52]	@ 0x34
    {
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN1_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN2_Pin, GPIO_PIN_RESET);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
    }
}
 8000a2e:	e033      	b.n	8000a98 <AML_MotorControl_LeftPWM+0xc4>
    else if (DutyCycle < 0)
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	da1a      	bge.n	8000a6c <AML_MotorControl_LeftPWM+0x98>
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN1_Pin, !LeftMotorDirection);
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	2180      	movs	r1, #128	@ 0x80
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f005 fb2c 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN2_Pin, LeftMotorDirection);
 8000a44:	4b16      	ldr	r3, [pc, #88]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	2201      	movs	r2, #1
 8000a4a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f005 fb24 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, TO_CCR(-DutyCycle));
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	425b      	negs	r3, r3
 8000a58:	b29b      	uxth	r3, r3
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	0092      	lsls	r2, r2, #2
 8000a5e:	4413      	add	r3, r2
 8000a60:	005b      	lsls	r3, r3, #1
 8000a62:	b29a      	uxth	r2, r3
 8000a64:	4b0f      	ldr	r3, [pc, #60]	@ (8000aa4 <AML_MotorControl_LeftPWM+0xd0>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a6a:	e015      	b.n	8000a98 <AML_MotorControl_LeftPWM+0xc4>
    else if (DutyCycle == 0)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d112      	bne.n	8000a98 <AML_MotorControl_LeftPWM+0xc4>
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8000a72:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2200      	movs	r2, #0
 8000a78:	2180      	movs	r1, #128	@ 0x80
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f005 fb0e 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, LEFT_MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8000a80:	4b07      	ldr	r3, [pc, #28]	@ (8000aa0 <AML_MotorControl_LeftPWM+0xcc>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	2200      	movs	r2, #0
 8000a86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f005 fb06 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8000a90:	4b04      	ldr	r3, [pc, #16]	@ (8000aa4 <AML_MotorControl_LeftPWM+0xd0>)
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	2200      	movs	r2, #0
 8000a96:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000a98:	bf00      	nop
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	24000008 	.word	0x24000008
 8000aa4:	2400034c 	.word	0x2400034c

08000aa8 <AML_MotorControl_RightPWM>:

void AML_MotorControl_RightPWM(int32_t DutyCycle)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
    DutyCycle = (int32_t)(DutyCycle * 1);

    if (DutyCycle > 100)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2b64      	cmp	r3, #100	@ 0x64
 8000ab4:	dd02      	ble.n	8000abc <AML_MotorControl_RightPWM+0x14>
    {
        DutyCycle = 100;
 8000ab6:	2364      	movs	r3, #100	@ 0x64
 8000ab8:	607b      	str	r3, [r7, #4]
 8000aba:	e006      	b.n	8000aca <AML_MotorControl_RightPWM+0x22>
    }
    else if (DutyCycle < -100)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8000ac2:	da02      	bge.n	8000aca <AML_MotorControl_RightPWM+0x22>
    {
        DutyCycle = -100;
 8000ac4:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8000ac8:	607b      	str	r3, [r7, #4]
    }

    if (DutyCycle > 0)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	dd1a      	ble.n	8000b06 <AML_MotorControl_RightPWM+0x5e>
    {
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN1_Pin, RightMotorDirection);
 8000ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ada:	4618      	mov	r0, r3
 8000adc:	f005 fade 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN2_Pin, !RightMotorDirection);
 8000ae0:	4b26      	ldr	r3, [pc, #152]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aea:	4618      	mov	r0, r3
 8000aec:	f005 fad6 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, TO_CCR(DutyCycle));
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	b29b      	uxth	r3, r3
 8000af4:	461a      	mov	r2, r3
 8000af6:	0092      	lsls	r2, r2, #2
 8000af8:	4413      	add	r3, r2
 8000afa:	005b      	lsls	r3, r3, #1
 8000afc:	b29a      	uxth	r2, r3
 8000afe:	4b20      	ldr	r3, [pc, #128]	@ (8000b80 <AML_MotorControl_RightPWM+0xd8>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	639a      	str	r2, [r3, #56]	@ 0x38
    {
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN1_Pin, GPIO_PIN_RESET);
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN2_Pin, GPIO_PIN_RESET);
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
    }
}
 8000b04:	e035      	b.n	8000b72 <AML_MotorControl_RightPWM+0xca>
    else if (DutyCycle < 0)
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	da1b      	bge.n	8000b44 <AML_MotorControl_RightPWM+0x9c>
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN1_Pin, !RightMotorDirection);
 8000b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	2201      	movs	r2, #1
 8000b12:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b16:	4618      	mov	r0, r3
 8000b18:	f005 fac0 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN2_Pin, RightMotorDirection);
 8000b1c:	4b17      	ldr	r3, [pc, #92]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2200      	movs	r2, #0
 8000b22:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b26:	4618      	mov	r0, r3
 8000b28:	f005 fab8 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, TO_CCR(-DutyCycle));
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	425b      	negs	r3, r3
 8000b30:	b29b      	uxth	r3, r3
 8000b32:	461a      	mov	r2, r3
 8000b34:	0092      	lsls	r2, r2, #2
 8000b36:	4413      	add	r3, r2
 8000b38:	005b      	lsls	r3, r3, #1
 8000b3a:	b29a      	uxth	r2, r3
 8000b3c:	4b10      	ldr	r3, [pc, #64]	@ (8000b80 <AML_MotorControl_RightPWM+0xd8>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b42:	e016      	b.n	8000b72 <AML_MotorControl_RightPWM+0xca>
    else if (DutyCycle == 0)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d113      	bne.n	8000b72 <AML_MotorControl_RightPWM+0xca>
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	2200      	movs	r2, #0
 8000b50:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b54:	4618      	mov	r0, r3
 8000b56:	f005 faa1 	bl	800609c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(MotorDirectionPort, RIGHT_MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8000b5a:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <AML_MotorControl_RightPWM+0xd4>)
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	2200      	movs	r2, #0
 8000b60:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b64:	4618      	mov	r0, r3
 8000b66:	f005 fa99 	bl	800609c <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8000b6a:	4b05      	ldr	r3, [pc, #20]	@ (8000b80 <AML_MotorControl_RightPWM+0xd8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	2200      	movs	r2, #0
 8000b70:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	24000008 	.word	0x24000008
 8000b80:	2400034c 	.word	0x2400034c

08000b84 <AML_MotorControl_Move>:

void AML_MotorControl_Move(int32_t LeftDutyCycle, int32_t RightDutyCycle)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b082      	sub	sp, #8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
    AML_MotorControl_LeftPWM(LeftDutyCycle);
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f7ff ff20 	bl	80009d4 <AML_MotorControl_LeftPWM>
    AML_MotorControl_RightPWM(RightDutyCycle);
 8000b94:	6838      	ldr	r0, [r7, #0]
 8000b96:	f7ff ff87 	bl	8000aa8 <AML_MotorControl_RightPWM>
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <AML_MotorControl_GoStraghtWithMPU>:
{
    TempSetpoint += angle;
}

void AML_MotorControl_GoStraghtWithMPU(double setpoint)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	ed87 0b00 	vstr	d0, [r7]
    PID_MPUFollow.Input = AML_MPUSensor_GetAngle();
 8000bae:	f7ff fd29 	bl	8000604 <AML_MPUSensor_GetAngle>
 8000bb2:	eeb0 7b40 	vmov.f64	d7, d0
 8000bb6:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <AML_MotorControl_GoStraghtWithMPU+0x5c>)
 8000bb8:	ed83 7b00 	vstr	d7, [r3]
    PID_MPUFollow.Setpoint = setpoint;
 8000bbc:	4910      	ldr	r1, [pc, #64]	@ (8000c00 <AML_MotorControl_GoStraghtWithMPU+0x5c>)
 8000bbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000bc2:	e9c1 2304 	strd	r2, r3, [r1, #16]

    AML_PID_Compute(&PID_MPUFollow);
 8000bc6:	480e      	ldr	r0, [pc, #56]	@ (8000c00 <AML_MotorControl_GoStraghtWithMPU+0x5c>)
 8000bc8:	f000 f892 	bl	8000cf0 <AML_PID_Compute>

    AML_MotorControl_Move(MouseSpeed - (int32_t)PID_MPUFollow.Output, MouseSpeed + (int32_t)PID_MPUFollow.Output);
 8000bcc:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <AML_MotorControl_GoStraghtWithMPU+0x5c>)
 8000bce:	ed93 7b02 	vldr	d7, [r3, #8]
 8000bd2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000bd6:	ee17 3a90 	vmov	r3, s15
 8000bda:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8000bde:	4a08      	ldr	r2, [pc, #32]	@ (8000c00 <AML_MotorControl_GoStraghtWithMPU+0x5c>)
 8000be0:	ed92 7b02 	vldr	d7, [r2, #8]
 8000be4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8000be8:	ee17 2a90 	vmov	r2, s15
 8000bec:	3228      	adds	r2, #40	@ 0x28
 8000bee:	4611      	mov	r1, r2
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff ffc7 	bl	8000b84 <AML_MotorControl_Move>
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	24000010 	.word	0x24000010

08000c04 <AML_MotorControl_LeftWallFollow>:

void AML_MotorControl_LeftWallFollow(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
    PID_LeftWallFollow.Input = AML_IRSensor_GetDistance(IR_SENSOR_RL);
 8000c08:	2002      	movs	r0, #2
 8000c0a:	f7ff fe51 	bl	80008b0 <AML_IRSensor_GetDistance>
 8000c0e:	eeb0 7b40 	vmov.f64	d7, d0
 8000c12:	4b07      	ldr	r3, [pc, #28]	@ (8000c30 <AML_MotorControl_LeftWallFollow+0x2c>)
 8000c14:	ed83 7b00 	vstr	d7, [r3]
    PID_LeftWallFollow.Setpoint = WALL_DISTANCE_SETPOINT;
 8000c18:	4905      	ldr	r1, [pc, #20]	@ (8000c30 <AML_MotorControl_LeftWallFollow+0x2c>)
 8000c1a:	f04f 0200 	mov.w	r2, #0
 8000c1e:	4b05      	ldr	r3, [pc, #20]	@ (8000c34 <AML_MotorControl_LeftWallFollow+0x30>)
 8000c20:	e9c1 2304 	strd	r2, r3, [r1, #16]

    AML_PID_Compute(&PID_LeftWallFollow);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <AML_MotorControl_LeftWallFollow+0x2c>)
 8000c26:	f000 f863 	bl	8000cf0 <AML_PID_Compute>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	24000090 	.word	0x24000090
 8000c34:	40458000 	.word	0x40458000

08000c38 <AML_MotorControl_RightWallFollow>:

void AML_MotorControl_RightWallFollow(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	af00      	add	r7, sp, #0
    PID_RightWallFollow.Input = AML_IRSensor_GetDistance(IR_SENSOR_RR);
 8000c3c:	2005      	movs	r0, #5
 8000c3e:	f7ff fe37 	bl	80008b0 <AML_IRSensor_GetDistance>
 8000c42:	eeb0 7b40 	vmov.f64	d7, d0
 8000c46:	4b07      	ldr	r3, [pc, #28]	@ (8000c64 <AML_MotorControl_RightWallFollow+0x2c>)
 8000c48:	ed83 7b00 	vstr	d7, [r3]
    PID_RightWallFollow.Setpoint = WALL_DISTANCE_SETPOINT;
 8000c4c:	4905      	ldr	r1, [pc, #20]	@ (8000c64 <AML_MotorControl_RightWallFollow+0x2c>)
 8000c4e:	f04f 0200 	mov.w	r2, #0
 8000c52:	4b05      	ldr	r3, [pc, #20]	@ (8000c68 <AML_MotorControl_RightWallFollow+0x30>)
 8000c54:	e9c1 2304 	strd	r2, r3, [r1, #16]

    AML_PID_Compute(&PID_RightWallFollow);
 8000c58:	4802      	ldr	r0, [pc, #8]	@ (8000c64 <AML_MotorControl_RightWallFollow+0x2c>)
 8000c5a:	f000 f849 	bl	8000cf0 <AML_PID_Compute>
}
 8000c5e:	bf00      	nop
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	24000110 	.word	0x24000110
 8000c68:	40458000 	.word	0x40458000

08000c6c <AML_MotorControl_GoStraight>:

void AML_MotorControl_GoStraight(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
    if (AML_IRSensor_IsLeftWall())
 8000c70:	f7ff fe36 	bl	80008e0 <AML_IRSensor_IsLeftWall>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d011      	beq.n	8000c9e <AML_MotorControl_GoStraight+0x32>
    {
        AML_LedDebug_SetOnlyOneLED(RED);
 8000c7a:	2003      	movs	r0, #3
 8000c7c:	f7ff fe66 	bl	800094c <AML_LedDebug_SetOnlyOneLED>

        AML_MotorControl_LeftWallFollow();
 8000c80:	f7ff ffc0 	bl	8000c04 <AML_MotorControl_LeftWallFollow>

        // TempSetpoint = -PID_LeftWallFollow.Output;

        AML_MotorControl_GoStraghtWithMPU(TempSetpoint - PID_LeftWallFollow.Output);
 8000c84:	4b17      	ldr	r3, [pc, #92]	@ (8000ce4 <AML_MotorControl_GoStraight+0x78>)
 8000c86:	ed93 6b00 	vldr	d6, [r3]
 8000c8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ce8 <AML_MotorControl_GoStraight+0x7c>)
 8000c8c:	ed93 7b02 	vldr	d7, [r3, #8]
 8000c90:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000c94:	eeb0 0b47 	vmov.f64	d0, d7
 8000c98:	f7ff ff84 	bl	8000ba4 <AML_MotorControl_GoStraghtWithMPU>
    {
        AML_LedDebug_SetOnlyOneLED(BLUE);

        AML_MotorControl_GoStraghtWithMPU(TempSetpoint);
    }
}
 8000c9c:	e020      	b.n	8000ce0 <AML_MotorControl_GoStraight+0x74>
    else if (AML_IRSensor_IsRightWall())
 8000c9e:	f7ff fe3b 	bl	8000918 <AML_IRSensor_IsRightWall>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d011      	beq.n	8000ccc <AML_MotorControl_GoStraight+0x60>
        AML_LedDebug_SetOnlyOneLED(GREEN);
 8000ca8:	2001      	movs	r0, #1
 8000caa:	f7ff fe4f 	bl	800094c <AML_LedDebug_SetOnlyOneLED>
        AML_MotorControl_RightWallFollow();
 8000cae:	f7ff ffc3 	bl	8000c38 <AML_MotorControl_RightWallFollow>
        AML_MotorControl_GoStraghtWithMPU(TempSetpoint + PID_RightWallFollow.Output);
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cec <AML_MotorControl_GoStraight+0x80>)
 8000cb4:	ed93 6b02 	vldr	d6, [r3, #8]
 8000cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce4 <AML_MotorControl_GoStraight+0x78>)
 8000cba:	ed93 7b00 	vldr	d7, [r3]
 8000cbe:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000cc2:	eeb0 0b47 	vmov.f64	d0, d7
 8000cc6:	f7ff ff6d 	bl	8000ba4 <AML_MotorControl_GoStraghtWithMPU>
}
 8000cca:	e009      	b.n	8000ce0 <AML_MotorControl_GoStraight+0x74>
        AML_LedDebug_SetOnlyOneLED(BLUE);
 8000ccc:	2002      	movs	r0, #2
 8000cce:	f7ff fe3d 	bl	800094c <AML_LedDebug_SetOnlyOneLED>
        AML_MotorControl_GoStraghtWithMPU(TempSetpoint);
 8000cd2:	4b04      	ldr	r3, [pc, #16]	@ (8000ce4 <AML_MotorControl_GoStraight+0x78>)
 8000cd4:	ed93 7b00 	vldr	d7, [r3]
 8000cd8:	eeb0 0b47 	vmov.f64	d0, d7
 8000cdc:	f7ff ff62 	bl	8000ba4 <AML_MotorControl_GoStraghtWithMPU>
}
 8000ce0:	bf00      	nop
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	240002e0 	.word	0x240002e0
 8000ce8:	24000090 	.word	0x24000090
 8000cec:	24000110 	.word	0x24000110

08000cf0 <AML_PID_Compute>:
double AML_PID_Compute(AML_PID_Struct *pid);

//-------------------------------------------------------------------------------------------------------//

double AML_PID_Compute(AML_PID_Struct *pid)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08c      	sub	sp, #48	@ 0x30
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8000cf8:	f001 fa2e 	bl	8002158 <HAL_GetTick>
 8000cfc:	62f8      	str	r0, [r7, #44]	@ 0x2c
    uint32_t timeChange = (now - pid->lastTime);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	62bb      	str	r3, [r7, #40]	@ 0x28

    if (timeChange >= pid->sampleTime)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f0c0 80ed 	bcc.w	8000eee <AML_PID_Compute+0x1fe>
    {
        // Compute PID output value for given reference input and feedback

        double error = pid->Setpoint - pid->Input;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	ed93 6b04 	vldr	d6, [r3, #16]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	ed93 7b00 	vldr	d7, [r3]
 8000d20:	ee36 7b47 	vsub.f64	d7, d6, d7
 8000d24:	ed87 7b08 	vstr	d7, [r7, #32]

        double pTerm = pid->Kp * error;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	ed93 7b06 	vldr	d7, [r3, #24]
 8000d2e:	ed97 6b08 	vldr	d6, [r7, #32]
 8000d32:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000d36:	ed87 7b06 	vstr	d7, [r7, #24]

        pid->integratol += error * timeChange;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	ed93 6b18 	vldr	d6, [r3, #96]	@ 0x60
 8000d40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 5b67 	vcvt.f64.u32	d5, s15
 8000d4a:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d4e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8000d52:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60

        pid->integratol += 0.5f * pid->Ki * timeChange * (error + pid->prevError);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	ed93 6b18 	vldr	d6, [r3, #96]	@ 0x60
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	ed93 7b08 	vldr	d7, [r3, #32]
 8000d68:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8000d6c:	ee27 5b05 	vmul.f64	d5, d7, d5
 8000d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000d72:	ee07 3a90 	vmov	s15, r3
 8000d76:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000d7a:	ee25 5b07 	vmul.f64	d5, d5, d7
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	ed93 4b1a 	vldr	d4, [r3, #104]	@ 0x68
 8000d84:	ed97 7b08 	vldr	d7, [r7, #32]
 8000d88:	ee34 7b07 	vadd.f64	d7, d4, d7
 8000d8c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8000d90:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	ed83 7b18 	vstr	d7, [r3, #96]	@ 0x60

        if (pid->integratol > pid->linMaxInt)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	ed93 6b18 	vldr	d6, [r3, #96]	@ 0x60
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	ed93 7b14 	vldr	d7, [r3, #80]	@ 0x50
 8000da6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dae:	dd06      	ble.n	8000dbe <AML_PID_Compute+0xce>
        {
            pid->integratol = pid->linMaxInt;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	@ 0x50
 8000db6:	6879      	ldr	r1, [r7, #4]
 8000db8:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
 8000dbc:	e010      	b.n	8000de0 <AML_PID_Compute+0xf0>
        }
        else if (pid->integratol < pid->linMinInt)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	ed93 6b18 	vldr	d6, [r3, #96]	@ 0x60
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	ed93 7b12 	vldr	d7, [r3, #72]	@ 0x48
 8000dca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000dce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dd2:	d505      	bpl.n	8000de0 <AML_PID_Compute+0xf0>
        {
            pid->integratol = pid->linMinInt;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	@ 0x48
 8000dda:	6879      	ldr	r1, [r7, #4]
 8000ddc:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        }

        double iTerm = pid->Ki * pid->integratol;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	ed93 6b08 	vldr	d6, [r3, #32]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	ed93 7b18 	vldr	d7, [r3, #96]	@ 0x60
 8000dec:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000df0:	ed87 7b04 	vstr	d7, [r7, #16]

        pid->differentiator = -(2.0f * pid->Kd * (pid->Input - pid->prevMeasurement) + (2.0f * pid->tau - timeChange) * pid->differentiator) / (2.0f * pid->tau + timeChange);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	ed93 7b0a 	vldr	d7, [r3, #40]	@ 0x28
 8000dfa:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	ed93 5b00 	vldr	d5, [r3]
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	ed93 7b1e 	vldr	d7, [r3, #120]	@ 0x78
 8000e0a:	ee35 7b47 	vsub.f64	d7, d5, d7
 8000e0e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8000e18:	ee37 5b07 	vadd.f64	d5, d7, d7
 8000e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1e:	ee07 3a90 	vmov	s15, r3
 8000e22:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e26:	ee35 5b47 	vsub.f64	d5, d5, d7
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8000e30:	ee25 7b07 	vmul.f64	d7, d5, d7
 8000e34:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e38:	eeb1 5b47 	vneg.f64	d5, d7
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	ed93 7b0c 	vldr	d7, [r3, #48]	@ 0x30
 8000e42:	ee37 6b07 	vadd.f64	d6, d7, d7
 8000e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e48:	ee07 3a90 	vmov	s15, r3
 8000e4c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8000e50:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e54:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	ed83 7b1c 	vstr	d7, [r3, #112]	@ 0x70

        double dTerm = pid->Kd * pid->differentiator;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	ed93 6b0a 	vldr	d6, [r3, #40]	@ 0x28
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	ed93 7b1c 	vldr	d7, [r3, #112]	@ 0x70
 8000e6a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8000e6e:	ed87 7b02 	vstr	d7, [r7, #8]

        pid->Output = pTerm + iTerm + dTerm;
 8000e72:	ed97 6b06 	vldr	d6, [r7, #24]
 8000e76:	ed97 7b04 	vldr	d7, [r7, #16]
 8000e7a:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000e7e:	ed97 7b02 	vldr	d7, [r7, #8]
 8000e82:	ee36 7b07 	vadd.f64	d7, d6, d7
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	ed83 7b02 	vstr	d7, [r3, #8]

        if (pid->Output > pid->limMax)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	ed93 6b02 	vldr	d6, [r3, #8]
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 8000e98:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea0:	dd06      	ble.n	8000eb0 <AML_PID_Compute+0x1c0>
        {
            pid->Output = pid->limMax;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8000eae:	e010      	b.n	8000ed2 <AML_PID_Compute+0x1e2>
        }
        else if (pid->Output < pid->limMin)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	ed93 6b02 	vldr	d6, [r3, #8]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	ed93 7b0e 	vldr	d7, [r3, #56]	@ 0x38
 8000ebc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8000ec0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec4:	d505      	bpl.n	8000ed2 <AML_PID_Compute+0x1e2>
        {
            pid->Output = pid->limMin;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8000ecc:	6879      	ldr	r1, [r7, #4]
 8000ece:	e9c1 2302 	strd	r2, r3, [r1, #8]
        }

        pid->prevMeasurement = pid->Input;
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ed8:	6879      	ldr	r1, [r7, #4]
 8000eda:	e9c1 231e 	strd	r2, r3, [r1, #120]	@ 0x78
        pid->prevError = error;
 8000ede:	6879      	ldr	r1, [r7, #4]
 8000ee0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000ee4:	e9c1 231a 	strd	r2, r3, [r1, #104]	@ 0x68

        // Remember last time for next calculation
        pid->lastTime = now;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000eec:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    return pid->Output;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8000ef4:	ec43 2b17 	vmov	d7, r2, r3
}
 8000ef8:	eeb0 0b47 	vmov.f64	d0, d7
 8000efc:	3730      	adds	r7, #48	@ 0x30
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000f06:	f000 fc53 	bl	80017b0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0a:	f001 f89f 	bl	800204c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f0e:	f000 f815 	bl	8000f3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f12:	f000 fb9d 	bl	8001650 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f16:	f000 fb7b 	bl	8001610 <MX_DMA_Init>
  MX_TIM2_Init();
 8000f1a:	f000 f9f1 	bl	8001300 <MX_TIM2_Init>
  MX_ADC2_Init();
 8000f1e:	f000 f887 	bl	8001030 <MX_ADC2_Init>
  MX_TIM1_Init();
 8000f22:	f000 f951 	bl	80011c8 <MX_TIM1_Init>
  MX_TIM5_Init();
 8000f26:	f000 fa9b 	bl	8001460 <MX_TIM5_Init>
  MX_USART1_UART_Init();
 8000f2a:	f000 fb25 	bl	8001578 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8000f2e:	f000 fa3b 	bl	80013a8 <MX_TIM3_Init>
  MX_TIM7_Init();
 8000f32:	f000 faeb 	bl	800150c <MX_TIM7_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f36:	bf00      	nop
 8000f38:	e7fd      	b.n	8000f36 <main+0x34>
	...

08000f3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09c      	sub	sp, #112	@ 0x70
 8000f40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f46:	224c      	movs	r2, #76	@ 0x4c
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f00b fb42 	bl	800c5d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f50:	1d3b      	adds	r3, r7, #4
 8000f52:	2220      	movs	r2, #32
 8000f54:	2100      	movs	r1, #0
 8000f56:	4618      	mov	r0, r3
 8000f58:	f00b fb3c 	bl	800c5d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f5c:	2002      	movs	r0, #2
 8000f5e:	f005 f8b7 	bl	80060d0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000f62:	2300      	movs	r3, #0
 8000f64:	603b      	str	r3, [r7, #0]
 8000f66:	4b30      	ldr	r3, [pc, #192]	@ (8001028 <SystemClock_Config+0xec>)
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	4a2f      	ldr	r2, [pc, #188]	@ (8001028 <SystemClock_Config+0xec>)
 8000f6c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f70:	6193      	str	r3, [r2, #24]
 8000f72:	4b2d      	ldr	r3, [pc, #180]	@ (8001028 <SystemClock_Config+0xec>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	4b2b      	ldr	r3, [pc, #172]	@ (800102c <SystemClock_Config+0xf0>)
 8000f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f80:	4a2a      	ldr	r2, [pc, #168]	@ (800102c <SystemClock_Config+0xf0>)
 8000f82:	f043 0301 	orr.w	r3, r3, #1
 8000f86:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000f88:	4b28      	ldr	r3, [pc, #160]	@ (800102c <SystemClock_Config+0xf0>)
 8000f8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	603b      	str	r3, [r7, #0]
 8000f92:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000f94:	bf00      	nop
 8000f96:	4b24      	ldr	r3, [pc, #144]	@ (8001028 <SystemClock_Config+0xec>)
 8000f98:	699b      	ldr	r3, [r3, #24]
 8000f9a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fa2:	d1f8      	bne.n	8000f96 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fa8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fba:	233c      	movs	r3, #60	@ 0x3c
 8000fbc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000fca:	230c      	movs	r3, #12
 8000fcc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f005 f8b2 	bl	8006144 <HAL_RCC_OscConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000fe6:	f000 fc0f 	bl	8001808 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fea:	233f      	movs	r3, #63	@ 0x3f
 8000fec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000ff6:	2308      	movs	r3, #8
 8000ff8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ffa:	2340      	movs	r3, #64	@ 0x40
 8000ffc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ffe:	2340      	movs	r3, #64	@ 0x40
 8001000:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001002:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001006:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001008:	2340      	movs	r3, #64	@ 0x40
 800100a:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	2104      	movs	r1, #4
 8001010:	4618      	mov	r0, r3
 8001012:	f005 fcf1 	bl	80069f8 <HAL_RCC_ClockConfig>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800101c:	f000 fbf4 	bl	8001808 <Error_Handler>
  }
}
 8001020:	bf00      	nop
 8001022:	3770      	adds	r7, #112	@ 0x70
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	58024800 	.word	0x58024800
 800102c:	58000400 	.word	0x58000400

08001030 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b088      	sub	sp, #32
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001036:	1d3b      	adds	r3, r7, #4
 8001038:	2200      	movs	r2, #0
 800103a:	601a      	str	r2, [r3, #0]
 800103c:	605a      	str	r2, [r3, #4]
 800103e:	609a      	str	r2, [r3, #8]
 8001040:	60da      	str	r2, [r3, #12]
 8001042:	611a      	str	r2, [r3, #16]
 8001044:	615a      	str	r2, [r3, #20]
 8001046:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001048:	4b56      	ldr	r3, [pc, #344]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800104a:	4a57      	ldr	r2, [pc, #348]	@ (80011a8 <MX_ADC2_Init+0x178>)
 800104c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 800104e:	4b55      	ldr	r3, [pc, #340]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001050:	f44f 1230 	mov.w	r2, #2883584	@ 0x2c0000
 8001054:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001056:	4b53      	ldr	r3, [pc, #332]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800105c:	4b51      	ldr	r3, [pc, #324]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800105e:	2201      	movs	r2, #1
 8001060:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001062:	4b50      	ldr	r3, [pc, #320]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001064:	2204      	movs	r2, #4
 8001066:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001068:	4b4e      	ldr	r3, [pc, #312]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800106a:	2200      	movs	r2, #0
 800106c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = ENABLE;
 800106e:	4b4d      	ldr	r3, [pc, #308]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001070:	2201      	movs	r2, #1
 8001072:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 7;
 8001074:	4b4b      	ldr	r3, [pc, #300]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001076:	2207      	movs	r2, #7
 8001078:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800107a:	4b4a      	ldr	r3, [pc, #296]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800107c:	2200      	movs	r2, #0
 800107e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001080:	4b48      	ldr	r3, [pc, #288]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001082:	2200      	movs	r2, #0
 8001084:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001086:	4b47      	ldr	r3, [pc, #284]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001088:	2200      	movs	r2, #0
 800108a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800108c:	4b45      	ldr	r3, [pc, #276]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800108e:	2200      	movs	r2, #0
 8001090:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001092:	4b44      	ldr	r3, [pc, #272]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001094:	2200      	movs	r2, #0
 8001096:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001098:	4b42      	ldr	r3, [pc, #264]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800109a:	2200      	movs	r2, #0
 800109c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800109e:	4b41      	ldr	r3, [pc, #260]	@ (80011a4 <MX_ADC2_Init+0x174>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 80010a6:	4b3f      	ldr	r3, [pc, #252]	@ (80011a4 <MX_ADC2_Init+0x174>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80010ac:	483d      	ldr	r0, [pc, #244]	@ (80011a4 <MX_ADC2_Init+0x174>)
 80010ae:	f001 fa6b 	bl	8002588 <HAL_ADC_Init>
 80010b2:	4603      	mov	r3, r0
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d001      	beq.n	80010bc <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 80010b8:	f000 fba6 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80010bc:	4b3b      	ldr	r3, [pc, #236]	@ (80011ac <MX_ADC2_Init+0x17c>)
 80010be:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010c0:	2306      	movs	r3, #6
 80010c2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_64CYCLES_5;
 80010c4:	2305      	movs	r3, #5
 80010c6:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010c8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80010cc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010ce:	2304      	movs	r3, #4
 80010d0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	4619      	mov	r1, r3
 80010de:	4831      	ldr	r0, [pc, #196]	@ (80011a4 <MX_ADC2_Init+0x174>)
 80010e0:	f001 fe50 	bl	8002d84 <HAL_ADC_ConfigChannel>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ea:	f000 fb8d 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80010ee:	4b30      	ldr	r3, [pc, #192]	@ (80011b0 <MX_ADC2_Init+0x180>)
 80010f0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80010f2:	230c      	movs	r3, #12
 80010f4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010f6:	1d3b      	adds	r3, r7, #4
 80010f8:	4619      	mov	r1, r3
 80010fa:	482a      	ldr	r0, [pc, #168]	@ (80011a4 <MX_ADC2_Init+0x174>)
 80010fc:	f001 fe42 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 8001106:	f000 fb7f 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800110a:	4b2a      	ldr	r3, [pc, #168]	@ (80011b4 <MX_ADC2_Init+0x184>)
 800110c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800110e:	2312      	movs	r3, #18
 8001110:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001112:	1d3b      	adds	r3, r7, #4
 8001114:	4619      	mov	r1, r3
 8001116:	4823      	ldr	r0, [pc, #140]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001118:	f001 fe34 	bl	8002d84 <HAL_ADC_ConfigChannel>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_ADC2_Init+0xf6>
  {
    Error_Handler();
 8001122:	f000 fb71 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001126:	4b24      	ldr	r3, [pc, #144]	@ (80011b8 <MX_ADC2_Init+0x188>)
 8001128:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800112a:	2318      	movs	r3, #24
 800112c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800112e:	1d3b      	adds	r3, r7, #4
 8001130:	4619      	mov	r1, r3
 8001132:	481c      	ldr	r0, [pc, #112]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001134:	f001 fe26 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 800113e:	f000 fb63 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001142:	4b1e      	ldr	r3, [pc, #120]	@ (80011bc <MX_ADC2_Init+0x18c>)
 8001144:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001146:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800114a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4814      	ldr	r0, [pc, #80]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001152:	f001 fe17 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC2_Init+0x130>
  {
    Error_Handler();
 800115c:	f000 fb54 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001160:	4b17      	ldr	r3, [pc, #92]	@ (80011c0 <MX_ADC2_Init+0x190>)
 8001162:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001164:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8001168:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	4619      	mov	r1, r3
 800116e:	480d      	ldr	r0, [pc, #52]	@ (80011a4 <MX_ADC2_Init+0x174>)
 8001170:	f001 fe08 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_ADC2_Init+0x14e>
  {
    Error_Handler();
 800117a:	f000 fb45 	bl	8001808 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800117e:	4b11      	ldr	r3, [pc, #68]	@ (80011c4 <MX_ADC2_Init+0x194>)
 8001180:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001182:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8001186:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001188:	1d3b      	adds	r3, r7, #4
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <MX_ADC2_Init+0x174>)
 800118e:	f001 fdf9 	bl	8002d84 <HAL_ADC_ConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_ADC2_Init+0x16c>
  {
    Error_Handler();
 8001198:	f000 fb36 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	3720      	adds	r7, #32
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	240002e8 	.word	0x240002e8
 80011a8:	40022100 	.word	0x40022100
 80011ac:	14f00020 	.word	0x14f00020
 80011b0:	10c00010 	.word	0x10c00010
 80011b4:	0c900008 	.word	0x0c900008
 80011b8:	3ef08000 	.word	0x3ef08000
 80011bc:	3ac04000 	.word	0x3ac04000
 80011c0:	2e300800 	.word	0x2e300800
 80011c4:	2a000400 	.word	0x2a000400

080011c8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b096      	sub	sp, #88	@ 0x58
 80011cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011ce:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80011d2:	2200      	movs	r2, #0
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	605a      	str	r2, [r3, #4]
 80011d8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80011da:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80011de:	2200      	movs	r2, #0
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	605a      	str	r2, [r3, #4]
 80011e4:	609a      	str	r2, [r3, #8]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	611a      	str	r2, [r3, #16]
 80011ea:	615a      	str	r2, [r3, #20]
 80011ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	222c      	movs	r2, #44	@ 0x2c
 80011f2:	2100      	movs	r1, #0
 80011f4:	4618      	mov	r0, r3
 80011f6:	f00b f9ed 	bl	800c5d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80011fa:	4b3f      	ldr	r3, [pc, #252]	@ (80012f8 <MX_TIM1_Init+0x130>)
 80011fc:	4a3f      	ldr	r2, [pc, #252]	@ (80012fc <MX_TIM1_Init+0x134>)
 80011fe:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8001200:	4b3d      	ldr	r3, [pc, #244]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001202:	2218      	movs	r2, #24
 8001204:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001206:	4b3c      	ldr	r3, [pc, #240]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 800120c:	4b3a      	ldr	r3, [pc, #232]	@ (80012f8 <MX_TIM1_Init+0x130>)
 800120e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001212:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001214:	4b38      	ldr	r3, [pc, #224]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001216:	2200      	movs	r2, #0
 8001218:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800121a:	4b37      	ldr	r3, [pc, #220]	@ (80012f8 <MX_TIM1_Init+0x130>)
 800121c:	2200      	movs	r2, #0
 800121e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001220:	4b35      	ldr	r3, [pc, #212]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001222:	2200      	movs	r2, #0
 8001224:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001226:	4834      	ldr	r0, [pc, #208]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001228:	f008 fcc7 	bl	8009bba <HAL_TIM_PWM_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001232:	f000 fae9 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001236:	2300      	movs	r3, #0
 8001238:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800123a:	2300      	movs	r3, #0
 800123c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800123e:	2300      	movs	r3, #0
 8001240:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001242:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001246:	4619      	mov	r1, r3
 8001248:	482b      	ldr	r0, [pc, #172]	@ (80012f8 <MX_TIM1_Init+0x130>)
 800124a:	f009 fb6d 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d001      	beq.n	8001258 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001254:	f000 fad8 	bl	8001808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001258:	2360      	movs	r3, #96	@ 0x60
 800125a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800125c:	2300      	movs	r3, #0
 800125e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001260:	2300      	movs	r3, #0
 8001262:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001264:	2300      	movs	r3, #0
 8001266:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800126c:	2300      	movs	r3, #0
 800126e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001270:	2300      	movs	r3, #0
 8001272:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001274:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001278:	2200      	movs	r2, #0
 800127a:	4619      	mov	r1, r3
 800127c:	481e      	ldr	r0, [pc, #120]	@ (80012f8 <MX_TIM1_Init+0x130>)
 800127e:	f008 fea1 	bl	8009fc4 <HAL_TIM_PWM_ConfigChannel>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001288:	f000 fabe 	bl	8001808 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800128c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001290:	2204      	movs	r2, #4
 8001292:	4619      	mov	r1, r3
 8001294:	4818      	ldr	r0, [pc, #96]	@ (80012f8 <MX_TIM1_Init+0x130>)
 8001296:	f008 fe95 	bl	8009fc4 <HAL_TIM_PWM_ConfigChannel>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80012a0:	f000 fab2 	bl	8001808 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80012ac:	2300      	movs	r3, #0
 80012ae:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80012b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80012bc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80012c2:	2300      	movs	r3, #0
 80012c4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80012c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80012ca:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80012d0:	2300      	movs	r3, #0
 80012d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	4619      	mov	r1, r3
 80012d8:	4807      	ldr	r0, [pc, #28]	@ (80012f8 <MX_TIM1_Init+0x130>)
 80012da:	f009 fbb3 	bl	800aa44 <HAL_TIMEx_ConfigBreakDeadTime>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 80012e4:	f000 fa90 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80012e8:	4803      	ldr	r0, [pc, #12]	@ (80012f8 <MX_TIM1_Init+0x130>)
 80012ea:	f000 fc6b 	bl	8001bc4 <HAL_TIM_MspPostInit>

}
 80012ee:	bf00      	nop
 80012f0:	3758      	adds	r7, #88	@ 0x58
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	2400034c 	.word	0x2400034c
 80012fc:	40010000 	.word	0x40010000

08001300 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b08c      	sub	sp, #48	@ 0x30
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001306:	f107 030c 	add.w	r3, r7, #12
 800130a:	2224      	movs	r2, #36	@ 0x24
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f00b f960 	bl	800c5d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001314:	463b      	mov	r3, r7
 8001316:	2200      	movs	r2, #0
 8001318:	601a      	str	r2, [r3, #0]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800131e:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 8001320:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001324:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001326:	4b1f      	ldr	r3, [pc, #124]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 8001328:	2200      	movs	r2, #0
 800132a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800132c:	4b1d      	ldr	r3, [pc, #116]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001332:	4b1c      	ldr	r3, [pc, #112]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 8001334:	f04f 32ff 	mov.w	r2, #4294967295
 8001338:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800133a:	4b1a      	ldr	r3, [pc, #104]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001340:	4b18      	ldr	r3, [pc, #96]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 8001342:	2200      	movs	r2, #0
 8001344:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001346:	2301      	movs	r3, #1
 8001348:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800134a:	2300      	movs	r3, #0
 800134c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800134e:	2301      	movs	r3, #1
 8001350:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001352:	2300      	movs	r3, #0
 8001354:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001356:	2300      	movs	r3, #0
 8001358:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800135a:	2300      	movs	r3, #0
 800135c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800135e:	2301      	movs	r3, #1
 8001360:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001366:	2300      	movs	r3, #0
 8001368:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800136a:	f107 030c 	add.w	r3, r7, #12
 800136e:	4619      	mov	r1, r3
 8001370:	480c      	ldr	r0, [pc, #48]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 8001372:	f008 fc79 	bl	8009c68 <HAL_TIM_Encoder_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 800137c:	f000 fa44 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <MX_TIM2_Init+0xa4>)
 800138e:	f009 facb 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001398:	f000 fa36 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800139c:	bf00      	nop
 800139e:	3730      	adds	r7, #48	@ 0x30
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	24000398 	.word	0x24000398

080013a8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	@ 0x28
 80013ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ae:	f107 031c 	add.w	r3, r7, #28
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013ba:	463b      	mov	r3, r7
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
 80013c8:	615a      	str	r2, [r3, #20]
 80013ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013cc:	4b22      	ldr	r3, [pc, #136]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013ce:	4a23      	ldr	r2, [pc, #140]	@ (800145c <MX_TIM3_Init+0xb4>)
 80013d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 4000;
 80013d2:	4b21      	ldr	r3, [pc, #132]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013d4:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80013d8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013da:	4b1f      	ldr	r3, [pc, #124]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013dc:	2200      	movs	r2, #0
 80013de:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80013e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80013e6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80013f4:	4818      	ldr	r0, [pc, #96]	@ (8001458 <MX_TIM3_Init+0xb0>)
 80013f6:	f008 fbe0 	bl	8009bba <HAL_TIM_PWM_Init>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 8001400:	f000 fa02 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001408:	2300      	movs	r3, #0
 800140a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800140c:	f107 031c 	add.w	r3, r7, #28
 8001410:	4619      	mov	r1, r3
 8001412:	4811      	ldr	r0, [pc, #68]	@ (8001458 <MX_TIM3_Init+0xb0>)
 8001414:	f009 fa88 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 800141e:	f000 f9f3 	bl	8001808 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001422:	2370      	movs	r3, #112	@ 0x70
 8001424:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800142a:	2300      	movs	r3, #0
 800142c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800142e:	2300      	movs	r3, #0
 8001430:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001432:	463b      	mov	r3, r7
 8001434:	2200      	movs	r2, #0
 8001436:	4619      	mov	r1, r3
 8001438:	4807      	ldr	r0, [pc, #28]	@ (8001458 <MX_TIM3_Init+0xb0>)
 800143a:	f008 fdc3 	bl	8009fc4 <HAL_TIM_PWM_ConfigChannel>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8001444:	f000 f9e0 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <MX_TIM3_Init+0xb0>)
 800144a:	f000 fbbb 	bl	8001bc4 <HAL_TIM_MspPostInit>

}
 800144e:	bf00      	nop
 8001450:	3728      	adds	r7, #40	@ 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	240003e4 	.word	0x240003e4
 800145c:	40000400 	.word	0x40000400

08001460 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08c      	sub	sp, #48	@ 0x30
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001466:	f107 030c 	add.w	r3, r7, #12
 800146a:	2224      	movs	r2, #36	@ 0x24
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f00b f8b0 	bl	800c5d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001474:	463b      	mov	r3, r7
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
 800147c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800147e:	4b21      	ldr	r3, [pc, #132]	@ (8001504 <MX_TIM5_Init+0xa4>)
 8001480:	4a21      	ldr	r2, [pc, #132]	@ (8001508 <MX_TIM5_Init+0xa8>)
 8001482:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001484:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <MX_TIM5_Init+0xa4>)
 8001486:	2200      	movs	r2, #0
 8001488:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800148a:	4b1e      	ldr	r3, [pc, #120]	@ (8001504 <MX_TIM5_Init+0xa4>)
 800148c:	2200      	movs	r2, #0
 800148e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001490:	4b1c      	ldr	r3, [pc, #112]	@ (8001504 <MX_TIM5_Init+0xa4>)
 8001492:	f04f 32ff 	mov.w	r2, #4294967295
 8001496:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001498:	4b1a      	ldr	r3, [pc, #104]	@ (8001504 <MX_TIM5_Init+0xa4>)
 800149a:	2200      	movs	r2, #0
 800149c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149e:	4b19      	ldr	r3, [pc, #100]	@ (8001504 <MX_TIM5_Init+0xa4>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80014a4:	2303      	movs	r3, #3
 80014a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80014a8:	2300      	movs	r3, #0
 80014aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80014ac:	2301      	movs	r3, #1
 80014ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 80014b8:	2302      	movs	r3, #2
 80014ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80014bc:	2301      	movs	r3, #1
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 80014c8:	f107 030c 	add.w	r3, r7, #12
 80014cc:	4619      	mov	r1, r3
 80014ce:	480d      	ldr	r0, [pc, #52]	@ (8001504 <MX_TIM5_Init+0xa4>)
 80014d0:	f008 fbca 	bl	8009c68 <HAL_TIM_Encoder_Init>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 80014da:	f000 f995 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014de:	2300      	movs	r3, #0
 80014e0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80014e6:	463b      	mov	r3, r7
 80014e8:	4619      	mov	r1, r3
 80014ea:	4806      	ldr	r0, [pc, #24]	@ (8001504 <MX_TIM5_Init+0xa4>)
 80014ec:	f009 fa1c 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_TIM5_Init+0x9a>
  {
    Error_Handler();
 80014f6:	f000 f987 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80014fa:	bf00      	nop
 80014fc:	3730      	adds	r7, #48	@ 0x30
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	24000430 	.word	0x24000430
 8001508:	40000c00 	.word	0x40000c00

0800150c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	2200      	movs	r2, #0
 8001516:	601a      	str	r2, [r3, #0]
 8001518:	605a      	str	r2, [r3, #4]
 800151a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800151c:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <MX_TIM7_Init+0x64>)
 800151e:	4a15      	ldr	r2, [pc, #84]	@ (8001574 <MX_TIM7_Init+0x68>)
 8001520:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 24000;
 8001522:	4b13      	ldr	r3, [pc, #76]	@ (8001570 <MX_TIM7_Init+0x64>)
 8001524:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 8001528:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800152a:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <MX_TIM7_Init+0x64>)
 800152c:	2200      	movs	r2, #0
 800152e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 199;
 8001530:	4b0f      	ldr	r3, [pc, #60]	@ (8001570 <MX_TIM7_Init+0x64>)
 8001532:	22c7      	movs	r2, #199	@ 0xc7
 8001534:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001536:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <MX_TIM7_Init+0x64>)
 8001538:	2200      	movs	r2, #0
 800153a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800153c:	480c      	ldr	r0, [pc, #48]	@ (8001570 <MX_TIM7_Init+0x64>)
 800153e:	f008 fae5 	bl	8009b0c <HAL_TIM_Base_Init>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001548:	f000 f95e 	bl	8001808 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154c:	2300      	movs	r3, #0
 800154e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001550:	2300      	movs	r3, #0
 8001552:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001554:	1d3b      	adds	r3, r7, #4
 8001556:	4619      	mov	r1, r3
 8001558:	4805      	ldr	r0, [pc, #20]	@ (8001570 <MX_TIM7_Init+0x64>)
 800155a:	f009 f9e5 	bl	800a928 <HAL_TIMEx_MasterConfigSynchronization>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001564:	f000 f950 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001568:	bf00      	nop
 800156a:	3710      	adds	r7, #16
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2400047c 	.word	0x2400047c
 8001574:	40001400 	.word	0x40001400

08001578 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800157c:	4b22      	ldr	r3, [pc, #136]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 800157e:	4a23      	ldr	r2, [pc, #140]	@ (800160c <MX_USART1_UART_Init+0x94>)
 8001580:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001582:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 8001584:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001588:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800158a:	4b1f      	ldr	r3, [pc, #124]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001590:	4b1d      	ldr	r3, [pc, #116]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001596:	4b1c      	ldr	r3, [pc, #112]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 8001598:	2200      	movs	r2, #0
 800159a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800159c:	4b1a      	ldr	r3, [pc, #104]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 800159e:	220c      	movs	r2, #12
 80015a0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015a2:	4b19      	ldr	r3, [pc, #100]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80015a8:	4b17      	ldr	r3, [pc, #92]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015ae:	4b16      	ldr	r3, [pc, #88]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015b4:	4b14      	ldr	r3, [pc, #80]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ba:	4b13      	ldr	r3, [pc, #76]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015bc:	2200      	movs	r2, #0
 80015be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80015c0:	4811      	ldr	r0, [pc, #68]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015c2:	f009 fadb 	bl	800ab7c <HAL_UART_Init>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80015cc:	f000 f91c 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015d0:	2100      	movs	r1, #0
 80015d2:	480d      	ldr	r0, [pc, #52]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015d4:	f00a ff34 	bl	800c440 <HAL_UARTEx_SetTxFifoThreshold>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80015de:	f000 f913 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80015e2:	2100      	movs	r1, #0
 80015e4:	4808      	ldr	r0, [pc, #32]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015e6:	f00a ff69 	bl	800c4bc <HAL_UARTEx_SetRxFifoThreshold>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80015f0:	f000 f90a 	bl	8001808 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80015f4:	4804      	ldr	r0, [pc, #16]	@ (8001608 <MX_USART1_UART_Init+0x90>)
 80015f6:	f00a feea 	bl	800c3ce <HAL_UARTEx_DisableFifoMode>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001600:	f000 f902 	bl	8001808 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001604:	bf00      	nop
 8001606:	bd80      	pop	{r7, pc}
 8001608:	240004c8 	.word	0x240004c8
 800160c:	40011000 	.word	0x40011000

08001610 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001616:	4b0d      	ldr	r3, [pc, #52]	@ (800164c <MX_DMA_Init+0x3c>)
 8001618:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800161c:	4a0b      	ldr	r2, [pc, #44]	@ (800164c <MX_DMA_Init+0x3c>)
 800161e:	f043 0301 	orr.w	r3, r3, #1
 8001622:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001626:	4b09      	ldr	r3, [pc, #36]	@ (800164c <MX_DMA_Init+0x3c>)
 8001628:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800162c:	f003 0301 	and.w	r3, r3, #1
 8001630:	607b      	str	r3, [r7, #4]
 8001632:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8001634:	2200      	movs	r2, #0
 8001636:	2101      	movs	r1, #1
 8001638:	200b      	movs	r0, #11
 800163a:	f002 f8ac 	bl	8003796 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800163e:	200b      	movs	r0, #11
 8001640:	f002 f8c3 	bl	80037ca <HAL_NVIC_EnableIRQ>

}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	58024400 	.word	0x58024400

08001650 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08c      	sub	sp, #48	@ 0x30
 8001654:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001656:	f107 031c 	add.w	r3, r7, #28
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
 800165e:	605a      	str	r2, [r3, #4]
 8001660:	609a      	str	r2, [r3, #8]
 8001662:	60da      	str	r2, [r3, #12]
 8001664:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001666:	4b4f      	ldr	r3, [pc, #316]	@ (80017a4 <MX_GPIO_Init+0x154>)
 8001668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800166c:	4a4d      	ldr	r2, [pc, #308]	@ (80017a4 <MX_GPIO_Init+0x154>)
 800166e:	f043 0310 	orr.w	r3, r3, #16
 8001672:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001676:	4b4b      	ldr	r3, [pc, #300]	@ (80017a4 <MX_GPIO_Init+0x154>)
 8001678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800167c:	f003 0310 	and.w	r3, r3, #16
 8001680:	61bb      	str	r3, [r7, #24]
 8001682:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001684:	4b47      	ldr	r3, [pc, #284]	@ (80017a4 <MX_GPIO_Init+0x154>)
 8001686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168a:	4a46      	ldr	r2, [pc, #280]	@ (80017a4 <MX_GPIO_Init+0x154>)
 800168c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001690:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001694:	4b43      	ldr	r3, [pc, #268]	@ (80017a4 <MX_GPIO_Init+0x154>)
 8001696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800169e:	617b      	str	r3, [r7, #20]
 80016a0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016a2:	4b40      	ldr	r3, [pc, #256]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016a8:	4a3e      	ldr	r2, [pc, #248]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016aa:	f043 0304 	orr.w	r3, r3, #4
 80016ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016b2:	4b3c      	ldr	r3, [pc, #240]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016b8:	f003 0304 	and.w	r3, r3, #4
 80016bc:	613b      	str	r3, [r7, #16]
 80016be:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c0:	4b38      	ldr	r3, [pc, #224]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016c6:	4a37      	ldr	r2, [pc, #220]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016c8:	f043 0301 	orr.w	r3, r3, #1
 80016cc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016d0:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d6:	f003 0301 	and.w	r3, r3, #1
 80016da:	60fb      	str	r3, [r7, #12]
 80016dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016de:	4b31      	ldr	r3, [pc, #196]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e4:	4a2f      	ldr	r2, [pc, #188]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016e6:	f043 0302 	orr.w	r3, r3, #2
 80016ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016ee:	4b2d      	ldr	r3, [pc, #180]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	60bb      	str	r3, [r7, #8]
 80016fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016fc:	4b29      	ldr	r3, [pc, #164]	@ (80017a4 <MX_GPIO_Init+0x154>)
 80016fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001702:	4a28      	ldr	r2, [pc, #160]	@ (80017a4 <MX_GPIO_Init+0x154>)
 8001704:	f043 0308 	orr.w	r3, r3, #8
 8001708:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800170c:	4b25      	ldr	r3, [pc, #148]	@ (80017a4 <MX_GPIO_Init+0x154>)
 800170e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001712:	f003 0308 	and.w	r3, r3, #8
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LEFT_MOTOR_IN1_Pin|LEFT_MOTOR_IN2_Pin|RIGHT_MOTOR_IN1_Pin|RIGHT_MOTOR_IN2_Pin, GPIO_PIN_RESET);
 800171a:	2200      	movs	r2, #0
 800171c:	f44f 5146 	mov.w	r1, #12672	@ 0x3180
 8001720:	4821      	ldr	r0, [pc, #132]	@ (80017a8 <MX_GPIO_Init+0x158>)
 8001722:	f004 fcbb 	bl	800609c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	210f      	movs	r1, #15
 800172a:	4820      	ldr	r0, [pc, #128]	@ (80017ac <MX_GPIO_Init+0x15c>)
 800172c:	f004 fcb6 	bl	800609c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BIT_SW_0_Pin BIT_SW_1_Pin BIT_SW_2_Pin BIT_SW_3_Pin
                           BIT_SW_4_Pin */
  GPIO_InitStruct.Pin = BIT_SW_0_Pin|BIT_SW_1_Pin|BIT_SW_2_Pin|BIT_SW_3_Pin
 8001730:	237c      	movs	r3, #124	@ 0x7c
 8001732:	61fb      	str	r3, [r7, #28]
                          |BIT_SW_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001734:	2300      	movs	r3, #0
 8001736:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001738:	2302      	movs	r3, #2
 800173a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800173c:	f107 031c 	add.w	r3, r7, #28
 8001740:	4619      	mov	r1, r3
 8001742:	4819      	ldr	r0, [pc, #100]	@ (80017a8 <MX_GPIO_Init+0x158>)
 8001744:	f004 fafa 	bl	8005d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_MOTOR_IN1_Pin LEFT_MOTOR_IN2_Pin RIGHT_MOTOR_IN1_Pin RIGHT_MOTOR_IN2_Pin */
  GPIO_InitStruct.Pin = LEFT_MOTOR_IN1_Pin|LEFT_MOTOR_IN2_Pin|RIGHT_MOTOR_IN1_Pin|RIGHT_MOTOR_IN2_Pin;
 8001748:	f44f 5346 	mov.w	r3, #12672	@ 0x3180
 800174c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174e:	2301      	movs	r3, #1
 8001750:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001756:	2300      	movs	r3, #0
 8001758:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800175a:	f107 031c 	add.w	r3, r7, #28
 800175e:	4619      	mov	r1, r3
 8001760:	4811      	ldr	r0, [pc, #68]	@ (80017a8 <MX_GPIO_Init+0x158>)
 8001762:	f004 faeb 	bl	8005d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8001766:	230f      	movs	r3, #15
 8001768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800176a:	2301      	movs	r3, #1
 800176c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800176e:	2300      	movs	r3, #0
 8001770:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001772:	2300      	movs	r3, #0
 8001774:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001776:	f107 031c 	add.w	r3, r7, #28
 800177a:	4619      	mov	r1, r3
 800177c:	480b      	ldr	r0, [pc, #44]	@ (80017ac <MX_GPIO_Init+0x15c>)
 800177e:	f004 fadd 	bl	8005d3c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_0_Pin BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_0_Pin|BUTTON_1_Pin;
 8001782:	2303      	movs	r3, #3
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001786:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800178a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178c:	2300      	movs	r3, #0
 800178e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001790:	f107 031c 	add.w	r3, r7, #28
 8001794:	4619      	mov	r1, r3
 8001796:	4804      	ldr	r0, [pc, #16]	@ (80017a8 <MX_GPIO_Init+0x158>)
 8001798:	f004 fad0 	bl	8005d3c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800179c:	bf00      	nop
 800179e:	3730      	adds	r7, #48	@ 0x30
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	58024400 	.word	0x58024400
 80017a8:	58021000 	.word	0x58021000
 80017ac:	58020c00 	.word	0x58020c00

080017b0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80017b6:	463b      	mov	r3, r7
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80017c2:	f002 f81d 	bl	8003800 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80017c6:	2301      	movs	r3, #1
 80017c8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80017ca:	2300      	movs	r3, #0
 80017cc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80017d2:	231f      	movs	r3, #31
 80017d4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80017d6:	2387      	movs	r3, #135	@ 0x87
 80017d8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80017da:	2300      	movs	r3, #0
 80017dc:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80017de:	2300      	movs	r3, #0
 80017e0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80017e2:	2301      	movs	r3, #1
 80017e4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80017e6:	2301      	movs	r3, #1
 80017e8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80017ea:	2300      	movs	r3, #0
 80017ec:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80017f2:	463b      	mov	r3, r7
 80017f4:	4618      	mov	r0, r3
 80017f6:	f002 f83b 	bl	8003870 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80017fa:	2004      	movs	r0, #4
 80017fc:	f002 f818 	bl	8003830 <HAL_MPU_Enable>

}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800180c:	b672      	cpsid	i
}
 800180e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001810:	bf00      	nop
 8001812:	e7fd      	b.n	8001810 <Error_Handler+0x8>

08001814 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181a:	4b0a      	ldr	r3, [pc, #40]	@ (8001844 <HAL_MspInit+0x30>)
 800181c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001820:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <HAL_MspInit+0x30>)
 8001822:	f043 0302 	orr.w	r3, r3, #2
 8001826:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_MspInit+0x30>)
 800182c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001830:	f003 0302 	and.w	r3, r3, #2
 8001834:	607b      	str	r3, [r7, #4]
 8001836:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	58024400 	.word	0x58024400

08001848 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b0bc      	sub	sp, #240	@ 0xf0
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001860:	f107 0318 	add.w	r3, r7, #24
 8001864:	22c0      	movs	r2, #192	@ 0xc0
 8001866:	2100      	movs	r1, #0
 8001868:	4618      	mov	r0, r3
 800186a:	f00a feb3 	bl	800c5d4 <memset>
  if(hadc->Instance==ADC2)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a4e      	ldr	r2, [pc, #312]	@ (80019ac <HAL_ADC_MspInit+0x164>)
 8001874:	4293      	cmp	r3, r2
 8001876:	f040 8094 	bne.w	80019a2 <HAL_ADC_MspInit+0x15a>

    /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800187a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800187e:	f04f 0300 	mov.w	r3, #0
 8001882:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 32;
 8001886:	2320      	movs	r3, #32
 8001888:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2N = 129;
 800188a:	2381      	movs	r3, #129	@ 0x81
 800188c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 800188e:	2302      	movs	r3, #2
 8001890:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001892:	2302      	movs	r3, #2
 8001894:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001896:	2302      	movs	r3, #2
 8001898:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 800189a:	2300      	movs	r3, #0
 800189c:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 800189e:	2300      	movs	r3, #0
 80018a0:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80018a6:	2300      	movs	r3, #0
 80018a8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	4618      	mov	r0, r3
 80018b2:	f005 fc2d 	bl	8007110 <HAL_RCCEx_PeriphCLKConfig>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <HAL_ADC_MspInit+0x78>
    {
      Error_Handler();
 80018bc:	f7ff ffa4 	bl	8001808 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80018c0:	4b3b      	ldr	r3, [pc, #236]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80018c6:	4a3a      	ldr	r2, [pc, #232]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018c8:	f043 0320 	orr.w	r3, r3, #32
 80018cc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80018d0:	4b37      	ldr	r3, [pc, #220]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80018d6:	f003 0320 	and.w	r3, r3, #32
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018de:	4b34      	ldr	r3, [pc, #208]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018e4:	4a32      	ldr	r2, [pc, #200]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018e6:	f043 0304 	orr.w	r3, r3, #4
 80018ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80018ee:	4b30      	ldr	r3, [pc, #192]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f4:	f003 0304 	and.w	r3, r3, #4
 80018f8:	613b      	str	r3, [r7, #16]
 80018fa:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fc:	4b2c      	ldr	r3, [pc, #176]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 80018fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001902:	4a2b      	ldr	r2, [pc, #172]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800190c:	4b28      	ldr	r3, [pc, #160]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 800190e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	60fb      	str	r3, [r7, #12]
 8001918:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800191a:	4b25      	ldr	r3, [pc, #148]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 800191c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001920:	4a23      	ldr	r2, [pc, #140]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 8001922:	f043 0302 	orr.w	r3, r3, #2
 8001926:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800192a:	4b21      	ldr	r3, [pc, #132]	@ (80019b0 <HAL_ADC_MspInit+0x168>)
 800192c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	68bb      	ldr	r3, [r7, #8]
    PA3     ------> ADC2_INP15
    PA6     ------> ADC2_INP3
    PC4     ------> ADC2_INP4
    PB1     ------> ADC2_INP5
    */
    GPIO_InitStruct.Pin = IR_SENSOR_FR_Pin|IR_SENSOR_RR_Pin|IR_SENSOR_FL_Pin;
 8001938:	2313      	movs	r3, #19
 800193a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800193e:	2303      	movs	r3, #3
 8001940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001944:	2300      	movs	r3, #0
 8001946:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800194a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800194e:	4619      	mov	r1, r3
 8001950:	4818      	ldr	r0, [pc, #96]	@ (80019b4 <HAL_ADC_MspInit+0x16c>)
 8001952:	f004 f9f3 	bl	8005d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_SENSOR_BR_Pin|IR_SENSOR_BL_Pin|IR_SENSOR_RL_Pin;
 8001956:	234c      	movs	r3, #76	@ 0x4c
 8001958:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800195c:	2303      	movs	r3, #3
 800195e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	2300      	movs	r3, #0
 8001964:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001968:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800196c:	4619      	mov	r1, r3
 800196e:	4812      	ldr	r0, [pc, #72]	@ (80019b8 <HAL_ADC_MspInit+0x170>)
 8001970:	f004 f9e4 	bl	8005d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_SENSOR_FF_Pin;
 8001974:	2302      	movs	r3, #2
 8001976:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800197a:	2303      	movs	r3, #3
 800197c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(IR_SENSOR_FF_GPIO_Port, &GPIO_InitStruct);
 8001986:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800198a:	4619      	mov	r1, r3
 800198c:	480b      	ldr	r0, [pc, #44]	@ (80019bc <HAL_ADC_MspInit+0x174>)
 800198e:	f004 f9d5 	bl	8005d3c <HAL_GPIO_Init>

    /* ADC2 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001992:	2200      	movs	r2, #0
 8001994:	2100      	movs	r1, #0
 8001996:	2012      	movs	r0, #18
 8001998:	f001 fefd 	bl	8003796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800199c:	2012      	movs	r0, #18
 800199e:	f001 ff14 	bl	80037ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC2_MspInit 1 */

  }

}
 80019a2:	bf00      	nop
 80019a4:	37f0      	adds	r7, #240	@ 0xf0
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40022100 	.word	0x40022100
 80019b0:	58024400 	.word	0x58024400
 80019b4:	58020800 	.word	0x58020800
 80019b8:	58020000 	.word	0x58020000
 80019bc:	58020400 	.word	0x58020400

080019c0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a16      	ldr	r2, [pc, #88]	@ (8001a28 <HAL_TIM_PWM_MspInit+0x68>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d10f      	bne.n	80019f2 <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80019d2:	4b16      	ldr	r3, [pc, #88]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 80019d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019d8:	4a14      	ldr	r2, [pc, #80]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 80019da:	f043 0301 	orr.w	r3, r3, #1
 80019de:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80019e2:	4b12      	ldr	r3, [pc, #72]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 80019e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80019e8:	f003 0301 	and.w	r3, r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80019f0:	e013      	b.n	8001a1a <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM3)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a30 <HAL_TIM_PWM_MspInit+0x70>)
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d10e      	bne.n	8001a1a <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019fc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 80019fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 8001a04:	f043 0302 	orr.w	r3, r3, #2
 8001a08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a0c:	4b07      	ldr	r3, [pc, #28]	@ (8001a2c <HAL_TIM_PWM_MspInit+0x6c>)
 8001a0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
}
 8001a1a:	bf00      	nop
 8001a1c:	3714      	adds	r7, #20
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	40010000 	.word	0x40010000
 8001a2c:	58024400 	.word	0x58024400
 8001a30:	40000400 	.word	0x40000400

08001a34 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08c      	sub	sp, #48	@ 0x30
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3c:	f107 031c 	add.w	r3, r7, #28
 8001a40:	2200      	movs	r2, #0
 8001a42:	601a      	str	r2, [r3, #0]
 8001a44:	605a      	str	r2, [r3, #4]
 8001a46:	609a      	str	r2, [r3, #8]
 8001a48:	60da      	str	r2, [r3, #12]
 8001a4a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a54:	d14e      	bne.n	8001af4 <HAL_TIM_Encoder_MspInit+0xc0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a56:	4b43      	ldr	r3, [pc, #268]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a5c:	4a41      	ldr	r2, [pc, #260]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a5e:	f043 0301 	orr.w	r3, r3, #1
 8001a62:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001a66:	4b3f      	ldr	r3, [pc, #252]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	61bb      	str	r3, [r7, #24]
 8001a72:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a74:	4b3b      	ldr	r3, [pc, #236]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a7a:	4a3a      	ldr	r2, [pc, #232]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a7c:	f043 0301 	orr.w	r3, r3, #1
 8001a80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a84:	4b37      	ldr	r3, [pc, #220]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a92:	4b34      	ldr	r3, [pc, #208]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a98:	4a32      	ldr	r2, [pc, #200]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001a9a:	f043 0302 	orr.w	r3, r3, #2
 8001a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001aa2:	4b30      	ldr	r3, [pc, #192]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	613b      	str	r3, [r7, #16]
 8001aae:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = LEFT_ENCODER_A_Pin;
 8001ab0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aba:	2300      	movs	r3, #0
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LEFT_ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8001ac6:	f107 031c 	add.w	r3, r7, #28
 8001aca:	4619      	mov	r1, r3
 8001acc:	4826      	ldr	r0, [pc, #152]	@ (8001b68 <HAL_TIM_Encoder_MspInit+0x134>)
 8001ace:	f004 f935 	bl	8005d3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LEFT_ENCODER_B_Pin;
 8001ad2:	2308      	movs	r3, #8
 8001ad4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LEFT_ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 8001ae6:	f107 031c 	add.w	r3, r7, #28
 8001aea:	4619      	mov	r1, r3
 8001aec:	481f      	ldr	r0, [pc, #124]	@ (8001b6c <HAL_TIM_Encoder_MspInit+0x138>)
 8001aee:	f004 f925 	bl	8005d3c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001af2:	e032      	b.n	8001b5a <HAL_TIM_Encoder_MspInit+0x126>
  else if(htim_encoder->Instance==TIM5)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a1d      	ldr	r2, [pc, #116]	@ (8001b70 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d12d      	bne.n	8001b5a <HAL_TIM_Encoder_MspInit+0x126>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001afe:	4b19      	ldr	r3, [pc, #100]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b04:	4a17      	ldr	r2, [pc, #92]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b06:	f043 0308 	orr.w	r3, r3, #8
 8001b0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b0e:	4b15      	ldr	r3, [pc, #84]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b14:	f003 0308 	and.w	r3, r3, #8
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b1c:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b22:	4a10      	ldr	r2, [pc, #64]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b24:	f043 0301 	orr.w	r3, r3, #1
 8001b28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001b64 <HAL_TIM_Encoder_MspInit+0x130>)
 8001b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b32:	f003 0301 	and.w	r3, r3, #1
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RIGHT_ENCODER_A_Pin|RIGHT_ENCODER_B_Pin;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b46:	2300      	movs	r3, #0
 8001b48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4e:	f107 031c 	add.w	r3, r7, #28
 8001b52:	4619      	mov	r1, r3
 8001b54:	4804      	ldr	r0, [pc, #16]	@ (8001b68 <HAL_TIM_Encoder_MspInit+0x134>)
 8001b56:	f004 f8f1 	bl	8005d3c <HAL_GPIO_Init>
}
 8001b5a:	bf00      	nop
 8001b5c:	3730      	adds	r7, #48	@ 0x30
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	58024400 	.word	0x58024400
 8001b68:	58020000 	.word	0x58020000
 8001b6c:	58020400 	.word	0x58020400
 8001b70:	40000c00 	.word	0x40000c00

08001b74 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0e      	ldr	r2, [pc, #56]	@ (8001bbc <HAL_TIM_Base_MspInit+0x48>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d116      	bne.n	8001bb4 <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM7_MspInit 0 */

    /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001b86:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b8e:	f043 0320 	orr.w	r3, r3, #32
 8001b92:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001b96:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc0 <HAL_TIM_Base_MspInit+0x4c>)
 8001b98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001b9c:	f003 0320 	and.w	r3, r3, #32
 8001ba0:	60fb      	str	r3, [r7, #12]
 8001ba2:	68fb      	ldr	r3, [r7, #12]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 2, 0);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2102      	movs	r1, #2
 8001ba8:	2037      	movs	r0, #55	@ 0x37
 8001baa:	f001 fdf4 	bl	8003796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001bae:	2037      	movs	r0, #55	@ 0x37
 8001bb0:	f001 fe0b 	bl	80037ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM7_MspInit 1 */

  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3710      	adds	r7, #16
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40001400 	.word	0x40001400
 8001bc0:	58024400 	.word	0x58024400

08001bc4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b08a      	sub	sp, #40	@ 0x28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bcc:	f107 0314 	add.w	r3, r7, #20
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a25      	ldr	r2, [pc, #148]	@ (8001c78 <HAL_TIM_MspPostInit+0xb4>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d120      	bne.n	8001c28 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001be6:	4b25      	ldr	r3, [pc, #148]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bec:	4a23      	ldr	r2, [pc, #140]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001bee:	f043 0310 	orr.w	r3, r3, #16
 8001bf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001bf6:	4b21      	ldr	r3, [pc, #132]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bfc:	f003 0310 	and.w	r3, r3, #16
 8001c00:	613b      	str	r3, [r7, #16]
 8001c02:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = LEFT_MOTOR_PWM_Pin|RIGHT_MOTOR_PWM_Pin;
 8001c04:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001c08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0a:	2302      	movs	r3, #2
 8001c0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c16:	2301      	movs	r3, #1
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c1a:	f107 0314 	add.w	r3, r7, #20
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4817      	ldr	r0, [pc, #92]	@ (8001c80 <HAL_TIM_MspPostInit+0xbc>)
 8001c22:	f004 f88b 	bl	8005d3c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001c26:	e023      	b.n	8001c70 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM3)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	4a15      	ldr	r2, [pc, #84]	@ (8001c84 <HAL_TIM_MspPostInit+0xc0>)
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d11e      	bne.n	8001c70 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c32:	4b12      	ldr	r3, [pc, #72]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c38:	4a10      	ldr	r2, [pc, #64]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001c3a:	f043 0304 	orr.w	r3, r3, #4
 8001c3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c42:	4b0e      	ldr	r3, [pc, #56]	@ (8001c7c <HAL_TIM_MspPostInit+0xb8>)
 8001c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001c50:	2340      	movs	r3, #64	@ 0x40
 8001c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001c60:	2302      	movs	r3, #2
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c64:	f107 0314 	add.w	r3, r7, #20
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4807      	ldr	r0, [pc, #28]	@ (8001c88 <HAL_TIM_MspPostInit+0xc4>)
 8001c6c:	f004 f866 	bl	8005d3c <HAL_GPIO_Init>
}
 8001c70:	bf00      	nop
 8001c72:	3728      	adds	r7, #40	@ 0x28
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	40010000 	.word	0x40010000
 8001c7c:	58024400 	.word	0x58024400
 8001c80:	58021000 	.word	0x58021000
 8001c84:	40000400 	.word	0x40000400
 8001c88:	58020800 	.word	0x58020800

08001c8c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b0ba      	sub	sp, #232	@ 0xe8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c94:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
 8001c9c:	605a      	str	r2, [r3, #4]
 8001c9e:	609a      	str	r2, [r3, #8]
 8001ca0:	60da      	str	r2, [r3, #12]
 8001ca2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ca4:	f107 0310 	add.w	r3, r7, #16
 8001ca8:	22c0      	movs	r2, #192	@ 0xc0
 8001caa:	2100      	movs	r1, #0
 8001cac:	4618      	mov	r0, r3
 8001cae:	f00a fc91 	bl	800c5d4 <memset>
  if(huart->Instance==USART1)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	4a42      	ldr	r2, [pc, #264]	@ (8001dc0 <HAL_UART_MspInit+0x134>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d17c      	bne.n	8001db6 <HAL_UART_MspInit+0x12a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001cbc:	f04f 0201 	mov.w	r2, #1
 8001cc0:	f04f 0300 	mov.w	r3, #0
 8001cc4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cce:	f107 0310 	add.w	r3, r7, #16
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f005 fa1c 	bl	8007110 <HAL_RCCEx_PeriphCLKConfig>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001cde:	f7ff fd93 	bl	8001808 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ce2:	4b38      	ldr	r3, [pc, #224]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001ce4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ce8:	4a36      	ldr	r2, [pc, #216]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001cea:	f043 0310 	orr.w	r3, r3, #16
 8001cee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001cf2:	4b34      	ldr	r3, [pc, #208]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001cf4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001cf8:	f003 0310 	and.w	r3, r3, #16
 8001cfc:	60fb      	str	r3, [r7, #12]
 8001cfe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d06:	4a2f      	ldr	r2, [pc, #188]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001d08:	f043 0302 	orr.w	r3, r3, #2
 8001d0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d10:	4b2c      	ldr	r3, [pc, #176]	@ (8001dc4 <HAL_UART_MspInit+0x138>)
 8001d12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d16:	f003 0302 	and.w	r3, r3, #2
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001d1e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001d22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d26:	2302      	movs	r3, #2
 8001d28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d32:	2300      	movs	r3, #0
 8001d34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8001d38:	2304      	movs	r3, #4
 8001d3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d42:	4619      	mov	r1, r3
 8001d44:	4820      	ldr	r0, [pc, #128]	@ (8001dc8 <HAL_UART_MspInit+0x13c>)
 8001d46:	f003 fff9 	bl	8005d3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8001d4a:	4b20      	ldr	r3, [pc, #128]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d4c:	4a20      	ldr	r2, [pc, #128]	@ (8001dd0 <HAL_UART_MspInit+0x144>)
 8001d4e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001d50:	4b1e      	ldr	r3, [pc, #120]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d52:	2229      	movs	r2, #41	@ 0x29
 8001d54:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d56:	4b1d      	ldr	r3, [pc, #116]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001d68:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6a:	4b18      	ldr	r3, [pc, #96]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d70:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001d82:	4b12      	ldr	r3, [pc, #72]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001d88:	4810      	ldr	r0, [pc, #64]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d8a:	f001 fdb1 	bl	80038f0 <HAL_DMA_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8001d94:	f7ff fd38 	bl	8001808 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001d9c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001da0:	4a0a      	ldr	r2, [pc, #40]	@ (8001dcc <HAL_UART_MspInit+0x140>)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8001da6:	2200      	movs	r2, #0
 8001da8:	2101      	movs	r1, #1
 8001daa:	2025      	movs	r0, #37	@ 0x25
 8001dac:	f001 fcf3 	bl	8003796 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001db0:	2025      	movs	r0, #37	@ 0x25
 8001db2:	f001 fd0a 	bl	80037ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001db6:	bf00      	nop
 8001db8:	37e8      	adds	r7, #232	@ 0xe8
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40011000 	.word	0x40011000
 8001dc4:	58024400 	.word	0x58024400
 8001dc8:	58020400 	.word	0x58020400
 8001dcc:	2400055c 	.word	0x2400055c
 8001dd0:	40020010 	.word	0x40020010

08001dd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <NMI_Handler+0x4>

08001ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <HardFault_Handler+0x4>

08001de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <MemManage_Handler+0x4>

08001dec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001df0:	bf00      	nop
 8001df2:	e7fd      	b.n	8001df0 <BusFault_Handler+0x4>

08001df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001df8:	bf00      	nop
 8001dfa:	e7fd      	b.n	8001df8 <UsageFault_Handler+0x4>

08001dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e00:	bf00      	nop
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr

08001e18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e1c:	bf00      	nop
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e26:	b580      	push	{r7, lr}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e2a:	f000 f981 	bl	8002130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
	...

08001e34 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001e38:	4802      	ldr	r0, [pc, #8]	@ (8001e44 <DMA1_Stream0_IRQHandler+0x10>)
 8001e3a:	f002 fe19 	bl	8004a70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	2400055c 	.word	0x2400055c

08001e48 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc2);
 8001e4c:	4802      	ldr	r0, [pc, #8]	@ (8001e58 <ADC_IRQHandler+0x10>)
 8001e4e:	f000 fd4b 	bl	80028e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001e52:	bf00      	nop
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	240002e8 	.word	0x240002e8

08001e5c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e60:	4802      	ldr	r0, [pc, #8]	@ (8001e6c <USART1_IRQHandler+0x10>)
 8001e62:	f008 fedb 	bl	800ac1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	240004c8 	.word	0x240004c8

08001e70 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e74:	4802      	ldr	r0, [pc, #8]	@ (8001e80 <TIM7_IRQHandler+0x10>)
 8001e76:	f007 ff9d 	bl	8009db4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	2400047c 	.word	0x2400047c

08001e84 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e88:	4b43      	ldr	r3, [pc, #268]	@ (8001f98 <SystemInit+0x114>)
 8001e8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e8e:	4a42      	ldr	r2, [pc, #264]	@ (8001f98 <SystemInit+0x114>)
 8001e90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001e98:	4b40      	ldr	r3, [pc, #256]	@ (8001f9c <SystemInit+0x118>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f003 030f 	and.w	r3, r3, #15
 8001ea0:	2b06      	cmp	r3, #6
 8001ea2:	d807      	bhi.n	8001eb4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ea4:	4b3d      	ldr	r3, [pc, #244]	@ (8001f9c <SystemInit+0x118>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f023 030f 	bic.w	r3, r3, #15
 8001eac:	4a3b      	ldr	r2, [pc, #236]	@ (8001f9c <SystemInit+0x118>)
 8001eae:	f043 0307 	orr.w	r3, r3, #7
 8001eb2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001eb4:	4b3a      	ldr	r3, [pc, #232]	@ (8001fa0 <SystemInit+0x11c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a39      	ldr	r2, [pc, #228]	@ (8001fa0 <SystemInit+0x11c>)
 8001eba:	f043 0301 	orr.w	r3, r3, #1
 8001ebe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001ec0:	4b37      	ldr	r3, [pc, #220]	@ (8001fa0 <SystemInit+0x11c>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001ec6:	4b36      	ldr	r3, [pc, #216]	@ (8001fa0 <SystemInit+0x11c>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	4935      	ldr	r1, [pc, #212]	@ (8001fa0 <SystemInit+0x11c>)
 8001ecc:	4b35      	ldr	r3, [pc, #212]	@ (8001fa4 <SystemInit+0x120>)
 8001ece:	4013      	ands	r3, r2
 8001ed0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001ed2:	4b32      	ldr	r3, [pc, #200]	@ (8001f9c <SystemInit+0x118>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d007      	beq.n	8001eee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001ede:	4b2f      	ldr	r3, [pc, #188]	@ (8001f9c <SystemInit+0x118>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f023 030f 	bic.w	r3, r3, #15
 8001ee6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f9c <SystemInit+0x118>)
 8001ee8:	f043 0307 	orr.w	r3, r3, #7
 8001eec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001eee:	4b2c      	ldr	r3, [pc, #176]	@ (8001fa0 <SystemInit+0x11c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001ef4:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa0 <SystemInit+0x11c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001efa:	4b29      	ldr	r3, [pc, #164]	@ (8001fa0 <SystemInit+0x11c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001f00:	4b27      	ldr	r3, [pc, #156]	@ (8001fa0 <SystemInit+0x11c>)
 8001f02:	4a29      	ldr	r2, [pc, #164]	@ (8001fa8 <SystemInit+0x124>)
 8001f04:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001f06:	4b26      	ldr	r3, [pc, #152]	@ (8001fa0 <SystemInit+0x11c>)
 8001f08:	4a28      	ldr	r2, [pc, #160]	@ (8001fac <SystemInit+0x128>)
 8001f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001f0c:	4b24      	ldr	r3, [pc, #144]	@ (8001fa0 <SystemInit+0x11c>)
 8001f0e:	4a28      	ldr	r2, [pc, #160]	@ (8001fb0 <SystemInit+0x12c>)
 8001f10:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001f12:	4b23      	ldr	r3, [pc, #140]	@ (8001fa0 <SystemInit+0x11c>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001f18:	4b21      	ldr	r3, [pc, #132]	@ (8001fa0 <SystemInit+0x11c>)
 8001f1a:	4a25      	ldr	r2, [pc, #148]	@ (8001fb0 <SystemInit+0x12c>)
 8001f1c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8001f1e:	4b20      	ldr	r3, [pc, #128]	@ (8001fa0 <SystemInit+0x11c>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001f24:	4b1e      	ldr	r3, [pc, #120]	@ (8001fa0 <SystemInit+0x11c>)
 8001f26:	4a22      	ldr	r2, [pc, #136]	@ (8001fb0 <SystemInit+0x12c>)
 8001f28:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa0 <SystemInit+0x11c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f30:	4b1b      	ldr	r3, [pc, #108]	@ (8001fa0 <SystemInit+0x11c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a1a      	ldr	r2, [pc, #104]	@ (8001fa0 <SystemInit+0x11c>)
 8001f36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f3a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001f3c:	4b18      	ldr	r3, [pc, #96]	@ (8001fa0 <SystemInit+0x11c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001f42:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb4 <SystemInit+0x130>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb8 <SystemInit+0x134>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001f4e:	d202      	bcs.n	8001f56 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001f50:	4b1a      	ldr	r3, [pc, #104]	@ (8001fbc <SystemInit+0x138>)
 8001f52:	2201      	movs	r2, #1
 8001f54:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001f56:	4b12      	ldr	r3, [pc, #72]	@ (8001fa0 <SystemInit+0x11c>)
 8001f58:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d113      	bne.n	8001f8c <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f64:	4b0e      	ldr	r3, [pc, #56]	@ (8001fa0 <SystemInit+0x11c>)
 8001f66:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f6a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fa0 <SystemInit+0x11c>)
 8001f6c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f70:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001f74:	4b12      	ldr	r3, [pc, #72]	@ (8001fc0 <SystemInit+0x13c>)
 8001f76:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001f7a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001f7c:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <SystemInit+0x11c>)
 8001f7e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001f82:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <SystemInit+0x11c>)
 8001f84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001f88:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001f8c:	bf00      	nop
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000ed00 	.word	0xe000ed00
 8001f9c:	52002000 	.word	0x52002000
 8001fa0:	58024400 	.word	0x58024400
 8001fa4:	eaf6ed7f 	.word	0xeaf6ed7f
 8001fa8:	02020200 	.word	0x02020200
 8001fac:	01ff0000 	.word	0x01ff0000
 8001fb0:	01010280 	.word	0x01010280
 8001fb4:	5c001000 	.word	0x5c001000
 8001fb8:	ffff0000 	.word	0xffff0000
 8001fbc:	51008108 	.word	0x51008108
 8001fc0:	52004000 	.word	0x52004000

08001fc4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001fc8:	4b09      	ldr	r3, [pc, #36]	@ (8001ff0 <ExitRun0Mode+0x2c>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	4a08      	ldr	r2, [pc, #32]	@ (8001ff0 <ExitRun0Mode+0x2c>)
 8001fce:	f043 0302 	orr.w	r3, r3, #2
 8001fd2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001fd4:	bf00      	nop
 8001fd6:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <ExitRun0Mode+0x2c>)
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d0f9      	beq.n	8001fd6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001fe2:	bf00      	nop
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	58024800 	.word	0x58024800

08001ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001ff4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002030 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001ff8:	f7ff ffe4 	bl	8001fc4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ffc:	f7ff ff42 	bl	8001e84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002000:	480c      	ldr	r0, [pc, #48]	@ (8002034 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002002:	490d      	ldr	r1, [pc, #52]	@ (8002038 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002004:	4a0d      	ldr	r2, [pc, #52]	@ (800203c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002008:	e002      	b.n	8002010 <LoopCopyDataInit>

0800200a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800200a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800200c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200e:	3304      	adds	r3, #4

08002010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002014:	d3f9      	bcc.n	800200a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002016:	4a0a      	ldr	r2, [pc, #40]	@ (8002040 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002018:	4c0a      	ldr	r4, [pc, #40]	@ (8002044 <LoopFillZerobss+0x22>)
  movs r3, #0
 800201a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800201c:	e001      	b.n	8002022 <LoopFillZerobss>

0800201e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002020:	3204      	adds	r2, #4

08002022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002024:	d3fb      	bcc.n	800201e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002026:	f00a fae3 	bl	800c5f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800202a:	f7fe ff6a 	bl	8000f02 <main>
  bx  lr
 800202e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002030:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8002034:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002038:	240001f0 	.word	0x240001f0
  ldr r2, =_sidata
 800203c:	0800e548 	.word	0x0800e548
  ldr r2, =_sbss
 8002040:	240001f0 	.word	0x240001f0
  ldr r4, =_ebss
 8002044:	24000710 	.word	0x24000710

08002048 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002048:	e7fe      	b.n	8002048 <ADC3_IRQHandler>
	...

0800204c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002052:	2003      	movs	r0, #3
 8002054:	f001 fb94 	bl	8003780 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002058:	f004 fe84 	bl	8006d64 <HAL_RCC_GetSysClockFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b15      	ldr	r3, [pc, #84]	@ (80020b4 <HAL_Init+0x68>)
 8002060:	699b      	ldr	r3, [r3, #24]
 8002062:	0a1b      	lsrs	r3, r3, #8
 8002064:	f003 030f 	and.w	r3, r3, #15
 8002068:	4913      	ldr	r1, [pc, #76]	@ (80020b8 <HAL_Init+0x6c>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	f003 031f 	and.w	r3, r3, #31
 8002070:	fa22 f303 	lsr.w	r3, r2, r3
 8002074:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002076:	4b0f      	ldr	r3, [pc, #60]	@ (80020b4 <HAL_Init+0x68>)
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	4a0e      	ldr	r2, [pc, #56]	@ (80020b8 <HAL_Init+0x6c>)
 8002080:	5cd3      	ldrb	r3, [r2, r3]
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	fa22 f303 	lsr.w	r3, r2, r3
 800208c:	4a0b      	ldr	r2, [pc, #44]	@ (80020bc <HAL_Init+0x70>)
 800208e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002090:	4a0b      	ldr	r2, [pc, #44]	@ (80020c0 <HAL_Init+0x74>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002096:	200f      	movs	r0, #15
 8002098:	f000 f814 	bl	80020c4 <HAL_InitTick>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e002      	b.n	80020ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80020a6:	f7ff fbb5 	bl	8001814 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020aa:	2300      	movs	r3, #0
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	58024400 	.word	0x58024400
 80020b8:	0800cc40 	.word	0x0800cc40
 80020bc:	24000194 	.word	0x24000194
 80020c0:	24000190 	.word	0x24000190

080020c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b082      	sub	sp, #8
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80020cc:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <HAL_InitTick+0x60>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d101      	bne.n	80020d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e021      	b.n	800211c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <HAL_InitTick+0x64>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <HAL_InitTick+0x60>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ee:	4618      	mov	r0, r3
 80020f0:	f001 fb79 	bl	80037e6 <HAL_SYSTICK_Config>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d001      	beq.n	80020fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80020fa:	2301      	movs	r3, #1
 80020fc:	e00e      	b.n	800211c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2b0f      	cmp	r3, #15
 8002102:	d80a      	bhi.n	800211a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002104:	2200      	movs	r2, #0
 8002106:	6879      	ldr	r1, [r7, #4]
 8002108:	f04f 30ff 	mov.w	r0, #4294967295
 800210c:	f001 fb43 	bl	8003796 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002110:	4a06      	ldr	r2, [pc, #24]	@ (800212c <HAL_InitTick+0x68>)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002116:	2300      	movs	r3, #0
 8002118:	e000      	b.n	800211c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
}
 800211c:	4618      	mov	r0, r3
 800211e:	3708      	adds	r7, #8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	2400019c 	.word	0x2400019c
 8002128:	24000190 	.word	0x24000190
 800212c:	24000198 	.word	0x24000198

08002130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <HAL_IncTick+0x20>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	461a      	mov	r2, r3
 800213a:	4b06      	ldr	r3, [pc, #24]	@ (8002154 <HAL_IncTick+0x24>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	4413      	add	r3, r2
 8002140:	4a04      	ldr	r2, [pc, #16]	@ (8002154 <HAL_IncTick+0x24>)
 8002142:	6013      	str	r3, [r2, #0]
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	2400019c 	.word	0x2400019c
 8002154:	240005d4 	.word	0x240005d4

08002158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return uwTick;
 800215c:	4b03      	ldr	r3, [pc, #12]	@ (800216c <HAL_GetTick+0x14>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	240005d4 	.word	0x240005d4

08002170 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002170:	b480      	push	{r7}
 8002172:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8002174:	4b03      	ldr	r3, [pc, #12]	@ (8002184 <HAL_GetREVID+0x14>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	0c1b      	lsrs	r3, r3, #16
}
 800217a:	4618      	mov	r0, r3
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	5c001000 	.word	0x5c001000

08002188 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	431a      	orrs	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	609a      	str	r2, [r3, #8]
}
 80021a2:	bf00      	nop
 80021a4:	370c      	adds	r7, #12
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr

080021ae <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80021ae:	b480      	push	{r7}
 80021b0:	b083      	sub	sp, #12
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	6078      	str	r0, [r7, #4]
 80021b6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	609a      	str	r2, [r3, #8]
}
 80021c8:	bf00      	nop
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
 80021f8:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80021fa:	683b      	ldr	r3, [r7, #0]
 80021fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002200:	2b00      	cmp	r3, #0
 8002202:	d107      	bne.n	8002214 <LL_ADC_SetChannelPreselection+0x24>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	0e9b      	lsrs	r3, r3, #26
 8002208:	f003 031f 	and.w	r3, r3, #31
 800220c:	2201      	movs	r2, #1
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	e015      	b.n	8002240 <LL_ADC_SetChannelPreselection+0x50>
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	fa93 f3a3 	rbit	r3, r3
 800221e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002224:	697b      	ldr	r3, [r7, #20]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800222a:	2320      	movs	r3, #32
 800222c:	e003      	b.n	8002236 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	fab3 f383 	clz	r3, r3
 8002234:	b2db      	uxtb	r3, r3
 8002236:	f003 031f 	and.w	r3, r3, #31
 800223a:	2201      	movs	r2, #1
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	69d2      	ldr	r2, [r2, #28]
 8002244:	431a      	orrs	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 800224a:	bf00      	nop
 800224c:	371c      	adds	r7, #28
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr

08002256 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002256:	b480      	push	{r7}
 8002258:	b087      	sub	sp, #28
 800225a:	af00      	add	r7, sp, #0
 800225c:	60f8      	str	r0, [r7, #12]
 800225e:	60b9      	str	r1, [r7, #8]
 8002260:	607a      	str	r2, [r7, #4]
 8002262:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3360      	adds	r3, #96	@ 0x60
 8002268:	461a      	mov	r2, r3
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	430b      	orrs	r3, r1
 8002284:	431a      	orrs	r2, r3
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800228a:	bf00      	nop
 800228c:	371c      	adds	r7, #28
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr

08002296 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002296:	b480      	push	{r7}
 8002298:	b085      	sub	sp, #20
 800229a:	af00      	add	r7, sp, #0
 800229c:	60f8      	str	r0, [r7, #12]
 800229e:	60b9      	str	r1, [r7, #8]
 80022a0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	691b      	ldr	r3, [r3, #16]
 80022a6:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f003 031f 	and.w	r3, r3, #31
 80022b0:	6879      	ldr	r1, [r7, #4]
 80022b2:	fa01 f303 	lsl.w	r3, r1, r3
 80022b6:	431a      	orrs	r2, r3
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	611a      	str	r2, [r3, #16]
}
 80022bc:	bf00      	nop
 80022be:	3714      	adds	r7, #20
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr

080022c8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b087      	sub	sp, #28
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	60f8      	str	r0, [r7, #12]
 80022d0:	60b9      	str	r1, [r7, #8]
 80022d2:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	3360      	adds	r3, #96	@ 0x60
 80022d8:	461a      	mov	r2, r3
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	431a      	orrs	r2, r3
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	601a      	str	r2, [r3, #0]
  }
}
 80022f2:	bf00      	nop
 80022f4:	371c      	adds	r7, #28
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr

080022fe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	68db      	ldr	r3, [r3, #12]
 800230a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002312:	2301      	movs	r3, #1
 8002314:	e000      	b.n	8002318 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	370c      	adds	r7, #12
 800231c:	46bd      	mov	sp, r7
 800231e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002322:	4770      	bx	lr

08002324 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002324:	b480      	push	{r7}
 8002326:	b087      	sub	sp, #28
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	3330      	adds	r3, #48	@ 0x30
 8002334:	461a      	mov	r2, r3
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	0a1b      	lsrs	r3, r3, #8
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	f003 030c 	and.w	r3, r3, #12
 8002340:	4413      	add	r3, r2
 8002342:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	f003 031f 	and.w	r3, r3, #31
 800234e:	211f      	movs	r1, #31
 8002350:	fa01 f303 	lsl.w	r3, r1, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	401a      	ands	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	0e9b      	lsrs	r3, r3, #26
 800235c:	f003 011f 	and.w	r1, r3, #31
 8002360:	68bb      	ldr	r3, [r7, #8]
 8002362:	f003 031f 	and.w	r3, r3, #31
 8002366:	fa01 f303 	lsl.w	r3, r1, r3
 800236a:	431a      	orrs	r2, r3
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002370:	bf00      	nop
 8002372:	371c      	adds	r7, #28
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002388:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 800238c:	2b00      	cmp	r3, #0
 800238e:	d101      	bne.n	8002394 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002390:	2301      	movs	r3, #1
 8002392:	e000      	b.n	8002396 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002394:	2300      	movs	r3, #0
}
 8002396:	4618      	mov	r0, r3
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr

080023a2 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80023a2:	b480      	push	{r7}
 80023a4:	b087      	sub	sp, #28
 80023a6:	af00      	add	r7, sp, #0
 80023a8:	60f8      	str	r0, [r7, #12]
 80023aa:	60b9      	str	r1, [r7, #8]
 80023ac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	3314      	adds	r3, #20
 80023b2:	461a      	mov	r2, r3
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	0e5b      	lsrs	r3, r3, #25
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	f003 0304 	and.w	r3, r3, #4
 80023be:	4413      	add	r3, r2
 80023c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	0d1b      	lsrs	r3, r3, #20
 80023ca:	f003 031f 	and.w	r3, r3, #31
 80023ce:	2107      	movs	r1, #7
 80023d0:	fa01 f303 	lsl.w	r3, r1, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	401a      	ands	r2, r3
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	0d1b      	lsrs	r3, r3, #20
 80023dc:	f003 031f 	and.w	r3, r3, #31
 80023e0:	6879      	ldr	r1, [r7, #4]
 80023e2:	fa01 f303 	lsl.w	r3, r1, r3
 80023e6:	431a      	orrs	r2, r3
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80023ec:	bf00      	nop
 80023ee:	371c      	adds	r7, #28
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002410:	43db      	mvns	r3, r3
 8002412:	401a      	ands	r2, r3
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f003 0318 	and.w	r3, r3, #24
 800241a:	4908      	ldr	r1, [pc, #32]	@ (800243c <LL_ADC_SetChannelSingleDiff+0x44>)
 800241c:	40d9      	lsrs	r1, r3
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	400b      	ands	r3, r1
 8002422:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002426:	431a      	orrs	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800242e:	bf00      	nop
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	000fffff 	.word	0x000fffff

08002440 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f003 031f 	and.w	r3, r3, #31
}
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr

0800245c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800245c:	b480      	push	{r7}
 800245e:	b083      	sub	sp, #12
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 800246c:	4618      	mov	r0, r3
 800246e:	370c      	adds	r7, #12
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr

08002478 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002478:	b480      	push	{r7}
 800247a:	b083      	sub	sp, #12
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689a      	ldr	r2, [r3, #8]
 8002484:	4b04      	ldr	r3, [pc, #16]	@ (8002498 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002486:	4013      	ands	r3, r2
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	6093      	str	r3, [r2, #8]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	5fffffc0 	.word	0x5fffffc0

0800249c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024b0:	d101      	bne.n	80024b6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	370c      	adds	r7, #12
 80024bc:	46bd      	mov	sp, r7
 80024be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c2:	4770      	bx	lr

080024c4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	4b05      	ldr	r3, [pc, #20]	@ (80024e8 <LL_ADC_EnableInternalRegulator+0x24>)
 80024d2:	4013      	ands	r3, r2
 80024d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	6fffffc0 	.word	0x6fffffc0

080024ec <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b083      	sub	sp, #12
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	689b      	ldr	r3, [r3, #8]
 80024f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002500:	d101      	bne.n	8002506 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002502:	2301      	movs	r3, #1
 8002504:	e000      	b.n	8002508 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002506:	2300      	movs	r3, #0
}
 8002508:	4618      	mov	r0, r3
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	689b      	ldr	r3, [r3, #8]
 8002520:	f003 0301 	and.w	r3, r3, #1
 8002524:	2b01      	cmp	r3, #1
 8002526:	d101      	bne.n	800252c <LL_ADC_IsEnabled+0x18>
 8002528:	2301      	movs	r3, #1
 800252a:	e000      	b.n	800252e <LL_ADC_IsEnabled+0x1a>
 800252c:	2300      	movs	r3, #0
}
 800252e:	4618      	mov	r0, r3
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr

0800253a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800253a:	b480      	push	{r7}
 800253c:	b083      	sub	sp, #12
 800253e:	af00      	add	r7, sp, #0
 8002540:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f003 0304 	and.w	r3, r3, #4
 800254a:	2b04      	cmp	r3, #4
 800254c:	d101      	bne.n	8002552 <LL_ADC_REG_IsConversionOngoing+0x18>
 800254e:	2301      	movs	r3, #1
 8002550:	e000      	b.n	8002554 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002560:	b480      	push	{r7}
 8002562:	b083      	sub	sp, #12
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	689b      	ldr	r3, [r3, #8]
 800256c:	f003 0308 	and.w	r3, r3, #8
 8002570:	2b08      	cmp	r3, #8
 8002572:	d101      	bne.n	8002578 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002574:	2301      	movs	r3, #1
 8002576:	e000      	b.n	800257a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	370c      	adds	r7, #12
 800257e:	46bd      	mov	sp, r7
 8002580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002584:	4770      	bx	lr
	...

08002588 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002588:	b590      	push	{r4, r7, lr}
 800258a:	b089      	sub	sp, #36	@ 0x24
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002590:	2300      	movs	r3, #0
 8002592:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002594:	2300      	movs	r3, #0
 8002596:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d101      	bne.n	80025a2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e18f      	b.n	80028c2 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d109      	bne.n	80025c4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80025b0:	6878      	ldr	r0, [r7, #4]
 80025b2:	f7ff f949 	bl	8001848 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2200      	movs	r2, #0
 80025ba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2200      	movs	r2, #0
 80025c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f7ff ff67 	bl	800249c <LL_ADC_IsDeepPowerDownEnabled>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d004      	beq.n	80025de <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff4d 	bl	8002478 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7ff ff82 	bl	80024ec <LL_ADC_IsInternalRegulatorEnabled>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d114      	bne.n	8002618 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff ff66 	bl	80024c4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025f8:	4b87      	ldr	r3, [pc, #540]	@ (8002818 <HAL_ADC_Init+0x290>)
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	099b      	lsrs	r3, r3, #6
 80025fe:	4a87      	ldr	r2, [pc, #540]	@ (800281c <HAL_ADC_Init+0x294>)
 8002600:	fba2 2303 	umull	r2, r3, r2, r3
 8002604:	099b      	lsrs	r3, r3, #6
 8002606:	3301      	adds	r3, #1
 8002608:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800260a:	e002      	b.n	8002612 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	3b01      	subs	r3, #1
 8002610:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d1f9      	bne.n	800260c <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4618      	mov	r0, r3
 800261e:	f7ff ff65 	bl	80024ec <LL_ADC_IsInternalRegulatorEnabled>
 8002622:	4603      	mov	r3, r0
 8002624:	2b00      	cmp	r3, #0
 8002626:	d10d      	bne.n	8002644 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800262c:	f043 0210 	orr.w	r2, r3, #16
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002638:	f043 0201 	orr.w	r2, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ff76 	bl	800253a <LL_ADC_REG_IsConversionOngoing>
 800264e:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002654:	f003 0310 	and.w	r3, r3, #16
 8002658:	2b00      	cmp	r3, #0
 800265a:	f040 8129 	bne.w	80028b0 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2b00      	cmp	r3, #0
 8002662:	f040 8125 	bne.w	80028b0 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800266a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800266e:	f043 0202 	orr.w	r2, r3, #2
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff ff4a 	bl	8002514 <LL_ADC_IsEnabled>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d136      	bne.n	80026f4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a65      	ldr	r2, [pc, #404]	@ (8002820 <HAL_ADC_Init+0x298>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d004      	beq.n	800269a <HAL_ADC_Init+0x112>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	4a63      	ldr	r2, [pc, #396]	@ (8002824 <HAL_ADC_Init+0x29c>)
 8002696:	4293      	cmp	r3, r2
 8002698:	d10e      	bne.n	80026b8 <HAL_ADC_Init+0x130>
 800269a:	4861      	ldr	r0, [pc, #388]	@ (8002820 <HAL_ADC_Init+0x298>)
 800269c:	f7ff ff3a 	bl	8002514 <LL_ADC_IsEnabled>
 80026a0:	4604      	mov	r4, r0
 80026a2:	4860      	ldr	r0, [pc, #384]	@ (8002824 <HAL_ADC_Init+0x29c>)
 80026a4:	f7ff ff36 	bl	8002514 <LL_ADC_IsEnabled>
 80026a8:	4603      	mov	r3, r0
 80026aa:	4323      	orrs	r3, r4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	e008      	b.n	80026ca <HAL_ADC_Init+0x142>
 80026b8:	485b      	ldr	r0, [pc, #364]	@ (8002828 <HAL_ADC_Init+0x2a0>)
 80026ba:	f7ff ff2b 	bl	8002514 <LL_ADC_IsEnabled>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	bf0c      	ite	eq
 80026c4:	2301      	moveq	r3, #1
 80026c6:	2300      	movne	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d012      	beq.n	80026f4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a53      	ldr	r2, [pc, #332]	@ (8002820 <HAL_ADC_Init+0x298>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d004      	beq.n	80026e2 <HAL_ADC_Init+0x15a>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a51      	ldr	r2, [pc, #324]	@ (8002824 <HAL_ADC_Init+0x29c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_Init+0x15e>
 80026e2:	4a52      	ldr	r2, [pc, #328]	@ (800282c <HAL_ADC_Init+0x2a4>)
 80026e4:	e000      	b.n	80026e8 <HAL_ADC_Init+0x160>
 80026e6:	4a52      	ldr	r2, [pc, #328]	@ (8002830 <HAL_ADC_Init+0x2a8>)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	4619      	mov	r1, r3
 80026ee:	4610      	mov	r0, r2
 80026f0:	f7ff fd4a 	bl	8002188 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 80026f4:	f7ff fd3c 	bl	8002170 <HAL_GetREVID>
 80026f8:	4603      	mov	r3, r0
 80026fa:	f241 0203 	movw	r2, #4099	@ 0x1003
 80026fe:	4293      	cmp	r3, r2
 8002700:	d914      	bls.n	800272c <HAL_ADC_Init+0x1a4>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	2b10      	cmp	r3, #16
 8002708:	d110      	bne.n	800272c <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	7d5b      	ldrb	r3, [r3, #21]
 800270e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002714:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800271a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	7f1b      	ldrb	r3, [r3, #28]
 8002720:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8002722:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002724:	f043 030c 	orr.w	r3, r3, #12
 8002728:	61bb      	str	r3, [r7, #24]
 800272a:	e00d      	b.n	8002748 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	7d5b      	ldrb	r3, [r3, #21]
 8002730:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002736:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800273c:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	7f1b      	ldrb	r3, [r3, #28]
 8002742:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002744:	4313      	orrs	r3, r2
 8002746:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	7f1b      	ldrb	r3, [r3, #28]
 800274c:	2b01      	cmp	r3, #1
 800274e:	d106      	bne.n	800275e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	3b01      	subs	r3, #1
 8002756:	045b      	lsls	r3, r3, #17
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	4313      	orrs	r3, r2
 800275c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002762:	2b00      	cmp	r3, #0
 8002764:	d009      	beq.n	800277a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800276a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002772:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	4b2c      	ldr	r3, [pc, #176]	@ (8002834 <HAL_ADC_Init+0x2ac>)
 8002782:	4013      	ands	r3, r2
 8002784:	687a      	ldr	r2, [r7, #4]
 8002786:	6812      	ldr	r2, [r2, #0]
 8002788:	69b9      	ldr	r1, [r7, #24]
 800278a:	430b      	orrs	r3, r1
 800278c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff fed1 	bl	800253a <LL_ADC_REG_IsConversionOngoing>
 8002798:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff fede 	bl	8002560 <LL_ADC_INJ_IsConversionOngoing>
 80027a4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d15f      	bne.n	800286c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d15c      	bne.n	800286c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	7d1b      	ldrb	r3, [r3, #20]
 80027b6:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002838 <HAL_ADC_Init+0x2b0>)
 80027c8:	4013      	ands	r3, r2
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6812      	ldr	r2, [r2, #0]
 80027ce:	69b9      	ldr	r1, [r7, #24]
 80027d0:	430b      	orrs	r3, r1
 80027d2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80027da:	2b01      	cmp	r3, #1
 80027dc:	d130      	bne.n	8002840 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027e2:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	691a      	ldr	r2, [r3, #16]
 80027ea:	4b14      	ldr	r3, [pc, #80]	@ (800283c <HAL_ADC_Init+0x2b4>)
 80027ec:	4013      	ands	r3, r2
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80027f2:	3a01      	subs	r2, #1
 80027f4:	0411      	lsls	r1, r2, #16
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80027fa:	4311      	orrs	r1, r2
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002800:	4311      	orrs	r1, r2
 8002802:	687a      	ldr	r2, [r7, #4]
 8002804:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002806:	430a      	orrs	r2, r1
 8002808:	431a      	orrs	r2, r3
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f042 0201 	orr.w	r2, r2, #1
 8002812:	611a      	str	r2, [r3, #16]
 8002814:	e01c      	b.n	8002850 <HAL_ADC_Init+0x2c8>
 8002816:	bf00      	nop
 8002818:	24000190 	.word	0x24000190
 800281c:	053e2d63 	.word	0x053e2d63
 8002820:	40022000 	.word	0x40022000
 8002824:	40022100 	.word	0x40022100
 8002828:	58026000 	.word	0x58026000
 800282c:	40022300 	.word	0x40022300
 8002830:	58026300 	.word	0x58026300
 8002834:	fff0c003 	.word	0xfff0c003
 8002838:	ffffbffc 	.word	0xffffbffc
 800283c:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	691a      	ldr	r2, [r3, #16]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f022 0201 	bic.w	r2, r2, #1
 800284e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	430a      	orrs	r2, r1
 8002864:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	f000 fd7c 	bl	8003364 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d10c      	bne.n	800288e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f023 010f 	bic.w	r1, r3, #15
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	1e5a      	subs	r2, r3, #1
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	631a      	str	r2, [r3, #48]	@ 0x30
 800288c:	e007      	b.n	800289e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 020f 	bic.w	r2, r2, #15
 800289c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a2:	f023 0303 	bic.w	r3, r3, #3
 80028a6:	f043 0201 	orr.w	r2, r3, #1
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
 80028ae:	e007      	b.n	80028c0 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b4:	f043 0210 	orr.w	r2, r3, #16
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3724      	adds	r7, #36	@ 0x24
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd90      	pop	{r4, r7, pc}
 80028ca:	bf00      	nop

080028cc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80028da:	4618      	mov	r0, r3
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
	...

080028e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	@ 0x28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80028f0:	2300      	movs	r3, #0
 80028f2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a87      	ldr	r2, [pc, #540]	@ (8002b28 <HAL_ADC_IRQHandler+0x240>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d004      	beq.n	8002918 <HAL_ADC_IRQHandler+0x30>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a86      	ldr	r2, [pc, #536]	@ (8002b2c <HAL_ADC_IRQHandler+0x244>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d101      	bne.n	800291c <HAL_ADC_IRQHandler+0x34>
 8002918:	4b85      	ldr	r3, [pc, #532]	@ (8002b30 <HAL_ADC_IRQHandler+0x248>)
 800291a:	e000      	b.n	800291e <HAL_ADC_IRQHandler+0x36>
 800291c:	4b85      	ldr	r3, [pc, #532]	@ (8002b34 <HAL_ADC_IRQHandler+0x24c>)
 800291e:	4618      	mov	r0, r3
 8002920:	f7ff fd8e 	bl	8002440 <LL_ADC_GetMultimode>
 8002924:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	f003 0302 	and.w	r3, r3, #2
 800292c:	2b00      	cmp	r3, #0
 800292e:	d017      	beq.n	8002960 <HAL_ADC_IRQHandler+0x78>
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	f003 0302 	and.w	r3, r3, #2
 8002936:	2b00      	cmp	r3, #0
 8002938:	d012      	beq.n	8002960 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293e:	f003 0310 	and.w	r3, r3, #16
 8002942:	2b00      	cmp	r3, #0
 8002944:	d105      	bne.n	8002952 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800294a:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f000 fe3a 	bl	80035cc <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2202      	movs	r2, #2
 800295e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	2b00      	cmp	r3, #0
 8002968:	d004      	beq.n	8002974 <HAL_ADC_IRQHandler+0x8c>
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	f003 0304 	and.w	r3, r3, #4
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800297a:	2b00      	cmp	r3, #0
 800297c:	f000 8083 	beq.w	8002a86 <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002980:	69bb      	ldr	r3, [r7, #24]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d07d      	beq.n	8002a86 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298e:	f003 0310 	and.w	r3, r3, #16
 8002992:	2b00      	cmp	r3, #0
 8002994:	d105      	bne.n	80029a2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f7ff fca9 	bl	80022fe <LL_ADC_REG_IsTriggerSourceSWStart>
 80029ac:	4603      	mov	r3, r0
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d062      	beq.n	8002a78 <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a5d      	ldr	r2, [pc, #372]	@ (8002b2c <HAL_ADC_IRQHandler+0x244>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d002      	beq.n	80029c2 <HAL_ADC_IRQHandler+0xda>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	e000      	b.n	80029c4 <HAL_ADC_IRQHandler+0xdc>
 80029c2:	4b59      	ldr	r3, [pc, #356]	@ (8002b28 <HAL_ADC_IRQHandler+0x240>)
 80029c4:	687a      	ldr	r2, [r7, #4]
 80029c6:	6812      	ldr	r2, [r2, #0]
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d008      	beq.n	80029de <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d005      	beq.n	80029de <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	2b05      	cmp	r3, #5
 80029d6:	d002      	beq.n	80029de <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	2b09      	cmp	r3, #9
 80029dc:	d104      	bne.n	80029e8 <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	623b      	str	r3, [r7, #32]
 80029e6:	e00c      	b.n	8002a02 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a4f      	ldr	r2, [pc, #316]	@ (8002b2c <HAL_ADC_IRQHandler+0x244>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d002      	beq.n	80029f8 <HAL_ADC_IRQHandler+0x110>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	e000      	b.n	80029fa <HAL_ADC_IRQHandler+0x112>
 80029f8:	4b4b      	ldr	r3, [pc, #300]	@ (8002b28 <HAL_ADC_IRQHandler+0x240>)
 80029fa:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d135      	bne.n	8002a78 <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b08      	cmp	r3, #8
 8002a18:	d12e      	bne.n	8002a78 <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff fd8b 	bl	800253a <LL_ADC_REG_IsConversionOngoing>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d11a      	bne.n	8002a60 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	685a      	ldr	r2, [r3, #4]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f022 020c 	bic.w	r2, r2, #12
 8002a38:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a3e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d112      	bne.n	8002a78 <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a56:	f043 0201 	orr.w	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a5e:	e00b      	b.n	8002a78 <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a64:	f043 0210 	orr.w	r2, r3, #16
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a70:	f043 0201 	orr.w	r2, r3, #1
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a78:	6878      	ldr	r0, [r7, #4]
 8002a7a:	f7fd fdd9 	bl	8000630 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	220c      	movs	r2, #12
 8002a84:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	f003 0320 	and.w	r3, r3, #32
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d004      	beq.n	8002a9a <HAL_ADC_IRQHandler+0x1b2>
 8002a90:	69bb      	ldr	r3, [r7, #24]
 8002a92:	f003 0320 	and.w	r3, r3, #32
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10b      	bne.n	8002ab2 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 80a0 	beq.w	8002be6 <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002aa6:	69bb      	ldr	r3, [r7, #24]
 8002aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f000 809a 	beq.w	8002be6 <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab6:	f003 0310 	and.w	r3, r3, #16
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d105      	bne.n	8002aca <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac2:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff fc54 	bl	800237c <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002ad4:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fc0f 	bl	80022fe <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ae0:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a11      	ldr	r2, [pc, #68]	@ (8002b2c <HAL_ADC_IRQHandler+0x244>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d002      	beq.n	8002af2 <HAL_ADC_IRQHandler+0x20a>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	e000      	b.n	8002af4 <HAL_ADC_IRQHandler+0x20c>
 8002af2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b28 <HAL_ADC_IRQHandler+0x240>)
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6812      	ldr	r2, [r2, #0]
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d008      	beq.n	8002b0e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	2b06      	cmp	r3, #6
 8002b06:	d002      	beq.n	8002b0e <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	2b07      	cmp	r3, #7
 8002b0c:	d104      	bne.n	8002b18 <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	623b      	str	r3, [r7, #32]
 8002b16:	e014      	b.n	8002b42 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a03      	ldr	r2, [pc, #12]	@ (8002b2c <HAL_ADC_IRQHandler+0x244>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00a      	beq.n	8002b38 <HAL_ADC_IRQHandler+0x250>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	e008      	b.n	8002b3a <HAL_ADC_IRQHandler+0x252>
 8002b28:	40022000 	.word	0x40022000
 8002b2c:	40022100 	.word	0x40022100
 8002b30:	40022300 	.word	0x40022300
 8002b34:	58026300 	.word	0x58026300
 8002b38:	4b84      	ldr	r3, [pc, #528]	@ (8002d4c <HAL_ADC_IRQHandler+0x464>)
 8002b3a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d047      	beq.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002b48:	6a3b      	ldr	r3, [r7, #32]
 8002b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d007      	beq.n	8002b62 <HAL_ADC_IRQHandler+0x27a>
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d03f      	beq.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d13a      	bne.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b6c:	2b40      	cmp	r3, #64	@ 0x40
 8002b6e:	d133      	bne.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b70:	6a3b      	ldr	r3, [r7, #32]
 8002b72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d12e      	bne.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7ff fcee 	bl	8002560 <LL_ADC_INJ_IsConversionOngoing>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d11a      	bne.n	8002bc0 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	685a      	ldr	r2, [r3, #4]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b98:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d112      	bne.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb6:	f043 0201 	orr.w	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	655a      	str	r2, [r3, #84]	@ 0x54
 8002bbe:	e00b      	b.n	8002bd8 <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bc4:	f043 0210 	orr.w	r2, r3, #16
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd0:	f043 0201 	orr.w	r2, r3, #1
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f000 fccf 	bl	800357c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2260      	movs	r2, #96	@ 0x60
 8002be4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d011      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x32c>
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00c      	beq.n	8002c14 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002c06:	6878      	ldr	r0, [r7, #4]
 8002c08:	f000 f8a8 	bl	8002d5c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2280      	movs	r2, #128	@ 0x80
 8002c12:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d012      	beq.n	8002c44 <HAL_ADC_IRQHandler+0x35c>
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00d      	beq.n	8002c44 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f000 fcb5 	bl	80035a4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c42:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d012      	beq.n	8002c74 <HAL_ADC_IRQHandler+0x38c>
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d00d      	beq.n	8002c74 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 fca7 	bl	80035b8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c72:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	f003 0310 	and.w	r3, r3, #16
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d043      	beq.n	8002d06 <HAL_ADC_IRQHandler+0x41e>
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d03e      	beq.n	8002d06 <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d102      	bne.n	8002c96 <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8002c90:	2301      	movs	r3, #1
 8002c92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c94:	e021      	b.n	8002cda <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d015      	beq.n	8002cc8 <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d4c <HAL_ADC_IRQHandler+0x464>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d004      	beq.n	8002cb0 <HAL_ADC_IRQHandler+0x3c8>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a29      	ldr	r2, [pc, #164]	@ (8002d50 <HAL_ADC_IRQHandler+0x468>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d101      	bne.n	8002cb4 <HAL_ADC_IRQHandler+0x3cc>
 8002cb0:	4b28      	ldr	r3, [pc, #160]	@ (8002d54 <HAL_ADC_IRQHandler+0x46c>)
 8002cb2:	e000      	b.n	8002cb6 <HAL_ADC_IRQHandler+0x3ce>
 8002cb4:	4b28      	ldr	r3, [pc, #160]	@ (8002d58 <HAL_ADC_IRQHandler+0x470>)
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fbd0 	bl	800245c <LL_ADC_GetMultiDMATransfer>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d00b      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cc6:	e008      	b.n	8002cda <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68db      	ldr	r3, [r3, #12]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d10e      	bne.n	8002cfe <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ce4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf0:	f043 0202 	orr.w	r2, r3, #2
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	f000 f839 	bl	8002d70 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2210      	movs	r2, #16
 8002d04:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d018      	beq.n	8002d42 <HAL_ADC_IRQHandler+0x45a>
 8002d10:	69bb      	ldr	r3, [r7, #24]
 8002d12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d013      	beq.n	8002d42 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d1e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2a:	f043 0208 	orr.w	r2, r3, #8
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d3a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f000 fc27 	bl	8003590 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002d42:	bf00      	nop
 8002d44:	3728      	adds	r7, #40	@ 0x28
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	40022000 	.word	0x40022000
 8002d50:	40022100 	.word	0x40022100
 8002d54:	40022300 	.word	0x40022300
 8002d58:	58026300 	.word	0x58026300

08002d5c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002d64:	bf00      	nop
 8002d66:	370c      	adds	r7, #12
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6e:	4770      	bx	lr

08002d70 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002d84:	b590      	push	{r4, r7, lr}
 8002d86:	b08d      	sub	sp, #52	@ 0x34
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4a65      	ldr	r2, [pc, #404]	@ (8002f34 <HAL_ADC_ConfigChannel+0x1b0>)
 8002d9e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002da6:	2b01      	cmp	r3, #1
 8002da8:	d101      	bne.n	8002dae <HAL_ADC_ConfigChannel+0x2a>
 8002daa:	2302      	movs	r3, #2
 8002dac:	e2c7      	b.n	800333e <HAL_ADC_ConfigChannel+0x5ba>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	2201      	movs	r2, #1
 8002db2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fbbd 	bl	800253a <LL_ADC_REG_IsConversionOngoing>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	f040 82ac 	bne.w	8003320 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	db2c      	blt.n	8002e2a <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d108      	bne.n	8002dee <HAL_ADC_ConfigChannel+0x6a>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	0e9b      	lsrs	r3, r3, #26
 8002de2:	f003 031f 	and.w	r3, r3, #31
 8002de6:	2201      	movs	r2, #1
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	e016      	b.n	8002e1c <HAL_ADC_ConfigChannel+0x98>
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df4:	697b      	ldr	r3, [r7, #20]
 8002df6:	fa93 f3a3 	rbit	r3, r3
 8002dfa:	613b      	str	r3, [r7, #16]
  return result;
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 8002e06:	2320      	movs	r3, #32
 8002e08:	e003      	b.n	8002e12 <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	fab3 f383 	clz	r3, r3
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	f003 031f 	and.w	r3, r3, #31
 8002e16:	2201      	movs	r2, #1
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6812      	ldr	r2, [r2, #0]
 8002e20:	69d1      	ldr	r1, [r2, #28]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	6812      	ldr	r2, [r2, #0]
 8002e26:	430b      	orrs	r3, r1
 8002e28:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	6859      	ldr	r1, [r3, #4]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	461a      	mov	r2, r3
 8002e38:	f7ff fa74 	bl	8002324 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fb7a 	bl	800253a <LL_ADC_REG_IsConversionOngoing>
 8002e46:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff fb87 	bl	8002560 <LL_ADC_INJ_IsConversionOngoing>
 8002e52:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	f040 80b8 	bne.w	8002fcc <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	f040 80b4 	bne.w	8002fcc <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6818      	ldr	r0, [r3, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	6819      	ldr	r1, [r3, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	689b      	ldr	r3, [r3, #8]
 8002e70:	461a      	mov	r2, r3
 8002e72:	f7ff fa96 	bl	80023a2 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002e76:	4b30      	ldr	r3, [pc, #192]	@ (8002f38 <HAL_ADC_ConfigChannel+0x1b4>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002e7e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e82:	d10b      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x118>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	695a      	ldr	r2, [r3, #20]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	089b      	lsrs	r3, r3, #2
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	005b      	lsls	r3, r3, #1
 8002e96:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9a:	e01d      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x154>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	f003 0310 	and.w	r3, r3, #16
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d10b      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x13e>
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	695a      	ldr	r2, [r3, #20]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	089b      	lsrs	r3, r3, #2
 8002eb6:	f003 0307 	and.w	r3, r3, #7
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	e00a      	b.n	8002ed8 <HAL_ADC_ConfigChannel+0x154>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	695a      	ldr	r2, [r3, #20]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	089b      	lsrs	r3, r3, #2
 8002ece:	f003 0304 	and.w	r3, r3, #4
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	691b      	ldr	r3, [r3, #16]
 8002ede:	2b04      	cmp	r3, #4
 8002ee0:	d02c      	beq.n	8002f3c <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	6919      	ldr	r1, [r3, #16]
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	6a3b      	ldr	r3, [r7, #32]
 8002ef0:	f7ff f9b1 	bl	8002256 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	6919      	ldr	r1, [r3, #16]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	7e5b      	ldrb	r3, [r3, #25]
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d102      	bne.n	8002f0a <HAL_ADC_ConfigChannel+0x186>
 8002f04:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002f08:	e000      	b.n	8002f0c <HAL_ADC_ConfigChannel+0x188>
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	f7ff f9db 	bl	80022c8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6818      	ldr	r0, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	6919      	ldr	r1, [r3, #16]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	7e1b      	ldrb	r3, [r3, #24]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d102      	bne.n	8002f28 <HAL_ADC_ConfigChannel+0x1a4>
 8002f22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f26:	e000      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x1a6>
 8002f28:	2300      	movs	r3, #0
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f7ff f9b3 	bl	8002296 <LL_ADC_SetDataRightShift>
 8002f30:	e04c      	b.n	8002fcc <HAL_ADC_ConfigChannel+0x248>
 8002f32:	bf00      	nop
 8002f34:	47ff0000 	.word	0x47ff0000
 8002f38:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	069b      	lsls	r3, r3, #26
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d107      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f5e:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002f66:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	069b      	lsls	r3, r3, #26
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d107      	bne.n	8002f84 <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002f82:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002f8a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	069b      	lsls	r3, r3, #26
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d107      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002fa6:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002fae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	069b      	lsls	r3, r3, #26
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d107      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002fca:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f7ff fa9f 	bl	8002514 <LL_ADC_IsEnabled>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f040 81aa 	bne.w	8003332 <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6818      	ldr	r0, [r3, #0]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	6819      	ldr	r1, [r3, #0]
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	68db      	ldr	r3, [r3, #12]
 8002fea:	461a      	mov	r2, r3
 8002fec:	f7ff fa04 	bl	80023f8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	4a87      	ldr	r2, [pc, #540]	@ (8003214 <HAL_ADC_ConfigChannel+0x490>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	f040 809a 	bne.w	8003130 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4984      	ldr	r1, [pc, #528]	@ (8003218 <HAL_ADC_ConfigChannel+0x494>)
 8003006:	428b      	cmp	r3, r1
 8003008:	d147      	bne.n	800309a <HAL_ADC_ConfigChannel+0x316>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4983      	ldr	r1, [pc, #524]	@ (800321c <HAL_ADC_ConfigChannel+0x498>)
 8003010:	428b      	cmp	r3, r1
 8003012:	d040      	beq.n	8003096 <HAL_ADC_ConfigChannel+0x312>
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4981      	ldr	r1, [pc, #516]	@ (8003220 <HAL_ADC_ConfigChannel+0x49c>)
 800301a:	428b      	cmp	r3, r1
 800301c:	d039      	beq.n	8003092 <HAL_ADC_ConfigChannel+0x30e>
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4980      	ldr	r1, [pc, #512]	@ (8003224 <HAL_ADC_ConfigChannel+0x4a0>)
 8003024:	428b      	cmp	r3, r1
 8003026:	d032      	beq.n	800308e <HAL_ADC_ConfigChannel+0x30a>
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	497e      	ldr	r1, [pc, #504]	@ (8003228 <HAL_ADC_ConfigChannel+0x4a4>)
 800302e:	428b      	cmp	r3, r1
 8003030:	d02b      	beq.n	800308a <HAL_ADC_ConfigChannel+0x306>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	497d      	ldr	r1, [pc, #500]	@ (800322c <HAL_ADC_ConfigChannel+0x4a8>)
 8003038:	428b      	cmp	r3, r1
 800303a:	d024      	beq.n	8003086 <HAL_ADC_ConfigChannel+0x302>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	497b      	ldr	r1, [pc, #492]	@ (8003230 <HAL_ADC_ConfigChannel+0x4ac>)
 8003042:	428b      	cmp	r3, r1
 8003044:	d01d      	beq.n	8003082 <HAL_ADC_ConfigChannel+0x2fe>
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	497a      	ldr	r1, [pc, #488]	@ (8003234 <HAL_ADC_ConfigChannel+0x4b0>)
 800304c:	428b      	cmp	r3, r1
 800304e:	d016      	beq.n	800307e <HAL_ADC_ConfigChannel+0x2fa>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4978      	ldr	r1, [pc, #480]	@ (8003238 <HAL_ADC_ConfigChannel+0x4b4>)
 8003056:	428b      	cmp	r3, r1
 8003058:	d00f      	beq.n	800307a <HAL_ADC_ConfigChannel+0x2f6>
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4977      	ldr	r1, [pc, #476]	@ (800323c <HAL_ADC_ConfigChannel+0x4b8>)
 8003060:	428b      	cmp	r3, r1
 8003062:	d008      	beq.n	8003076 <HAL_ADC_ConfigChannel+0x2f2>
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	4975      	ldr	r1, [pc, #468]	@ (8003240 <HAL_ADC_ConfigChannel+0x4bc>)
 800306a:	428b      	cmp	r3, r1
 800306c:	d101      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x2ee>
 800306e:	4b75      	ldr	r3, [pc, #468]	@ (8003244 <HAL_ADC_ConfigChannel+0x4c0>)
 8003070:	e05a      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003072:	2300      	movs	r3, #0
 8003074:	e058      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003076:	4b74      	ldr	r3, [pc, #464]	@ (8003248 <HAL_ADC_ConfigChannel+0x4c4>)
 8003078:	e056      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800307a:	4b74      	ldr	r3, [pc, #464]	@ (800324c <HAL_ADC_ConfigChannel+0x4c8>)
 800307c:	e054      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800307e:	4b6e      	ldr	r3, [pc, #440]	@ (8003238 <HAL_ADC_ConfigChannel+0x4b4>)
 8003080:	e052      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003082:	4b6c      	ldr	r3, [pc, #432]	@ (8003234 <HAL_ADC_ConfigChannel+0x4b0>)
 8003084:	e050      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003086:	4b72      	ldr	r3, [pc, #456]	@ (8003250 <HAL_ADC_ConfigChannel+0x4cc>)
 8003088:	e04e      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800308a:	4b72      	ldr	r3, [pc, #456]	@ (8003254 <HAL_ADC_ConfigChannel+0x4d0>)
 800308c:	e04c      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800308e:	4b72      	ldr	r3, [pc, #456]	@ (8003258 <HAL_ADC_ConfigChannel+0x4d4>)
 8003090:	e04a      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003092:	4b72      	ldr	r3, [pc, #456]	@ (800325c <HAL_ADC_ConfigChannel+0x4d8>)
 8003094:	e048      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003096:	2301      	movs	r3, #1
 8003098:	e046      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4970      	ldr	r1, [pc, #448]	@ (8003260 <HAL_ADC_ConfigChannel+0x4dc>)
 80030a0:	428b      	cmp	r3, r1
 80030a2:	d140      	bne.n	8003126 <HAL_ADC_ConfigChannel+0x3a2>
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	495c      	ldr	r1, [pc, #368]	@ (800321c <HAL_ADC_ConfigChannel+0x498>)
 80030aa:	428b      	cmp	r3, r1
 80030ac:	d039      	beq.n	8003122 <HAL_ADC_ConfigChannel+0x39e>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	495b      	ldr	r1, [pc, #364]	@ (8003220 <HAL_ADC_ConfigChannel+0x49c>)
 80030b4:	428b      	cmp	r3, r1
 80030b6:	d032      	beq.n	800311e <HAL_ADC_ConfigChannel+0x39a>
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4959      	ldr	r1, [pc, #356]	@ (8003224 <HAL_ADC_ConfigChannel+0x4a0>)
 80030be:	428b      	cmp	r3, r1
 80030c0:	d02b      	beq.n	800311a <HAL_ADC_ConfigChannel+0x396>
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4958      	ldr	r1, [pc, #352]	@ (8003228 <HAL_ADC_ConfigChannel+0x4a4>)
 80030c8:	428b      	cmp	r3, r1
 80030ca:	d024      	beq.n	8003116 <HAL_ADC_ConfigChannel+0x392>
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4956      	ldr	r1, [pc, #344]	@ (800322c <HAL_ADC_ConfigChannel+0x4a8>)
 80030d2:	428b      	cmp	r3, r1
 80030d4:	d01d      	beq.n	8003112 <HAL_ADC_ConfigChannel+0x38e>
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	4955      	ldr	r1, [pc, #340]	@ (8003230 <HAL_ADC_ConfigChannel+0x4ac>)
 80030dc:	428b      	cmp	r3, r1
 80030de:	d016      	beq.n	800310e <HAL_ADC_ConfigChannel+0x38a>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4953      	ldr	r1, [pc, #332]	@ (8003234 <HAL_ADC_ConfigChannel+0x4b0>)
 80030e6:	428b      	cmp	r3, r1
 80030e8:	d00f      	beq.n	800310a <HAL_ADC_ConfigChannel+0x386>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4952      	ldr	r1, [pc, #328]	@ (8003238 <HAL_ADC_ConfigChannel+0x4b4>)
 80030f0:	428b      	cmp	r3, r1
 80030f2:	d008      	beq.n	8003106 <HAL_ADC_ConfigChannel+0x382>
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4951      	ldr	r1, [pc, #324]	@ (8003240 <HAL_ADC_ConfigChannel+0x4bc>)
 80030fa:	428b      	cmp	r3, r1
 80030fc:	d101      	bne.n	8003102 <HAL_ADC_ConfigChannel+0x37e>
 80030fe:	4b51      	ldr	r3, [pc, #324]	@ (8003244 <HAL_ADC_ConfigChannel+0x4c0>)
 8003100:	e012      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003102:	2300      	movs	r3, #0
 8003104:	e010      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003106:	4b51      	ldr	r3, [pc, #324]	@ (800324c <HAL_ADC_ConfigChannel+0x4c8>)
 8003108:	e00e      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800310a:	4b4b      	ldr	r3, [pc, #300]	@ (8003238 <HAL_ADC_ConfigChannel+0x4b4>)
 800310c:	e00c      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800310e:	4b49      	ldr	r3, [pc, #292]	@ (8003234 <HAL_ADC_ConfigChannel+0x4b0>)
 8003110:	e00a      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003112:	4b4f      	ldr	r3, [pc, #316]	@ (8003250 <HAL_ADC_ConfigChannel+0x4cc>)
 8003114:	e008      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003116:	4b4f      	ldr	r3, [pc, #316]	@ (8003254 <HAL_ADC_ConfigChannel+0x4d0>)
 8003118:	e006      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800311a:	4b4f      	ldr	r3, [pc, #316]	@ (8003258 <HAL_ADC_ConfigChannel+0x4d4>)
 800311c:	e004      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 800311e:	4b4f      	ldr	r3, [pc, #316]	@ (800325c <HAL_ADC_ConfigChannel+0x4d8>)
 8003120:	e002      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003122:	2301      	movs	r3, #1
 8003124:	e000      	b.n	8003128 <HAL_ADC_ConfigChannel+0x3a4>
 8003126:	2300      	movs	r3, #0
 8003128:	4619      	mov	r1, r3
 800312a:	4610      	mov	r0, r2
 800312c:	f7ff f860 	bl	80021f0 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2b00      	cmp	r3, #0
 8003136:	f280 80fc 	bge.w	8003332 <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a36      	ldr	r2, [pc, #216]	@ (8003218 <HAL_ADC_ConfigChannel+0x494>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d004      	beq.n	800314e <HAL_ADC_ConfigChannel+0x3ca>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a45      	ldr	r2, [pc, #276]	@ (8003260 <HAL_ADC_ConfigChannel+0x4dc>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d101      	bne.n	8003152 <HAL_ADC_ConfigChannel+0x3ce>
 800314e:	4b45      	ldr	r3, [pc, #276]	@ (8003264 <HAL_ADC_ConfigChannel+0x4e0>)
 8003150:	e000      	b.n	8003154 <HAL_ADC_ConfigChannel+0x3d0>
 8003152:	4b45      	ldr	r3, [pc, #276]	@ (8003268 <HAL_ADC_ConfigChannel+0x4e4>)
 8003154:	4618      	mov	r0, r3
 8003156:	f7ff f83d 	bl	80021d4 <LL_ADC_GetCommonPathInternalCh>
 800315a:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a2d      	ldr	r2, [pc, #180]	@ (8003218 <HAL_ADC_ConfigChannel+0x494>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d004      	beq.n	8003170 <HAL_ADC_ConfigChannel+0x3ec>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a3d      	ldr	r2, [pc, #244]	@ (8003260 <HAL_ADC_ConfigChannel+0x4dc>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d10e      	bne.n	800318e <HAL_ADC_ConfigChannel+0x40a>
 8003170:	4829      	ldr	r0, [pc, #164]	@ (8003218 <HAL_ADC_ConfigChannel+0x494>)
 8003172:	f7ff f9cf 	bl	8002514 <LL_ADC_IsEnabled>
 8003176:	4604      	mov	r4, r0
 8003178:	4839      	ldr	r0, [pc, #228]	@ (8003260 <HAL_ADC_ConfigChannel+0x4dc>)
 800317a:	f7ff f9cb 	bl	8002514 <LL_ADC_IsEnabled>
 800317e:	4603      	mov	r3, r0
 8003180:	4323      	orrs	r3, r4
 8003182:	2b00      	cmp	r3, #0
 8003184:	bf0c      	ite	eq
 8003186:	2301      	moveq	r3, #1
 8003188:	2300      	movne	r3, #0
 800318a:	b2db      	uxtb	r3, r3
 800318c:	e008      	b.n	80031a0 <HAL_ADC_ConfigChannel+0x41c>
 800318e:	4837      	ldr	r0, [pc, #220]	@ (800326c <HAL_ADC_ConfigChannel+0x4e8>)
 8003190:	f7ff f9c0 	bl	8002514 <LL_ADC_IsEnabled>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	bf0c      	ite	eq
 800319a:	2301      	moveq	r3, #1
 800319c:	2300      	movne	r3, #0
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 80b3 	beq.w	800330c <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a31      	ldr	r2, [pc, #196]	@ (8003270 <HAL_ADC_ConfigChannel+0x4ec>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d165      	bne.n	800327c <HAL_ADC_ConfigChannel+0x4f8>
 80031b0:	69fb      	ldr	r3, [r7, #28]
 80031b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d160      	bne.n	800327c <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a2b      	ldr	r2, [pc, #172]	@ (800326c <HAL_ADC_ConfigChannel+0x4e8>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	f040 80b6 	bne.w	8003332 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a13      	ldr	r2, [pc, #76]	@ (8003218 <HAL_ADC_ConfigChannel+0x494>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d004      	beq.n	80031da <HAL_ADC_ConfigChannel+0x456>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a22      	ldr	r2, [pc, #136]	@ (8003260 <HAL_ADC_ConfigChannel+0x4dc>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d101      	bne.n	80031de <HAL_ADC_ConfigChannel+0x45a>
 80031da:	4a22      	ldr	r2, [pc, #136]	@ (8003264 <HAL_ADC_ConfigChannel+0x4e0>)
 80031dc:	e000      	b.n	80031e0 <HAL_ADC_ConfigChannel+0x45c>
 80031de:	4a22      	ldr	r2, [pc, #136]	@ (8003268 <HAL_ADC_ConfigChannel+0x4e4>)
 80031e0:	69fb      	ldr	r3, [r7, #28]
 80031e2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80031e6:	4619      	mov	r1, r3
 80031e8:	4610      	mov	r0, r2
 80031ea:	f7fe ffe0 	bl	80021ae <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031ee:	4b21      	ldr	r3, [pc, #132]	@ (8003274 <HAL_ADC_ConfigChannel+0x4f0>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	099b      	lsrs	r3, r3, #6
 80031f4:	4a20      	ldr	r2, [pc, #128]	@ (8003278 <HAL_ADC_ConfigChannel+0x4f4>)
 80031f6:	fba2 2303 	umull	r2, r3, r2, r3
 80031fa:	099b      	lsrs	r3, r3, #6
 80031fc:	3301      	adds	r3, #1
 80031fe:	005b      	lsls	r3, r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003202:	e002      	b.n	800320a <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	3b01      	subs	r3, #1
 8003208:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d1f9      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003210:	e08f      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
 8003212:	bf00      	nop
 8003214:	47ff0000 	.word	0x47ff0000
 8003218:	40022000 	.word	0x40022000
 800321c:	04300002 	.word	0x04300002
 8003220:	08600004 	.word	0x08600004
 8003224:	0c900008 	.word	0x0c900008
 8003228:	10c00010 	.word	0x10c00010
 800322c:	14f00020 	.word	0x14f00020
 8003230:	2a000400 	.word	0x2a000400
 8003234:	2e300800 	.word	0x2e300800
 8003238:	32601000 	.word	0x32601000
 800323c:	43210000 	.word	0x43210000
 8003240:	4b840000 	.word	0x4b840000
 8003244:	4fb80000 	.word	0x4fb80000
 8003248:	47520000 	.word	0x47520000
 800324c:	36902000 	.word	0x36902000
 8003250:	25b00200 	.word	0x25b00200
 8003254:	21800100 	.word	0x21800100
 8003258:	1d500080 	.word	0x1d500080
 800325c:	19200040 	.word	0x19200040
 8003260:	40022100 	.word	0x40022100
 8003264:	40022300 	.word	0x40022300
 8003268:	58026300 	.word	0x58026300
 800326c:	58026000 	.word	0x58026000
 8003270:	cb840000 	.word	0xcb840000
 8003274:	24000190 	.word	0x24000190
 8003278:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a31      	ldr	r2, [pc, #196]	@ (8003348 <HAL_ADC_ConfigChannel+0x5c4>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d11e      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x540>
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d119      	bne.n	80032c4 <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a2d      	ldr	r2, [pc, #180]	@ (800334c <HAL_ADC_ConfigChannel+0x5c8>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d14b      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a2c      	ldr	r2, [pc, #176]	@ (8003350 <HAL_ADC_ConfigChannel+0x5cc>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d004      	beq.n	80032ae <HAL_ADC_ConfigChannel+0x52a>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a2a      	ldr	r2, [pc, #168]	@ (8003354 <HAL_ADC_ConfigChannel+0x5d0>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d101      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x52e>
 80032ae:	4a2a      	ldr	r2, [pc, #168]	@ (8003358 <HAL_ADC_ConfigChannel+0x5d4>)
 80032b0:	e000      	b.n	80032b4 <HAL_ADC_ConfigChannel+0x530>
 80032b2:	4a2a      	ldr	r2, [pc, #168]	@ (800335c <HAL_ADC_ConfigChannel+0x5d8>)
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032ba:	4619      	mov	r1, r3
 80032bc:	4610      	mov	r0, r2
 80032be:	f7fe ff76 	bl	80021ae <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032c2:	e036      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a25      	ldr	r2, [pc, #148]	@ (8003360 <HAL_ADC_ConfigChannel+0x5dc>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d131      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d12c      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a1b      	ldr	r2, [pc, #108]	@ (800334c <HAL_ADC_ConfigChannel+0x5c8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d127      	bne.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003350 <HAL_ADC_ConfigChannel+0x5cc>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d004      	beq.n	80032f6 <HAL_ADC_ConfigChannel+0x572>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a18      	ldr	r2, [pc, #96]	@ (8003354 <HAL_ADC_ConfigChannel+0x5d0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d101      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x576>
 80032f6:	4a18      	ldr	r2, [pc, #96]	@ (8003358 <HAL_ADC_ConfigChannel+0x5d4>)
 80032f8:	e000      	b.n	80032fc <HAL_ADC_ConfigChannel+0x578>
 80032fa:	4a18      	ldr	r2, [pc, #96]	@ (800335c <HAL_ADC_ConfigChannel+0x5d8>)
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003302:	4619      	mov	r1, r3
 8003304:	4610      	mov	r0, r2
 8003306:	f7fe ff52 	bl	80021ae <LL_ADC_SetCommonPathInternalCh>
 800330a:	e012      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003310:	f043 0220 	orr.w	r2, r3, #32
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800331e:	e008      	b.n	8003332 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003324:	f043 0220 	orr.w	r2, r3, #32
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800333a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800333e:	4618      	mov	r0, r3
 8003340:	3734      	adds	r7, #52	@ 0x34
 8003342:	46bd      	mov	sp, r7
 8003344:	bd90      	pop	{r4, r7, pc}
 8003346:	bf00      	nop
 8003348:	c7520000 	.word	0xc7520000
 800334c:	58026000 	.word	0x58026000
 8003350:	40022000 	.word	0x40022000
 8003354:	40022100 	.word	0x40022100
 8003358:	40022300 	.word	0x40022300
 800335c:	58026300 	.word	0x58026300
 8003360:	cfb80000 	.word	0xcfb80000

08003364 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a7a      	ldr	r2, [pc, #488]	@ (800355c <ADC_ConfigureBoostMode+0x1f8>)
 8003372:	4293      	cmp	r3, r2
 8003374:	d004      	beq.n	8003380 <ADC_ConfigureBoostMode+0x1c>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a79      	ldr	r2, [pc, #484]	@ (8003560 <ADC_ConfigureBoostMode+0x1fc>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d109      	bne.n	8003394 <ADC_ConfigureBoostMode+0x30>
 8003380:	4b78      	ldr	r3, [pc, #480]	@ (8003564 <ADC_ConfigureBoostMode+0x200>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf14      	ite	ne
 800338c:	2301      	movne	r3, #1
 800338e:	2300      	moveq	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	e008      	b.n	80033a6 <ADC_ConfigureBoostMode+0x42>
 8003394:	4b74      	ldr	r3, [pc, #464]	@ (8003568 <ADC_ConfigureBoostMode+0x204>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800339c:	2b00      	cmp	r3, #0
 800339e:	bf14      	ite	ne
 80033a0:	2301      	movne	r3, #1
 80033a2:	2300      	moveq	r3, #0
 80033a4:	b2db      	uxtb	r3, r3
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d01c      	beq.n	80033e4 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 80033aa:	f003 fe55 	bl	8007058 <HAL_RCC_GetHCLKFreq>
 80033ae:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80033b8:	d010      	beq.n	80033dc <ADC_ConfigureBoostMode+0x78>
 80033ba:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80033be:	d873      	bhi.n	80034a8 <ADC_ConfigureBoostMode+0x144>
 80033c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033c4:	d002      	beq.n	80033cc <ADC_ConfigureBoostMode+0x68>
 80033c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80033ca:	d16d      	bne.n	80034a8 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	0c1b      	lsrs	r3, r3, #16
 80033d2:	68fa      	ldr	r2, [r7, #12]
 80033d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d8:	60fb      	str	r3, [r7, #12]
        break;
 80033da:	e068      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	089b      	lsrs	r3, r3, #2
 80033e0:	60fb      	str	r3, [r7, #12]
        break;
 80033e2:	e064      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 80033e4:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80033e8:	f04f 0100 	mov.w	r1, #0
 80033ec:	f005 f89a 	bl	8008524 <HAL_RCCEx_GetPeriphCLKFreq>
 80033f0:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80033fa:	d051      	beq.n	80034a0 <ADC_ConfigureBoostMode+0x13c>
 80033fc:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003400:	d854      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 8003402:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003406:	d047      	beq.n	8003498 <ADC_ConfigureBoostMode+0x134>
 8003408:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800340c:	d84e      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 800340e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003412:	d03d      	beq.n	8003490 <ADC_ConfigureBoostMode+0x12c>
 8003414:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003418:	d848      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 800341a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800341e:	d033      	beq.n	8003488 <ADC_ConfigureBoostMode+0x124>
 8003420:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003424:	d842      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 8003426:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800342a:	d029      	beq.n	8003480 <ADC_ConfigureBoostMode+0x11c>
 800342c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003430:	d83c      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 8003432:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003436:	d01a      	beq.n	800346e <ADC_ConfigureBoostMode+0x10a>
 8003438:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800343c:	d836      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 800343e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003442:	d014      	beq.n	800346e <ADC_ConfigureBoostMode+0x10a>
 8003444:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003448:	d830      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 800344a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800344e:	d00e      	beq.n	800346e <ADC_ConfigureBoostMode+0x10a>
 8003450:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003454:	d82a      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 8003456:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800345a:	d008      	beq.n	800346e <ADC_ConfigureBoostMode+0x10a>
 800345c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003460:	d824      	bhi.n	80034ac <ADC_ConfigureBoostMode+0x148>
 8003462:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003466:	d002      	beq.n	800346e <ADC_ConfigureBoostMode+0x10a>
 8003468:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800346c:	d11e      	bne.n	80034ac <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	0c9b      	lsrs	r3, r3, #18
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	68fa      	ldr	r2, [r7, #12]
 8003478:	fbb2 f3f3 	udiv	r3, r2, r3
 800347c:	60fb      	str	r3, [r7, #12]
        break;
 800347e:	e016      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	091b      	lsrs	r3, r3, #4
 8003484:	60fb      	str	r3, [r7, #12]
        break;
 8003486:	e012      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	095b      	lsrs	r3, r3, #5
 800348c:	60fb      	str	r3, [r7, #12]
        break;
 800348e:	e00e      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	099b      	lsrs	r3, r3, #6
 8003494:	60fb      	str	r3, [r7, #12]
        break;
 8003496:	e00a      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	09db      	lsrs	r3, r3, #7
 800349c:	60fb      	str	r3, [r7, #12]
        break;
 800349e:	e006      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	0a1b      	lsrs	r3, r3, #8
 80034a4:	60fb      	str	r3, [r7, #12]
        break;
 80034a6:	e002      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
        break;
 80034a8:	bf00      	nop
 80034aa:	e000      	b.n	80034ae <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 80034ac:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 80034ae:	f7fe fe5f 	bl	8002170 <HAL_GetREVID>
 80034b2:	4603      	mov	r3, r0
 80034b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d815      	bhi.n	80034e8 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	4a2b      	ldr	r2, [pc, #172]	@ (800356c <ADC_ConfigureBoostMode+0x208>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d908      	bls.n	80034d6 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	689a      	ldr	r2, [r3, #8]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034d2:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 80034d4:	e03e      	b.n	8003554 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	689a      	ldr	r2, [r3, #8]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80034e4:	609a      	str	r2, [r3, #8]
}
 80034e6:	e035      	b.n	8003554 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	085b      	lsrs	r3, r3, #1
 80034ec:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4a1f      	ldr	r2, [pc, #124]	@ (8003570 <ADC_ConfigureBoostMode+0x20c>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d808      	bhi.n	8003508 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003504:	609a      	str	r2, [r3, #8]
}
 8003506:	e025      	b.n	8003554 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	4a1a      	ldr	r2, [pc, #104]	@ (8003574 <ADC_ConfigureBoostMode+0x210>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d80a      	bhi.n	8003526 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003522:	609a      	str	r2, [r3, #8]
}
 8003524:	e016      	b.n	8003554 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	4a13      	ldr	r2, [pc, #76]	@ (8003578 <ADC_ConfigureBoostMode+0x214>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d80a      	bhi.n	8003544 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003540:	609a      	str	r2, [r3, #8]
}
 8003542:	e007      	b.n	8003554 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	689a      	ldr	r2, [r3, #8]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003552:	609a      	str	r2, [r3, #8]
}
 8003554:	bf00      	nop
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	40022000 	.word	0x40022000
 8003560:	40022100 	.word	0x40022100
 8003564:	40022300 	.word	0x40022300
 8003568:	58026300 	.word	0x58026300
 800356c:	01312d00 	.word	0x01312d00
 8003570:	005f5e10 	.word	0x005f5e10
 8003574:	00bebc20 	.word	0x00bebc20
 8003578:	017d7840 	.word	0x017d7840

0800357c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003590:	b480      	push	{r7}
 8003592:	b083      	sub	sp, #12
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b083      	sub	sp, #12
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80035c0:	bf00      	nop
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b083      	sub	sp, #12
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80035d4:	bf00      	nop
 80035d6:	370c      	adds	r7, #12
 80035d8:	46bd      	mov	sp, r7
 80035da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035de:	4770      	bx	lr

080035e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035e0:	b480      	push	{r7}
 80035e2:	b085      	sub	sp, #20
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003620 <__NVIC_SetPriorityGrouping+0x40>)
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035f6:	68ba      	ldr	r2, [r7, #8]
 80035f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035fc:	4013      	ands	r3, r2
 80035fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003608:	4b06      	ldr	r3, [pc, #24]	@ (8003624 <__NVIC_SetPriorityGrouping+0x44>)
 800360a:	4313      	orrs	r3, r2
 800360c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800360e:	4a04      	ldr	r2, [pc, #16]	@ (8003620 <__NVIC_SetPriorityGrouping+0x40>)
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	60d3      	str	r3, [r2, #12]
}
 8003614:	bf00      	nop
 8003616:	3714      	adds	r7, #20
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	e000ed00 	.word	0xe000ed00
 8003624:	05fa0000 	.word	0x05fa0000

08003628 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800362c:	4b04      	ldr	r3, [pc, #16]	@ (8003640 <__NVIC_GetPriorityGrouping+0x18>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	0a1b      	lsrs	r3, r3, #8
 8003632:	f003 0307 	and.w	r3, r3, #7
}
 8003636:	4618      	mov	r0, r3
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	e000ed00 	.word	0xe000ed00

08003644 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003644:	b480      	push	{r7}
 8003646:	b083      	sub	sp, #12
 8003648:	af00      	add	r7, sp, #0
 800364a:	4603      	mov	r3, r0
 800364c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800364e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003652:	2b00      	cmp	r3, #0
 8003654:	db0b      	blt.n	800366e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	f003 021f 	and.w	r2, r3, #31
 800365c:	4907      	ldr	r1, [pc, #28]	@ (800367c <__NVIC_EnableIRQ+0x38>)
 800365e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003662:	095b      	lsrs	r3, r3, #5
 8003664:	2001      	movs	r0, #1
 8003666:	fa00 f202 	lsl.w	r2, r0, r2
 800366a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800366e:	bf00      	nop
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	e000e100 	.word	0xe000e100

08003680 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	4603      	mov	r3, r0
 8003688:	6039      	str	r1, [r7, #0]
 800368a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800368c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003690:	2b00      	cmp	r3, #0
 8003692:	db0a      	blt.n	80036aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	b2da      	uxtb	r2, r3
 8003698:	490c      	ldr	r1, [pc, #48]	@ (80036cc <__NVIC_SetPriority+0x4c>)
 800369a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800369e:	0112      	lsls	r2, r2, #4
 80036a0:	b2d2      	uxtb	r2, r2
 80036a2:	440b      	add	r3, r1
 80036a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036a8:	e00a      	b.n	80036c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	4908      	ldr	r1, [pc, #32]	@ (80036d0 <__NVIC_SetPriority+0x50>)
 80036b0:	88fb      	ldrh	r3, [r7, #6]
 80036b2:	f003 030f 	and.w	r3, r3, #15
 80036b6:	3b04      	subs	r3, #4
 80036b8:	0112      	lsls	r2, r2, #4
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	440b      	add	r3, r1
 80036be:	761a      	strb	r2, [r3, #24]
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	e000e100 	.word	0xe000e100
 80036d0:	e000ed00 	.word	0xe000ed00

080036d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b089      	sub	sp, #36	@ 0x24
 80036d8:	af00      	add	r7, sp, #0
 80036da:	60f8      	str	r0, [r7, #12]
 80036dc:	60b9      	str	r1, [r7, #8]
 80036de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	f003 0307 	and.w	r3, r3, #7
 80036e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	f1c3 0307 	rsb	r3, r3, #7
 80036ee:	2b04      	cmp	r3, #4
 80036f0:	bf28      	it	cs
 80036f2:	2304      	movcs	r3, #4
 80036f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	3304      	adds	r3, #4
 80036fa:	2b06      	cmp	r3, #6
 80036fc:	d902      	bls.n	8003704 <NVIC_EncodePriority+0x30>
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	3b03      	subs	r3, #3
 8003702:	e000      	b.n	8003706 <NVIC_EncodePriority+0x32>
 8003704:	2300      	movs	r3, #0
 8003706:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003708:	f04f 32ff 	mov.w	r2, #4294967295
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	fa02 f303 	lsl.w	r3, r2, r3
 8003712:	43da      	mvns	r2, r3
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	401a      	ands	r2, r3
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800371c:	f04f 31ff 	mov.w	r1, #4294967295
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	fa01 f303 	lsl.w	r3, r1, r3
 8003726:	43d9      	mvns	r1, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800372c:	4313      	orrs	r3, r2
         );
}
 800372e:	4618      	mov	r0, r3
 8003730:	3724      	adds	r7, #36	@ 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
	...

0800373c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b082      	sub	sp, #8
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3b01      	subs	r3, #1
 8003748:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800374c:	d301      	bcc.n	8003752 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800374e:	2301      	movs	r3, #1
 8003750:	e00f      	b.n	8003772 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003752:	4a0a      	ldr	r2, [pc, #40]	@ (800377c <SysTick_Config+0x40>)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	3b01      	subs	r3, #1
 8003758:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800375a:	210f      	movs	r1, #15
 800375c:	f04f 30ff 	mov.w	r0, #4294967295
 8003760:	f7ff ff8e 	bl	8003680 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <SysTick_Config+0x40>)
 8003766:	2200      	movs	r2, #0
 8003768:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800376a:	4b04      	ldr	r3, [pc, #16]	@ (800377c <SysTick_Config+0x40>)
 800376c:	2207      	movs	r2, #7
 800376e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003770:	2300      	movs	r3, #0
}
 8003772:	4618      	mov	r0, r3
 8003774:	3708      	adds	r7, #8
 8003776:	46bd      	mov	sp, r7
 8003778:	bd80      	pop	{r7, pc}
 800377a:	bf00      	nop
 800377c:	e000e010 	.word	0xe000e010

08003780 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b082      	sub	sp, #8
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f7ff ff29 	bl	80035e0 <__NVIC_SetPriorityGrouping>
}
 800378e:	bf00      	nop
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}

08003796 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003796:	b580      	push	{r7, lr}
 8003798:	b086      	sub	sp, #24
 800379a:	af00      	add	r7, sp, #0
 800379c:	4603      	mov	r3, r0
 800379e:	60b9      	str	r1, [r7, #8]
 80037a0:	607a      	str	r2, [r7, #4]
 80037a2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037a4:	f7ff ff40 	bl	8003628 <__NVIC_GetPriorityGrouping>
 80037a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	68b9      	ldr	r1, [r7, #8]
 80037ae:	6978      	ldr	r0, [r7, #20]
 80037b0:	f7ff ff90 	bl	80036d4 <NVIC_EncodePriority>
 80037b4:	4602      	mov	r2, r0
 80037b6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80037ba:	4611      	mov	r1, r2
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff ff5f 	bl	8003680 <__NVIC_SetPriority>
}
 80037c2:	bf00      	nop
 80037c4:	3718      	adds	r7, #24
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b082      	sub	sp, #8
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	4603      	mov	r3, r0
 80037d2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037d4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80037d8:	4618      	mov	r0, r3
 80037da:	f7ff ff33 	bl	8003644 <__NVIC_EnableIRQ>
}
 80037de:	bf00      	nop
 80037e0:	3708      	adds	r7, #8
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}

080037e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037e6:	b580      	push	{r7, lr}
 80037e8:	b082      	sub	sp, #8
 80037ea:	af00      	add	r7, sp, #0
 80037ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f7ff ffa4 	bl	800373c <SysTick_Config>
 80037f4:	4603      	mov	r3, r0
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
	...

08003800 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003800:	b480      	push	{r7}
 8003802:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8003804:	f3bf 8f5f 	dmb	sy
}
 8003808:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800380a:	4b07      	ldr	r3, [pc, #28]	@ (8003828 <HAL_MPU_Disable+0x28>)
 800380c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380e:	4a06      	ldr	r2, [pc, #24]	@ (8003828 <HAL_MPU_Disable+0x28>)
 8003810:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003814:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8003816:	4b05      	ldr	r3, [pc, #20]	@ (800382c <HAL_MPU_Disable+0x2c>)
 8003818:	2200      	movs	r2, #0
 800381a:	605a      	str	r2, [r3, #4]
}
 800381c:	bf00      	nop
 800381e:	46bd      	mov	sp, r7
 8003820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003824:	4770      	bx	lr
 8003826:	bf00      	nop
 8003828:	e000ed00 	.word	0xe000ed00
 800382c:	e000ed90 	.word	0xe000ed90

08003830 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003830:	b480      	push	{r7}
 8003832:	b083      	sub	sp, #12
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8003838:	4a0b      	ldr	r2, [pc, #44]	@ (8003868 <HAL_MPU_Enable+0x38>)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f043 0301 	orr.w	r3, r3, #1
 8003840:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003842:	4b0a      	ldr	r3, [pc, #40]	@ (800386c <HAL_MPU_Enable+0x3c>)
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	4a09      	ldr	r2, [pc, #36]	@ (800386c <HAL_MPU_Enable+0x3c>)
 8003848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800384c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 800384e:	f3bf 8f4f 	dsb	sy
}
 8003852:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003854:	f3bf 8f6f 	isb	sy
}
 8003858:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800385a:	bf00      	nop
 800385c:	370c      	adds	r7, #12
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	e000ed90 	.word	0xe000ed90
 800386c:	e000ed00 	.word	0xe000ed00

08003870 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	785a      	ldrb	r2, [r3, #1]
 800387c:	4b1b      	ldr	r3, [pc, #108]	@ (80038ec <HAL_MPU_ConfigRegion+0x7c>)
 800387e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8003880:	4b1a      	ldr	r3, [pc, #104]	@ (80038ec <HAL_MPU_ConfigRegion+0x7c>)
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	4a19      	ldr	r2, [pc, #100]	@ (80038ec <HAL_MPU_ConfigRegion+0x7c>)
 8003886:	f023 0301 	bic.w	r3, r3, #1
 800388a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 800388c:	4a17      	ldr	r2, [pc, #92]	@ (80038ec <HAL_MPU_ConfigRegion+0x7c>)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	7b1b      	ldrb	r3, [r3, #12]
 8003898:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	7adb      	ldrb	r3, [r3, #11]
 800389e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	7a9b      	ldrb	r3, [r3, #10]
 80038a6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80038a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7b5b      	ldrb	r3, [r3, #13]
 80038ae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80038b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	7b9b      	ldrb	r3, [r3, #14]
 80038b6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80038b8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	7bdb      	ldrb	r3, [r3, #15]
 80038be:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80038c0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	7a5b      	ldrb	r3, [r3, #9]
 80038c6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80038c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	7a1b      	ldrb	r3, [r3, #8]
 80038ce:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80038d0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	7812      	ldrb	r2, [r2, #0]
 80038d6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038d8:	4a04      	ldr	r2, [pc, #16]	@ (80038ec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80038da:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80038dc:	6113      	str	r3, [r2, #16]
}
 80038de:	bf00      	nop
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	e000ed90 	.word	0xe000ed90

080038f0 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80038f8:	f7fe fc2e 	bl	8002158 <HAL_GetTick>
 80038fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e316      	b.n	8003f36 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a66      	ldr	r2, [pc, #408]	@ (8003aa8 <HAL_DMA_Init+0x1b8>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d04a      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a65      	ldr	r2, [pc, #404]	@ (8003aac <HAL_DMA_Init+0x1bc>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d045      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a63      	ldr	r2, [pc, #396]	@ (8003ab0 <HAL_DMA_Init+0x1c0>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d040      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a62      	ldr	r2, [pc, #392]	@ (8003ab4 <HAL_DMA_Init+0x1c4>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d03b      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a60      	ldr	r2, [pc, #384]	@ (8003ab8 <HAL_DMA_Init+0x1c8>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d036      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a5f      	ldr	r2, [pc, #380]	@ (8003abc <HAL_DMA_Init+0x1cc>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d031      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a5d      	ldr	r2, [pc, #372]	@ (8003ac0 <HAL_DMA_Init+0x1d0>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d02c      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a5c      	ldr	r2, [pc, #368]	@ (8003ac4 <HAL_DMA_Init+0x1d4>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d027      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a5a      	ldr	r2, [pc, #360]	@ (8003ac8 <HAL_DMA_Init+0x1d8>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d022      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a59      	ldr	r2, [pc, #356]	@ (8003acc <HAL_DMA_Init+0x1dc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d01d      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a57      	ldr	r2, [pc, #348]	@ (8003ad0 <HAL_DMA_Init+0x1e0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d018      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a56      	ldr	r2, [pc, #344]	@ (8003ad4 <HAL_DMA_Init+0x1e4>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d013      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a54      	ldr	r2, [pc, #336]	@ (8003ad8 <HAL_DMA_Init+0x1e8>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d00e      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4a53      	ldr	r2, [pc, #332]	@ (8003adc <HAL_DMA_Init+0x1ec>)
 8003990:	4293      	cmp	r3, r2
 8003992:	d009      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a51      	ldr	r2, [pc, #324]	@ (8003ae0 <HAL_DMA_Init+0x1f0>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d004      	beq.n	80039a8 <HAL_DMA_Init+0xb8>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a50      	ldr	r2, [pc, #320]	@ (8003ae4 <HAL_DMA_Init+0x1f4>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d101      	bne.n	80039ac <HAL_DMA_Init+0xbc>
 80039a8:	2301      	movs	r3, #1
 80039aa:	e000      	b.n	80039ae <HAL_DMA_Init+0xbe>
 80039ac:	2300      	movs	r3, #0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f000 813b 	beq.w	8003c2a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a37      	ldr	r2, [pc, #220]	@ (8003aa8 <HAL_DMA_Init+0x1b8>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d04a      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a36      	ldr	r2, [pc, #216]	@ (8003aac <HAL_DMA_Init+0x1bc>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d045      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a34      	ldr	r2, [pc, #208]	@ (8003ab0 <HAL_DMA_Init+0x1c0>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d040      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a33      	ldr	r2, [pc, #204]	@ (8003ab4 <HAL_DMA_Init+0x1c4>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d03b      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a31      	ldr	r2, [pc, #196]	@ (8003ab8 <HAL_DMA_Init+0x1c8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d036      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a30      	ldr	r2, [pc, #192]	@ (8003abc <HAL_DMA_Init+0x1cc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d031      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a2e      	ldr	r2, [pc, #184]	@ (8003ac0 <HAL_DMA_Init+0x1d0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d02c      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a2d      	ldr	r2, [pc, #180]	@ (8003ac4 <HAL_DMA_Init+0x1d4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d027      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a2b      	ldr	r2, [pc, #172]	@ (8003ac8 <HAL_DMA_Init+0x1d8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d022      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2a      	ldr	r2, [pc, #168]	@ (8003acc <HAL_DMA_Init+0x1dc>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d01d      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a28      	ldr	r2, [pc, #160]	@ (8003ad0 <HAL_DMA_Init+0x1e0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d018      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a27      	ldr	r2, [pc, #156]	@ (8003ad4 <HAL_DMA_Init+0x1e4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d013      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a25      	ldr	r2, [pc, #148]	@ (8003ad8 <HAL_DMA_Init+0x1e8>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00e      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a24      	ldr	r2, [pc, #144]	@ (8003adc <HAL_DMA_Init+0x1ec>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d009      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a22      	ldr	r2, [pc, #136]	@ (8003ae0 <HAL_DMA_Init+0x1f0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d004      	beq.n	8003a64 <HAL_DMA_Init+0x174>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a21      	ldr	r2, [pc, #132]	@ (8003ae4 <HAL_DMA_Init+0x1f4>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d108      	bne.n	8003a76 <HAL_DMA_Init+0x186>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681a      	ldr	r2, [r3, #0]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 0201 	bic.w	r2, r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	e007      	b.n	8003a86 <HAL_DMA_Init+0x196>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0201 	bic.w	r2, r2, #1
 8003a84:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003a86:	e02f      	b.n	8003ae8 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a88:	f7fe fb66 	bl	8002158 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b05      	cmp	r3, #5
 8003a94:	d928      	bls.n	8003ae8 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	2220      	movs	r2, #32
 8003a9a:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2203      	movs	r2, #3
 8003aa0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e246      	b.n	8003f36 <HAL_DMA_Init+0x646>
 8003aa8:	40020010 	.word	0x40020010
 8003aac:	40020028 	.word	0x40020028
 8003ab0:	40020040 	.word	0x40020040
 8003ab4:	40020058 	.word	0x40020058
 8003ab8:	40020070 	.word	0x40020070
 8003abc:	40020088 	.word	0x40020088
 8003ac0:	400200a0 	.word	0x400200a0
 8003ac4:	400200b8 	.word	0x400200b8
 8003ac8:	40020410 	.word	0x40020410
 8003acc:	40020428 	.word	0x40020428
 8003ad0:	40020440 	.word	0x40020440
 8003ad4:	40020458 	.word	0x40020458
 8003ad8:	40020470 	.word	0x40020470
 8003adc:	40020488 	.word	0x40020488
 8003ae0:	400204a0 	.word	0x400204a0
 8003ae4:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1c8      	bne.n	8003a88 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003afe:	697a      	ldr	r2, [r7, #20]
 8003b00:	4b83      	ldr	r3, [pc, #524]	@ (8003d10 <HAL_DMA_Init+0x420>)
 8003b02:	4013      	ands	r3, r2
 8003b04:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8003b0e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	691b      	ldr	r3, [r3, #16]
 8003b14:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b1a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b26:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a1b      	ldr	r3, [r3, #32]
 8003b2c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	d107      	bne.n	8003b4c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b44:	4313      	orrs	r3, r2
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	4313      	orrs	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8003b4c:	4b71      	ldr	r3, [pc, #452]	@ (8003d14 <HAL_DMA_Init+0x424>)
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	4b71      	ldr	r3, [pc, #452]	@ (8003d18 <HAL_DMA_Init+0x428>)
 8003b52:	4013      	ands	r3, r2
 8003b54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b58:	d328      	bcc.n	8003bac <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b28      	cmp	r3, #40	@ 0x28
 8003b60:	d903      	bls.n	8003b6a <HAL_DMA_Init+0x27a>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	685b      	ldr	r3, [r3, #4]
 8003b66:	2b2e      	cmp	r3, #46	@ 0x2e
 8003b68:	d917      	bls.n	8003b9a <HAL_DMA_Init+0x2aa>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	2b3e      	cmp	r3, #62	@ 0x3e
 8003b70:	d903      	bls.n	8003b7a <HAL_DMA_Init+0x28a>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	2b42      	cmp	r3, #66	@ 0x42
 8003b78:	d90f      	bls.n	8003b9a <HAL_DMA_Init+0x2aa>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	685b      	ldr	r3, [r3, #4]
 8003b7e:	2b46      	cmp	r3, #70	@ 0x46
 8003b80:	d903      	bls.n	8003b8a <HAL_DMA_Init+0x29a>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	2b48      	cmp	r3, #72	@ 0x48
 8003b88:	d907      	bls.n	8003b9a <HAL_DMA_Init+0x2aa>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	2b4e      	cmp	r3, #78	@ 0x4e
 8003b90:	d905      	bls.n	8003b9e <HAL_DMA_Init+0x2ae>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	685b      	ldr	r3, [r3, #4]
 8003b96:	2b52      	cmp	r3, #82	@ 0x52
 8003b98:	d801      	bhi.n	8003b9e <HAL_DMA_Init+0x2ae>
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e000      	b.n	8003ba0 <HAL_DMA_Init+0x2b0>
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003baa:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	697a      	ldr	r2, [r7, #20]
 8003bb2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f023 0307 	bic.w	r3, r3, #7
 8003bc2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	697a      	ldr	r2, [r7, #20]
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bd2:	2b04      	cmp	r3, #4
 8003bd4:	d117      	bne.n	8003c06 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bda:	697a      	ldr	r2, [r7, #20]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00e      	beq.n	8003c06 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003be8:	6878      	ldr	r0, [r7, #4]
 8003bea:	f001 ff1d 	bl	8005a28 <DMA_CheckFifoParam>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d008      	beq.n	8003c06 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2240      	movs	r2, #64	@ 0x40
 8003bf8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	e197      	b.n	8003f36 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	697a      	ldr	r2, [r7, #20]
 8003c0c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c0e:	6878      	ldr	r0, [r7, #4]
 8003c10:	f001 fe58 	bl	80058c4 <DMA_CalcBaseAndBitshift>
 8003c14:	4603      	mov	r3, r0
 8003c16:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	223f      	movs	r2, #63	@ 0x3f
 8003c22:	409a      	lsls	r2, r3
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	609a      	str	r2, [r3, #8]
 8003c28:	e0cd      	b.n	8003dc6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a3b      	ldr	r2, [pc, #236]	@ (8003d1c <HAL_DMA_Init+0x42c>)
 8003c30:	4293      	cmp	r3, r2
 8003c32:	d022      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a39      	ldr	r2, [pc, #228]	@ (8003d20 <HAL_DMA_Init+0x430>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d01d      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a38      	ldr	r2, [pc, #224]	@ (8003d24 <HAL_DMA_Init+0x434>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d018      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a36      	ldr	r2, [pc, #216]	@ (8003d28 <HAL_DMA_Init+0x438>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d013      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a35      	ldr	r2, [pc, #212]	@ (8003d2c <HAL_DMA_Init+0x43c>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d00e      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a33      	ldr	r2, [pc, #204]	@ (8003d30 <HAL_DMA_Init+0x440>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d009      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a32      	ldr	r2, [pc, #200]	@ (8003d34 <HAL_DMA_Init+0x444>)
 8003c6c:	4293      	cmp	r3, r2
 8003c6e:	d004      	beq.n	8003c7a <HAL_DMA_Init+0x38a>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a30      	ldr	r2, [pc, #192]	@ (8003d38 <HAL_DMA_Init+0x448>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d101      	bne.n	8003c7e <HAL_DMA_Init+0x38e>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <HAL_DMA_Init+0x390>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8097 	beq.w	8003db4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a24      	ldr	r2, [pc, #144]	@ (8003d1c <HAL_DMA_Init+0x42c>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d021      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a22      	ldr	r2, [pc, #136]	@ (8003d20 <HAL_DMA_Init+0x430>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d01c      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a21      	ldr	r2, [pc, #132]	@ (8003d24 <HAL_DMA_Init+0x434>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d017      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a1f      	ldr	r2, [pc, #124]	@ (8003d28 <HAL_DMA_Init+0x438>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d012      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d2c <HAL_DMA_Init+0x43c>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d00d      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d30 <HAL_DMA_Init+0x440>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d008      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a1b      	ldr	r2, [pc, #108]	@ (8003d34 <HAL_DMA_Init+0x444>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d003      	beq.n	8003cd4 <HAL_DMA_Init+0x3e4>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	4a19      	ldr	r2, [pc, #100]	@ (8003d38 <HAL_DMA_Init+0x448>)
 8003cd2:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <HAL_DMA_Init+0x44c>)
 8003cf0:	4013      	ands	r3, r2
 8003cf2:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b40      	cmp	r3, #64	@ 0x40
 8003cfa:	d021      	beq.n	8003d40 <HAL_DMA_Init+0x450>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	2b80      	cmp	r3, #128	@ 0x80
 8003d02:	d102      	bne.n	8003d0a <HAL_DMA_Init+0x41a>
 8003d04:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d08:	e01b      	b.n	8003d42 <HAL_DMA_Init+0x452>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	e019      	b.n	8003d42 <HAL_DMA_Init+0x452>
 8003d0e:	bf00      	nop
 8003d10:	fe10803f 	.word	0xfe10803f
 8003d14:	5c001000 	.word	0x5c001000
 8003d18:	ffff0000 	.word	0xffff0000
 8003d1c:	58025408 	.word	0x58025408
 8003d20:	5802541c 	.word	0x5802541c
 8003d24:	58025430 	.word	0x58025430
 8003d28:	58025444 	.word	0x58025444
 8003d2c:	58025458 	.word	0x58025458
 8003d30:	5802546c 	.word	0x5802546c
 8003d34:	58025480 	.word	0x58025480
 8003d38:	58025494 	.word	0x58025494
 8003d3c:	fffe000f 	.word	0xfffe000f
 8003d40:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d42:	687a      	ldr	r2, [r7, #4]
 8003d44:	68d2      	ldr	r2, [r2, #12]
 8003d46:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	691b      	ldr	r3, [r3, #16]
 8003d4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8003d50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8003d58:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8003d60:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8003d68:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8003d70:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	697a      	ldr	r2, [r7, #20]
 8003d7e:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	4b6e      	ldr	r3, [pc, #440]	@ (8003f40 <HAL_DMA_Init+0x650>)
 8003d88:	4413      	add	r3, r2
 8003d8a:	4a6e      	ldr	r2, [pc, #440]	@ (8003f44 <HAL_DMA_Init+0x654>)
 8003d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d90:	091b      	lsrs	r3, r3, #4
 8003d92:	009a      	lsls	r2, r3, #2
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d98:	6878      	ldr	r0, [r7, #4]
 8003d9a:	f001 fd93 	bl	80058c4 <DMA_CalcBaseAndBitshift>
 8003d9e:	4603      	mov	r3, r0
 8003da0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003da6:	f003 031f 	and.w	r3, r3, #31
 8003daa:	2201      	movs	r2, #1
 8003dac:	409a      	lsls	r2, r3
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	605a      	str	r2, [r3, #4]
 8003db2:	e008      	b.n	8003dc6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2240      	movs	r2, #64	@ 0x40
 8003db8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2203      	movs	r2, #3
 8003dbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e0b7      	b.n	8003f36 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	4a5f      	ldr	r2, [pc, #380]	@ (8003f48 <HAL_DMA_Init+0x658>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d072      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a5d      	ldr	r2, [pc, #372]	@ (8003f4c <HAL_DMA_Init+0x65c>)
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d06d      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a5c      	ldr	r2, [pc, #368]	@ (8003f50 <HAL_DMA_Init+0x660>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d068      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a5a      	ldr	r2, [pc, #360]	@ (8003f54 <HAL_DMA_Init+0x664>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d063      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a59      	ldr	r2, [pc, #356]	@ (8003f58 <HAL_DMA_Init+0x668>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d05e      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	4a57      	ldr	r2, [pc, #348]	@ (8003f5c <HAL_DMA_Init+0x66c>)
 8003dfe:	4293      	cmp	r3, r2
 8003e00:	d059      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a56      	ldr	r2, [pc, #344]	@ (8003f60 <HAL_DMA_Init+0x670>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d054      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a54      	ldr	r2, [pc, #336]	@ (8003f64 <HAL_DMA_Init+0x674>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d04f      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a53      	ldr	r2, [pc, #332]	@ (8003f68 <HAL_DMA_Init+0x678>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d04a      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a51      	ldr	r2, [pc, #324]	@ (8003f6c <HAL_DMA_Init+0x67c>)
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d045      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a50      	ldr	r2, [pc, #320]	@ (8003f70 <HAL_DMA_Init+0x680>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d040      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a4e      	ldr	r2, [pc, #312]	@ (8003f74 <HAL_DMA_Init+0x684>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d03b      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a4d      	ldr	r2, [pc, #308]	@ (8003f78 <HAL_DMA_Init+0x688>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d036      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a4b      	ldr	r2, [pc, #300]	@ (8003f7c <HAL_DMA_Init+0x68c>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d031      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a4a      	ldr	r2, [pc, #296]	@ (8003f80 <HAL_DMA_Init+0x690>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d02c      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a48      	ldr	r2, [pc, #288]	@ (8003f84 <HAL_DMA_Init+0x694>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d027      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a47      	ldr	r2, [pc, #284]	@ (8003f88 <HAL_DMA_Init+0x698>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d022      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a45      	ldr	r2, [pc, #276]	@ (8003f8c <HAL_DMA_Init+0x69c>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d01d      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4a44      	ldr	r2, [pc, #272]	@ (8003f90 <HAL_DMA_Init+0x6a0>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d018      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4a42      	ldr	r2, [pc, #264]	@ (8003f94 <HAL_DMA_Init+0x6a4>)
 8003e8a:	4293      	cmp	r3, r2
 8003e8c:	d013      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4a41      	ldr	r2, [pc, #260]	@ (8003f98 <HAL_DMA_Init+0x6a8>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00e      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a3f      	ldr	r2, [pc, #252]	@ (8003f9c <HAL_DMA_Init+0x6ac>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d009      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a3e      	ldr	r2, [pc, #248]	@ (8003fa0 <HAL_DMA_Init+0x6b0>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d004      	beq.n	8003eb6 <HAL_DMA_Init+0x5c6>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a3c      	ldr	r2, [pc, #240]	@ (8003fa4 <HAL_DMA_Init+0x6b4>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d101      	bne.n	8003eba <HAL_DMA_Init+0x5ca>
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e000      	b.n	8003ebc <HAL_DMA_Init+0x5cc>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d032      	beq.n	8003f26 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f001 fe2d 	bl	8005b20 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b80      	cmp	r3, #128	@ 0x80
 8003ecc:	d102      	bne.n	8003ed4 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ee4:	687a      	ldr	r2, [r7, #4]
 8003ee6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003ee8:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	685b      	ldr	r3, [r3, #4]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d010      	beq.n	8003f14 <HAL_DMA_Init+0x624>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b08      	cmp	r3, #8
 8003ef8:	d80c      	bhi.n	8003f14 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f001 feaa 	bl	8005c54 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f04:	2200      	movs	r2, #0
 8003f06:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f0c:	687a      	ldr	r2, [r7, #4]
 8003f0e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003f10:	605a      	str	r2, [r3, #4]
 8003f12:	e008      	b.n	8003f26 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2200      	movs	r2, #0
 8003f18:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3718      	adds	r7, #24
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	a7fdabf8 	.word	0xa7fdabf8
 8003f44:	cccccccd 	.word	0xcccccccd
 8003f48:	40020010 	.word	0x40020010
 8003f4c:	40020028 	.word	0x40020028
 8003f50:	40020040 	.word	0x40020040
 8003f54:	40020058 	.word	0x40020058
 8003f58:	40020070 	.word	0x40020070
 8003f5c:	40020088 	.word	0x40020088
 8003f60:	400200a0 	.word	0x400200a0
 8003f64:	400200b8 	.word	0x400200b8
 8003f68:	40020410 	.word	0x40020410
 8003f6c:	40020428 	.word	0x40020428
 8003f70:	40020440 	.word	0x40020440
 8003f74:	40020458 	.word	0x40020458
 8003f78:	40020470 	.word	0x40020470
 8003f7c:	40020488 	.word	0x40020488
 8003f80:	400204a0 	.word	0x400204a0
 8003f84:	400204b8 	.word	0x400204b8
 8003f88:	58025408 	.word	0x58025408
 8003f8c:	5802541c 	.word	0x5802541c
 8003f90:	58025430 	.word	0x58025430
 8003f94:	58025444 	.word	0x58025444
 8003f98:	58025458 	.word	0x58025458
 8003f9c:	5802546c 	.word	0x5802546c
 8003fa0:	58025480 	.word	0x58025480
 8003fa4:	58025494 	.word	0x58025494

08003fa8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b086      	sub	sp, #24
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003fb0:	f7fe f8d2 	bl	8002158 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d101      	bne.n	8003fc0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8003fbc:	2301      	movs	r3, #1
 8003fbe:	e2dc      	b.n	800457a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d008      	beq.n	8003fde <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2280      	movs	r2, #128	@ 0x80
 8003fd0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e2cd      	b.n	800457a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a76      	ldr	r2, [pc, #472]	@ (80041bc <HAL_DMA_Abort+0x214>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d04a      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a74      	ldr	r2, [pc, #464]	@ (80041c0 <HAL_DMA_Abort+0x218>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d045      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a73      	ldr	r2, [pc, #460]	@ (80041c4 <HAL_DMA_Abort+0x21c>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d040      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4a71      	ldr	r2, [pc, #452]	@ (80041c8 <HAL_DMA_Abort+0x220>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d03b      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	4a70      	ldr	r2, [pc, #448]	@ (80041cc <HAL_DMA_Abort+0x224>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d036      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a6e      	ldr	r2, [pc, #440]	@ (80041d0 <HAL_DMA_Abort+0x228>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d031      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a6d      	ldr	r2, [pc, #436]	@ (80041d4 <HAL_DMA_Abort+0x22c>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d02c      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a6b      	ldr	r2, [pc, #428]	@ (80041d8 <HAL_DMA_Abort+0x230>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d027      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a6a      	ldr	r2, [pc, #424]	@ (80041dc <HAL_DMA_Abort+0x234>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d022      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a68      	ldr	r2, [pc, #416]	@ (80041e0 <HAL_DMA_Abort+0x238>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d01d      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a67      	ldr	r2, [pc, #412]	@ (80041e4 <HAL_DMA_Abort+0x23c>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d018      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a65      	ldr	r2, [pc, #404]	@ (80041e8 <HAL_DMA_Abort+0x240>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d013      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a64      	ldr	r2, [pc, #400]	@ (80041ec <HAL_DMA_Abort+0x244>)
 800405c:	4293      	cmp	r3, r2
 800405e:	d00e      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a62      	ldr	r2, [pc, #392]	@ (80041f0 <HAL_DMA_Abort+0x248>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d009      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a61      	ldr	r2, [pc, #388]	@ (80041f4 <HAL_DMA_Abort+0x24c>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d004      	beq.n	800407e <HAL_DMA_Abort+0xd6>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a5f      	ldr	r2, [pc, #380]	@ (80041f8 <HAL_DMA_Abort+0x250>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d101      	bne.n	8004082 <HAL_DMA_Abort+0xda>
 800407e:	2301      	movs	r3, #1
 8004080:	e000      	b.n	8004084 <HAL_DMA_Abort+0xdc>
 8004082:	2300      	movs	r3, #0
 8004084:	2b00      	cmp	r3, #0
 8004086:	d013      	beq.n	80040b0 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 021e 	bic.w	r2, r2, #30
 8004096:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	695a      	ldr	r2, [r3, #20]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80040a6:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	e00a      	b.n	80040c6 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f022 020e 	bic.w	r2, r2, #14
 80040be:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	4a3c      	ldr	r2, [pc, #240]	@ (80041bc <HAL_DMA_Abort+0x214>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d072      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a3a      	ldr	r2, [pc, #232]	@ (80041c0 <HAL_DMA_Abort+0x218>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d06d      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a39      	ldr	r2, [pc, #228]	@ (80041c4 <HAL_DMA_Abort+0x21c>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d068      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a37      	ldr	r2, [pc, #220]	@ (80041c8 <HAL_DMA_Abort+0x220>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d063      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4a36      	ldr	r2, [pc, #216]	@ (80041cc <HAL_DMA_Abort+0x224>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d05e      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a34      	ldr	r2, [pc, #208]	@ (80041d0 <HAL_DMA_Abort+0x228>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d059      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a33      	ldr	r2, [pc, #204]	@ (80041d4 <HAL_DMA_Abort+0x22c>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d054      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a31      	ldr	r2, [pc, #196]	@ (80041d8 <HAL_DMA_Abort+0x230>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d04f      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a30      	ldr	r2, [pc, #192]	@ (80041dc <HAL_DMA_Abort+0x234>)
 800411c:	4293      	cmp	r3, r2
 800411e:	d04a      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a2e      	ldr	r2, [pc, #184]	@ (80041e0 <HAL_DMA_Abort+0x238>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d045      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a2d      	ldr	r2, [pc, #180]	@ (80041e4 <HAL_DMA_Abort+0x23c>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d040      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a2b      	ldr	r2, [pc, #172]	@ (80041e8 <HAL_DMA_Abort+0x240>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d03b      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4a2a      	ldr	r2, [pc, #168]	@ (80041ec <HAL_DMA_Abort+0x244>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d036      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	4a28      	ldr	r2, [pc, #160]	@ (80041f0 <HAL_DMA_Abort+0x248>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d031      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a27      	ldr	r2, [pc, #156]	@ (80041f4 <HAL_DMA_Abort+0x24c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d02c      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	4a25      	ldr	r2, [pc, #148]	@ (80041f8 <HAL_DMA_Abort+0x250>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d027      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	4a24      	ldr	r2, [pc, #144]	@ (80041fc <HAL_DMA_Abort+0x254>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d022      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	4a22      	ldr	r2, [pc, #136]	@ (8004200 <HAL_DMA_Abort+0x258>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d01d      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	4a21      	ldr	r2, [pc, #132]	@ (8004204 <HAL_DMA_Abort+0x25c>)
 8004180:	4293      	cmp	r3, r2
 8004182:	d018      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a1f      	ldr	r2, [pc, #124]	@ (8004208 <HAL_DMA_Abort+0x260>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d013      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a1e      	ldr	r2, [pc, #120]	@ (800420c <HAL_DMA_Abort+0x264>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d00e      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a1c      	ldr	r2, [pc, #112]	@ (8004210 <HAL_DMA_Abort+0x268>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d009      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a1b      	ldr	r2, [pc, #108]	@ (8004214 <HAL_DMA_Abort+0x26c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d004      	beq.n	80041b6 <HAL_DMA_Abort+0x20e>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a19      	ldr	r2, [pc, #100]	@ (8004218 <HAL_DMA_Abort+0x270>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d132      	bne.n	800421c <HAL_DMA_Abort+0x274>
 80041b6:	2301      	movs	r3, #1
 80041b8:	e031      	b.n	800421e <HAL_DMA_Abort+0x276>
 80041ba:	bf00      	nop
 80041bc:	40020010 	.word	0x40020010
 80041c0:	40020028 	.word	0x40020028
 80041c4:	40020040 	.word	0x40020040
 80041c8:	40020058 	.word	0x40020058
 80041cc:	40020070 	.word	0x40020070
 80041d0:	40020088 	.word	0x40020088
 80041d4:	400200a0 	.word	0x400200a0
 80041d8:	400200b8 	.word	0x400200b8
 80041dc:	40020410 	.word	0x40020410
 80041e0:	40020428 	.word	0x40020428
 80041e4:	40020440 	.word	0x40020440
 80041e8:	40020458 	.word	0x40020458
 80041ec:	40020470 	.word	0x40020470
 80041f0:	40020488 	.word	0x40020488
 80041f4:	400204a0 	.word	0x400204a0
 80041f8:	400204b8 	.word	0x400204b8
 80041fc:	58025408 	.word	0x58025408
 8004200:	5802541c 	.word	0x5802541c
 8004204:	58025430 	.word	0x58025430
 8004208:	58025444 	.word	0x58025444
 800420c:	58025458 	.word	0x58025458
 8004210:	5802546c 	.word	0x5802546c
 8004214:	58025480 	.word	0x58025480
 8004218:	58025494 	.word	0x58025494
 800421c:	2300      	movs	r3, #0
 800421e:	2b00      	cmp	r3, #0
 8004220:	d007      	beq.n	8004232 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800422c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004230:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a6d      	ldr	r2, [pc, #436]	@ (80043ec <HAL_DMA_Abort+0x444>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d04a      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a6b      	ldr	r2, [pc, #428]	@ (80043f0 <HAL_DMA_Abort+0x448>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d045      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4a6a      	ldr	r2, [pc, #424]	@ (80043f4 <HAL_DMA_Abort+0x44c>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d040      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a68      	ldr	r2, [pc, #416]	@ (80043f8 <HAL_DMA_Abort+0x450>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d03b      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a67      	ldr	r2, [pc, #412]	@ (80043fc <HAL_DMA_Abort+0x454>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d036      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a65      	ldr	r2, [pc, #404]	@ (8004400 <HAL_DMA_Abort+0x458>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d031      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4a64      	ldr	r2, [pc, #400]	@ (8004404 <HAL_DMA_Abort+0x45c>)
 8004274:	4293      	cmp	r3, r2
 8004276:	d02c      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	4a62      	ldr	r2, [pc, #392]	@ (8004408 <HAL_DMA_Abort+0x460>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d027      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a61      	ldr	r2, [pc, #388]	@ (800440c <HAL_DMA_Abort+0x464>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d022      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a5f      	ldr	r2, [pc, #380]	@ (8004410 <HAL_DMA_Abort+0x468>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d01d      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a5e      	ldr	r2, [pc, #376]	@ (8004414 <HAL_DMA_Abort+0x46c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d018      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a5c      	ldr	r2, [pc, #368]	@ (8004418 <HAL_DMA_Abort+0x470>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a5b      	ldr	r2, [pc, #364]	@ (800441c <HAL_DMA_Abort+0x474>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d00e      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a59      	ldr	r2, [pc, #356]	@ (8004420 <HAL_DMA_Abort+0x478>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d009      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a58      	ldr	r2, [pc, #352]	@ (8004424 <HAL_DMA_Abort+0x47c>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d004      	beq.n	80042d2 <HAL_DMA_Abort+0x32a>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	4a56      	ldr	r2, [pc, #344]	@ (8004428 <HAL_DMA_Abort+0x480>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d108      	bne.n	80042e4 <HAL_DMA_Abort+0x33c>
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	681a      	ldr	r2, [r3, #0]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f022 0201 	bic.w	r2, r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
 80042e2:	e007      	b.n	80042f4 <HAL_DMA_Abort+0x34c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681a      	ldr	r2, [r3, #0]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 0201 	bic.w	r2, r2, #1
 80042f2:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80042f4:	e013      	b.n	800431e <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042f6:	f7fd ff2f 	bl	8002158 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b05      	cmp	r3, #5
 8004302:	d90c      	bls.n	800431e <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2220      	movs	r2, #32
 8004308:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2203      	movs	r2, #3
 800430e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e12d      	b.n	800457a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1e5      	bne.n	80042f6 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4a2f      	ldr	r2, [pc, #188]	@ (80043ec <HAL_DMA_Abort+0x444>)
 8004330:	4293      	cmp	r3, r2
 8004332:	d04a      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a2d      	ldr	r2, [pc, #180]	@ (80043f0 <HAL_DMA_Abort+0x448>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d045      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a2c      	ldr	r2, [pc, #176]	@ (80043f4 <HAL_DMA_Abort+0x44c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d040      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a2a      	ldr	r2, [pc, #168]	@ (80043f8 <HAL_DMA_Abort+0x450>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d03b      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	4a29      	ldr	r2, [pc, #164]	@ (80043fc <HAL_DMA_Abort+0x454>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d036      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a27      	ldr	r2, [pc, #156]	@ (8004400 <HAL_DMA_Abort+0x458>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d031      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a26      	ldr	r2, [pc, #152]	@ (8004404 <HAL_DMA_Abort+0x45c>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d02c      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a24      	ldr	r2, [pc, #144]	@ (8004408 <HAL_DMA_Abort+0x460>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d027      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4a23      	ldr	r2, [pc, #140]	@ (800440c <HAL_DMA_Abort+0x464>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d022      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a21      	ldr	r2, [pc, #132]	@ (8004410 <HAL_DMA_Abort+0x468>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d01d      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4a20      	ldr	r2, [pc, #128]	@ (8004414 <HAL_DMA_Abort+0x46c>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d018      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1e      	ldr	r2, [pc, #120]	@ (8004418 <HAL_DMA_Abort+0x470>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d013      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4a1d      	ldr	r2, [pc, #116]	@ (800441c <HAL_DMA_Abort+0x474>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d00e      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a1b      	ldr	r2, [pc, #108]	@ (8004420 <HAL_DMA_Abort+0x478>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d009      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004424 <HAL_DMA_Abort+0x47c>)
 80043bc:	4293      	cmp	r3, r2
 80043be:	d004      	beq.n	80043ca <HAL_DMA_Abort+0x422>
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4a18      	ldr	r2, [pc, #96]	@ (8004428 <HAL_DMA_Abort+0x480>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d101      	bne.n	80043ce <HAL_DMA_Abort+0x426>
 80043ca:	2301      	movs	r3, #1
 80043cc:	e000      	b.n	80043d0 <HAL_DMA_Abort+0x428>
 80043ce:	2300      	movs	r3, #0
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d02b      	beq.n	800442c <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d8:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043de:	f003 031f 	and.w	r3, r3, #31
 80043e2:	223f      	movs	r2, #63	@ 0x3f
 80043e4:	409a      	lsls	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	609a      	str	r2, [r3, #8]
 80043ea:	e02a      	b.n	8004442 <HAL_DMA_Abort+0x49a>
 80043ec:	40020010 	.word	0x40020010
 80043f0:	40020028 	.word	0x40020028
 80043f4:	40020040 	.word	0x40020040
 80043f8:	40020058 	.word	0x40020058
 80043fc:	40020070 	.word	0x40020070
 8004400:	40020088 	.word	0x40020088
 8004404:	400200a0 	.word	0x400200a0
 8004408:	400200b8 	.word	0x400200b8
 800440c:	40020410 	.word	0x40020410
 8004410:	40020428 	.word	0x40020428
 8004414:	40020440 	.word	0x40020440
 8004418:	40020458 	.word	0x40020458
 800441c:	40020470 	.word	0x40020470
 8004420:	40020488 	.word	0x40020488
 8004424:	400204a0 	.word	0x400204a0
 8004428:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004430:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004436:	f003 031f 	and.w	r3, r3, #31
 800443a:	2201      	movs	r2, #1
 800443c:	409a      	lsls	r2, r3
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a4f      	ldr	r2, [pc, #316]	@ (8004584 <HAL_DMA_Abort+0x5dc>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d072      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a4d      	ldr	r2, [pc, #308]	@ (8004588 <HAL_DMA_Abort+0x5e0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d06d      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a4c      	ldr	r2, [pc, #304]	@ (800458c <HAL_DMA_Abort+0x5e4>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d068      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a4a      	ldr	r2, [pc, #296]	@ (8004590 <HAL_DMA_Abort+0x5e8>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d063      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	4a49      	ldr	r2, [pc, #292]	@ (8004594 <HAL_DMA_Abort+0x5ec>)
 8004470:	4293      	cmp	r3, r2
 8004472:	d05e      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a47      	ldr	r2, [pc, #284]	@ (8004598 <HAL_DMA_Abort+0x5f0>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d059      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a46      	ldr	r2, [pc, #280]	@ (800459c <HAL_DMA_Abort+0x5f4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d054      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a44      	ldr	r2, [pc, #272]	@ (80045a0 <HAL_DMA_Abort+0x5f8>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d04f      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a43      	ldr	r2, [pc, #268]	@ (80045a4 <HAL_DMA_Abort+0x5fc>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d04a      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a41      	ldr	r2, [pc, #260]	@ (80045a8 <HAL_DMA_Abort+0x600>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d045      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a40      	ldr	r2, [pc, #256]	@ (80045ac <HAL_DMA_Abort+0x604>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d040      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a3e      	ldr	r2, [pc, #248]	@ (80045b0 <HAL_DMA_Abort+0x608>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d03b      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	4a3d      	ldr	r2, [pc, #244]	@ (80045b4 <HAL_DMA_Abort+0x60c>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d036      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a3b      	ldr	r2, [pc, #236]	@ (80045b8 <HAL_DMA_Abort+0x610>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d031      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	4a3a      	ldr	r2, [pc, #232]	@ (80045bc <HAL_DMA_Abort+0x614>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d02c      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a38      	ldr	r2, [pc, #224]	@ (80045c0 <HAL_DMA_Abort+0x618>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d027      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a37      	ldr	r2, [pc, #220]	@ (80045c4 <HAL_DMA_Abort+0x61c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d022      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a35      	ldr	r2, [pc, #212]	@ (80045c8 <HAL_DMA_Abort+0x620>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d01d      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a34      	ldr	r2, [pc, #208]	@ (80045cc <HAL_DMA_Abort+0x624>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d018      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	4a32      	ldr	r2, [pc, #200]	@ (80045d0 <HAL_DMA_Abort+0x628>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d013      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a31      	ldr	r2, [pc, #196]	@ (80045d4 <HAL_DMA_Abort+0x62c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00e      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a2f      	ldr	r2, [pc, #188]	@ (80045d8 <HAL_DMA_Abort+0x630>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d009      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a2e      	ldr	r2, [pc, #184]	@ (80045dc <HAL_DMA_Abort+0x634>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d004      	beq.n	8004532 <HAL_DMA_Abort+0x58a>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a2c      	ldr	r2, [pc, #176]	@ (80045e0 <HAL_DMA_Abort+0x638>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d101      	bne.n	8004536 <HAL_DMA_Abort+0x58e>
 8004532:	2301      	movs	r3, #1
 8004534:	e000      	b.n	8004538 <HAL_DMA_Abort+0x590>
 8004536:	2300      	movs	r3, #0
 8004538:	2b00      	cmp	r3, #0
 800453a:	d015      	beq.n	8004568 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004544:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800454a:	2b00      	cmp	r3, #0
 800454c:	d00c      	beq.n	8004568 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004558:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800455c:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004566:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	4618      	mov	r0, r3
 800457c:	3718      	adds	r7, #24
 800457e:	46bd      	mov	sp, r7
 8004580:	bd80      	pop	{r7, pc}
 8004582:	bf00      	nop
 8004584:	40020010 	.word	0x40020010
 8004588:	40020028 	.word	0x40020028
 800458c:	40020040 	.word	0x40020040
 8004590:	40020058 	.word	0x40020058
 8004594:	40020070 	.word	0x40020070
 8004598:	40020088 	.word	0x40020088
 800459c:	400200a0 	.word	0x400200a0
 80045a0:	400200b8 	.word	0x400200b8
 80045a4:	40020410 	.word	0x40020410
 80045a8:	40020428 	.word	0x40020428
 80045ac:	40020440 	.word	0x40020440
 80045b0:	40020458 	.word	0x40020458
 80045b4:	40020470 	.word	0x40020470
 80045b8:	40020488 	.word	0x40020488
 80045bc:	400204a0 	.word	0x400204a0
 80045c0:	400204b8 	.word	0x400204b8
 80045c4:	58025408 	.word	0x58025408
 80045c8:	5802541c 	.word	0x5802541c
 80045cc:	58025430 	.word	0x58025430
 80045d0:	58025444 	.word	0x58025444
 80045d4:	58025458 	.word	0x58025458
 80045d8:	5802546c 	.word	0x5802546c
 80045dc:	58025480 	.word	0x58025480
 80045e0:	58025494 	.word	0x58025494

080045e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e237      	b.n	8004a66 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d004      	beq.n	800460c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2280      	movs	r2, #128	@ 0x80
 8004606:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	e22c      	b.n	8004a66 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a5c      	ldr	r2, [pc, #368]	@ (8004784 <HAL_DMA_Abort_IT+0x1a0>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d04a      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a5b      	ldr	r2, [pc, #364]	@ (8004788 <HAL_DMA_Abort_IT+0x1a4>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d045      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a59      	ldr	r2, [pc, #356]	@ (800478c <HAL_DMA_Abort_IT+0x1a8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d040      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a58      	ldr	r2, [pc, #352]	@ (8004790 <HAL_DMA_Abort_IT+0x1ac>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d03b      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a56      	ldr	r2, [pc, #344]	@ (8004794 <HAL_DMA_Abort_IT+0x1b0>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d036      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a55      	ldr	r2, [pc, #340]	@ (8004798 <HAL_DMA_Abort_IT+0x1b4>)
 8004644:	4293      	cmp	r3, r2
 8004646:	d031      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a53      	ldr	r2, [pc, #332]	@ (800479c <HAL_DMA_Abort_IT+0x1b8>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d02c      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a52      	ldr	r2, [pc, #328]	@ (80047a0 <HAL_DMA_Abort_IT+0x1bc>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d027      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a50      	ldr	r2, [pc, #320]	@ (80047a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d022      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	4a4f      	ldr	r2, [pc, #316]	@ (80047a8 <HAL_DMA_Abort_IT+0x1c4>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d01d      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4a4d      	ldr	r2, [pc, #308]	@ (80047ac <HAL_DMA_Abort_IT+0x1c8>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d018      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4a4c      	ldr	r2, [pc, #304]	@ (80047b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d013      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a4a      	ldr	r2, [pc, #296]	@ (80047b4 <HAL_DMA_Abort_IT+0x1d0>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d00e      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a49      	ldr	r2, [pc, #292]	@ (80047b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d009      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a47      	ldr	r2, [pc, #284]	@ (80047bc <HAL_DMA_Abort_IT+0x1d8>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d004      	beq.n	80046ac <HAL_DMA_Abort_IT+0xc8>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a46      	ldr	r2, [pc, #280]	@ (80047c0 <HAL_DMA_Abort_IT+0x1dc>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d101      	bne.n	80046b0 <HAL_DMA_Abort_IT+0xcc>
 80046ac:	2301      	movs	r3, #1
 80046ae:	e000      	b.n	80046b2 <HAL_DMA_Abort_IT+0xce>
 80046b0:	2300      	movs	r3, #0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	f000 8086 	beq.w	80047c4 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2204      	movs	r2, #4
 80046bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a2f      	ldr	r2, [pc, #188]	@ (8004784 <HAL_DMA_Abort_IT+0x1a0>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d04a      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	4a2e      	ldr	r2, [pc, #184]	@ (8004788 <HAL_DMA_Abort_IT+0x1a4>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d045      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a2c      	ldr	r2, [pc, #176]	@ (800478c <HAL_DMA_Abort_IT+0x1a8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d040      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a2b      	ldr	r2, [pc, #172]	@ (8004790 <HAL_DMA_Abort_IT+0x1ac>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d03b      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a29      	ldr	r2, [pc, #164]	@ (8004794 <HAL_DMA_Abort_IT+0x1b0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d036      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a28      	ldr	r2, [pc, #160]	@ (8004798 <HAL_DMA_Abort_IT+0x1b4>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d031      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a26      	ldr	r2, [pc, #152]	@ (800479c <HAL_DMA_Abort_IT+0x1b8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d02c      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	4a25      	ldr	r2, [pc, #148]	@ (80047a0 <HAL_DMA_Abort_IT+0x1bc>)
 800470c:	4293      	cmp	r3, r2
 800470e:	d027      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a23      	ldr	r2, [pc, #140]	@ (80047a4 <HAL_DMA_Abort_IT+0x1c0>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d022      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a22      	ldr	r2, [pc, #136]	@ (80047a8 <HAL_DMA_Abort_IT+0x1c4>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d01d      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a20      	ldr	r2, [pc, #128]	@ (80047ac <HAL_DMA_Abort_IT+0x1c8>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d018      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a1f      	ldr	r2, [pc, #124]	@ (80047b0 <HAL_DMA_Abort_IT+0x1cc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d013      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a1d      	ldr	r2, [pc, #116]	@ (80047b4 <HAL_DMA_Abort_IT+0x1d0>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d00e      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a1c      	ldr	r2, [pc, #112]	@ (80047b8 <HAL_DMA_Abort_IT+0x1d4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d009      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a1a      	ldr	r2, [pc, #104]	@ (80047bc <HAL_DMA_Abort_IT+0x1d8>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d004      	beq.n	8004760 <HAL_DMA_Abort_IT+0x17c>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a19      	ldr	r2, [pc, #100]	@ (80047c0 <HAL_DMA_Abort_IT+0x1dc>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d108      	bne.n	8004772 <HAL_DMA_Abort_IT+0x18e>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	681a      	ldr	r2, [r3, #0]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f022 0201 	bic.w	r2, r2, #1
 800476e:	601a      	str	r2, [r3, #0]
 8004770:	e178      	b.n	8004a64 <HAL_DMA_Abort_IT+0x480>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f022 0201 	bic.w	r2, r2, #1
 8004780:	601a      	str	r2, [r3, #0]
 8004782:	e16f      	b.n	8004a64 <HAL_DMA_Abort_IT+0x480>
 8004784:	40020010 	.word	0x40020010
 8004788:	40020028 	.word	0x40020028
 800478c:	40020040 	.word	0x40020040
 8004790:	40020058 	.word	0x40020058
 8004794:	40020070 	.word	0x40020070
 8004798:	40020088 	.word	0x40020088
 800479c:	400200a0 	.word	0x400200a0
 80047a0:	400200b8 	.word	0x400200b8
 80047a4:	40020410 	.word	0x40020410
 80047a8:	40020428 	.word	0x40020428
 80047ac:	40020440 	.word	0x40020440
 80047b0:	40020458 	.word	0x40020458
 80047b4:	40020470 	.word	0x40020470
 80047b8:	40020488 	.word	0x40020488
 80047bc:	400204a0 	.word	0x400204a0
 80047c0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f022 020e 	bic.w	r2, r2, #14
 80047d2:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a6c      	ldr	r2, [pc, #432]	@ (800498c <HAL_DMA_Abort_IT+0x3a8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d04a      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	4a6b      	ldr	r2, [pc, #428]	@ (8004990 <HAL_DMA_Abort_IT+0x3ac>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d045      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4a69      	ldr	r2, [pc, #420]	@ (8004994 <HAL_DMA_Abort_IT+0x3b0>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d040      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	4a68      	ldr	r2, [pc, #416]	@ (8004998 <HAL_DMA_Abort_IT+0x3b4>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d03b      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a66      	ldr	r2, [pc, #408]	@ (800499c <HAL_DMA_Abort_IT+0x3b8>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d036      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a65      	ldr	r2, [pc, #404]	@ (80049a0 <HAL_DMA_Abort_IT+0x3bc>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d031      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4a63      	ldr	r2, [pc, #396]	@ (80049a4 <HAL_DMA_Abort_IT+0x3c0>)
 8004816:	4293      	cmp	r3, r2
 8004818:	d02c      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4a62      	ldr	r2, [pc, #392]	@ (80049a8 <HAL_DMA_Abort_IT+0x3c4>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d027      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4a60      	ldr	r2, [pc, #384]	@ (80049ac <HAL_DMA_Abort_IT+0x3c8>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d022      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	4a5f      	ldr	r2, [pc, #380]	@ (80049b0 <HAL_DMA_Abort_IT+0x3cc>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d01d      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a5d      	ldr	r2, [pc, #372]	@ (80049b4 <HAL_DMA_Abort_IT+0x3d0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d018      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4a5c      	ldr	r2, [pc, #368]	@ (80049b8 <HAL_DMA_Abort_IT+0x3d4>)
 8004848:	4293      	cmp	r3, r2
 800484a:	d013      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a5a      	ldr	r2, [pc, #360]	@ (80049bc <HAL_DMA_Abort_IT+0x3d8>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d00e      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a59      	ldr	r2, [pc, #356]	@ (80049c0 <HAL_DMA_Abort_IT+0x3dc>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d009      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a57      	ldr	r2, [pc, #348]	@ (80049c4 <HAL_DMA_Abort_IT+0x3e0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d004      	beq.n	8004874 <HAL_DMA_Abort_IT+0x290>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4a56      	ldr	r2, [pc, #344]	@ (80049c8 <HAL_DMA_Abort_IT+0x3e4>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d108      	bne.n	8004886 <HAL_DMA_Abort_IT+0x2a2>
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f022 0201 	bic.w	r2, r2, #1
 8004882:	601a      	str	r2, [r3, #0]
 8004884:	e007      	b.n	8004896 <HAL_DMA_Abort_IT+0x2b2>
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f022 0201 	bic.w	r2, r2, #1
 8004894:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a3c      	ldr	r2, [pc, #240]	@ (800498c <HAL_DMA_Abort_IT+0x3a8>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d072      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a3a      	ldr	r2, [pc, #232]	@ (8004990 <HAL_DMA_Abort_IT+0x3ac>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d06d      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a39      	ldr	r2, [pc, #228]	@ (8004994 <HAL_DMA_Abort_IT+0x3b0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d068      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a37      	ldr	r2, [pc, #220]	@ (8004998 <HAL_DMA_Abort_IT+0x3b4>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d063      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a36      	ldr	r2, [pc, #216]	@ (800499c <HAL_DMA_Abort_IT+0x3b8>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d05e      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a34      	ldr	r2, [pc, #208]	@ (80049a0 <HAL_DMA_Abort_IT+0x3bc>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d059      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a33      	ldr	r2, [pc, #204]	@ (80049a4 <HAL_DMA_Abort_IT+0x3c0>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d054      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a31      	ldr	r2, [pc, #196]	@ (80049a8 <HAL_DMA_Abort_IT+0x3c4>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d04f      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a30      	ldr	r2, [pc, #192]	@ (80049ac <HAL_DMA_Abort_IT+0x3c8>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d04a      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a2e      	ldr	r2, [pc, #184]	@ (80049b0 <HAL_DMA_Abort_IT+0x3cc>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d045      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a2d      	ldr	r2, [pc, #180]	@ (80049b4 <HAL_DMA_Abort_IT+0x3d0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d040      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a2b      	ldr	r2, [pc, #172]	@ (80049b8 <HAL_DMA_Abort_IT+0x3d4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d03b      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a2a      	ldr	r2, [pc, #168]	@ (80049bc <HAL_DMA_Abort_IT+0x3d8>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d036      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a28      	ldr	r2, [pc, #160]	@ (80049c0 <HAL_DMA_Abort_IT+0x3dc>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d031      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a27      	ldr	r2, [pc, #156]	@ (80049c4 <HAL_DMA_Abort_IT+0x3e0>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d02c      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a25      	ldr	r2, [pc, #148]	@ (80049c8 <HAL_DMA_Abort_IT+0x3e4>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d027      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a24      	ldr	r2, [pc, #144]	@ (80049cc <HAL_DMA_Abort_IT+0x3e8>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d022      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a22      	ldr	r2, [pc, #136]	@ (80049d0 <HAL_DMA_Abort_IT+0x3ec>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d01d      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a21      	ldr	r2, [pc, #132]	@ (80049d4 <HAL_DMA_Abort_IT+0x3f0>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d018      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a1f      	ldr	r2, [pc, #124]	@ (80049d8 <HAL_DMA_Abort_IT+0x3f4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d013      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4a1e      	ldr	r2, [pc, #120]	@ (80049dc <HAL_DMA_Abort_IT+0x3f8>)
 8004964:	4293      	cmp	r3, r2
 8004966:	d00e      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a1c      	ldr	r2, [pc, #112]	@ (80049e0 <HAL_DMA_Abort_IT+0x3fc>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d009      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a1b      	ldr	r2, [pc, #108]	@ (80049e4 <HAL_DMA_Abort_IT+0x400>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d004      	beq.n	8004986 <HAL_DMA_Abort_IT+0x3a2>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	4a19      	ldr	r2, [pc, #100]	@ (80049e8 <HAL_DMA_Abort_IT+0x404>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d132      	bne.n	80049ec <HAL_DMA_Abort_IT+0x408>
 8004986:	2301      	movs	r3, #1
 8004988:	e031      	b.n	80049ee <HAL_DMA_Abort_IT+0x40a>
 800498a:	bf00      	nop
 800498c:	40020010 	.word	0x40020010
 8004990:	40020028 	.word	0x40020028
 8004994:	40020040 	.word	0x40020040
 8004998:	40020058 	.word	0x40020058
 800499c:	40020070 	.word	0x40020070
 80049a0:	40020088 	.word	0x40020088
 80049a4:	400200a0 	.word	0x400200a0
 80049a8:	400200b8 	.word	0x400200b8
 80049ac:	40020410 	.word	0x40020410
 80049b0:	40020428 	.word	0x40020428
 80049b4:	40020440 	.word	0x40020440
 80049b8:	40020458 	.word	0x40020458
 80049bc:	40020470 	.word	0x40020470
 80049c0:	40020488 	.word	0x40020488
 80049c4:	400204a0 	.word	0x400204a0
 80049c8:	400204b8 	.word	0x400204b8
 80049cc:	58025408 	.word	0x58025408
 80049d0:	5802541c 	.word	0x5802541c
 80049d4:	58025430 	.word	0x58025430
 80049d8:	58025444 	.word	0x58025444
 80049dc:	58025458 	.word	0x58025458
 80049e0:	5802546c 	.word	0x5802546c
 80049e4:	58025480 	.word	0x58025480
 80049e8:	58025494 	.word	0x58025494
 80049ec:	2300      	movs	r3, #0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d028      	beq.n	8004a44 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a00:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a06:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0c:	f003 031f 	and.w	r3, r3, #31
 8004a10:	2201      	movs	r2, #1
 8004a12:	409a      	lsls	r2, r3
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8004a20:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d00c      	beq.n	8004a44 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004a34:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a38:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004a42:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2201      	movs	r2, #1
 8004a48:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d003      	beq.n	8004a64 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a60:	6878      	ldr	r0, [r7, #4]
 8004a62:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3710      	adds	r7, #16
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop

08004a70 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b08a      	sub	sp, #40	@ 0x28
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a7c:	4b67      	ldr	r3, [pc, #412]	@ (8004c1c <HAL_DMA_IRQHandler+0x1ac>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a67      	ldr	r2, [pc, #412]	@ (8004c20 <HAL_DMA_IRQHandler+0x1b0>)
 8004a82:	fba2 2303 	umull	r2, r3, r2, r3
 8004a86:	0a9b      	lsrs	r3, r3, #10
 8004a88:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a8e:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a94:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8004a96:	6a3b      	ldr	r3, [r7, #32]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8004a9c:	69fb      	ldr	r3, [r7, #28]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4a5f      	ldr	r2, [pc, #380]	@ (8004c24 <HAL_DMA_IRQHandler+0x1b4>)
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d04a      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a5d      	ldr	r2, [pc, #372]	@ (8004c28 <HAL_DMA_IRQHandler+0x1b8>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d045      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a5c      	ldr	r2, [pc, #368]	@ (8004c2c <HAL_DMA_IRQHandler+0x1bc>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d040      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a5a      	ldr	r2, [pc, #360]	@ (8004c30 <HAL_DMA_IRQHandler+0x1c0>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d03b      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4a59      	ldr	r2, [pc, #356]	@ (8004c34 <HAL_DMA_IRQHandler+0x1c4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d036      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a57      	ldr	r2, [pc, #348]	@ (8004c38 <HAL_DMA_IRQHandler+0x1c8>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d031      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a56      	ldr	r2, [pc, #344]	@ (8004c3c <HAL_DMA_IRQHandler+0x1cc>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d02c      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a54      	ldr	r2, [pc, #336]	@ (8004c40 <HAL_DMA_IRQHandler+0x1d0>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d027      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a53      	ldr	r2, [pc, #332]	@ (8004c44 <HAL_DMA_IRQHandler+0x1d4>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d022      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a51      	ldr	r2, [pc, #324]	@ (8004c48 <HAL_DMA_IRQHandler+0x1d8>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d01d      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4a50      	ldr	r2, [pc, #320]	@ (8004c4c <HAL_DMA_IRQHandler+0x1dc>)
 8004b0c:	4293      	cmp	r3, r2
 8004b0e:	d018      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a4e      	ldr	r2, [pc, #312]	@ (8004c50 <HAL_DMA_IRQHandler+0x1e0>)
 8004b16:	4293      	cmp	r3, r2
 8004b18:	d013      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a4d      	ldr	r2, [pc, #308]	@ (8004c54 <HAL_DMA_IRQHandler+0x1e4>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d00e      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a4b      	ldr	r2, [pc, #300]	@ (8004c58 <HAL_DMA_IRQHandler+0x1e8>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d009      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	4a4a      	ldr	r2, [pc, #296]	@ (8004c5c <HAL_DMA_IRQHandler+0x1ec>)
 8004b34:	4293      	cmp	r3, r2
 8004b36:	d004      	beq.n	8004b42 <HAL_DMA_IRQHandler+0xd2>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	4a48      	ldr	r2, [pc, #288]	@ (8004c60 <HAL_DMA_IRQHandler+0x1f0>)
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d101      	bne.n	8004b46 <HAL_DMA_IRQHandler+0xd6>
 8004b42:	2301      	movs	r3, #1
 8004b44:	e000      	b.n	8004b48 <HAL_DMA_IRQHandler+0xd8>
 8004b46:	2300      	movs	r3, #0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f000 842b 	beq.w	80053a4 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b52:	f003 031f 	and.w	r3, r3, #31
 8004b56:	2208      	movs	r2, #8
 8004b58:	409a      	lsls	r2, r3
 8004b5a:	69bb      	ldr	r3, [r7, #24]
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f000 80a2 	beq.w	8004ca8 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a2e      	ldr	r2, [pc, #184]	@ (8004c24 <HAL_DMA_IRQHandler+0x1b4>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d04a      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a2d      	ldr	r2, [pc, #180]	@ (8004c28 <HAL_DMA_IRQHandler+0x1b8>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d045      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8004c2c <HAL_DMA_IRQHandler+0x1bc>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d040      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a2a      	ldr	r2, [pc, #168]	@ (8004c30 <HAL_DMA_IRQHandler+0x1c0>)
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d03b      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a28      	ldr	r2, [pc, #160]	@ (8004c34 <HAL_DMA_IRQHandler+0x1c4>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d036      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a27      	ldr	r2, [pc, #156]	@ (8004c38 <HAL_DMA_IRQHandler+0x1c8>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d031      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	4a25      	ldr	r2, [pc, #148]	@ (8004c3c <HAL_DMA_IRQHandler+0x1cc>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d02c      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	4a24      	ldr	r2, [pc, #144]	@ (8004c40 <HAL_DMA_IRQHandler+0x1d0>)
 8004bb0:	4293      	cmp	r3, r2
 8004bb2:	d027      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a22      	ldr	r2, [pc, #136]	@ (8004c44 <HAL_DMA_IRQHandler+0x1d4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d022      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4a21      	ldr	r2, [pc, #132]	@ (8004c48 <HAL_DMA_IRQHandler+0x1d8>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d01d      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a1f      	ldr	r2, [pc, #124]	@ (8004c4c <HAL_DMA_IRQHandler+0x1dc>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d018      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	4a1e      	ldr	r2, [pc, #120]	@ (8004c50 <HAL_DMA_IRQHandler+0x1e0>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d013      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a1c      	ldr	r2, [pc, #112]	@ (8004c54 <HAL_DMA_IRQHandler+0x1e4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d00e      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a1b      	ldr	r2, [pc, #108]	@ (8004c58 <HAL_DMA_IRQHandler+0x1e8>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d009      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a19      	ldr	r2, [pc, #100]	@ (8004c5c <HAL_DMA_IRQHandler+0x1ec>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d004      	beq.n	8004c04 <HAL_DMA_IRQHandler+0x194>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	4a18      	ldr	r2, [pc, #96]	@ (8004c60 <HAL_DMA_IRQHandler+0x1f0>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d12f      	bne.n	8004c64 <HAL_DMA_IRQHandler+0x1f4>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f003 0304 	and.w	r3, r3, #4
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	bf14      	ite	ne
 8004c12:	2301      	movne	r3, #1
 8004c14:	2300      	moveq	r3, #0
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	e02e      	b.n	8004c78 <HAL_DMA_IRQHandler+0x208>
 8004c1a:	bf00      	nop
 8004c1c:	24000190 	.word	0x24000190
 8004c20:	1b4e81b5 	.word	0x1b4e81b5
 8004c24:	40020010 	.word	0x40020010
 8004c28:	40020028 	.word	0x40020028
 8004c2c:	40020040 	.word	0x40020040
 8004c30:	40020058 	.word	0x40020058
 8004c34:	40020070 	.word	0x40020070
 8004c38:	40020088 	.word	0x40020088
 8004c3c:	400200a0 	.word	0x400200a0
 8004c40:	400200b8 	.word	0x400200b8
 8004c44:	40020410 	.word	0x40020410
 8004c48:	40020428 	.word	0x40020428
 8004c4c:	40020440 	.word	0x40020440
 8004c50:	40020458 	.word	0x40020458
 8004c54:	40020470 	.word	0x40020470
 8004c58:	40020488 	.word	0x40020488
 8004c5c:	400204a0 	.word	0x400204a0
 8004c60:	400204b8 	.word	0x400204b8
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 0308 	and.w	r3, r3, #8
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	bf14      	ite	ne
 8004c72:	2301      	movne	r3, #1
 8004c74:	2300      	moveq	r3, #0
 8004c76:	b2db      	uxtb	r3, r3
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d015      	beq.n	8004ca8 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f022 0204 	bic.w	r2, r2, #4
 8004c8a:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c90:	f003 031f 	and.w	r3, r3, #31
 8004c94:	2208      	movs	r2, #8
 8004c96:	409a      	lsls	r2, r3
 8004c98:	6a3b      	ldr	r3, [r7, #32]
 8004c9a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca0:	f043 0201 	orr.w	r2, r3, #1
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cac:	f003 031f 	and.w	r3, r3, #31
 8004cb0:	69ba      	ldr	r2, [r7, #24]
 8004cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d06e      	beq.n	8004d9c <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	4a69      	ldr	r2, [pc, #420]	@ (8004e68 <HAL_DMA_IRQHandler+0x3f8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d04a      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a67      	ldr	r2, [pc, #412]	@ (8004e6c <HAL_DMA_IRQHandler+0x3fc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d045      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a66      	ldr	r2, [pc, #408]	@ (8004e70 <HAL_DMA_IRQHandler+0x400>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d040      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a64      	ldr	r2, [pc, #400]	@ (8004e74 <HAL_DMA_IRQHandler+0x404>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d03b      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a63      	ldr	r2, [pc, #396]	@ (8004e78 <HAL_DMA_IRQHandler+0x408>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d036      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	4a61      	ldr	r2, [pc, #388]	@ (8004e7c <HAL_DMA_IRQHandler+0x40c>)
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d031      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	4a60      	ldr	r2, [pc, #384]	@ (8004e80 <HAL_DMA_IRQHandler+0x410>)
 8004d00:	4293      	cmp	r3, r2
 8004d02:	d02c      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	4a5e      	ldr	r2, [pc, #376]	@ (8004e84 <HAL_DMA_IRQHandler+0x414>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d027      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a5d      	ldr	r2, [pc, #372]	@ (8004e88 <HAL_DMA_IRQHandler+0x418>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d022      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4a5b      	ldr	r2, [pc, #364]	@ (8004e8c <HAL_DMA_IRQHandler+0x41c>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01d      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a5a      	ldr	r2, [pc, #360]	@ (8004e90 <HAL_DMA_IRQHandler+0x420>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d018      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a58      	ldr	r2, [pc, #352]	@ (8004e94 <HAL_DMA_IRQHandler+0x424>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d013      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a57      	ldr	r2, [pc, #348]	@ (8004e98 <HAL_DMA_IRQHandler+0x428>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d00e      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4a55      	ldr	r2, [pc, #340]	@ (8004e9c <HAL_DMA_IRQHandler+0x42c>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d009      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a54      	ldr	r2, [pc, #336]	@ (8004ea0 <HAL_DMA_IRQHandler+0x430>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d004      	beq.n	8004d5e <HAL_DMA_IRQHandler+0x2ee>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a52      	ldr	r2, [pc, #328]	@ (8004ea4 <HAL_DMA_IRQHandler+0x434>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d10a      	bne.n	8004d74 <HAL_DMA_IRQHandler+0x304>
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	695b      	ldr	r3, [r3, #20]
 8004d64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	bf14      	ite	ne
 8004d6c:	2301      	movne	r3, #1
 8004d6e:	2300      	moveq	r3, #0
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	e003      	b.n	8004d7c <HAL_DMA_IRQHandler+0x30c>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	2300      	movs	r3, #0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00d      	beq.n	8004d9c <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d84:	f003 031f 	and.w	r3, r3, #31
 8004d88:	2201      	movs	r2, #1
 8004d8a:	409a      	lsls	r2, r3
 8004d8c:	6a3b      	ldr	r3, [r7, #32]
 8004d8e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d94:	f043 0202 	orr.w	r2, r3, #2
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da0:	f003 031f 	and.w	r3, r3, #31
 8004da4:	2204      	movs	r2, #4
 8004da6:	409a      	lsls	r2, r3
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 808f 	beq.w	8004ed0 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a2c      	ldr	r2, [pc, #176]	@ (8004e68 <HAL_DMA_IRQHandler+0x3f8>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d04a      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a2a      	ldr	r2, [pc, #168]	@ (8004e6c <HAL_DMA_IRQHandler+0x3fc>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d045      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a29      	ldr	r2, [pc, #164]	@ (8004e70 <HAL_DMA_IRQHandler+0x400>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d040      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a27      	ldr	r2, [pc, #156]	@ (8004e74 <HAL_DMA_IRQHandler+0x404>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d03b      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a26      	ldr	r2, [pc, #152]	@ (8004e78 <HAL_DMA_IRQHandler+0x408>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d036      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a24      	ldr	r2, [pc, #144]	@ (8004e7c <HAL_DMA_IRQHandler+0x40c>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d031      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a23      	ldr	r2, [pc, #140]	@ (8004e80 <HAL_DMA_IRQHandler+0x410>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d02c      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a21      	ldr	r2, [pc, #132]	@ (8004e84 <HAL_DMA_IRQHandler+0x414>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d027      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a20      	ldr	r2, [pc, #128]	@ (8004e88 <HAL_DMA_IRQHandler+0x418>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d022      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a1e      	ldr	r2, [pc, #120]	@ (8004e8c <HAL_DMA_IRQHandler+0x41c>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d01d      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a1d      	ldr	r2, [pc, #116]	@ (8004e90 <HAL_DMA_IRQHandler+0x420>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d018      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a1b      	ldr	r2, [pc, #108]	@ (8004e94 <HAL_DMA_IRQHandler+0x424>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d013      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	4a1a      	ldr	r2, [pc, #104]	@ (8004e98 <HAL_DMA_IRQHandler+0x428>)
 8004e30:	4293      	cmp	r3, r2
 8004e32:	d00e      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	4a18      	ldr	r2, [pc, #96]	@ (8004e9c <HAL_DMA_IRQHandler+0x42c>)
 8004e3a:	4293      	cmp	r3, r2
 8004e3c:	d009      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	4a17      	ldr	r2, [pc, #92]	@ (8004ea0 <HAL_DMA_IRQHandler+0x430>)
 8004e44:	4293      	cmp	r3, r2
 8004e46:	d004      	beq.n	8004e52 <HAL_DMA_IRQHandler+0x3e2>
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a15      	ldr	r2, [pc, #84]	@ (8004ea4 <HAL_DMA_IRQHandler+0x434>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d12a      	bne.n	8004ea8 <HAL_DMA_IRQHandler+0x438>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0302 	and.w	r3, r3, #2
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	bf14      	ite	ne
 8004e60:	2301      	movne	r3, #1
 8004e62:	2300      	moveq	r3, #0
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	e023      	b.n	8004eb0 <HAL_DMA_IRQHandler+0x440>
 8004e68:	40020010 	.word	0x40020010
 8004e6c:	40020028 	.word	0x40020028
 8004e70:	40020040 	.word	0x40020040
 8004e74:	40020058 	.word	0x40020058
 8004e78:	40020070 	.word	0x40020070
 8004e7c:	40020088 	.word	0x40020088
 8004e80:	400200a0 	.word	0x400200a0
 8004e84:	400200b8 	.word	0x400200b8
 8004e88:	40020410 	.word	0x40020410
 8004e8c:	40020428 	.word	0x40020428
 8004e90:	40020440 	.word	0x40020440
 8004e94:	40020458 	.word	0x40020458
 8004e98:	40020470 	.word	0x40020470
 8004e9c:	40020488 	.word	0x40020488
 8004ea0:	400204a0 	.word	0x400204a0
 8004ea4:	400204b8 	.word	0x400204b8
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d00d      	beq.n	8004ed0 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eb8:	f003 031f 	and.w	r3, r3, #31
 8004ebc:	2204      	movs	r2, #4
 8004ebe:	409a      	lsls	r2, r3
 8004ec0:	6a3b      	ldr	r3, [r7, #32]
 8004ec2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ec8:	f043 0204 	orr.w	r2, r3, #4
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ed4:	f003 031f 	and.w	r3, r3, #31
 8004ed8:	2210      	movs	r2, #16
 8004eda:	409a      	lsls	r2, r3
 8004edc:	69bb      	ldr	r3, [r7, #24]
 8004ede:	4013      	ands	r3, r2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	f000 80a6 	beq.w	8005032 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	4a85      	ldr	r2, [pc, #532]	@ (8005100 <HAL_DMA_IRQHandler+0x690>)
 8004eec:	4293      	cmp	r3, r2
 8004eee:	d04a      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	4a83      	ldr	r2, [pc, #524]	@ (8005104 <HAL_DMA_IRQHandler+0x694>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d045      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a82      	ldr	r2, [pc, #520]	@ (8005108 <HAL_DMA_IRQHandler+0x698>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d040      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	4a80      	ldr	r2, [pc, #512]	@ (800510c <HAL_DMA_IRQHandler+0x69c>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d03b      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4a7f      	ldr	r2, [pc, #508]	@ (8005110 <HAL_DMA_IRQHandler+0x6a0>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d036      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a7d      	ldr	r2, [pc, #500]	@ (8005114 <HAL_DMA_IRQHandler+0x6a4>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d031      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4a7c      	ldr	r2, [pc, #496]	@ (8005118 <HAL_DMA_IRQHandler+0x6a8>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d02c      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4a7a      	ldr	r2, [pc, #488]	@ (800511c <HAL_DMA_IRQHandler+0x6ac>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d027      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a79      	ldr	r2, [pc, #484]	@ (8005120 <HAL_DMA_IRQHandler+0x6b0>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d022      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	4a77      	ldr	r2, [pc, #476]	@ (8005124 <HAL_DMA_IRQHandler+0x6b4>)
 8004f46:	4293      	cmp	r3, r2
 8004f48:	d01d      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4a76      	ldr	r2, [pc, #472]	@ (8005128 <HAL_DMA_IRQHandler+0x6b8>)
 8004f50:	4293      	cmp	r3, r2
 8004f52:	d018      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a74      	ldr	r2, [pc, #464]	@ (800512c <HAL_DMA_IRQHandler+0x6bc>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d013      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	4a73      	ldr	r2, [pc, #460]	@ (8005130 <HAL_DMA_IRQHandler+0x6c0>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d00e      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a71      	ldr	r2, [pc, #452]	@ (8005134 <HAL_DMA_IRQHandler+0x6c4>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d009      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a70      	ldr	r2, [pc, #448]	@ (8005138 <HAL_DMA_IRQHandler+0x6c8>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d004      	beq.n	8004f86 <HAL_DMA_IRQHandler+0x516>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a6e      	ldr	r2, [pc, #440]	@ (800513c <HAL_DMA_IRQHandler+0x6cc>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d10a      	bne.n	8004f9c <HAL_DMA_IRQHandler+0x52c>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 0308 	and.w	r3, r3, #8
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	bf14      	ite	ne
 8004f94:	2301      	movne	r3, #1
 8004f96:	2300      	moveq	r3, #0
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	e009      	b.n	8004fb0 <HAL_DMA_IRQHandler+0x540>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	bf14      	ite	ne
 8004faa:	2301      	movne	r3, #1
 8004fac:	2300      	moveq	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d03e      	beq.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fb8:	f003 031f 	and.w	r3, r3, #31
 8004fbc:	2210      	movs	r2, #16
 8004fbe:	409a      	lsls	r2, r3
 8004fc0:	6a3b      	ldr	r3, [r7, #32]
 8004fc2:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d018      	beq.n	8005004 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d108      	bne.n	8004ff2 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d024      	beq.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	4798      	blx	r3
 8004ff0:	e01f      	b.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d01b      	beq.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	4798      	blx	r3
 8005002:	e016      	b.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500e:	2b00      	cmp	r3, #0
 8005010:	d107      	bne.n	8005022 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f022 0208 	bic.w	r2, r2, #8
 8005020:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005036:	f003 031f 	and.w	r3, r3, #31
 800503a:	2220      	movs	r2, #32
 800503c:	409a      	lsls	r2, r3
 800503e:	69bb      	ldr	r3, [r7, #24]
 8005040:	4013      	ands	r3, r2
 8005042:	2b00      	cmp	r3, #0
 8005044:	f000 8110 	beq.w	8005268 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a2c      	ldr	r2, [pc, #176]	@ (8005100 <HAL_DMA_IRQHandler+0x690>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d04a      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	4a2b      	ldr	r2, [pc, #172]	@ (8005104 <HAL_DMA_IRQHandler+0x694>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d045      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a29      	ldr	r2, [pc, #164]	@ (8005108 <HAL_DMA_IRQHandler+0x698>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d040      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a28      	ldr	r2, [pc, #160]	@ (800510c <HAL_DMA_IRQHandler+0x69c>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d03b      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a26      	ldr	r2, [pc, #152]	@ (8005110 <HAL_DMA_IRQHandler+0x6a0>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d036      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a25      	ldr	r2, [pc, #148]	@ (8005114 <HAL_DMA_IRQHandler+0x6a4>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d031      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a23      	ldr	r2, [pc, #140]	@ (8005118 <HAL_DMA_IRQHandler+0x6a8>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d02c      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a22      	ldr	r2, [pc, #136]	@ (800511c <HAL_DMA_IRQHandler+0x6ac>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d027      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a20      	ldr	r2, [pc, #128]	@ (8005120 <HAL_DMA_IRQHandler+0x6b0>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d022      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a1f      	ldr	r2, [pc, #124]	@ (8005124 <HAL_DMA_IRQHandler+0x6b4>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d01d      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a1d      	ldr	r2, [pc, #116]	@ (8005128 <HAL_DMA_IRQHandler+0x6b8>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d018      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a1c      	ldr	r2, [pc, #112]	@ (800512c <HAL_DMA_IRQHandler+0x6bc>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d013      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a1a      	ldr	r2, [pc, #104]	@ (8005130 <HAL_DMA_IRQHandler+0x6c0>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d00e      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a19      	ldr	r2, [pc, #100]	@ (8005134 <HAL_DMA_IRQHandler+0x6c4>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d009      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a17      	ldr	r2, [pc, #92]	@ (8005138 <HAL_DMA_IRQHandler+0x6c8>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d004      	beq.n	80050e8 <HAL_DMA_IRQHandler+0x678>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	4a16      	ldr	r2, [pc, #88]	@ (800513c <HAL_DMA_IRQHandler+0x6cc>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d12b      	bne.n	8005140 <HAL_DMA_IRQHandler+0x6d0>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0310 	and.w	r3, r3, #16
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	bf14      	ite	ne
 80050f6:	2301      	movne	r3, #1
 80050f8:	2300      	moveq	r3, #0
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	e02a      	b.n	8005154 <HAL_DMA_IRQHandler+0x6e4>
 80050fe:	bf00      	nop
 8005100:	40020010 	.word	0x40020010
 8005104:	40020028 	.word	0x40020028
 8005108:	40020040 	.word	0x40020040
 800510c:	40020058 	.word	0x40020058
 8005110:	40020070 	.word	0x40020070
 8005114:	40020088 	.word	0x40020088
 8005118:	400200a0 	.word	0x400200a0
 800511c:	400200b8 	.word	0x400200b8
 8005120:	40020410 	.word	0x40020410
 8005124:	40020428 	.word	0x40020428
 8005128:	40020440 	.word	0x40020440
 800512c:	40020458 	.word	0x40020458
 8005130:	40020470 	.word	0x40020470
 8005134:	40020488 	.word	0x40020488
 8005138:	400204a0 	.word	0x400204a0
 800513c:	400204b8 	.word	0x400204b8
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0302 	and.w	r3, r3, #2
 800514a:	2b00      	cmp	r3, #0
 800514c:	bf14      	ite	ne
 800514e:	2301      	movne	r3, #1
 8005150:	2300      	moveq	r3, #0
 8005152:	b2db      	uxtb	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 8087 	beq.w	8005268 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800515e:	f003 031f 	and.w	r3, r3, #31
 8005162:	2220      	movs	r2, #32
 8005164:	409a      	lsls	r2, r3
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005170:	b2db      	uxtb	r3, r3
 8005172:	2b04      	cmp	r3, #4
 8005174:	d139      	bne.n	80051ea <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	681a      	ldr	r2, [r3, #0]
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f022 0216 	bic.w	r2, r2, #22
 8005184:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	695a      	ldr	r2, [r3, #20]
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005194:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519a:	2b00      	cmp	r3, #0
 800519c:	d103      	bne.n	80051a6 <HAL_DMA_IRQHandler+0x736>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d007      	beq.n	80051b6 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0208 	bic.w	r2, r2, #8
 80051b4:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051ba:	f003 031f 	and.w	r3, r3, #31
 80051be:	223f      	movs	r2, #63	@ 0x3f
 80051c0:	409a      	lsls	r2, r3
 80051c2:	6a3b      	ldr	r3, [r7, #32]
 80051c4:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2201      	movs	r2, #1
 80051ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2200      	movs	r2, #0
 80051d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051da:	2b00      	cmp	r3, #0
 80051dc:	f000 834a 	beq.w	8005874 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e4:	6878      	ldr	r0, [r7, #4]
 80051e6:	4798      	blx	r3
          }
          return;
 80051e8:	e344      	b.n	8005874 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d018      	beq.n	800522a <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d108      	bne.n	8005218 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800520a:	2b00      	cmp	r3, #0
 800520c:	d02c      	beq.n	8005268 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	4798      	blx	r3
 8005216:	e027      	b.n	8005268 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800521c:	2b00      	cmp	r3, #0
 800521e:	d023      	beq.n	8005268 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	4798      	blx	r3
 8005228:	e01e      	b.n	8005268 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005234:	2b00      	cmp	r3, #0
 8005236:	d10f      	bne.n	8005258 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	681a      	ldr	r2, [r3, #0]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f022 0210 	bic.w	r2, r2, #16
 8005246:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2200      	movs	r2, #0
 8005254:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800525c:	2b00      	cmp	r3, #0
 800525e:	d003      	beq.n	8005268 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8306 	beq.w	800587e <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	f000 8088 	beq.w	8005390 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2204      	movs	r2, #4
 8005284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4a7a      	ldr	r2, [pc, #488]	@ (8005478 <HAL_DMA_IRQHandler+0xa08>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d04a      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4a79      	ldr	r2, [pc, #484]	@ (800547c <HAL_DMA_IRQHandler+0xa0c>)
 8005298:	4293      	cmp	r3, r2
 800529a:	d045      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a77      	ldr	r2, [pc, #476]	@ (8005480 <HAL_DMA_IRQHandler+0xa10>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d040      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a76      	ldr	r2, [pc, #472]	@ (8005484 <HAL_DMA_IRQHandler+0xa14>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d03b      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a74      	ldr	r2, [pc, #464]	@ (8005488 <HAL_DMA_IRQHandler+0xa18>)
 80052b6:	4293      	cmp	r3, r2
 80052b8:	d036      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4a73      	ldr	r2, [pc, #460]	@ (800548c <HAL_DMA_IRQHandler+0xa1c>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d031      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a71      	ldr	r2, [pc, #452]	@ (8005490 <HAL_DMA_IRQHandler+0xa20>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d02c      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a70      	ldr	r2, [pc, #448]	@ (8005494 <HAL_DMA_IRQHandler+0xa24>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d027      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a6e      	ldr	r2, [pc, #440]	@ (8005498 <HAL_DMA_IRQHandler+0xa28>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d022      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a6d      	ldr	r2, [pc, #436]	@ (800549c <HAL_DMA_IRQHandler+0xa2c>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d01d      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a6b      	ldr	r2, [pc, #428]	@ (80054a0 <HAL_DMA_IRQHandler+0xa30>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d018      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a6a      	ldr	r2, [pc, #424]	@ (80054a4 <HAL_DMA_IRQHandler+0xa34>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d013      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a68      	ldr	r2, [pc, #416]	@ (80054a8 <HAL_DMA_IRQHandler+0xa38>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d00e      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a67      	ldr	r2, [pc, #412]	@ (80054ac <HAL_DMA_IRQHandler+0xa3c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d009      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a65      	ldr	r2, [pc, #404]	@ (80054b0 <HAL_DMA_IRQHandler+0xa40>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d004      	beq.n	8005328 <HAL_DMA_IRQHandler+0x8b8>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a64      	ldr	r2, [pc, #400]	@ (80054b4 <HAL_DMA_IRQHandler+0xa44>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d108      	bne.n	800533a <HAL_DMA_IRQHandler+0x8ca>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f022 0201 	bic.w	r2, r2, #1
 8005336:	601a      	str	r2, [r3, #0]
 8005338:	e007      	b.n	800534a <HAL_DMA_IRQHandler+0x8da>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f022 0201 	bic.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	3301      	adds	r3, #1
 800534e:	60fb      	str	r3, [r7, #12]
 8005350:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005352:	429a      	cmp	r2, r3
 8005354:	d307      	bcc.n	8005366 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d1f2      	bne.n	800534a <HAL_DMA_IRQHandler+0x8da>
 8005364:	e000      	b.n	8005368 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8005366:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d004      	beq.n	8005380 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2203      	movs	r2, #3
 800537a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800537e:	e003      	b.n	8005388 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8272 	beq.w	800587e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	4798      	blx	r3
 80053a2:	e26c      	b.n	800587e <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a43      	ldr	r2, [pc, #268]	@ (80054b8 <HAL_DMA_IRQHandler+0xa48>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d022      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a42      	ldr	r2, [pc, #264]	@ (80054bc <HAL_DMA_IRQHandler+0xa4c>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d01d      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a40      	ldr	r2, [pc, #256]	@ (80054c0 <HAL_DMA_IRQHandler+0xa50>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d018      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a3f      	ldr	r2, [pc, #252]	@ (80054c4 <HAL_DMA_IRQHandler+0xa54>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d013      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a3d      	ldr	r2, [pc, #244]	@ (80054c8 <HAL_DMA_IRQHandler+0xa58>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d00e      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a3c      	ldr	r2, [pc, #240]	@ (80054cc <HAL_DMA_IRQHandler+0xa5c>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d009      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a3a      	ldr	r2, [pc, #232]	@ (80054d0 <HAL_DMA_IRQHandler+0xa60>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d004      	beq.n	80053f4 <HAL_DMA_IRQHandler+0x984>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a39      	ldr	r2, [pc, #228]	@ (80054d4 <HAL_DMA_IRQHandler+0xa64>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d101      	bne.n	80053f8 <HAL_DMA_IRQHandler+0x988>
 80053f4:	2301      	movs	r3, #1
 80053f6:	e000      	b.n	80053fa <HAL_DMA_IRQHandler+0x98a>
 80053f8:	2300      	movs	r3, #0
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	f000 823f 	beq.w	800587e <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800540c:	f003 031f 	and.w	r3, r3, #31
 8005410:	2204      	movs	r2, #4
 8005412:	409a      	lsls	r2, r3
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	4013      	ands	r3, r2
 8005418:	2b00      	cmp	r3, #0
 800541a:	f000 80cd 	beq.w	80055b8 <HAL_DMA_IRQHandler+0xb48>
 800541e:	693b      	ldr	r3, [r7, #16]
 8005420:	f003 0304 	and.w	r3, r3, #4
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 80c7 	beq.w	80055b8 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800542e:	f003 031f 	and.w	r3, r3, #31
 8005432:	2204      	movs	r2, #4
 8005434:	409a      	lsls	r2, r3
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d049      	beq.n	80054d8 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800544a:	2b00      	cmp	r3, #0
 800544c:	d109      	bne.n	8005462 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005452:	2b00      	cmp	r3, #0
 8005454:	f000 8210 	beq.w	8005878 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005460:	e20a      	b.n	8005878 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005466:	2b00      	cmp	r3, #0
 8005468:	f000 8206 	beq.w	8005878 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005470:	6878      	ldr	r0, [r7, #4]
 8005472:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005474:	e200      	b.n	8005878 <HAL_DMA_IRQHandler+0xe08>
 8005476:	bf00      	nop
 8005478:	40020010 	.word	0x40020010
 800547c:	40020028 	.word	0x40020028
 8005480:	40020040 	.word	0x40020040
 8005484:	40020058 	.word	0x40020058
 8005488:	40020070 	.word	0x40020070
 800548c:	40020088 	.word	0x40020088
 8005490:	400200a0 	.word	0x400200a0
 8005494:	400200b8 	.word	0x400200b8
 8005498:	40020410 	.word	0x40020410
 800549c:	40020428 	.word	0x40020428
 80054a0:	40020440 	.word	0x40020440
 80054a4:	40020458 	.word	0x40020458
 80054a8:	40020470 	.word	0x40020470
 80054ac:	40020488 	.word	0x40020488
 80054b0:	400204a0 	.word	0x400204a0
 80054b4:	400204b8 	.word	0x400204b8
 80054b8:	58025408 	.word	0x58025408
 80054bc:	5802541c 	.word	0x5802541c
 80054c0:	58025430 	.word	0x58025430
 80054c4:	58025444 	.word	0x58025444
 80054c8:	58025458 	.word	0x58025458
 80054cc:	5802546c 	.word	0x5802546c
 80054d0:	58025480 	.word	0x58025480
 80054d4:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	f003 0320 	and.w	r3, r3, #32
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d160      	bne.n	80055a4 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a7f      	ldr	r2, [pc, #508]	@ (80056e4 <HAL_DMA_IRQHandler+0xc74>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d04a      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a7d      	ldr	r2, [pc, #500]	@ (80056e8 <HAL_DMA_IRQHandler+0xc78>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d045      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a7c      	ldr	r2, [pc, #496]	@ (80056ec <HAL_DMA_IRQHandler+0xc7c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d040      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a7a      	ldr	r2, [pc, #488]	@ (80056f0 <HAL_DMA_IRQHandler+0xc80>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d03b      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4a79      	ldr	r2, [pc, #484]	@ (80056f4 <HAL_DMA_IRQHandler+0xc84>)
 8005510:	4293      	cmp	r3, r2
 8005512:	d036      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4a77      	ldr	r2, [pc, #476]	@ (80056f8 <HAL_DMA_IRQHandler+0xc88>)
 800551a:	4293      	cmp	r3, r2
 800551c:	d031      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	4a76      	ldr	r2, [pc, #472]	@ (80056fc <HAL_DMA_IRQHandler+0xc8c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d02c      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4a74      	ldr	r2, [pc, #464]	@ (8005700 <HAL_DMA_IRQHandler+0xc90>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d027      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	4a73      	ldr	r2, [pc, #460]	@ (8005704 <HAL_DMA_IRQHandler+0xc94>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d022      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a71      	ldr	r2, [pc, #452]	@ (8005708 <HAL_DMA_IRQHandler+0xc98>)
 8005542:	4293      	cmp	r3, r2
 8005544:	d01d      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a70      	ldr	r2, [pc, #448]	@ (800570c <HAL_DMA_IRQHandler+0xc9c>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d018      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a6e      	ldr	r2, [pc, #440]	@ (8005710 <HAL_DMA_IRQHandler+0xca0>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d013      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a6d      	ldr	r2, [pc, #436]	@ (8005714 <HAL_DMA_IRQHandler+0xca4>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00e      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4a6b      	ldr	r2, [pc, #428]	@ (8005718 <HAL_DMA_IRQHandler+0xca8>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d009      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a6a      	ldr	r2, [pc, #424]	@ (800571c <HAL_DMA_IRQHandler+0xcac>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d004      	beq.n	8005582 <HAL_DMA_IRQHandler+0xb12>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a68      	ldr	r2, [pc, #416]	@ (8005720 <HAL_DMA_IRQHandler+0xcb0>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d108      	bne.n	8005594 <HAL_DMA_IRQHandler+0xb24>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f022 0208 	bic.w	r2, r2, #8
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	e007      	b.n	80055a4 <HAL_DMA_IRQHandler+0xb34>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	681a      	ldr	r2, [r3, #0]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f022 0204 	bic.w	r2, r2, #4
 80055a2:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	f000 8165 	beq.w	8005878 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055b6:	e15f      	b.n	8005878 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055bc:	f003 031f 	and.w	r3, r3, #31
 80055c0:	2202      	movs	r2, #2
 80055c2:	409a      	lsls	r2, r3
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	f000 80c5 	beq.w	8005758 <HAL_DMA_IRQHandler+0xce8>
 80055ce:	693b      	ldr	r3, [r7, #16]
 80055d0:	f003 0302 	and.w	r3, r3, #2
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 80bf 	beq.w	8005758 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055de:	f003 031f 	and.w	r3, r3, #31
 80055e2:	2202      	movs	r2, #2
 80055e4:	409a      	lsls	r2, r3
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80055ea:	693b      	ldr	r3, [r7, #16]
 80055ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d018      	beq.n	8005626 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d109      	bne.n	8005612 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005602:	2b00      	cmp	r3, #0
 8005604:	f000 813a 	beq.w	800587c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800560c:	6878      	ldr	r0, [r7, #4]
 800560e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005610:	e134      	b.n	800587c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 8130 	beq.w	800587c <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005624:	e12a      	b.n	800587c <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	f003 0320 	and.w	r3, r3, #32
 800562c:	2b00      	cmp	r3, #0
 800562e:	f040 8089 	bne.w	8005744 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a2b      	ldr	r2, [pc, #172]	@ (80056e4 <HAL_DMA_IRQHandler+0xc74>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d04a      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a29      	ldr	r2, [pc, #164]	@ (80056e8 <HAL_DMA_IRQHandler+0xc78>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d045      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a28      	ldr	r2, [pc, #160]	@ (80056ec <HAL_DMA_IRQHandler+0xc7c>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d040      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a26      	ldr	r2, [pc, #152]	@ (80056f0 <HAL_DMA_IRQHandler+0xc80>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d03b      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a25      	ldr	r2, [pc, #148]	@ (80056f4 <HAL_DMA_IRQHandler+0xc84>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d036      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a23      	ldr	r2, [pc, #140]	@ (80056f8 <HAL_DMA_IRQHandler+0xc88>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d031      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a22      	ldr	r2, [pc, #136]	@ (80056fc <HAL_DMA_IRQHandler+0xc8c>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d02c      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a20      	ldr	r2, [pc, #128]	@ (8005700 <HAL_DMA_IRQHandler+0xc90>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d027      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a1f      	ldr	r2, [pc, #124]	@ (8005704 <HAL_DMA_IRQHandler+0xc94>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d022      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a1d      	ldr	r2, [pc, #116]	@ (8005708 <HAL_DMA_IRQHandler+0xc98>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d01d      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a1c      	ldr	r2, [pc, #112]	@ (800570c <HAL_DMA_IRQHandler+0xc9c>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d018      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a1a      	ldr	r2, [pc, #104]	@ (8005710 <HAL_DMA_IRQHandler+0xca0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d013      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a19      	ldr	r2, [pc, #100]	@ (8005714 <HAL_DMA_IRQHandler+0xca4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d00e      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a17      	ldr	r2, [pc, #92]	@ (8005718 <HAL_DMA_IRQHandler+0xca8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d009      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a16      	ldr	r2, [pc, #88]	@ (800571c <HAL_DMA_IRQHandler+0xcac>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d004      	beq.n	80056d2 <HAL_DMA_IRQHandler+0xc62>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a14      	ldr	r2, [pc, #80]	@ (8005720 <HAL_DMA_IRQHandler+0xcb0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d128      	bne.n	8005724 <HAL_DMA_IRQHandler+0xcb4>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0214 	bic.w	r2, r2, #20
 80056e0:	601a      	str	r2, [r3, #0]
 80056e2:	e027      	b.n	8005734 <HAL_DMA_IRQHandler+0xcc4>
 80056e4:	40020010 	.word	0x40020010
 80056e8:	40020028 	.word	0x40020028
 80056ec:	40020040 	.word	0x40020040
 80056f0:	40020058 	.word	0x40020058
 80056f4:	40020070 	.word	0x40020070
 80056f8:	40020088 	.word	0x40020088
 80056fc:	400200a0 	.word	0x400200a0
 8005700:	400200b8 	.word	0x400200b8
 8005704:	40020410 	.word	0x40020410
 8005708:	40020428 	.word	0x40020428
 800570c:	40020440 	.word	0x40020440
 8005710:	40020458 	.word	0x40020458
 8005714:	40020470 	.word	0x40020470
 8005718:	40020488 	.word	0x40020488
 800571c:	400204a0 	.word	0x400204a0
 8005720:	400204b8 	.word	0x400204b8
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 020a 	bic.w	r2, r2, #10
 8005732:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 8097 	beq.w	800587c <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005756:	e091      	b.n	800587c <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800575c:	f003 031f 	and.w	r3, r3, #31
 8005760:	2208      	movs	r2, #8
 8005762:	409a      	lsls	r2, r3
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	4013      	ands	r3, r2
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 8088 	beq.w	800587e <HAL_DMA_IRQHandler+0xe0e>
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	f003 0308 	and.w	r3, r3, #8
 8005774:	2b00      	cmp	r3, #0
 8005776:	f000 8082 	beq.w	800587e <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a41      	ldr	r2, [pc, #260]	@ (8005884 <HAL_DMA_IRQHandler+0xe14>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d04a      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a3f      	ldr	r2, [pc, #252]	@ (8005888 <HAL_DMA_IRQHandler+0xe18>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d045      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a3e      	ldr	r2, [pc, #248]	@ (800588c <HAL_DMA_IRQHandler+0xe1c>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d040      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a3c      	ldr	r2, [pc, #240]	@ (8005890 <HAL_DMA_IRQHandler+0xe20>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d03b      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a3b      	ldr	r2, [pc, #236]	@ (8005894 <HAL_DMA_IRQHandler+0xe24>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d036      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a39      	ldr	r2, [pc, #228]	@ (8005898 <HAL_DMA_IRQHandler+0xe28>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d031      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a38      	ldr	r2, [pc, #224]	@ (800589c <HAL_DMA_IRQHandler+0xe2c>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d02c      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a36      	ldr	r2, [pc, #216]	@ (80058a0 <HAL_DMA_IRQHandler+0xe30>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d027      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a35      	ldr	r2, [pc, #212]	@ (80058a4 <HAL_DMA_IRQHandler+0xe34>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d022      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a33      	ldr	r2, [pc, #204]	@ (80058a8 <HAL_DMA_IRQHandler+0xe38>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d01d      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a32      	ldr	r2, [pc, #200]	@ (80058ac <HAL_DMA_IRQHandler+0xe3c>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d018      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a30      	ldr	r2, [pc, #192]	@ (80058b0 <HAL_DMA_IRQHandler+0xe40>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d013      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a2f      	ldr	r2, [pc, #188]	@ (80058b4 <HAL_DMA_IRQHandler+0xe44>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d00e      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a2d      	ldr	r2, [pc, #180]	@ (80058b8 <HAL_DMA_IRQHandler+0xe48>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d009      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a2c      	ldr	r2, [pc, #176]	@ (80058bc <HAL_DMA_IRQHandler+0xe4c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d004      	beq.n	800581a <HAL_DMA_IRQHandler+0xdaa>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a2a      	ldr	r2, [pc, #168]	@ (80058c0 <HAL_DMA_IRQHandler+0xe50>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d108      	bne.n	800582c <HAL_DMA_IRQHandler+0xdbc>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 021c 	bic.w	r2, r2, #28
 8005828:	601a      	str	r2, [r3, #0]
 800582a:	e007      	b.n	800583c <HAL_DMA_IRQHandler+0xdcc>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681a      	ldr	r2, [r3, #0]
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f022 020e 	bic.w	r2, r2, #14
 800583a:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005840:	f003 031f 	and.w	r3, r3, #31
 8005844:	2201      	movs	r2, #1
 8005846:	409a      	lsls	r2, r3
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2201      	movs	r2, #1
 8005856:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2200      	movs	r2, #0
 800585e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005866:	2b00      	cmp	r3, #0
 8005868:	d009      	beq.n	800587e <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800586e:	6878      	ldr	r0, [r7, #4]
 8005870:	4798      	blx	r3
 8005872:	e004      	b.n	800587e <HAL_DMA_IRQHandler+0xe0e>
          return;
 8005874:	bf00      	nop
 8005876:	e002      	b.n	800587e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8005878:	bf00      	nop
 800587a:	e000      	b.n	800587e <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800587c:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800587e:	3728      	adds	r7, #40	@ 0x28
 8005880:	46bd      	mov	sp, r7
 8005882:	bd80      	pop	{r7, pc}
 8005884:	40020010 	.word	0x40020010
 8005888:	40020028 	.word	0x40020028
 800588c:	40020040 	.word	0x40020040
 8005890:	40020058 	.word	0x40020058
 8005894:	40020070 	.word	0x40020070
 8005898:	40020088 	.word	0x40020088
 800589c:	400200a0 	.word	0x400200a0
 80058a0:	400200b8 	.word	0x400200b8
 80058a4:	40020410 	.word	0x40020410
 80058a8:	40020428 	.word	0x40020428
 80058ac:	40020440 	.word	0x40020440
 80058b0:	40020458 	.word	0x40020458
 80058b4:	40020470 	.word	0x40020470
 80058b8:	40020488 	.word	0x40020488
 80058bc:	400204a0 	.word	0x400204a0
 80058c0:	400204b8 	.word	0x400204b8

080058c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b085      	sub	sp, #20
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a42      	ldr	r2, [pc, #264]	@ (80059dc <DMA_CalcBaseAndBitshift+0x118>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d04a      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4a41      	ldr	r2, [pc, #260]	@ (80059e0 <DMA_CalcBaseAndBitshift+0x11c>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d045      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a3f      	ldr	r2, [pc, #252]	@ (80059e4 <DMA_CalcBaseAndBitshift+0x120>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d040      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a3e      	ldr	r2, [pc, #248]	@ (80059e8 <DMA_CalcBaseAndBitshift+0x124>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d03b      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	4a3c      	ldr	r2, [pc, #240]	@ (80059ec <DMA_CalcBaseAndBitshift+0x128>)
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d036      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a3b      	ldr	r2, [pc, #236]	@ (80059f0 <DMA_CalcBaseAndBitshift+0x12c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d031      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	4a39      	ldr	r2, [pc, #228]	@ (80059f4 <DMA_CalcBaseAndBitshift+0x130>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d02c      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a38      	ldr	r2, [pc, #224]	@ (80059f8 <DMA_CalcBaseAndBitshift+0x134>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d027      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a36      	ldr	r2, [pc, #216]	@ (80059fc <DMA_CalcBaseAndBitshift+0x138>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d022      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a35      	ldr	r2, [pc, #212]	@ (8005a00 <DMA_CalcBaseAndBitshift+0x13c>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d01d      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a33      	ldr	r2, [pc, #204]	@ (8005a04 <DMA_CalcBaseAndBitshift+0x140>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d018      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a32      	ldr	r2, [pc, #200]	@ (8005a08 <DMA_CalcBaseAndBitshift+0x144>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d013      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a30      	ldr	r2, [pc, #192]	@ (8005a0c <DMA_CalcBaseAndBitshift+0x148>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d00e      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a2f      	ldr	r2, [pc, #188]	@ (8005a10 <DMA_CalcBaseAndBitshift+0x14c>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d009      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a2d      	ldr	r2, [pc, #180]	@ (8005a14 <DMA_CalcBaseAndBitshift+0x150>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d004      	beq.n	800596c <DMA_CalcBaseAndBitshift+0xa8>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a2c      	ldr	r2, [pc, #176]	@ (8005a18 <DMA_CalcBaseAndBitshift+0x154>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d101      	bne.n	8005970 <DMA_CalcBaseAndBitshift+0xac>
 800596c:	2301      	movs	r3, #1
 800596e:	e000      	b.n	8005972 <DMA_CalcBaseAndBitshift+0xae>
 8005970:	2300      	movs	r3, #0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d024      	beq.n	80059c0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	b2db      	uxtb	r3, r3
 800597c:	3b10      	subs	r3, #16
 800597e:	4a27      	ldr	r2, [pc, #156]	@ (8005a1c <DMA_CalcBaseAndBitshift+0x158>)
 8005980:	fba2 2303 	umull	r2, r3, r2, r3
 8005984:	091b      	lsrs	r3, r3, #4
 8005986:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f003 0307 	and.w	r3, r3, #7
 800598e:	4a24      	ldr	r2, [pc, #144]	@ (8005a20 <DMA_CalcBaseAndBitshift+0x15c>)
 8005990:	5cd3      	ldrb	r3, [r2, r3]
 8005992:	461a      	mov	r2, r3
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2b03      	cmp	r3, #3
 800599c:	d908      	bls.n	80059b0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	461a      	mov	r2, r3
 80059a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005a24 <DMA_CalcBaseAndBitshift+0x160>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	1d1a      	adds	r2, r3, #4
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80059ae:	e00d      	b.n	80059cc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	461a      	mov	r2, r3
 80059b6:	4b1b      	ldr	r3, [pc, #108]	@ (8005a24 <DMA_CalcBaseAndBitshift+0x160>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80059be:	e005      	b.n	80059cc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3714      	adds	r7, #20
 80059d4:	46bd      	mov	sp, r7
 80059d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059da:	4770      	bx	lr
 80059dc:	40020010 	.word	0x40020010
 80059e0:	40020028 	.word	0x40020028
 80059e4:	40020040 	.word	0x40020040
 80059e8:	40020058 	.word	0x40020058
 80059ec:	40020070 	.word	0x40020070
 80059f0:	40020088 	.word	0x40020088
 80059f4:	400200a0 	.word	0x400200a0
 80059f8:	400200b8 	.word	0x400200b8
 80059fc:	40020410 	.word	0x40020410
 8005a00:	40020428 	.word	0x40020428
 8005a04:	40020440 	.word	0x40020440
 8005a08:	40020458 	.word	0x40020458
 8005a0c:	40020470 	.word	0x40020470
 8005a10:	40020488 	.word	0x40020488
 8005a14:	400204a0 	.word	0x400204a0
 8005a18:	400204b8 	.word	0x400204b8
 8005a1c:	aaaaaaab 	.word	0xaaaaaaab
 8005a20:	0800cc50 	.word	0x0800cc50
 8005a24:	fffffc00 	.word	0xfffffc00

08005a28 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a30:	2300      	movs	r3, #0
 8005a32:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d120      	bne.n	8005a7e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a40:	2b03      	cmp	r3, #3
 8005a42:	d858      	bhi.n	8005af6 <DMA_CheckFifoParam+0xce>
 8005a44:	a201      	add	r2, pc, #4	@ (adr r2, 8005a4c <DMA_CheckFifoParam+0x24>)
 8005a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4a:	bf00      	nop
 8005a4c:	08005a5d 	.word	0x08005a5d
 8005a50:	08005a6f 	.word	0x08005a6f
 8005a54:	08005a5d 	.word	0x08005a5d
 8005a58:	08005af7 	.word	0x08005af7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a60:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d048      	beq.n	8005afa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005a6c:	e045      	b.n	8005afa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a72:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005a76:	d142      	bne.n	8005afe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005a7c:	e03f      	b.n	8005afe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	699b      	ldr	r3, [r3, #24]
 8005a82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a86:	d123      	bne.n	8005ad0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	2b03      	cmp	r3, #3
 8005a8e:	d838      	bhi.n	8005b02 <DMA_CheckFifoParam+0xda>
 8005a90:	a201      	add	r2, pc, #4	@ (adr r2, 8005a98 <DMA_CheckFifoParam+0x70>)
 8005a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a96:	bf00      	nop
 8005a98:	08005aa9 	.word	0x08005aa9
 8005a9c:	08005aaf 	.word	0x08005aaf
 8005aa0:	08005aa9 	.word	0x08005aa9
 8005aa4:	08005ac1 	.word	0x08005ac1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	73fb      	strb	r3, [r7, #15]
        break;
 8005aac:	e030      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d025      	beq.n	8005b06 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005abe:	e022      	b.n	8005b06 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ac4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005ac8:	d11f      	bne.n	8005b0a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005ace:	e01c      	b.n	8005b0a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d902      	bls.n	8005ade <DMA_CheckFifoParam+0xb6>
 8005ad8:	2b03      	cmp	r3, #3
 8005ada:	d003      	beq.n	8005ae4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8005adc:	e018      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	73fb      	strb	r3, [r7, #15]
        break;
 8005ae2:	e015      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00e      	beq.n	8005b0e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	73fb      	strb	r3, [r7, #15]
    break;
 8005af4:	e00b      	b.n	8005b0e <DMA_CheckFifoParam+0xe6>
        break;
 8005af6:	bf00      	nop
 8005af8:	e00a      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        break;
 8005afa:	bf00      	nop
 8005afc:	e008      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        break;
 8005afe:	bf00      	nop
 8005b00:	e006      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        break;
 8005b02:	bf00      	nop
 8005b04:	e004      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        break;
 8005b06:	bf00      	nop
 8005b08:	e002      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
        break;
 8005b0a:	bf00      	nop
 8005b0c:	e000      	b.n	8005b10 <DMA_CheckFifoParam+0xe8>
    break;
 8005b0e:	bf00      	nop
    }
  }

  return status;
 8005b10:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3714      	adds	r7, #20
 8005b16:	46bd      	mov	sp, r7
 8005b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1c:	4770      	bx	lr
 8005b1e:	bf00      	nop

08005b20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b085      	sub	sp, #20
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a38      	ldr	r2, [pc, #224]	@ (8005c14 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d022      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a36      	ldr	r2, [pc, #216]	@ (8005c18 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d01d      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a35      	ldr	r2, [pc, #212]	@ (8005c1c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d018      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4a33      	ldr	r2, [pc, #204]	@ (8005c20 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d013      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	4a32      	ldr	r2, [pc, #200]	@ (8005c24 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d00e      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	4a30      	ldr	r2, [pc, #192]	@ (8005c28 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d009      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8005c2c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d004      	beq.n	8005b7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	4a2d      	ldr	r2, [pc, #180]	@ (8005c30 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d101      	bne.n	8005b82 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e000      	b.n	8005b84 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8005b82:	2300      	movs	r3, #0
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d01a      	beq.n	8005bbe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	3b08      	subs	r3, #8
 8005b90:	4a28      	ldr	r2, [pc, #160]	@ (8005c34 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8005b92:	fba2 2303 	umull	r2, r3, r2, r3
 8005b96:	091b      	lsrs	r3, r3, #4
 8005b98:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	4b26      	ldr	r3, [pc, #152]	@ (8005c38 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8005b9e:	4413      	add	r3, r2
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	461a      	mov	r2, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	4a24      	ldr	r2, [pc, #144]	@ (8005c3c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8005bac:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f003 031f 	and.w	r3, r3, #31
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	409a      	lsls	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8005bbc:	e024      	b.n	8005c08 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	3b10      	subs	r3, #16
 8005bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8005c40 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8005bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8005bcc:	091b      	lsrs	r3, r3, #4
 8005bce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	4a1c      	ldr	r2, [pc, #112]	@ (8005c44 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	d806      	bhi.n	8005be6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	4a1b      	ldr	r2, [pc, #108]	@ (8005c48 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d902      	bls.n	8005be6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	3308      	adds	r3, #8
 8005be4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	4b18      	ldr	r3, [pc, #96]	@ (8005c4c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8005bea:	4413      	add	r3, r2
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	461a      	mov	r2, r3
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	4a16      	ldr	r2, [pc, #88]	@ (8005c50 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8005bf8:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	f003 031f 	and.w	r3, r3, #31
 8005c00:	2201      	movs	r2, #1
 8005c02:	409a      	lsls	r2, r3
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c08:	bf00      	nop
 8005c0a:	3714      	adds	r7, #20
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	58025408 	.word	0x58025408
 8005c18:	5802541c 	.word	0x5802541c
 8005c1c:	58025430 	.word	0x58025430
 8005c20:	58025444 	.word	0x58025444
 8005c24:	58025458 	.word	0x58025458
 8005c28:	5802546c 	.word	0x5802546c
 8005c2c:	58025480 	.word	0x58025480
 8005c30:	58025494 	.word	0x58025494
 8005c34:	cccccccd 	.word	0xcccccccd
 8005c38:	16009600 	.word	0x16009600
 8005c3c:	58025880 	.word	0x58025880
 8005c40:	aaaaaaab 	.word	0xaaaaaaab
 8005c44:	400204b8 	.word	0x400204b8
 8005c48:	4002040f 	.word	0x4002040f
 8005c4c:	10008200 	.word	0x10008200
 8005c50:	40020880 	.word	0x40020880

08005c54 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	b2db      	uxtb	r3, r3
 8005c62:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d04a      	beq.n	8005d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2b08      	cmp	r3, #8
 8005c6e:	d847      	bhi.n	8005d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a25      	ldr	r2, [pc, #148]	@ (8005d0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d022      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a24      	ldr	r2, [pc, #144]	@ (8005d10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d01d      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a22      	ldr	r2, [pc, #136]	@ (8005d14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d018      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a21      	ldr	r2, [pc, #132]	@ (8005d18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d013      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8005d1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d00e      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d009      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8005d24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d004      	beq.n	8005cc0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	4a1b      	ldr	r2, [pc, #108]	@ (8005d28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d101      	bne.n	8005cc4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e000      	b.n	8005cc6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8005cca:	68fa      	ldr	r2, [r7, #12]
 8005ccc:	4b17      	ldr	r3, [pc, #92]	@ (8005d2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8005cce:	4413      	add	r3, r2
 8005cd0:	009b      	lsls	r3, r3, #2
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	4a15      	ldr	r2, [pc, #84]	@ (8005d30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8005cdc:	671a      	str	r2, [r3, #112]	@ 0x70
 8005cde:	e009      	b.n	8005cf4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	4b14      	ldr	r3, [pc, #80]	@ (8005d34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8005ce4:	4413      	add	r3, r2
 8005ce6:	009b      	lsls	r3, r3, #2
 8005ce8:	461a      	mov	r2, r3
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a11      	ldr	r2, [pc, #68]	@ (8005d38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8005cf2:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	2201      	movs	r2, #1
 8005cfa:	409a      	lsls	r2, r3
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8005d00:	bf00      	nop
 8005d02:	3714      	adds	r7, #20
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr
 8005d0c:	58025408 	.word	0x58025408
 8005d10:	5802541c 	.word	0x5802541c
 8005d14:	58025430 	.word	0x58025430
 8005d18:	58025444 	.word	0x58025444
 8005d1c:	58025458 	.word	0x58025458
 8005d20:	5802546c 	.word	0x5802546c
 8005d24:	58025480 	.word	0x58025480
 8005d28:	58025494 	.word	0x58025494
 8005d2c:	1600963f 	.word	0x1600963f
 8005d30:	58025940 	.word	0x58025940
 8005d34:	1000823f 	.word	0x1000823f
 8005d38:	40020940 	.word	0x40020940

08005d3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b089      	sub	sp, #36	@ 0x24
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005d46:	2300      	movs	r3, #0
 8005d48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8005d4a:	4b89      	ldr	r3, [pc, #548]	@ (8005f70 <HAL_GPIO_Init+0x234>)
 8005d4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8005d4e:	e194      	b.n	800607a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005d50:	683b      	ldr	r3, [r7, #0]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	2101      	movs	r1, #1
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	fa01 f303 	lsl.w	r3, r1, r3
 8005d5c:	4013      	ands	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 8186 	beq.w	8006074 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	f003 0303 	and.w	r3, r3, #3
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d005      	beq.n	8005d80 <HAL_GPIO_Init+0x44>
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f003 0303 	and.w	r3, r3, #3
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	d130      	bne.n	8005de2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	689b      	ldr	r3, [r3, #8]
 8005d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005d86:	69fb      	ldr	r3, [r7, #28]
 8005d88:	005b      	lsls	r3, r3, #1
 8005d8a:	2203      	movs	r2, #3
 8005d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d90:	43db      	mvns	r3, r3
 8005d92:	69ba      	ldr	r2, [r7, #24]
 8005d94:	4013      	ands	r3, r2
 8005d96:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	68da      	ldr	r2, [r3, #12]
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	005b      	lsls	r3, r3, #1
 8005da0:	fa02 f303 	lsl.w	r3, r2, r3
 8005da4:	69ba      	ldr	r2, [r7, #24]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005db6:	2201      	movs	r2, #1
 8005db8:	69fb      	ldr	r3, [r7, #28]
 8005dba:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbe:	43db      	mvns	r3, r3
 8005dc0:	69ba      	ldr	r2, [r7, #24]
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	f003 0201 	and.w	r2, r3, #1
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	2b03      	cmp	r3, #3
 8005dec:	d017      	beq.n	8005e1e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	005b      	lsls	r3, r3, #1
 8005df8:	2203      	movs	r2, #3
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	4013      	ands	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	69fb      	ldr	r3, [r7, #28]
 8005e0c:	005b      	lsls	r3, r3, #1
 8005e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e12:	69ba      	ldr	r2, [r7, #24]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	69ba      	ldr	r2, [r7, #24]
 8005e1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	685b      	ldr	r3, [r3, #4]
 8005e22:	f003 0303 	and.w	r3, r3, #3
 8005e26:	2b02      	cmp	r3, #2
 8005e28:	d123      	bne.n	8005e72 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	08da      	lsrs	r2, r3, #3
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	3208      	adds	r2, #8
 8005e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005e38:	69fb      	ldr	r3, [r7, #28]
 8005e3a:	f003 0307 	and.w	r3, r3, #7
 8005e3e:	009b      	lsls	r3, r3, #2
 8005e40:	220f      	movs	r2, #15
 8005e42:	fa02 f303 	lsl.w	r3, r2, r3
 8005e46:	43db      	mvns	r3, r3
 8005e48:	69ba      	ldr	r2, [r7, #24]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	691a      	ldr	r2, [r3, #16]
 8005e52:	69fb      	ldr	r3, [r7, #28]
 8005e54:	f003 0307 	and.w	r3, r3, #7
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e5e:	69ba      	ldr	r2, [r7, #24]
 8005e60:	4313      	orrs	r3, r2
 8005e62:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005e64:	69fb      	ldr	r3, [r7, #28]
 8005e66:	08da      	lsrs	r2, r3, #3
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	3208      	adds	r2, #8
 8005e6c:	69b9      	ldr	r1, [r7, #24]
 8005e6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005e78:	69fb      	ldr	r3, [r7, #28]
 8005e7a:	005b      	lsls	r3, r3, #1
 8005e7c:	2203      	movs	r2, #3
 8005e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e82:	43db      	mvns	r3, r3
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	4013      	ands	r3, r2
 8005e88:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	f003 0203 	and.w	r2, r3, #3
 8005e92:	69fb      	ldr	r3, [r7, #28]
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9a:	69ba      	ldr	r2, [r7, #24]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 80e0 	beq.w	8006074 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005eb4:	4b2f      	ldr	r3, [pc, #188]	@ (8005f74 <HAL_GPIO_Init+0x238>)
 8005eb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005eba:	4a2e      	ldr	r2, [pc, #184]	@ (8005f74 <HAL_GPIO_Init+0x238>)
 8005ebc:	f043 0302 	orr.w	r3, r3, #2
 8005ec0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8005ec4:	4b2b      	ldr	r3, [pc, #172]	@ (8005f74 <HAL_GPIO_Init+0x238>)
 8005ec6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005eca:	f003 0302 	and.w	r3, r3, #2
 8005ece:	60fb      	str	r3, [r7, #12]
 8005ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ed2:	4a29      	ldr	r2, [pc, #164]	@ (8005f78 <HAL_GPIO_Init+0x23c>)
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	089b      	lsrs	r3, r3, #2
 8005ed8:	3302      	adds	r3, #2
 8005eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8005ee0:	69fb      	ldr	r3, [r7, #28]
 8005ee2:	f003 0303 	and.w	r3, r3, #3
 8005ee6:	009b      	lsls	r3, r3, #2
 8005ee8:	220f      	movs	r2, #15
 8005eea:	fa02 f303 	lsl.w	r3, r2, r3
 8005eee:	43db      	mvns	r3, r3
 8005ef0:	69ba      	ldr	r2, [r7, #24]
 8005ef2:	4013      	ands	r3, r2
 8005ef4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a20      	ldr	r2, [pc, #128]	@ (8005f7c <HAL_GPIO_Init+0x240>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d052      	beq.n	8005fa4 <HAL_GPIO_Init+0x268>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	4a1f      	ldr	r2, [pc, #124]	@ (8005f80 <HAL_GPIO_Init+0x244>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d031      	beq.n	8005f6a <HAL_GPIO_Init+0x22e>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a1e      	ldr	r2, [pc, #120]	@ (8005f84 <HAL_GPIO_Init+0x248>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d02b      	beq.n	8005f66 <HAL_GPIO_Init+0x22a>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a1d      	ldr	r2, [pc, #116]	@ (8005f88 <HAL_GPIO_Init+0x24c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d025      	beq.n	8005f62 <HAL_GPIO_Init+0x226>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a1c      	ldr	r2, [pc, #112]	@ (8005f8c <HAL_GPIO_Init+0x250>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d01f      	beq.n	8005f5e <HAL_GPIO_Init+0x222>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a1b      	ldr	r2, [pc, #108]	@ (8005f90 <HAL_GPIO_Init+0x254>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d019      	beq.n	8005f5a <HAL_GPIO_Init+0x21e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a1a      	ldr	r2, [pc, #104]	@ (8005f94 <HAL_GPIO_Init+0x258>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d013      	beq.n	8005f56 <HAL_GPIO_Init+0x21a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a19      	ldr	r2, [pc, #100]	@ (8005f98 <HAL_GPIO_Init+0x25c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d00d      	beq.n	8005f52 <HAL_GPIO_Init+0x216>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a18      	ldr	r2, [pc, #96]	@ (8005f9c <HAL_GPIO_Init+0x260>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d007      	beq.n	8005f4e <HAL_GPIO_Init+0x212>
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a17      	ldr	r2, [pc, #92]	@ (8005fa0 <HAL_GPIO_Init+0x264>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d101      	bne.n	8005f4a <HAL_GPIO_Init+0x20e>
 8005f46:	2309      	movs	r3, #9
 8005f48:	e02d      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f4a:	230a      	movs	r3, #10
 8005f4c:	e02b      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f4e:	2308      	movs	r3, #8
 8005f50:	e029      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f52:	2307      	movs	r3, #7
 8005f54:	e027      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f56:	2306      	movs	r3, #6
 8005f58:	e025      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f5a:	2305      	movs	r3, #5
 8005f5c:	e023      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f5e:	2304      	movs	r3, #4
 8005f60:	e021      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f62:	2303      	movs	r3, #3
 8005f64:	e01f      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f66:	2302      	movs	r3, #2
 8005f68:	e01d      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e01b      	b.n	8005fa6 <HAL_GPIO_Init+0x26a>
 8005f6e:	bf00      	nop
 8005f70:	58000080 	.word	0x58000080
 8005f74:	58024400 	.word	0x58024400
 8005f78:	58000400 	.word	0x58000400
 8005f7c:	58020000 	.word	0x58020000
 8005f80:	58020400 	.word	0x58020400
 8005f84:	58020800 	.word	0x58020800
 8005f88:	58020c00 	.word	0x58020c00
 8005f8c:	58021000 	.word	0x58021000
 8005f90:	58021400 	.word	0x58021400
 8005f94:	58021800 	.word	0x58021800
 8005f98:	58021c00 	.word	0x58021c00
 8005f9c:	58022000 	.word	0x58022000
 8005fa0:	58022400 	.word	0x58022400
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	69fa      	ldr	r2, [r7, #28]
 8005fa8:	f002 0203 	and.w	r2, r2, #3
 8005fac:	0092      	lsls	r2, r2, #2
 8005fae:	4093      	lsls	r3, r2
 8005fb0:	69ba      	ldr	r2, [r7, #24]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005fb6:	4938      	ldr	r1, [pc, #224]	@ (8006098 <HAL_GPIO_Init+0x35c>)
 8005fb8:	69fb      	ldr	r3, [r7, #28]
 8005fba:	089b      	lsrs	r3, r3, #2
 8005fbc:	3302      	adds	r3, #2
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005fc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	43db      	mvns	r3, r3
 8005fd0:	69ba      	ldr	r2, [r7, #24]
 8005fd2:	4013      	ands	r3, r2
 8005fd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	685b      	ldr	r3, [r3, #4]
 8005fda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005fe2:	69ba      	ldr	r2, [r7, #24]
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8005fea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8005ff2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	43db      	mvns	r3, r3
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4013      	ands	r3, r2
 8006002:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	685b      	ldr	r3, [r3, #4]
 8006008:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d003      	beq.n	8006018 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8006010:	69ba      	ldr	r2, [r7, #24]
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006018:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	43db      	mvns	r3, r3
 800602a:	69ba      	ldr	r2, [r7, #24]
 800602c:	4013      	ands	r3, r2
 800602e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d003      	beq.n	8006044 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800603c:	69ba      	ldr	r2, [r7, #24]
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	4313      	orrs	r3, r2
 8006042:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	69ba      	ldr	r2, [r7, #24]
 8006048:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	43db      	mvns	r3, r3
 8006054:	69ba      	ldr	r2, [r7, #24]
 8006056:	4013      	ands	r3, r2
 8006058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d003      	beq.n	800606e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8006066:	69ba      	ldr	r2, [r7, #24]
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	4313      	orrs	r3, r2
 800606c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	69ba      	ldr	r2, [r7, #24]
 8006072:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006074:	69fb      	ldr	r3, [r7, #28]
 8006076:	3301      	adds	r3, #1
 8006078:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	681a      	ldr	r2, [r3, #0]
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	fa22 f303 	lsr.w	r3, r2, r3
 8006084:	2b00      	cmp	r3, #0
 8006086:	f47f ae63 	bne.w	8005d50 <HAL_GPIO_Init+0x14>
  }
}
 800608a:	bf00      	nop
 800608c:	bf00      	nop
 800608e:	3724      	adds	r7, #36	@ 0x24
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr
 8006098:	58000400 	.word	0x58000400

0800609c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800609c:	b480      	push	{r7}
 800609e:	b083      	sub	sp, #12
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
 80060a4:	460b      	mov	r3, r1
 80060a6:	807b      	strh	r3, [r7, #2]
 80060a8:	4613      	mov	r3, r2
 80060aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80060ac:	787b      	ldrb	r3, [r7, #1]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d003      	beq.n	80060ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80060b2:	887a      	ldrh	r2, [r7, #2]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80060b8:	e003      	b.n	80060c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80060ba:	887b      	ldrh	r3, [r7, #2]
 80060bc:	041a      	lsls	r2, r3, #16
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	619a      	str	r2, [r3, #24]
}
 80060c2:	bf00      	nop
 80060c4:	370c      	adds	r7, #12
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
	...

080060d0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80060d8:	4b19      	ldr	r3, [pc, #100]	@ (8006140 <HAL_PWREx_ConfigSupply+0x70>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f003 0304 	and.w	r3, r3, #4
 80060e0:	2b04      	cmp	r3, #4
 80060e2:	d00a      	beq.n	80060fa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80060e4:	4b16      	ldr	r3, [pc, #88]	@ (8006140 <HAL_PWREx_ConfigSupply+0x70>)
 80060e6:	68db      	ldr	r3, [r3, #12]
 80060e8:	f003 0307 	and.w	r3, r3, #7
 80060ec:	687a      	ldr	r2, [r7, #4]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d001      	beq.n	80060f6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e01f      	b.n	8006136 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80060f6:	2300      	movs	r3, #0
 80060f8:	e01d      	b.n	8006136 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80060fa:	4b11      	ldr	r3, [pc, #68]	@ (8006140 <HAL_PWREx_ConfigSupply+0x70>)
 80060fc:	68db      	ldr	r3, [r3, #12]
 80060fe:	f023 0207 	bic.w	r2, r3, #7
 8006102:	490f      	ldr	r1, [pc, #60]	@ (8006140 <HAL_PWREx_ConfigSupply+0x70>)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4313      	orrs	r3, r2
 8006108:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800610a:	f7fc f825 	bl	8002158 <HAL_GetTick>
 800610e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006110:	e009      	b.n	8006126 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006112:	f7fc f821 	bl	8002158 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006120:	d901      	bls.n	8006126 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e007      	b.n	8006136 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006126:	4b06      	ldr	r3, [pc, #24]	@ (8006140 <HAL_PWREx_ConfigSupply+0x70>)
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800612e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006132:	d1ee      	bne.n	8006112 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3710      	adds	r7, #16
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	58024800 	.word	0x58024800

08006144 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	@ 0x30
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d102      	bne.n	8006158 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006152:	2301      	movs	r3, #1
 8006154:	f000 bc48 	b.w	80069e8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b00      	cmp	r3, #0
 8006162:	f000 8088 	beq.w	8006276 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006166:	4b99      	ldr	r3, [pc, #612]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800616e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006170:	4b96      	ldr	r3, [pc, #600]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006174:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006178:	2b10      	cmp	r3, #16
 800617a:	d007      	beq.n	800618c <HAL_RCC_OscConfig+0x48>
 800617c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800617e:	2b18      	cmp	r3, #24
 8006180:	d111      	bne.n	80061a6 <HAL_RCC_OscConfig+0x62>
 8006182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006184:	f003 0303 	and.w	r3, r3, #3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d10c      	bne.n	80061a6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800618c:	4b8f      	ldr	r3, [pc, #572]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006194:	2b00      	cmp	r3, #0
 8006196:	d06d      	beq.n	8006274 <HAL_RCC_OscConfig+0x130>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	685b      	ldr	r3, [r3, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d169      	bne.n	8006274 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	f000 bc21 	b.w	80069e8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	685b      	ldr	r3, [r3, #4]
 80061aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061ae:	d106      	bne.n	80061be <HAL_RCC_OscConfig+0x7a>
 80061b0:	4b86      	ldr	r3, [pc, #536]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a85      	ldr	r2, [pc, #532]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80061ba:	6013      	str	r3, [r2, #0]
 80061bc:	e02e      	b.n	800621c <HAL_RCC_OscConfig+0xd8>
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d10c      	bne.n	80061e0 <HAL_RCC_OscConfig+0x9c>
 80061c6:	4b81      	ldr	r3, [pc, #516]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a80      	ldr	r2, [pc, #512]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061d0:	6013      	str	r3, [r2, #0]
 80061d2:	4b7e      	ldr	r3, [pc, #504]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a7d      	ldr	r2, [pc, #500]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80061dc:	6013      	str	r3, [r2, #0]
 80061de:	e01d      	b.n	800621c <HAL_RCC_OscConfig+0xd8>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80061e8:	d10c      	bne.n	8006204 <HAL_RCC_OscConfig+0xc0>
 80061ea:	4b78      	ldr	r3, [pc, #480]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a77      	ldr	r2, [pc, #476]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	4b75      	ldr	r3, [pc, #468]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	4a74      	ldr	r2, [pc, #464]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80061fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006200:	6013      	str	r3, [r2, #0]
 8006202:	e00b      	b.n	800621c <HAL_RCC_OscConfig+0xd8>
 8006204:	4b71      	ldr	r3, [pc, #452]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a70      	ldr	r2, [pc, #448]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 800620a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800620e:	6013      	str	r3, [r2, #0]
 8006210:	4b6e      	ldr	r3, [pc, #440]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a6d      	ldr	r2, [pc, #436]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006216:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800621a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d013      	beq.n	800624c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006224:	f7fb ff98 	bl	8002158 <HAL_GetTick>
 8006228:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800622a:	e008      	b.n	800623e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800622c:	f7fb ff94 	bl	8002158 <HAL_GetTick>
 8006230:	4602      	mov	r2, r0
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	1ad3      	subs	r3, r2, r3
 8006236:	2b64      	cmp	r3, #100	@ 0x64
 8006238:	d901      	bls.n	800623e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	e3d4      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800623e:	4b63      	ldr	r3, [pc, #396]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006246:	2b00      	cmp	r3, #0
 8006248:	d0f0      	beq.n	800622c <HAL_RCC_OscConfig+0xe8>
 800624a:	e014      	b.n	8006276 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624c:	f7fb ff84 	bl	8002158 <HAL_GetTick>
 8006250:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006254:	f7fb ff80 	bl	8002158 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	@ 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e3c0      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006266:	4b59      	ldr	r3, [pc, #356]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1f0      	bne.n	8006254 <HAL_RCC_OscConfig+0x110>
 8006272:	e000      	b.n	8006276 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006274:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b00      	cmp	r3, #0
 8006280:	f000 80ca 	beq.w	8006418 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006284:	4b51      	ldr	r3, [pc, #324]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006286:	691b      	ldr	r3, [r3, #16]
 8006288:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800628c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800628e:	4b4f      	ldr	r3, [pc, #316]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006290:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006292:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006294:	6a3b      	ldr	r3, [r7, #32]
 8006296:	2b00      	cmp	r3, #0
 8006298:	d007      	beq.n	80062aa <HAL_RCC_OscConfig+0x166>
 800629a:	6a3b      	ldr	r3, [r7, #32]
 800629c:	2b18      	cmp	r3, #24
 800629e:	d156      	bne.n	800634e <HAL_RCC_OscConfig+0x20a>
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d151      	bne.n	800634e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062aa:	4b48      	ldr	r3, [pc, #288]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f003 0304 	and.w	r3, r3, #4
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d005      	beq.n	80062c2 <HAL_RCC_OscConfig+0x17e>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d101      	bne.n	80062c2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80062be:	2301      	movs	r3, #1
 80062c0:	e392      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80062c2:	4b42      	ldr	r3, [pc, #264]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f023 0219 	bic.w	r2, r3, #25
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	68db      	ldr	r3, [r3, #12]
 80062ce:	493f      	ldr	r1, [pc, #252]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80062d0:	4313      	orrs	r3, r2
 80062d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062d4:	f7fb ff40 	bl	8002158 <HAL_GetTick>
 80062d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062da:	e008      	b.n	80062ee <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80062dc:	f7fb ff3c 	bl	8002158 <HAL_GetTick>
 80062e0:	4602      	mov	r2, r0
 80062e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062e4:	1ad3      	subs	r3, r2, r3
 80062e6:	2b02      	cmp	r3, #2
 80062e8:	d901      	bls.n	80062ee <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80062ea:	2303      	movs	r3, #3
 80062ec:	e37c      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80062ee:	4b37      	ldr	r3, [pc, #220]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0304 	and.w	r3, r3, #4
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d0f0      	beq.n	80062dc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062fa:	f7fb ff39 	bl	8002170 <HAL_GetREVID>
 80062fe:	4603      	mov	r3, r0
 8006300:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006304:	4293      	cmp	r3, r2
 8006306:	d817      	bhi.n	8006338 <HAL_RCC_OscConfig+0x1f4>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	691b      	ldr	r3, [r3, #16]
 800630c:	2b40      	cmp	r3, #64	@ 0x40
 800630e:	d108      	bne.n	8006322 <HAL_RCC_OscConfig+0x1de>
 8006310:	4b2e      	ldr	r3, [pc, #184]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006312:	685b      	ldr	r3, [r3, #4]
 8006314:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8006318:	4a2c      	ldr	r2, [pc, #176]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 800631a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800631e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006320:	e07a      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006322:	4b2a      	ldr	r3, [pc, #168]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	031b      	lsls	r3, r3, #12
 8006330:	4926      	ldr	r1, [pc, #152]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006332:	4313      	orrs	r3, r2
 8006334:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006336:	e06f      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006338:	4b24      	ldr	r3, [pc, #144]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	691b      	ldr	r3, [r3, #16]
 8006344:	061b      	lsls	r3, r3, #24
 8006346:	4921      	ldr	r1, [pc, #132]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006348:	4313      	orrs	r3, r2
 800634a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800634c:	e064      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	68db      	ldr	r3, [r3, #12]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d047      	beq.n	80063e6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006356:	4b1d      	ldr	r3, [pc, #116]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f023 0219 	bic.w	r2, r3, #25
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	68db      	ldr	r3, [r3, #12]
 8006362:	491a      	ldr	r1, [pc, #104]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006364:	4313      	orrs	r3, r2
 8006366:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006368:	f7fb fef6 	bl	8002158 <HAL_GetTick>
 800636c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800636e:	e008      	b.n	8006382 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006370:	f7fb fef2 	bl	8002158 <HAL_GetTick>
 8006374:	4602      	mov	r2, r0
 8006376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006378:	1ad3      	subs	r3, r2, r3
 800637a:	2b02      	cmp	r3, #2
 800637c:	d901      	bls.n	8006382 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e332      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006382:	4b12      	ldr	r3, [pc, #72]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b00      	cmp	r3, #0
 800638c:	d0f0      	beq.n	8006370 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800638e:	f7fb feef 	bl	8002170 <HAL_GetREVID>
 8006392:	4603      	mov	r3, r0
 8006394:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006398:	4293      	cmp	r3, r2
 800639a:	d819      	bhi.n	80063d0 <HAL_RCC_OscConfig+0x28c>
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	691b      	ldr	r3, [r3, #16]
 80063a0:	2b40      	cmp	r3, #64	@ 0x40
 80063a2:	d108      	bne.n	80063b6 <HAL_RCC_OscConfig+0x272>
 80063a4:	4b09      	ldr	r3, [pc, #36]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80063ac:	4a07      	ldr	r2, [pc, #28]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80063ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063b2:	6053      	str	r3, [r2, #4]
 80063b4:	e030      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
 80063b6:	4b05      	ldr	r3, [pc, #20]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	031b      	lsls	r3, r3, #12
 80063c4:	4901      	ldr	r1, [pc, #4]	@ (80063cc <HAL_RCC_OscConfig+0x288>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	604b      	str	r3, [r1, #4]
 80063ca:	e025      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
 80063cc:	58024400 	.word	0x58024400
 80063d0:	4b9a      	ldr	r3, [pc, #616]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80063d2:	685b      	ldr	r3, [r3, #4]
 80063d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	691b      	ldr	r3, [r3, #16]
 80063dc:	061b      	lsls	r3, r3, #24
 80063de:	4997      	ldr	r1, [pc, #604]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80063e0:	4313      	orrs	r3, r2
 80063e2:	604b      	str	r3, [r1, #4]
 80063e4:	e018      	b.n	8006418 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80063e6:	4b95      	ldr	r3, [pc, #596]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a94      	ldr	r2, [pc, #592]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80063ec:	f023 0301 	bic.w	r3, r3, #1
 80063f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063f2:	f7fb feb1 	bl	8002158 <HAL_GetTick>
 80063f6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80063f8:	e008      	b.n	800640c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063fa:	f7fb fead 	bl	8002158 <HAL_GetTick>
 80063fe:	4602      	mov	r2, r0
 8006400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006402:	1ad3      	subs	r3, r2, r3
 8006404:	2b02      	cmp	r3, #2
 8006406:	d901      	bls.n	800640c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8006408:	2303      	movs	r3, #3
 800640a:	e2ed      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800640c:	4b8b      	ldr	r3, [pc, #556]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0304 	and.w	r3, r3, #4
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1f0      	bne.n	80063fa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 0310 	and.w	r3, r3, #16
 8006420:	2b00      	cmp	r3, #0
 8006422:	f000 80a9 	beq.w	8006578 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006426:	4b85      	ldr	r3, [pc, #532]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800642e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006430:	4b82      	ldr	r3, [pc, #520]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006432:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006434:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b08      	cmp	r3, #8
 800643a:	d007      	beq.n	800644c <HAL_RCC_OscConfig+0x308>
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	2b18      	cmp	r3, #24
 8006440:	d13a      	bne.n	80064b8 <HAL_RCC_OscConfig+0x374>
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	f003 0303 	and.w	r3, r3, #3
 8006448:	2b01      	cmp	r3, #1
 800644a:	d135      	bne.n	80064b8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800644c:	4b7b      	ldr	r3, [pc, #492]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006454:	2b00      	cmp	r3, #0
 8006456:	d005      	beq.n	8006464 <HAL_RCC_OscConfig+0x320>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	69db      	ldr	r3, [r3, #28]
 800645c:	2b80      	cmp	r3, #128	@ 0x80
 800645e:	d001      	beq.n	8006464 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e2c1      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006464:	f7fb fe84 	bl	8002170 <HAL_GetREVID>
 8006468:	4603      	mov	r3, r0
 800646a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800646e:	4293      	cmp	r3, r2
 8006470:	d817      	bhi.n	80064a2 <HAL_RCC_OscConfig+0x35e>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	2b20      	cmp	r3, #32
 8006478:	d108      	bne.n	800648c <HAL_RCC_OscConfig+0x348>
 800647a:	4b70      	ldr	r3, [pc, #448]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006482:	4a6e      	ldr	r2, [pc, #440]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006484:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006488:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800648a:	e075      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800648c:	4b6b      	ldr	r3, [pc, #428]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6a1b      	ldr	r3, [r3, #32]
 8006498:	069b      	lsls	r3, r3, #26
 800649a:	4968      	ldr	r1, [pc, #416]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800649c:	4313      	orrs	r3, r2
 800649e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064a0:	e06a      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064a2:	4b66      	ldr	r3, [pc, #408]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	061b      	lsls	r3, r3, #24
 80064b0:	4962      	ldr	r1, [pc, #392]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80064b2:	4313      	orrs	r3, r2
 80064b4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80064b6:	e05f      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	69db      	ldr	r3, [r3, #28]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d042      	beq.n	8006546 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80064c0:	4b5e      	ldr	r3, [pc, #376]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a5d      	ldr	r2, [pc, #372]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80064c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064cc:	f7fb fe44 	bl	8002158 <HAL_GetTick>
 80064d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064d2:	e008      	b.n	80064e6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80064d4:	f7fb fe40 	bl	8002158 <HAL_GetTick>
 80064d8:	4602      	mov	r2, r0
 80064da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064dc:	1ad3      	subs	r3, r2, r3
 80064de:	2b02      	cmp	r3, #2
 80064e0:	d901      	bls.n	80064e6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80064e2:	2303      	movs	r3, #3
 80064e4:	e280      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80064e6:	4b55      	ldr	r3, [pc, #340]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d0f0      	beq.n	80064d4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80064f2:	f7fb fe3d 	bl	8002170 <HAL_GetREVID>
 80064f6:	4603      	mov	r3, r0
 80064f8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d817      	bhi.n	8006530 <HAL_RCC_OscConfig+0x3ec>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6a1b      	ldr	r3, [r3, #32]
 8006504:	2b20      	cmp	r3, #32
 8006506:	d108      	bne.n	800651a <HAL_RCC_OscConfig+0x3d6>
 8006508:	4b4c      	ldr	r3, [pc, #304]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8006510:	4a4a      	ldr	r2, [pc, #296]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006512:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006516:	6053      	str	r3, [r2, #4]
 8006518:	e02e      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
 800651a:	4b48      	ldr	r3, [pc, #288]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6a1b      	ldr	r3, [r3, #32]
 8006526:	069b      	lsls	r3, r3, #26
 8006528:	4944      	ldr	r1, [pc, #272]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800652a:	4313      	orrs	r3, r2
 800652c:	604b      	str	r3, [r1, #4]
 800652e:	e023      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
 8006530:	4b42      	ldr	r3, [pc, #264]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a1b      	ldr	r3, [r3, #32]
 800653c:	061b      	lsls	r3, r3, #24
 800653e:	493f      	ldr	r1, [pc, #252]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006540:	4313      	orrs	r3, r2
 8006542:	60cb      	str	r3, [r1, #12]
 8006544:	e018      	b.n	8006578 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006546:	4b3d      	ldr	r3, [pc, #244]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a3c      	ldr	r2, [pc, #240]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800654c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006550:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006552:	f7fb fe01 	bl	8002158 <HAL_GetTick>
 8006556:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006558:	e008      	b.n	800656c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800655a:	f7fb fdfd 	bl	8002158 <HAL_GetTick>
 800655e:	4602      	mov	r2, r0
 8006560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006562:	1ad3      	subs	r3, r2, r3
 8006564:	2b02      	cmp	r3, #2
 8006566:	d901      	bls.n	800656c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006568:	2303      	movs	r3, #3
 800656a:	e23d      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800656c:	4b33      	ldr	r3, [pc, #204]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006574:	2b00      	cmp	r3, #0
 8006576:	d1f0      	bne.n	800655a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 0308 	and.w	r3, r3, #8
 8006580:	2b00      	cmp	r3, #0
 8006582:	d036      	beq.n	80065f2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	695b      	ldr	r3, [r3, #20]
 8006588:	2b00      	cmp	r3, #0
 800658a:	d019      	beq.n	80065c0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800658c:	4b2b      	ldr	r3, [pc, #172]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800658e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006590:	4a2a      	ldr	r2, [pc, #168]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006592:	f043 0301 	orr.w	r3, r3, #1
 8006596:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006598:	f7fb fdde 	bl	8002158 <HAL_GetTick>
 800659c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800659e:	e008      	b.n	80065b2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065a0:	f7fb fdda 	bl	8002158 <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d901      	bls.n	80065b2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80065ae:	2303      	movs	r3, #3
 80065b0:	e21a      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80065b2:	4b22      	ldr	r3, [pc, #136]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80065b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065b6:	f003 0302 	and.w	r3, r3, #2
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d0f0      	beq.n	80065a0 <HAL_RCC_OscConfig+0x45c>
 80065be:	e018      	b.n	80065f2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065c0:	4b1e      	ldr	r3, [pc, #120]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80065c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065c4:	4a1d      	ldr	r2, [pc, #116]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80065c6:	f023 0301 	bic.w	r3, r3, #1
 80065ca:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065cc:	f7fb fdc4 	bl	8002158 <HAL_GetTick>
 80065d0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065d2:	e008      	b.n	80065e6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065d4:	f7fb fdc0 	bl	8002158 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e200      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80065e6:	4b15      	ldr	r3, [pc, #84]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 80065e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1f0      	bne.n	80065d4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f003 0320 	and.w	r3, r3, #32
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d039      	beq.n	8006672 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d01c      	beq.n	8006640 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006606:	4b0d      	ldr	r3, [pc, #52]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a0c      	ldr	r2, [pc, #48]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800660c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006610:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8006612:	f7fb fda1 	bl	8002158 <HAL_GetTick>
 8006616:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8006618:	e008      	b.n	800662c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800661a:	f7fb fd9d 	bl	8002158 <HAL_GetTick>
 800661e:	4602      	mov	r2, r0
 8006620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006622:	1ad3      	subs	r3, r2, r3
 8006624:	2b02      	cmp	r3, #2
 8006626:	d901      	bls.n	800662c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e1dd      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800662c:	4b03      	ldr	r3, [pc, #12]	@ (800663c <HAL_RCC_OscConfig+0x4f8>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006634:	2b00      	cmp	r3, #0
 8006636:	d0f0      	beq.n	800661a <HAL_RCC_OscConfig+0x4d6>
 8006638:	e01b      	b.n	8006672 <HAL_RCC_OscConfig+0x52e>
 800663a:	bf00      	nop
 800663c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006640:	4b9b      	ldr	r3, [pc, #620]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a9a      	ldr	r2, [pc, #616]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006646:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800664a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800664c:	f7fb fd84 	bl	8002158 <HAL_GetTick>
 8006650:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006652:	e008      	b.n	8006666 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006654:	f7fb fd80 	bl	8002158 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b02      	cmp	r3, #2
 8006660:	d901      	bls.n	8006666 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e1c0      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8006666:	4b92      	ldr	r3, [pc, #584]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1f0      	bne.n	8006654 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0304 	and.w	r3, r3, #4
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 8081 	beq.w	8006782 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006680:	4b8c      	ldr	r3, [pc, #560]	@ (80068b4 <HAL_RCC_OscConfig+0x770>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a8b      	ldr	r2, [pc, #556]	@ (80068b4 <HAL_RCC_OscConfig+0x770>)
 8006686:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800668a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800668c:	f7fb fd64 	bl	8002158 <HAL_GetTick>
 8006690:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006694:	f7fb fd60 	bl	8002158 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b64      	cmp	r3, #100	@ 0x64
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e1a0      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80066a6:	4b83      	ldr	r3, [pc, #524]	@ (80068b4 <HAL_RCC_OscConfig+0x770>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0f0      	beq.n	8006694 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d106      	bne.n	80066c8 <HAL_RCC_OscConfig+0x584>
 80066ba:	4b7d      	ldr	r3, [pc, #500]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066be:	4a7c      	ldr	r2, [pc, #496]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066c0:	f043 0301 	orr.w	r3, r3, #1
 80066c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80066c6:	e02d      	b.n	8006724 <HAL_RCC_OscConfig+0x5e0>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10c      	bne.n	80066ea <HAL_RCC_OscConfig+0x5a6>
 80066d0:	4b77      	ldr	r3, [pc, #476]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d4:	4a76      	ldr	r2, [pc, #472]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066d6:	f023 0301 	bic.w	r3, r3, #1
 80066da:	6713      	str	r3, [r2, #112]	@ 0x70
 80066dc:	4b74      	ldr	r3, [pc, #464]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e0:	4a73      	ldr	r2, [pc, #460]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066e2:	f023 0304 	bic.w	r3, r3, #4
 80066e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80066e8:	e01c      	b.n	8006724 <HAL_RCC_OscConfig+0x5e0>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	689b      	ldr	r3, [r3, #8]
 80066ee:	2b05      	cmp	r3, #5
 80066f0:	d10c      	bne.n	800670c <HAL_RCC_OscConfig+0x5c8>
 80066f2:	4b6f      	ldr	r3, [pc, #444]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f6:	4a6e      	ldr	r2, [pc, #440]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80066f8:	f043 0304 	orr.w	r3, r3, #4
 80066fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80066fe:	4b6c      	ldr	r3, [pc, #432]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006700:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006702:	4a6b      	ldr	r2, [pc, #428]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006704:	f043 0301 	orr.w	r3, r3, #1
 8006708:	6713      	str	r3, [r2, #112]	@ 0x70
 800670a:	e00b      	b.n	8006724 <HAL_RCC_OscConfig+0x5e0>
 800670c:	4b68      	ldr	r3, [pc, #416]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800670e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006710:	4a67      	ldr	r2, [pc, #412]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006712:	f023 0301 	bic.w	r3, r3, #1
 8006716:	6713      	str	r3, [r2, #112]	@ 0x70
 8006718:	4b65      	ldr	r3, [pc, #404]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800671a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800671c:	4a64      	ldr	r2, [pc, #400]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800671e:	f023 0304 	bic.w	r3, r3, #4
 8006722:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d015      	beq.n	8006758 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800672c:	f7fb fd14 	bl	8002158 <HAL_GetTick>
 8006730:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006732:	e00a      	b.n	800674a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006734:	f7fb fd10 	bl	8002158 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006742:	4293      	cmp	r3, r2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e14e      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800674a:	4b59      	ldr	r3, [pc, #356]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800674c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d0ee      	beq.n	8006734 <HAL_RCC_OscConfig+0x5f0>
 8006756:	e014      	b.n	8006782 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006758:	f7fb fcfe 	bl	8002158 <HAL_GetTick>
 800675c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800675e:	e00a      	b.n	8006776 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006760:	f7fb fcfa 	bl	8002158 <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800676e:	4293      	cmp	r3, r2
 8006770:	d901      	bls.n	8006776 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8006772:	2303      	movs	r3, #3
 8006774:	e138      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8006776:	4b4e      	ldr	r3, [pc, #312]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800677a:	f003 0302 	and.w	r3, r3, #2
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1ee      	bne.n	8006760 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006786:	2b00      	cmp	r3, #0
 8006788:	f000 812d 	beq.w	80069e6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800678c:	4b48      	ldr	r3, [pc, #288]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006794:	2b18      	cmp	r3, #24
 8006796:	f000 80bd 	beq.w	8006914 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800679e:	2b02      	cmp	r3, #2
 80067a0:	f040 809e 	bne.w	80068e0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067a4:	4b42      	ldr	r3, [pc, #264]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a41      	ldr	r2, [pc, #260]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80067aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067b0:	f7fb fcd2 	bl	8002158 <HAL_GetTick>
 80067b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067b6:	e008      	b.n	80067ca <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067b8:	f7fb fcce 	bl	8002158 <HAL_GetTick>
 80067bc:	4602      	mov	r2, r0
 80067be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d901      	bls.n	80067ca <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80067c6:	2303      	movs	r3, #3
 80067c8:	e10e      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80067ca:	4b39      	ldr	r3, [pc, #228]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d1f0      	bne.n	80067b8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80067d6:	4b36      	ldr	r3, [pc, #216]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80067d8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80067da:	4b37      	ldr	r3, [pc, #220]	@ (80068b8 <HAL_RCC_OscConfig+0x774>)
 80067dc:	4013      	ands	r3, r2
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80067e6:	0112      	lsls	r2, r2, #4
 80067e8:	430a      	orrs	r2, r1
 80067ea:	4931      	ldr	r1, [pc, #196]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	628b      	str	r3, [r1, #40]	@ 0x28
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067f4:	3b01      	subs	r3, #1
 80067f6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067fe:	3b01      	subs	r3, #1
 8006800:	025b      	lsls	r3, r3, #9
 8006802:	b29b      	uxth	r3, r3
 8006804:	431a      	orrs	r2, r3
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800680a:	3b01      	subs	r3, #1
 800680c:	041b      	lsls	r3, r3, #16
 800680e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8006812:	431a      	orrs	r2, r3
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006818:	3b01      	subs	r3, #1
 800681a:	061b      	lsls	r3, r3, #24
 800681c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8006820:	4923      	ldr	r1, [pc, #140]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006822:	4313      	orrs	r3, r2
 8006824:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8006826:	4b22      	ldr	r3, [pc, #136]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800682a:	4a21      	ldr	r2, [pc, #132]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800682c:	f023 0301 	bic.w	r3, r3, #1
 8006830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8006832:	4b1f      	ldr	r3, [pc, #124]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006834:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006836:	4b21      	ldr	r3, [pc, #132]	@ (80068bc <HAL_RCC_OscConfig+0x778>)
 8006838:	4013      	ands	r3, r2
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800683e:	00d2      	lsls	r2, r2, #3
 8006840:	491b      	ldr	r1, [pc, #108]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006842:	4313      	orrs	r3, r2
 8006844:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8006846:	4b1a      	ldr	r3, [pc, #104]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800684a:	f023 020c 	bic.w	r2, r3, #12
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006852:	4917      	ldr	r1, [pc, #92]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006854:	4313      	orrs	r3, r2
 8006856:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8006858:	4b15      	ldr	r3, [pc, #84]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800685a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685c:	f023 0202 	bic.w	r2, r3, #2
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006864:	4912      	ldr	r1, [pc, #72]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006866:	4313      	orrs	r3, r2
 8006868:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800686a:	4b11      	ldr	r3, [pc, #68]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800686c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800686e:	4a10      	ldr	r2, [pc, #64]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006870:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006874:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006876:	4b0e      	ldr	r3, [pc, #56]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687a:	4a0d      	ldr	r2, [pc, #52]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800687c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006880:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8006882:	4b0b      	ldr	r3, [pc, #44]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006886:	4a0a      	ldr	r2, [pc, #40]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006888:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800688c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800688e:	4b08      	ldr	r3, [pc, #32]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006892:	4a07      	ldr	r2, [pc, #28]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 8006894:	f043 0301 	orr.w	r3, r3, #1
 8006898:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800689a:	4b05      	ldr	r3, [pc, #20]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	4a04      	ldr	r2, [pc, #16]	@ (80068b0 <HAL_RCC_OscConfig+0x76c>)
 80068a0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068a6:	f7fb fc57 	bl	8002158 <HAL_GetTick>
 80068aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068ac:	e011      	b.n	80068d2 <HAL_RCC_OscConfig+0x78e>
 80068ae:	bf00      	nop
 80068b0:	58024400 	.word	0x58024400
 80068b4:	58024800 	.word	0x58024800
 80068b8:	fffffc0c 	.word	0xfffffc0c
 80068bc:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c0:	f7fb fc4a 	bl	8002158 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e08a      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80068d2:	4b47      	ldr	r3, [pc, #284]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f0      	beq.n	80068c0 <HAL_RCC_OscConfig+0x77c>
 80068de:	e082      	b.n	80069e6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e0:	4b43      	ldr	r3, [pc, #268]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a42      	ldr	r2, [pc, #264]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80068e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fb fc34 	bl	8002158 <HAL_GetTick>
 80068f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fb fc30 	bl	8002158 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e070      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8006906:	4b3a      	ldr	r3, [pc, #232]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f0      	bne.n	80068f4 <HAL_RCC_OscConfig+0x7b0>
 8006912:	e068      	b.n	80069e6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8006914:	4b36      	ldr	r3, [pc, #216]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 8006916:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006918:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800691a:	4b35      	ldr	r3, [pc, #212]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 800691c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800691e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006924:	2b01      	cmp	r3, #1
 8006926:	d031      	beq.n	800698c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	f003 0203 	and.w	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006932:	429a      	cmp	r2, r3
 8006934:	d12a      	bne.n	800698c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	091b      	lsrs	r3, r3, #4
 800693a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006942:	429a      	cmp	r2, r3
 8006944:	d122      	bne.n	800698c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006950:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8006952:	429a      	cmp	r2, r3
 8006954:	d11a      	bne.n	800698c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	0a5b      	lsrs	r3, r3, #9
 800695a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006962:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8006964:	429a      	cmp	r2, r3
 8006966:	d111      	bne.n	800698c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	0c1b      	lsrs	r3, r3, #16
 800696c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006974:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8006976:	429a      	cmp	r2, r3
 8006978:	d108      	bne.n	800698c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	0e1b      	lsrs	r3, r3, #24
 800697e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006986:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8006988:	429a      	cmp	r2, r3
 800698a:	d001      	beq.n	8006990 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800698c:	2301      	movs	r3, #1
 800698e:	e02b      	b.n	80069e8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8006990:	4b17      	ldr	r3, [pc, #92]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 8006992:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006994:	08db      	lsrs	r3, r3, #3
 8006996:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800699a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069a0:	693a      	ldr	r2, [r7, #16]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	d01f      	beq.n	80069e6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80069a6:	4b12      	ldr	r3, [pc, #72]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069aa:	4a11      	ldr	r2, [pc, #68]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069ac:	f023 0301 	bic.w	r3, r3, #1
 80069b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80069b2:	f7fb fbd1 	bl	8002158 <HAL_GetTick>
 80069b6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80069b8:	bf00      	nop
 80069ba:	f7fb fbcd 	bl	8002158 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d0f9      	beq.n	80069ba <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80069c6:	4b0a      	ldr	r3, [pc, #40]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069ca:	4b0a      	ldr	r3, [pc, #40]	@ (80069f4 <HAL_RCC_OscConfig+0x8b0>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80069d2:	00d2      	lsls	r2, r2, #3
 80069d4:	4906      	ldr	r1, [pc, #24]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069d6:	4313      	orrs	r3, r2
 80069d8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80069da:	4b05      	ldr	r3, [pc, #20]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069de:	4a04      	ldr	r2, [pc, #16]	@ (80069f0 <HAL_RCC_OscConfig+0x8ac>)
 80069e0:	f043 0301 	orr.w	r3, r3, #1
 80069e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3730      	adds	r7, #48	@ 0x30
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}
 80069f0:	58024400 	.word	0x58024400
 80069f4:	ffff0007 	.word	0xffff0007

080069f8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b086      	sub	sp, #24
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d101      	bne.n	8006a0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e19c      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006a0c:	4b8a      	ldr	r3, [pc, #552]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 030f 	and.w	r3, r3, #15
 8006a14:	683a      	ldr	r2, [r7, #0]
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d910      	bls.n	8006a3c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a1a:	4b87      	ldr	r3, [pc, #540]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f023 020f 	bic.w	r2, r3, #15
 8006a22:	4985      	ldr	r1, [pc, #532]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	4313      	orrs	r3, r2
 8006a28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a2a:	4b83      	ldr	r3, [pc, #524]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 030f 	and.w	r3, r3, #15
 8006a32:	683a      	ldr	r2, [r7, #0]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d001      	beq.n	8006a3c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006a38:	2301      	movs	r3, #1
 8006a3a:	e184      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f003 0304 	and.w	r3, r3, #4
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d010      	beq.n	8006a6a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	691a      	ldr	r2, [r3, #16]
 8006a4c:	4b7b      	ldr	r3, [pc, #492]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a4e:	699b      	ldr	r3, [r3, #24]
 8006a50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d908      	bls.n	8006a6a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006a58:	4b78      	ldr	r3, [pc, #480]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	4975      	ldr	r1, [pc, #468]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a66:	4313      	orrs	r3, r2
 8006a68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0308 	and.w	r3, r3, #8
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d010      	beq.n	8006a98 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	695a      	ldr	r2, [r3, #20]
 8006a7a:	4b70      	ldr	r3, [pc, #448]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d908      	bls.n	8006a98 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006a86:	4b6d      	ldr	r3, [pc, #436]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a88:	69db      	ldr	r3, [r3, #28]
 8006a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	695b      	ldr	r3, [r3, #20]
 8006a92:	496a      	ldr	r1, [pc, #424]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0310 	and.w	r3, r3, #16
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d010      	beq.n	8006ac6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	699a      	ldr	r2, [r3, #24]
 8006aa8:	4b64      	ldr	r3, [pc, #400]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006aaa:	69db      	ldr	r3, [r3, #28]
 8006aac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d908      	bls.n	8006ac6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006ab4:	4b61      	ldr	r3, [pc, #388]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006ab6:	69db      	ldr	r3, [r3, #28]
 8006ab8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	699b      	ldr	r3, [r3, #24]
 8006ac0:	495e      	ldr	r1, [pc, #376]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f003 0320 	and.w	r3, r3, #32
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d010      	beq.n	8006af4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	69da      	ldr	r2, [r3, #28]
 8006ad6:	4b59      	ldr	r3, [pc, #356]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006ad8:	6a1b      	ldr	r3, [r3, #32]
 8006ada:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d908      	bls.n	8006af4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006ae2:	4b56      	ldr	r3, [pc, #344]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	4953      	ldr	r1, [pc, #332]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006af0:	4313      	orrs	r3, r2
 8006af2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0302 	and.w	r3, r3, #2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d010      	beq.n	8006b22 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68da      	ldr	r2, [r3, #12]
 8006b04:	4b4d      	ldr	r3, [pc, #308]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b06:	699b      	ldr	r3, [r3, #24]
 8006b08:	f003 030f 	and.w	r3, r3, #15
 8006b0c:	429a      	cmp	r2, r3
 8006b0e:	d908      	bls.n	8006b22 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b10:	4b4a      	ldr	r3, [pc, #296]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b12:	699b      	ldr	r3, [r3, #24]
 8006b14:	f023 020f 	bic.w	r2, r3, #15
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	68db      	ldr	r3, [r3, #12]
 8006b1c:	4947      	ldr	r1, [pc, #284]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d055      	beq.n	8006bda <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8006b2e:	4b43      	ldr	r3, [pc, #268]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	689b      	ldr	r3, [r3, #8]
 8006b3a:	4940      	ldr	r1, [pc, #256]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d107      	bne.n	8006b58 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006b48:	4b3c      	ldr	r3, [pc, #240]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d121      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e0f6      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	2b03      	cmp	r3, #3
 8006b5e:	d107      	bne.n	8006b70 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006b60:	4b36      	ldr	r3, [pc, #216]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d115      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	e0ea      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d107      	bne.n	8006b88 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006b78:	4b30      	ldr	r3, [pc, #192]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d109      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b84:	2301      	movs	r3, #1
 8006b86:	e0de      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006b88:	4b2c      	ldr	r3, [pc, #176]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 0304 	and.w	r3, r3, #4
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d101      	bne.n	8006b98 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006b94:	2301      	movs	r3, #1
 8006b96:	e0d6      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b98:	4b28      	ldr	r3, [pc, #160]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	f023 0207 	bic.w	r2, r3, #7
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	4925      	ldr	r1, [pc, #148]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006baa:	f7fb fad5 	bl	8002158 <HAL_GetTick>
 8006bae:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bb0:	e00a      	b.n	8006bc8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bb2:	f7fb fad1 	bl	8002158 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d901      	bls.n	8006bc8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e0be      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006bca:	691b      	ldr	r3, [r3, #16]
 8006bcc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	00db      	lsls	r3, r3, #3
 8006bd6:	429a      	cmp	r2, r3
 8006bd8:	d1eb      	bne.n	8006bb2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	f003 0302 	and.w	r3, r3, #2
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d010      	beq.n	8006c08 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	68da      	ldr	r2, [r3, #12]
 8006bea:	4b14      	ldr	r3, [pc, #80]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006bec:	699b      	ldr	r3, [r3, #24]
 8006bee:	f003 030f 	and.w	r3, r3, #15
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d208      	bcs.n	8006c08 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006bf6:	4b11      	ldr	r3, [pc, #68]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	f023 020f 	bic.w	r2, r3, #15
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68db      	ldr	r3, [r3, #12]
 8006c02:	490e      	ldr	r1, [pc, #56]	@ (8006c3c <HAL_RCC_ClockConfig+0x244>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c08:	4b0b      	ldr	r3, [pc, #44]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 030f 	and.w	r3, r3, #15
 8006c10:	683a      	ldr	r2, [r7, #0]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	d214      	bcs.n	8006c40 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c16:	4b08      	ldr	r3, [pc, #32]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f023 020f 	bic.w	r2, r3, #15
 8006c1e:	4906      	ldr	r1, [pc, #24]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006c20:	683b      	ldr	r3, [r7, #0]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c26:	4b04      	ldr	r3, [pc, #16]	@ (8006c38 <HAL_RCC_ClockConfig+0x240>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 030f 	and.w	r3, r3, #15
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d005      	beq.n	8006c40 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e086      	b.n	8006d46 <HAL_RCC_ClockConfig+0x34e>
 8006c38:	52002000 	.word	0x52002000
 8006c3c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0304 	and.w	r3, r3, #4
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d010      	beq.n	8006c6e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	691a      	ldr	r2, [r3, #16]
 8006c50:	4b3f      	ldr	r3, [pc, #252]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c52:	699b      	ldr	r3, [r3, #24]
 8006c54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d208      	bcs.n	8006c6e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8006c5c:	4b3c      	ldr	r3, [pc, #240]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c5e:	699b      	ldr	r3, [r3, #24]
 8006c60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	4939      	ldr	r1, [pc, #228]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f003 0308 	and.w	r3, r3, #8
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d010      	beq.n	8006c9c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	695a      	ldr	r2, [r3, #20]
 8006c7e:	4b34      	ldr	r3, [pc, #208]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c80:	69db      	ldr	r3, [r3, #28]
 8006c82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d208      	bcs.n	8006c9c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8006c8a:	4b31      	ldr	r3, [pc, #196]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	695b      	ldr	r3, [r3, #20]
 8006c96:	492e      	ldr	r1, [pc, #184]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006c98:	4313      	orrs	r3, r2
 8006c9a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f003 0310 	and.w	r3, r3, #16
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d010      	beq.n	8006cca <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	699a      	ldr	r2, [r3, #24]
 8006cac:	4b28      	ldr	r3, [pc, #160]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006cae:	69db      	ldr	r3, [r3, #28]
 8006cb0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d208      	bcs.n	8006cca <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8006cb8:	4b25      	ldr	r3, [pc, #148]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006cba:	69db      	ldr	r3, [r3, #28]
 8006cbc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	4922      	ldr	r1, [pc, #136]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006cc6:	4313      	orrs	r3, r2
 8006cc8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f003 0320 	and.w	r3, r3, #32
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d010      	beq.n	8006cf8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69da      	ldr	r2, [r3, #28]
 8006cda:	4b1d      	ldr	r3, [pc, #116]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006cdc:	6a1b      	ldr	r3, [r3, #32]
 8006cde:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006ce2:	429a      	cmp	r2, r3
 8006ce4:	d208      	bcs.n	8006cf8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8006ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006ce8:	6a1b      	ldr	r3, [r3, #32]
 8006cea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	69db      	ldr	r3, [r3, #28]
 8006cf2:	4917      	ldr	r1, [pc, #92]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8006cf8:	f000 f834 	bl	8006d64 <HAL_RCC_GetSysClockFreq>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	4b14      	ldr	r3, [pc, #80]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	0a1b      	lsrs	r3, r3, #8
 8006d04:	f003 030f 	and.w	r3, r3, #15
 8006d08:	4912      	ldr	r1, [pc, #72]	@ (8006d54 <HAL_RCC_ClockConfig+0x35c>)
 8006d0a:	5ccb      	ldrb	r3, [r1, r3]
 8006d0c:	f003 031f 	and.w	r3, r3, #31
 8006d10:	fa22 f303 	lsr.w	r3, r2, r3
 8006d14:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8006d16:	4b0e      	ldr	r3, [pc, #56]	@ (8006d50 <HAL_RCC_ClockConfig+0x358>)
 8006d18:	699b      	ldr	r3, [r3, #24]
 8006d1a:	f003 030f 	and.w	r3, r3, #15
 8006d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8006d54 <HAL_RCC_ClockConfig+0x35c>)
 8006d20:	5cd3      	ldrb	r3, [r2, r3]
 8006d22:	f003 031f 	and.w	r3, r3, #31
 8006d26:	693a      	ldr	r2, [r7, #16]
 8006d28:	fa22 f303 	lsr.w	r3, r2, r3
 8006d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8006d58 <HAL_RCC_ClockConfig+0x360>)
 8006d2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006d30:	4a0a      	ldr	r2, [pc, #40]	@ (8006d5c <HAL_RCC_ClockConfig+0x364>)
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006d36:	4b0a      	ldr	r3, [pc, #40]	@ (8006d60 <HAL_RCC_ClockConfig+0x368>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4618      	mov	r0, r3
 8006d3c:	f7fb f9c2 	bl	80020c4 <HAL_InitTick>
 8006d40:	4603      	mov	r3, r0
 8006d42:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8006d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d46:	4618      	mov	r0, r3
 8006d48:	3718      	adds	r7, #24
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
 8006d4e:	bf00      	nop
 8006d50:	58024400 	.word	0x58024400
 8006d54:	0800cc40 	.word	0x0800cc40
 8006d58:	24000194 	.word	0x24000194
 8006d5c:	24000190 	.word	0x24000190
 8006d60:	24000198 	.word	0x24000198

08006d64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d64:	b480      	push	{r7}
 8006d66:	b089      	sub	sp, #36	@ 0x24
 8006d68:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d6a:	4bb3      	ldr	r3, [pc, #716]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006d6c:	691b      	ldr	r3, [r3, #16]
 8006d6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006d72:	2b18      	cmp	r3, #24
 8006d74:	f200 8155 	bhi.w	8007022 <HAL_RCC_GetSysClockFreq+0x2be>
 8006d78:	a201      	add	r2, pc, #4	@ (adr r2, 8006d80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8006d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d7e:	bf00      	nop
 8006d80:	08006de5 	.word	0x08006de5
 8006d84:	08007023 	.word	0x08007023
 8006d88:	08007023 	.word	0x08007023
 8006d8c:	08007023 	.word	0x08007023
 8006d90:	08007023 	.word	0x08007023
 8006d94:	08007023 	.word	0x08007023
 8006d98:	08007023 	.word	0x08007023
 8006d9c:	08007023 	.word	0x08007023
 8006da0:	08006e0b 	.word	0x08006e0b
 8006da4:	08007023 	.word	0x08007023
 8006da8:	08007023 	.word	0x08007023
 8006dac:	08007023 	.word	0x08007023
 8006db0:	08007023 	.word	0x08007023
 8006db4:	08007023 	.word	0x08007023
 8006db8:	08007023 	.word	0x08007023
 8006dbc:	08007023 	.word	0x08007023
 8006dc0:	08006e11 	.word	0x08006e11
 8006dc4:	08007023 	.word	0x08007023
 8006dc8:	08007023 	.word	0x08007023
 8006dcc:	08007023 	.word	0x08007023
 8006dd0:	08007023 	.word	0x08007023
 8006dd4:	08007023 	.word	0x08007023
 8006dd8:	08007023 	.word	0x08007023
 8006ddc:	08007023 	.word	0x08007023
 8006de0:	08006e17 	.word	0x08006e17
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006de4:	4b94      	ldr	r3, [pc, #592]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0320 	and.w	r3, r3, #32
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d009      	beq.n	8006e04 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006df0:	4b91      	ldr	r3, [pc, #580]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	08db      	lsrs	r3, r3, #3
 8006df6:	f003 0303 	and.w	r3, r3, #3
 8006dfa:	4a90      	ldr	r2, [pc, #576]	@ (800703c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006dfc:	fa22 f303 	lsr.w	r3, r2, r3
 8006e00:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8006e02:	e111      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8006e04:	4b8d      	ldr	r3, [pc, #564]	@ (800703c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e06:	61bb      	str	r3, [r7, #24]
      break;
 8006e08:	e10e      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8006e0a:	4b8d      	ldr	r3, [pc, #564]	@ (8007040 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8006e0c:	61bb      	str	r3, [r7, #24]
      break;
 8006e0e:	e10b      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8006e10:	4b8c      	ldr	r3, [pc, #560]	@ (8007044 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8006e12:	61bb      	str	r3, [r7, #24]
      break;
 8006e14:	e108      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006e16:	4b88      	ldr	r3, [pc, #544]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e1a:	f003 0303 	and.w	r3, r3, #3
 8006e1e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8006e20:	4b85      	ldr	r3, [pc, #532]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e24:	091b      	lsrs	r3, r3, #4
 8006e26:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e2a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8006e2c:	4b82      	ldr	r3, [pc, #520]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e30:	f003 0301 	and.w	r3, r3, #1
 8006e34:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006e36:	4b80      	ldr	r3, [pc, #512]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e3a:	08db      	lsrs	r3, r3, #3
 8006e3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	fb02 f303 	mul.w	r3, r2, r3
 8006e46:	ee07 3a90 	vmov	s15, r3
 8006e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e4e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8006e52:	693b      	ldr	r3, [r7, #16]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	f000 80e1 	beq.w	800701c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	2b02      	cmp	r3, #2
 8006e5e:	f000 8083 	beq.w	8006f68 <HAL_RCC_GetSysClockFreq+0x204>
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	2b02      	cmp	r3, #2
 8006e66:	f200 80a1 	bhi.w	8006fac <HAL_RCC_GetSysClockFreq+0x248>
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d003      	beq.n	8006e78 <HAL_RCC_GetSysClockFreq+0x114>
 8006e70:	697b      	ldr	r3, [r7, #20]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d056      	beq.n	8006f24 <HAL_RCC_GetSysClockFreq+0x1c0>
 8006e76:	e099      	b.n	8006fac <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006e78:	4b6f      	ldr	r3, [pc, #444]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 0320 	and.w	r3, r3, #32
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d02d      	beq.n	8006ee0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e84:	4b6c      	ldr	r3, [pc, #432]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	08db      	lsrs	r3, r3, #3
 8006e8a:	f003 0303 	and.w	r3, r3, #3
 8006e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800703c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8006e90:	fa22 f303 	lsr.w	r3, r2, r3
 8006e94:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	ee07 3a90 	vmov	s15, r3
 8006e9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ea0:	693b      	ldr	r3, [r7, #16]
 8006ea2:	ee07 3a90 	vmov	s15, r3
 8006ea6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eae:	4b62      	ldr	r3, [pc, #392]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006eb6:	ee07 3a90 	vmov	s15, r3
 8006eba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ebe:	ed97 6a02 	vldr	s12, [r7, #8]
 8006ec2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006ec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006eca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ed2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006ed6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006eda:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8006ede:	e087      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	ee07 3a90 	vmov	s15, r3
 8006ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eea:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800704c <HAL_RCC_GetSysClockFreq+0x2e8>
 8006eee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef2:	4b51      	ldr	r3, [pc, #324]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ef4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006efa:	ee07 3a90 	vmov	s15, r3
 8006efe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f02:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f06:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f22:	e065      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	ee07 3a90 	vmov	s15, r3
 8006f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f2e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007050 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006f32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f36:	4b40      	ldr	r3, [pc, #256]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f3e:	ee07 3a90 	vmov	s15, r3
 8006f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f46:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f4a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006f66:	e043      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	ee07 3a90 	vmov	s15, r3
 8006f6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f72:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007054 <HAL_RCC_GetSysClockFreq+0x2f0>
 8006f76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f82:	ee07 3a90 	vmov	s15, r3
 8006f86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8006f8e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006f92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fa6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006faa:	e021      	b.n	8006ff0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	ee07 3a90 	vmov	s15, r3
 8006fb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fb6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007050 <HAL_RCC_GetSysClockFreq+0x2ec>
 8006fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fc6:	ee07 3a90 	vmov	s15, r3
 8006fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fce:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fd2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007048 <HAL_RCC_GetSysClockFreq+0x2e4>
 8006fd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006fda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006fde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006fea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8006fee:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8006ff0:	4b11      	ldr	r3, [pc, #68]	@ (8007038 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8006ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff4:	0a5b      	lsrs	r3, r3, #9
 8006ff6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	ee07 3a90 	vmov	s15, r3
 8007004:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007008:	edd7 6a07 	vldr	s13, [r7, #28]
 800700c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007014:	ee17 3a90 	vmov	r3, s15
 8007018:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800701a:	e005      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800701c:	2300      	movs	r3, #0
 800701e:	61bb      	str	r3, [r7, #24]
      break;
 8007020:	e002      	b.n	8007028 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007022:	4b07      	ldr	r3, [pc, #28]	@ (8007040 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007024:	61bb      	str	r3, [r7, #24]
      break;
 8007026:	bf00      	nop
  }

  return sysclockfreq;
 8007028:	69bb      	ldr	r3, [r7, #24]
}
 800702a:	4618      	mov	r0, r3
 800702c:	3724      	adds	r7, #36	@ 0x24
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	58024400 	.word	0x58024400
 800703c:	03d09000 	.word	0x03d09000
 8007040:	003d0900 	.word	0x003d0900
 8007044:	02dc6c00 	.word	0x02dc6c00
 8007048:	46000000 	.word	0x46000000
 800704c:	4c742400 	.word	0x4c742400
 8007050:	4a742400 	.word	0x4a742400
 8007054:	4c371b00 	.word	0x4c371b00

08007058 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b082      	sub	sp, #8
 800705c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800705e:	f7ff fe81 	bl	8006d64 <HAL_RCC_GetSysClockFreq>
 8007062:	4602      	mov	r2, r0
 8007064:	4b10      	ldr	r3, [pc, #64]	@ (80070a8 <HAL_RCC_GetHCLKFreq+0x50>)
 8007066:	699b      	ldr	r3, [r3, #24]
 8007068:	0a1b      	lsrs	r3, r3, #8
 800706a:	f003 030f 	and.w	r3, r3, #15
 800706e:	490f      	ldr	r1, [pc, #60]	@ (80070ac <HAL_RCC_GetHCLKFreq+0x54>)
 8007070:	5ccb      	ldrb	r3, [r1, r3]
 8007072:	f003 031f 	and.w	r3, r3, #31
 8007076:	fa22 f303 	lsr.w	r3, r2, r3
 800707a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800707c:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <HAL_RCC_GetHCLKFreq+0x50>)
 800707e:	699b      	ldr	r3, [r3, #24]
 8007080:	f003 030f 	and.w	r3, r3, #15
 8007084:	4a09      	ldr	r2, [pc, #36]	@ (80070ac <HAL_RCC_GetHCLKFreq+0x54>)
 8007086:	5cd3      	ldrb	r3, [r2, r3]
 8007088:	f003 031f 	and.w	r3, r3, #31
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	fa22 f303 	lsr.w	r3, r2, r3
 8007092:	4a07      	ldr	r2, [pc, #28]	@ (80070b0 <HAL_RCC_GetHCLKFreq+0x58>)
 8007094:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007096:	4a07      	ldr	r2, [pc, #28]	@ (80070b4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800709c:	4b04      	ldr	r3, [pc, #16]	@ (80070b0 <HAL_RCC_GetHCLKFreq+0x58>)
 800709e:	681b      	ldr	r3, [r3, #0]
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3708      	adds	r7, #8
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}
 80070a8:	58024400 	.word	0x58024400
 80070ac:	0800cc40 	.word	0x0800cc40
 80070b0:	24000194 	.word	0x24000194
 80070b4:	24000190 	.word	0x24000190

080070b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070b8:	b580      	push	{r7, lr}
 80070ba:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80070bc:	f7ff ffcc 	bl	8007058 <HAL_RCC_GetHCLKFreq>
 80070c0:	4602      	mov	r2, r0
 80070c2:	4b06      	ldr	r3, [pc, #24]	@ (80070dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80070c4:	69db      	ldr	r3, [r3, #28]
 80070c6:	091b      	lsrs	r3, r3, #4
 80070c8:	f003 0307 	and.w	r3, r3, #7
 80070cc:	4904      	ldr	r1, [pc, #16]	@ (80070e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80070ce:	5ccb      	ldrb	r3, [r1, r3]
 80070d0:	f003 031f 	and.w	r3, r3, #31
 80070d4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80070d8:	4618      	mov	r0, r3
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	58024400 	.word	0x58024400
 80070e0:	0800cc40 	.word	0x0800cc40

080070e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80070e8:	f7ff ffb6 	bl	8007058 <HAL_RCC_GetHCLKFreq>
 80070ec:	4602      	mov	r2, r0
 80070ee:	4b06      	ldr	r3, [pc, #24]	@ (8007108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070f0:	69db      	ldr	r3, [r3, #28]
 80070f2:	0a1b      	lsrs	r3, r3, #8
 80070f4:	f003 0307 	and.w	r3, r3, #7
 80070f8:	4904      	ldr	r1, [pc, #16]	@ (800710c <HAL_RCC_GetPCLK2Freq+0x28>)
 80070fa:	5ccb      	ldrb	r3, [r1, r3]
 80070fc:	f003 031f 	and.w	r3, r3, #31
 8007100:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007104:	4618      	mov	r0, r3
 8007106:	bd80      	pop	{r7, pc}
 8007108:	58024400 	.word	0x58024400
 800710c:	0800cc40 	.word	0x0800cc40

08007110 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007110:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007114:	b0ca      	sub	sp, #296	@ 0x128
 8007116:	af00      	add	r7, sp, #0
 8007118:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800711c:	2300      	movs	r3, #0
 800711e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007122:	2300      	movs	r3, #0
 8007124:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007128:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007130:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007134:	2500      	movs	r5, #0
 8007136:	ea54 0305 	orrs.w	r3, r4, r5
 800713a:	d049      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800713c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007140:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007142:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007146:	d02f      	beq.n	80071a8 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007148:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800714c:	d828      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800714e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007152:	d01a      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007154:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007158:	d822      	bhi.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800715e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007162:	d007      	beq.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007164:	e01c      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007166:	4bb8      	ldr	r3, [pc, #736]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716a:	4ab7      	ldr	r2, [pc, #732]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800716c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007170:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007172:	e01a      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007178:	3308      	adds	r3, #8
 800717a:	2102      	movs	r1, #2
 800717c:	4618      	mov	r0, r3
 800717e:	f002 fb61 	bl	8009844 <RCCEx_PLL2_Config>
 8007182:	4603      	mov	r3, r0
 8007184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007188:	e00f      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800718a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800718e:	3328      	adds	r3, #40	@ 0x28
 8007190:	2102      	movs	r1, #2
 8007192:	4618      	mov	r0, r3
 8007194:	f002 fc08 	bl	80099a8 <RCCEx_PLL3_Config>
 8007198:	4603      	mov	r3, r0
 800719a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800719e:	e004      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80071a0:	2301      	movs	r3, #1
 80071a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80071a6:	e000      	b.n	80071aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80071a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80071aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d10a      	bne.n	80071c8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80071b2:	4ba5      	ldr	r3, [pc, #660]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071b6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80071ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80071c0:	4aa1      	ldr	r2, [pc, #644]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80071c2:	430b      	orrs	r3, r1
 80071c4:	6513      	str	r3, [r2, #80]	@ 0x50
 80071c6:	e003      	b.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80071c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80071cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 80071dc:	f04f 0900 	mov.w	r9, #0
 80071e0:	ea58 0309 	orrs.w	r3, r8, r9
 80071e4:	d047      	beq.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 80071e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071ec:	2b04      	cmp	r3, #4
 80071ee:	d82a      	bhi.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80071f0:	a201      	add	r2, pc, #4	@ (adr r2, 80071f8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80071f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071f6:	bf00      	nop
 80071f8:	0800720d 	.word	0x0800720d
 80071fc:	0800721b 	.word	0x0800721b
 8007200:	08007231 	.word	0x08007231
 8007204:	0800724f 	.word	0x0800724f
 8007208:	0800724f 	.word	0x0800724f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800720c:	4b8e      	ldr	r3, [pc, #568]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800720e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007210:	4a8d      	ldr	r2, [pc, #564]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007216:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007218:	e01a      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800721a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800721e:	3308      	adds	r3, #8
 8007220:	2100      	movs	r1, #0
 8007222:	4618      	mov	r0, r3
 8007224:	f002 fb0e 	bl	8009844 <RCCEx_PLL2_Config>
 8007228:	4603      	mov	r3, r0
 800722a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800722e:	e00f      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007234:	3328      	adds	r3, #40	@ 0x28
 8007236:	2100      	movs	r1, #0
 8007238:	4618      	mov	r0, r3
 800723a:	f002 fbb5 	bl	80099a8 <RCCEx_PLL3_Config>
 800723e:	4603      	mov	r3, r0
 8007240:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007244:	e004      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007246:	2301      	movs	r3, #1
 8007248:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800724c:	e000      	b.n	8007250 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800724e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007254:	2b00      	cmp	r3, #0
 8007256:	d10a      	bne.n	800726e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007258:	4b7b      	ldr	r3, [pc, #492]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800725a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800725c:	f023 0107 	bic.w	r1, r3, #7
 8007260:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007266:	4a78      	ldr	r2, [pc, #480]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007268:	430b      	orrs	r3, r1
 800726a:	6513      	str	r3, [r2, #80]	@ 0x50
 800726c:	e003      	b.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800726e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007272:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8007276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800727a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800727e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8007282:	f04f 0b00 	mov.w	fp, #0
 8007286:	ea5a 030b 	orrs.w	r3, sl, fp
 800728a:	d04c      	beq.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800728c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007290:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007292:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007296:	d030      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8007298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800729c:	d829      	bhi.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800729e:	2bc0      	cmp	r3, #192	@ 0xc0
 80072a0:	d02d      	beq.n	80072fe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80072a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80072a4:	d825      	bhi.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80072a6:	2b80      	cmp	r3, #128	@ 0x80
 80072a8:	d018      	beq.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80072aa:	2b80      	cmp	r3, #128	@ 0x80
 80072ac:	d821      	bhi.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d002      	beq.n	80072b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80072b2:	2b40      	cmp	r3, #64	@ 0x40
 80072b4:	d007      	beq.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80072b6:	e01c      	b.n	80072f2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072b8:	4b63      	ldr	r3, [pc, #396]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072bc:	4a62      	ldr	r2, [pc, #392]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80072be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80072c4:	e01c      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ca:	3308      	adds	r3, #8
 80072cc:	2100      	movs	r1, #0
 80072ce:	4618      	mov	r0, r3
 80072d0:	f002 fab8 	bl	8009844 <RCCEx_PLL2_Config>
 80072d4:	4603      	mov	r3, r0
 80072d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80072da:	e011      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80072dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072e0:	3328      	adds	r3, #40	@ 0x28
 80072e2:	2100      	movs	r1, #0
 80072e4:	4618      	mov	r0, r3
 80072e6:	f002 fb5f 	bl	80099a8 <RCCEx_PLL3_Config>
 80072ea:	4603      	mov	r3, r0
 80072ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80072f0:	e006      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80072f8:	e002      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80072fa:	bf00      	nop
 80072fc:	e000      	b.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80072fe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007300:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007304:	2b00      	cmp	r3, #0
 8007306:	d10a      	bne.n	800731e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8007308:	4b4f      	ldr	r3, [pc, #316]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800730a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800730c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007314:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007316:	4a4c      	ldr	r2, [pc, #304]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007318:	430b      	orrs	r3, r1
 800731a:	6513      	str	r3, [r2, #80]	@ 0x50
 800731c:	e003      	b.n	8007326 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800731e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007322:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800732a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007332:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8007336:	2300      	movs	r3, #0
 8007338:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800733c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8007340:	460b      	mov	r3, r1
 8007342:	4313      	orrs	r3, r2
 8007344:	d053      	beq.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800734a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800734e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007352:	d035      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8007354:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007358:	d82e      	bhi.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800735a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800735e:	d031      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8007360:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007364:	d828      	bhi.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007366:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800736a:	d01a      	beq.n	80073a2 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800736c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007370:	d822      	bhi.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8007372:	2b00      	cmp	r3, #0
 8007374:	d003      	beq.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8007376:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800737a:	d007      	beq.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800737c:	e01c      	b.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800737e:	4b32      	ldr	r3, [pc, #200]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007382:	4a31      	ldr	r2, [pc, #196]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8007384:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007388:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800738a:	e01c      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800738c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007390:	3308      	adds	r3, #8
 8007392:	2100      	movs	r1, #0
 8007394:	4618      	mov	r0, r3
 8007396:	f002 fa55 	bl	8009844 <RCCEx_PLL2_Config>
 800739a:	4603      	mov	r3, r0
 800739c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80073a0:	e011      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073a6:	3328      	adds	r3, #40	@ 0x28
 80073a8:	2100      	movs	r1, #0
 80073aa:	4618      	mov	r0, r3
 80073ac:	f002 fafc 	bl	80099a8 <RCCEx_PLL3_Config>
 80073b0:	4603      	mov	r3, r0
 80073b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80073b6:	e006      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80073be:	e002      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80073c0:	bf00      	nop
 80073c2:	e000      	b.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80073c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10b      	bne.n	80073e6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80073ce:	4b1e      	ldr	r3, [pc, #120]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073d2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80073d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073da:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80073de:	4a1a      	ldr	r2, [pc, #104]	@ (8007448 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80073e0:	430b      	orrs	r3, r1
 80073e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80073e4:	e003      	b.n	80073ee <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80073ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80073fa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80073fe:	2300      	movs	r3, #0
 8007400:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007404:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8007408:	460b      	mov	r3, r1
 800740a:	4313      	orrs	r3, r2
 800740c:	d056      	beq.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800740e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007412:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007416:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800741a:	d038      	beq.n	800748e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800741c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007420:	d831      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007422:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007426:	d034      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8007428:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800742c:	d82b      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800742e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007432:	d01d      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8007434:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007438:	d825      	bhi.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800743a:	2b00      	cmp	r3, #0
 800743c:	d006      	beq.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800743e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007442:	d00a      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8007444:	e01f      	b.n	8007486 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8007446:	bf00      	nop
 8007448:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800744c:	4ba2      	ldr	r3, [pc, #648]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800744e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007450:	4aa1      	ldr	r2, [pc, #644]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007452:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007456:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007458:	e01c      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800745a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800745e:	3308      	adds	r3, #8
 8007460:	2100      	movs	r1, #0
 8007462:	4618      	mov	r0, r3
 8007464:	f002 f9ee 	bl	8009844 <RCCEx_PLL2_Config>
 8007468:	4603      	mov	r3, r0
 800746a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800746e:	e011      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007470:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007474:	3328      	adds	r3, #40	@ 0x28
 8007476:	2100      	movs	r1, #0
 8007478:	4618      	mov	r0, r3
 800747a:	f002 fa95 	bl	80099a8 <RCCEx_PLL3_Config>
 800747e:	4603      	mov	r3, r0
 8007480:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007484:	e006      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800748c:	e002      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800748e:	bf00      	nop
 8007490:	e000      	b.n	8007494 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8007492:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007498:	2b00      	cmp	r3, #0
 800749a:	d10b      	bne.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800749c:	4b8e      	ldr	r3, [pc, #568]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800749e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a0:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80074a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074a8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80074ac:	4a8a      	ldr	r2, [pc, #552]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074ae:	430b      	orrs	r3, r1
 80074b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80074b2:	e003      	b.n	80074bc <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80074b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80074bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074c4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80074c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80074cc:	2300      	movs	r3, #0
 80074ce:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80074d2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80074d6:	460b      	mov	r3, r1
 80074d8:	4313      	orrs	r3, r2
 80074da:	d03a      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80074dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80074e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074e2:	2b30      	cmp	r3, #48	@ 0x30
 80074e4:	d01f      	beq.n	8007526 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80074e6:	2b30      	cmp	r3, #48	@ 0x30
 80074e8:	d819      	bhi.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80074ea:	2b20      	cmp	r3, #32
 80074ec:	d00c      	beq.n	8007508 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80074ee:	2b20      	cmp	r3, #32
 80074f0:	d815      	bhi.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d019      	beq.n	800752a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80074f6:	2b10      	cmp	r3, #16
 80074f8:	d111      	bne.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80074fa:	4b77      	ldr	r3, [pc, #476]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80074fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fe:	4a76      	ldr	r2, [pc, #472]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007500:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007504:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8007506:	e011      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007508:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800750c:	3308      	adds	r3, #8
 800750e:	2102      	movs	r1, #2
 8007510:	4618      	mov	r0, r3
 8007512:	f002 f997 	bl	8009844 <RCCEx_PLL2_Config>
 8007516:	4603      	mov	r3, r0
 8007518:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800751c:	e006      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800751e:	2301      	movs	r3, #1
 8007520:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007524:	e002      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8007526:	bf00      	nop
 8007528:	e000      	b.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800752a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800752c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007530:	2b00      	cmp	r3, #0
 8007532:	d10a      	bne.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007534:	4b68      	ldr	r3, [pc, #416]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007536:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007538:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800753c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007542:	4a65      	ldr	r2, [pc, #404]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007544:	430b      	orrs	r3, r1
 8007546:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007548:	e003      	b.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800754a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800754e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800755a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800755e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007562:	2300      	movs	r3, #0
 8007564:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007568:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800756c:	460b      	mov	r3, r1
 800756e:	4313      	orrs	r3, r2
 8007570:	d051      	beq.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007576:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007578:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800757c:	d035      	beq.n	80075ea <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800757e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007582:	d82e      	bhi.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007584:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007588:	d031      	beq.n	80075ee <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800758a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800758e:	d828      	bhi.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8007590:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007594:	d01a      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8007596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800759a:	d822      	bhi.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800759c:	2b00      	cmp	r3, #0
 800759e:	d003      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80075a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075a4:	d007      	beq.n	80075b6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80075a6:	e01c      	b.n	80075e2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80075a8:	4b4b      	ldr	r3, [pc, #300]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ac:	4a4a      	ldr	r2, [pc, #296]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80075b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075b4:	e01c      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80075b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075ba:	3308      	adds	r3, #8
 80075bc:	2100      	movs	r1, #0
 80075be:	4618      	mov	r0, r3
 80075c0:	f002 f940 	bl	8009844 <RCCEx_PLL2_Config>
 80075c4:	4603      	mov	r3, r0
 80075c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075ca:	e011      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80075cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80075d0:	3328      	adds	r3, #40	@ 0x28
 80075d2:	2100      	movs	r1, #0
 80075d4:	4618      	mov	r0, r3
 80075d6:	f002 f9e7 	bl	80099a8 <RCCEx_PLL3_Config>
 80075da:	4603      	mov	r3, r0
 80075dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80075e0:	e006      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80075e8:	e002      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80075ea:	bf00      	nop
 80075ec:	e000      	b.n	80075f0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80075ee:	bf00      	nop
    }

    if (ret == HAL_OK)
 80075f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d10a      	bne.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80075f8:	4b37      	ldr	r3, [pc, #220]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80075fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80075fc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007604:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007606:	4a34      	ldr	r2, [pc, #208]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8007608:	430b      	orrs	r3, r1
 800760a:	6513      	str	r3, [r2, #80]	@ 0x50
 800760c:	e003      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800760e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007612:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800761a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800761e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007622:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007626:	2300      	movs	r3, #0
 8007628:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800762c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007630:	460b      	mov	r3, r1
 8007632:	4313      	orrs	r3, r2
 8007634:	d056      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007636:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800763a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800763c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007640:	d033      	beq.n	80076aa <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8007642:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007646:	d82c      	bhi.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007648:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800764c:	d02f      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800764e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007652:	d826      	bhi.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007654:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007658:	d02b      	beq.n	80076b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800765a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800765e:	d820      	bhi.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8007660:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007664:	d012      	beq.n	800768c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8007666:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800766a:	d81a      	bhi.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800766c:	2b00      	cmp	r3, #0
 800766e:	d022      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8007670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007674:	d115      	bne.n	80076a2 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007676:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800767a:	3308      	adds	r3, #8
 800767c:	2101      	movs	r1, #1
 800767e:	4618      	mov	r0, r3
 8007680:	f002 f8e0 	bl	8009844 <RCCEx_PLL2_Config>
 8007684:	4603      	mov	r3, r0
 8007686:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800768a:	e015      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800768c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007690:	3328      	adds	r3, #40	@ 0x28
 8007692:	2101      	movs	r1, #1
 8007694:	4618      	mov	r0, r3
 8007696:	f002 f987 	bl	80099a8 <RCCEx_PLL3_Config>
 800769a:	4603      	mov	r3, r0
 800769c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80076a0:	e00a      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80076a8:	e006      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076aa:	bf00      	nop
 80076ac:	e004      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076ae:	bf00      	nop
 80076b0:	e002      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076b2:	bf00      	nop
 80076b4:	e000      	b.n	80076b8 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80076b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d10d      	bne.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80076c0:	4b05      	ldr	r3, [pc, #20]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80076c4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80076c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80076ce:	4a02      	ldr	r2, [pc, #8]	@ (80076d8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80076d0:	430b      	orrs	r3, r1
 80076d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80076d4:	e006      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80076d6:	bf00      	nop
 80076d8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80076dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80076e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80076e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80076e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ec:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80076f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80076f4:	2300      	movs	r3, #0
 80076f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076fa:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80076fe:	460b      	mov	r3, r1
 8007700:	4313      	orrs	r3, r2
 8007702:	d055      	beq.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8007704:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007708:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800770c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007710:	d033      	beq.n	800777a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8007712:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007716:	d82c      	bhi.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007718:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800771c:	d02f      	beq.n	800777e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800771e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007722:	d826      	bhi.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007724:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007728:	d02b      	beq.n	8007782 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800772a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800772e:	d820      	bhi.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8007730:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007734:	d012      	beq.n	800775c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8007736:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800773a:	d81a      	bhi.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d022      	beq.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8007740:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007744:	d115      	bne.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800774a:	3308      	adds	r3, #8
 800774c:	2101      	movs	r1, #1
 800774e:	4618      	mov	r0, r3
 8007750:	f002 f878 	bl	8009844 <RCCEx_PLL2_Config>
 8007754:	4603      	mov	r3, r0
 8007756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800775a:	e015      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800775c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007760:	3328      	adds	r3, #40	@ 0x28
 8007762:	2101      	movs	r1, #1
 8007764:	4618      	mov	r0, r3
 8007766:	f002 f91f 	bl	80099a8 <RCCEx_PLL3_Config>
 800776a:	4603      	mov	r3, r0
 800776c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8007770:	e00a      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007778:	e006      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800777a:	bf00      	nop
 800777c:	e004      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800777e:	bf00      	nop
 8007780:	e002      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007782:	bf00      	nop
 8007784:	e000      	b.n	8007788 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8007786:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007788:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800778c:	2b00      	cmp	r3, #0
 800778e:	d10b      	bne.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8007790:	4ba3      	ldr	r3, [pc, #652]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007794:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007798:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800779c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80077a0:	4a9f      	ldr	r2, [pc, #636]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077a2:	430b      	orrs	r3, r1
 80077a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80077a6:	e003      	b.n	80077b0 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80077ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80077b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80077bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80077c0:	2300      	movs	r3, #0
 80077c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80077c6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80077ca:	460b      	mov	r3, r1
 80077cc:	4313      	orrs	r3, r2
 80077ce:	d037      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80077d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077d6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077da:	d00e      	beq.n	80077fa <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80077dc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80077e0:	d816      	bhi.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d018      	beq.n	8007818 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80077e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80077ea:	d111      	bne.n	8007810 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80077ec:	4b8c      	ldr	r3, [pc, #560]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077f0:	4a8b      	ldr	r2, [pc, #556]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80077f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80077f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80077f8:	e00f      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80077fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80077fe:	3308      	adds	r3, #8
 8007800:	2101      	movs	r1, #1
 8007802:	4618      	mov	r0, r3
 8007804:	f002 f81e 	bl	8009844 <RCCEx_PLL2_Config>
 8007808:	4603      	mov	r3, r0
 800780a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800780e:	e004      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007816:	e000      	b.n	800781a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8007818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800781a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800781e:	2b00      	cmp	r3, #0
 8007820:	d10a      	bne.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007822:	4b7f      	ldr	r3, [pc, #508]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007826:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800782a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800782e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007830:	4a7b      	ldr	r2, [pc, #492]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007832:	430b      	orrs	r3, r1
 8007834:	6513      	str	r3, [r2, #80]	@ 0x50
 8007836:	e003      	b.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007838:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800783c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8007840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007848:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800784c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007850:	2300      	movs	r3, #0
 8007852:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007856:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800785a:	460b      	mov	r3, r1
 800785c:	4313      	orrs	r3, r2
 800785e:	d039      	beq.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8007860:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007864:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007866:	2b03      	cmp	r3, #3
 8007868:	d81c      	bhi.n	80078a4 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800786a:	a201      	add	r2, pc, #4	@ (adr r2, 8007870 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800786c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007870:	080078ad 	.word	0x080078ad
 8007874:	08007881 	.word	0x08007881
 8007878:	0800788f 	.word	0x0800788f
 800787c:	080078ad 	.word	0x080078ad
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007880:	4b67      	ldr	r3, [pc, #412]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007884:	4a66      	ldr	r2, [pc, #408]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007886:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800788a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800788c:	e00f      	b.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800788e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007892:	3308      	adds	r3, #8
 8007894:	2102      	movs	r1, #2
 8007896:	4618      	mov	r0, r3
 8007898:	f001 ffd4 	bl	8009844 <RCCEx_PLL2_Config>
 800789c:	4603      	mov	r3, r0
 800789e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80078a2:	e004      	b.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80078aa:	e000      	b.n	80078ae <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80078ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80078ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d10a      	bne.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80078b6:	4b5a      	ldr	r3, [pc, #360]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ba:	f023 0103 	bic.w	r1, r3, #3
 80078be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80078c4:	4a56      	ldr	r2, [pc, #344]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80078c6:	430b      	orrs	r3, r1
 80078c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078ca:	e003      	b.n	80078d4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80078cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80078d0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80078d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80078d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078dc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80078e0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80078e4:	2300      	movs	r3, #0
 80078e6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80078ea:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80078ee:	460b      	mov	r3, r1
 80078f0:	4313      	orrs	r3, r2
 80078f2:	f000 809f 	beq.w	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078f6:	4b4b      	ldr	r3, [pc, #300]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a4a      	ldr	r2, [pc, #296]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80078fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007900:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007902:	f7fa fc29 	bl	8002158 <HAL_GetTick>
 8007906:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800790a:	e00b      	b.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800790c:	f7fa fc24 	bl	8002158 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8007916:	1ad3      	subs	r3, r2, r3
 8007918:	2b64      	cmp	r3, #100	@ 0x64
 800791a:	d903      	bls.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800791c:	2303      	movs	r3, #3
 800791e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007922:	e005      	b.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007924:	4b3f      	ldr	r3, [pc, #252]	@ (8007a24 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800792c:	2b00      	cmp	r3, #0
 800792e:	d0ed      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8007930:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007934:	2b00      	cmp	r3, #0
 8007936:	d179      	bne.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8007938:	4b39      	ldr	r3, [pc, #228]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800793a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800793c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007940:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007944:	4053      	eors	r3, r2
 8007946:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800794a:	2b00      	cmp	r3, #0
 800794c:	d015      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800794e:	4b34      	ldr	r3, [pc, #208]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007950:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007952:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007956:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800795a:	4b31      	ldr	r3, [pc, #196]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800795c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800795e:	4a30      	ldr	r2, [pc, #192]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007960:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007964:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007966:	4b2e      	ldr	r3, [pc, #184]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800796a:	4a2d      	ldr	r2, [pc, #180]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800796c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007970:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8007972:	4a2b      	ldr	r2, [pc, #172]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007974:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8007978:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800797a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800797e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007982:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007986:	d118      	bne.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007988:	f7fa fbe6 	bl	8002158 <HAL_GetTick>
 800798c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007990:	e00d      	b.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007992:	f7fa fbe1 	bl	8002158 <HAL_GetTick>
 8007996:	4602      	mov	r2, r0
 8007998:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800799c:	1ad2      	subs	r2, r2, r3
 800799e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d903      	bls.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80079a6:	2303      	movs	r3, #3
 80079a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80079ac:	e005      	b.n	80079ba <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80079ae:	4b1c      	ldr	r3, [pc, #112]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079b2:	f003 0302 	and.w	r3, r3, #2
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d0eb      	beq.n	8007992 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80079ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d129      	bne.n	8007a16 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80079c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80079ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80079d2:	d10e      	bne.n	80079f2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80079d4:	4b12      	ldr	r3, [pc, #72]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079d6:	691b      	ldr	r3, [r3, #16]
 80079d8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80079dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80079e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80079e4:	091a      	lsrs	r2, r3, #4
 80079e6:	4b10      	ldr	r3, [pc, #64]	@ (8007a28 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80079e8:	4013      	ands	r3, r2
 80079ea:	4a0d      	ldr	r2, [pc, #52]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079ec:	430b      	orrs	r3, r1
 80079ee:	6113      	str	r3, [r2, #16]
 80079f0:	e005      	b.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80079f2:	4b0b      	ldr	r3, [pc, #44]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	4a0a      	ldr	r2, [pc, #40]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80079f8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80079fc:	6113      	str	r3, [r2, #16]
 80079fe:	4b08      	ldr	r3, [pc, #32]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a00:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8007a02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a06:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007a0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007a0e:	4a04      	ldr	r2, [pc, #16]	@ (8007a20 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8007a10:	430b      	orrs	r3, r1
 8007a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8007a14:	e00e      	b.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007a16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a1a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8007a1e:	e009      	b.n	8007a34 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8007a20:	58024400 	.word	0x58024400
 8007a24:	58024800 	.word	0x58024800
 8007a28:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007a30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8007a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	f002 0301 	and.w	r3, r2, #1
 8007a40:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007a44:	2300      	movs	r3, #0
 8007a46:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007a4a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4313      	orrs	r3, r2
 8007a52:	f000 8089 	beq.w	8007b68 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8007a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007a5a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a5c:	2b28      	cmp	r3, #40	@ 0x28
 8007a5e:	d86b      	bhi.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8007a60:	a201      	add	r2, pc, #4	@ (adr r2, 8007a68 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8007a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a66:	bf00      	nop
 8007a68:	08007b41 	.word	0x08007b41
 8007a6c:	08007b39 	.word	0x08007b39
 8007a70:	08007b39 	.word	0x08007b39
 8007a74:	08007b39 	.word	0x08007b39
 8007a78:	08007b39 	.word	0x08007b39
 8007a7c:	08007b39 	.word	0x08007b39
 8007a80:	08007b39 	.word	0x08007b39
 8007a84:	08007b39 	.word	0x08007b39
 8007a88:	08007b0d 	.word	0x08007b0d
 8007a8c:	08007b39 	.word	0x08007b39
 8007a90:	08007b39 	.word	0x08007b39
 8007a94:	08007b39 	.word	0x08007b39
 8007a98:	08007b39 	.word	0x08007b39
 8007a9c:	08007b39 	.word	0x08007b39
 8007aa0:	08007b39 	.word	0x08007b39
 8007aa4:	08007b39 	.word	0x08007b39
 8007aa8:	08007b23 	.word	0x08007b23
 8007aac:	08007b39 	.word	0x08007b39
 8007ab0:	08007b39 	.word	0x08007b39
 8007ab4:	08007b39 	.word	0x08007b39
 8007ab8:	08007b39 	.word	0x08007b39
 8007abc:	08007b39 	.word	0x08007b39
 8007ac0:	08007b39 	.word	0x08007b39
 8007ac4:	08007b39 	.word	0x08007b39
 8007ac8:	08007b41 	.word	0x08007b41
 8007acc:	08007b39 	.word	0x08007b39
 8007ad0:	08007b39 	.word	0x08007b39
 8007ad4:	08007b39 	.word	0x08007b39
 8007ad8:	08007b39 	.word	0x08007b39
 8007adc:	08007b39 	.word	0x08007b39
 8007ae0:	08007b39 	.word	0x08007b39
 8007ae4:	08007b39 	.word	0x08007b39
 8007ae8:	08007b41 	.word	0x08007b41
 8007aec:	08007b39 	.word	0x08007b39
 8007af0:	08007b39 	.word	0x08007b39
 8007af4:	08007b39 	.word	0x08007b39
 8007af8:	08007b39 	.word	0x08007b39
 8007afc:	08007b39 	.word	0x08007b39
 8007b00:	08007b39 	.word	0x08007b39
 8007b04:	08007b39 	.word	0x08007b39
 8007b08:	08007b41 	.word	0x08007b41
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b10:	3308      	adds	r3, #8
 8007b12:	2101      	movs	r1, #1
 8007b14:	4618      	mov	r0, r3
 8007b16:	f001 fe95 	bl	8009844 <RCCEx_PLL2_Config>
 8007b1a:	4603      	mov	r3, r0
 8007b1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b20:	e00f      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b26:	3328      	adds	r3, #40	@ 0x28
 8007b28:	2101      	movs	r1, #1
 8007b2a:	4618      	mov	r0, r3
 8007b2c:	f001 ff3c 	bl	80099a8 <RCCEx_PLL3_Config>
 8007b30:	4603      	mov	r3, r0
 8007b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8007b36:	e004      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007b3e:	e000      	b.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8007b40:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b42:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10a      	bne.n	8007b60 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8007b4a:	4bbf      	ldr	r3, [pc, #764]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b4e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8007b52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b56:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007b58:	4abb      	ldr	r2, [pc, #748]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007b5a:	430b      	orrs	r3, r1
 8007b5c:	6553      	str	r3, [r2, #84]	@ 0x54
 8007b5e:	e003      	b.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b60:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007b64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8007b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b70:	f002 0302 	and.w	r3, r2, #2
 8007b74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b78:	2300      	movs	r3, #0
 8007b7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007b7e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007b82:	460b      	mov	r3, r1
 8007b84:	4313      	orrs	r3, r2
 8007b86:	d041      	beq.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8007b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007b8c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b8e:	2b05      	cmp	r3, #5
 8007b90:	d824      	bhi.n	8007bdc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8007b92:	a201      	add	r2, pc, #4	@ (adr r2, 8007b98 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8007b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b98:	08007be5 	.word	0x08007be5
 8007b9c:	08007bb1 	.word	0x08007bb1
 8007ba0:	08007bc7 	.word	0x08007bc7
 8007ba4:	08007be5 	.word	0x08007be5
 8007ba8:	08007be5 	.word	0x08007be5
 8007bac:	08007be5 	.word	0x08007be5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bb4:	3308      	adds	r3, #8
 8007bb6:	2101      	movs	r1, #1
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f001 fe43 	bl	8009844 <RCCEx_PLL2_Config>
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007bc4:	e00f      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007bc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bca:	3328      	adds	r3, #40	@ 0x28
 8007bcc:	2101      	movs	r1, #1
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f001 feea 	bl	80099a8 <RCCEx_PLL3_Config>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8007bda:	e004      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007be2:	e000      	b.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8007be4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007be6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d10a      	bne.n	8007c04 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8007bee:	4b96      	ldr	r3, [pc, #600]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007bf2:	f023 0107 	bic.w	r1, r3, #7
 8007bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007bfa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007bfc:	4a92      	ldr	r2, [pc, #584]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007bfe:	430b      	orrs	r3, r1
 8007c00:	6553      	str	r3, [r2, #84]	@ 0x54
 8007c02:	e003      	b.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007c0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c14:	f002 0304 	and.w	r3, r2, #4
 8007c18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007c22:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	d044      	beq.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8007c2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007c34:	2b05      	cmp	r3, #5
 8007c36:	d825      	bhi.n	8007c84 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8007c38:	a201      	add	r2, pc, #4	@ (adr r2, 8007c40 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8007c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c3e:	bf00      	nop
 8007c40:	08007c8d 	.word	0x08007c8d
 8007c44:	08007c59 	.word	0x08007c59
 8007c48:	08007c6f 	.word	0x08007c6f
 8007c4c:	08007c8d 	.word	0x08007c8d
 8007c50:	08007c8d 	.word	0x08007c8d
 8007c54:	08007c8d 	.word	0x08007c8d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c5c:	3308      	adds	r3, #8
 8007c5e:	2101      	movs	r1, #1
 8007c60:	4618      	mov	r0, r3
 8007c62:	f001 fdef 	bl	8009844 <RCCEx_PLL2_Config>
 8007c66:	4603      	mov	r3, r0
 8007c68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c6c:	e00f      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8007c6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007c72:	3328      	adds	r3, #40	@ 0x28
 8007c74:	2101      	movs	r1, #1
 8007c76:	4618      	mov	r0, r3
 8007c78:	f001 fe96 	bl	80099a8 <RCCEx_PLL3_Config>
 8007c7c:	4603      	mov	r3, r0
 8007c7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8007c82:	e004      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007c8a:	e000      	b.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8007c8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c8e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d10b      	bne.n	8007cae <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007c96:	4b6c      	ldr	r3, [pc, #432]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c9a:	f023 0107 	bic.w	r1, r3, #7
 8007c9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ca6:	4a68      	ldr	r2, [pc, #416]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007ca8:	430b      	orrs	r3, r1
 8007caa:	6593      	str	r3, [r2, #88]	@ 0x58
 8007cac:	e003      	b.n	8007cb6 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007cb2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbe:	f002 0320 	and.w	r3, r2, #32
 8007cc2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ccc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007cd0:	460b      	mov	r3, r1
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	d055      	beq.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8007cd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cde:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ce2:	d033      	beq.n	8007d4c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8007ce4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007ce8:	d82c      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007cea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cee:	d02f      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8007cf0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cf4:	d826      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007cf6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007cfa:	d02b      	beq.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8007cfc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8007d00:	d820      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d06:	d012      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8007d08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007d0c:	d81a      	bhi.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d022      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8007d12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007d16:	d115      	bne.n	8007d44 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d1c:	3308      	adds	r3, #8
 8007d1e:	2100      	movs	r1, #0
 8007d20:	4618      	mov	r0, r3
 8007d22:	f001 fd8f 	bl	8009844 <RCCEx_PLL2_Config>
 8007d26:	4603      	mov	r3, r0
 8007d28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d2c:	e015      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007d2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d32:	3328      	adds	r3, #40	@ 0x28
 8007d34:	2102      	movs	r1, #2
 8007d36:	4618      	mov	r0, r3
 8007d38:	f001 fe36 	bl	80099a8 <RCCEx_PLL3_Config>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8007d42:	e00a      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007d4a:	e006      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d4c:	bf00      	nop
 8007d4e:	e004      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d50:	bf00      	nop
 8007d52:	e002      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d54:	bf00      	nop
 8007d56:	e000      	b.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8007d58:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d5a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10b      	bne.n	8007d7a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007d62:	4b39      	ldr	r3, [pc, #228]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d66:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8007d6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d72:	4a35      	ldr	r2, [pc, #212]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007d74:	430b      	orrs	r3, r1
 8007d76:	6553      	str	r3, [r2, #84]	@ 0x54
 8007d78:	e003      	b.n	8007d82 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d7a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007d7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8007d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007d8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007d92:	2300      	movs	r3, #0
 8007d94:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007d98:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	d058      	beq.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8007da2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007daa:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007dae:	d033      	beq.n	8007e18 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8007db0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8007db4:	d82c      	bhi.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dba:	d02f      	beq.n	8007e1c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8007dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dc0:	d826      	bhi.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007dc2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007dc6:	d02b      	beq.n	8007e20 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8007dc8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007dcc:	d820      	bhi.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007dce:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dd2:	d012      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8007dd4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007dd8:	d81a      	bhi.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d022      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8007dde:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007de2:	d115      	bne.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007de8:	3308      	adds	r3, #8
 8007dea:	2100      	movs	r1, #0
 8007dec:	4618      	mov	r0, r3
 8007dee:	f001 fd29 	bl	8009844 <RCCEx_PLL2_Config>
 8007df2:	4603      	mov	r3, r0
 8007df4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007df8:	e015      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007dfe:	3328      	adds	r3, #40	@ 0x28
 8007e00:	2102      	movs	r1, #2
 8007e02:	4618      	mov	r0, r3
 8007e04:	f001 fdd0 	bl	80099a8 <RCCEx_PLL3_Config>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8007e0e:	e00a      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e10:	2301      	movs	r3, #1
 8007e12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007e16:	e006      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e18:	bf00      	nop
 8007e1a:	e004      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e1c:	bf00      	nop
 8007e1e:	e002      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e20:	bf00      	nop
 8007e22:	e000      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8007e24:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e26:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d10e      	bne.n	8007e4c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007e2e:	4b06      	ldr	r3, [pc, #24]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e32:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8007e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e3e:	4a02      	ldr	r2, [pc, #8]	@ (8007e48 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8007e40:	430b      	orrs	r3, r1
 8007e42:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e44:	e006      	b.n	8007e54 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8007e46:	bf00      	nop
 8007e48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007e50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8007e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8007e60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e64:	2300      	movs	r3, #0
 8007e66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e6a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8007e6e:	460b      	mov	r3, r1
 8007e70:	4313      	orrs	r3, r2
 8007e72:	d055      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8007e74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007e78:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007e7c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e80:	d033      	beq.n	8007eea <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8007e82:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8007e86:	d82c      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007e88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e8c:	d02f      	beq.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8007e8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e92:	d826      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007e94:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e98:	d02b      	beq.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8007e9a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8007e9e:	d820      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ea4:	d012      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8007ea6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007eaa:	d81a      	bhi.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d022      	beq.n	8007ef6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8007eb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eb4:	d115      	bne.n	8007ee2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007eb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007eba:	3308      	adds	r3, #8
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f001 fcc0 	bl	8009844 <RCCEx_PLL2_Config>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007eca:	e015      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007ed0:	3328      	adds	r3, #40	@ 0x28
 8007ed2:	2102      	movs	r1, #2
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	f001 fd67 	bl	80099a8 <RCCEx_PLL3_Config>
 8007eda:	4603      	mov	r3, r0
 8007edc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8007ee0:	e00a      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007ee8:	e006      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007eea:	bf00      	nop
 8007eec:	e004      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007eee:	bf00      	nop
 8007ef0:	e002      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ef2:	bf00      	nop
 8007ef4:	e000      	b.n	8007ef8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8007ef6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ef8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d10b      	bne.n	8007f18 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8007f00:	4ba1      	ldr	r3, [pc, #644]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f04:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8007f08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f0c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f10:	4a9d      	ldr	r2, [pc, #628]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f12:	430b      	orrs	r3, r1
 8007f14:	6593      	str	r3, [r2, #88]	@ 0x58
 8007f16:	e003      	b.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f18:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007f1c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8007f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f28:	f002 0308 	and.w	r3, r2, #8
 8007f2c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f30:	2300      	movs	r3, #0
 8007f32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007f36:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	d01e      	beq.n	8007f7e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8007f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f4c:	d10c      	bne.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007f4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f52:	3328      	adds	r3, #40	@ 0x28
 8007f54:	2102      	movs	r1, #2
 8007f56:	4618      	mov	r0, r3
 8007f58:	f001 fd26 	bl	80099a8 <RCCEx_PLL3_Config>
 8007f5c:	4603      	mov	r3, r0
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d002      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8007f68:	4b87      	ldr	r3, [pc, #540]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f6c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007f70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007f78:	4a83      	ldr	r2, [pc, #524]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007f7a:	430b      	orrs	r3, r1
 8007f7c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f86:	f002 0310 	and.w	r3, r2, #16
 8007f8a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f8e:	2300      	movs	r3, #0
 8007f90:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007f94:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	d01e      	beq.n	8007fdc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8007f9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fa2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fa6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007faa:	d10c      	bne.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8007fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fb0:	3328      	adds	r3, #40	@ 0x28
 8007fb2:	2102      	movs	r1, #2
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	f001 fcf7 	bl	80099a8 <RCCEx_PLL3_Config>
 8007fba:	4603      	mov	r3, r0
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d002      	beq.n	8007fc6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007fc6:	4b70      	ldr	r3, [pc, #448]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007fca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007fce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007fd6:	4a6c      	ldr	r2, [pc, #432]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007fd8:	430b      	orrs	r3, r1
 8007fda:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007fdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8007fe8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fec:	2300      	movs	r3, #0
 8007fee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ff2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	4313      	orrs	r3, r2
 8007ffa:	d03e      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8007ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008000:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008004:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008008:	d022      	beq.n	8008050 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800800a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800800e:	d81b      	bhi.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8008010:	2b00      	cmp	r3, #0
 8008012:	d003      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8008014:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008018:	d00b      	beq.n	8008032 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800801a:	e015      	b.n	8008048 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800801c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008020:	3308      	adds	r3, #8
 8008022:	2100      	movs	r1, #0
 8008024:	4618      	mov	r0, r3
 8008026:	f001 fc0d 	bl	8009844 <RCCEx_PLL2_Config>
 800802a:	4603      	mov	r3, r0
 800802c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008030:	e00f      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008032:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008036:	3328      	adds	r3, #40	@ 0x28
 8008038:	2102      	movs	r1, #2
 800803a:	4618      	mov	r0, r3
 800803c:	f001 fcb4 	bl	80099a8 <RCCEx_PLL3_Config>
 8008040:	4603      	mov	r3, r0
 8008042:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8008046:	e004      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008048:	2301      	movs	r3, #1
 800804a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800804e:	e000      	b.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8008050:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10b      	bne.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800805a:	4b4b      	ldr	r3, [pc, #300]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800805c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800805e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008066:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800806a:	4a47      	ldr	r2, [pc, #284]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800806c:	430b      	orrs	r3, r1
 800806e:	6593      	str	r3, [r2, #88]	@ 0x58
 8008070:	e003      	b.n	800807a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008072:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008076:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800807a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800807e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008082:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008086:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008088:	2300      	movs	r3, #0
 800808a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800808c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008090:	460b      	mov	r3, r1
 8008092:	4313      	orrs	r3, r2
 8008094:	d03b      	beq.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008096:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800809a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800809e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080a2:	d01f      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80080a4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80080a8:	d818      	bhi.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80080aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ae:	d003      	beq.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80080b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80080b4:	d007      	beq.n	80080c6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80080b6:	e011      	b.n	80080dc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080b8:	4b33      	ldr	r3, [pc, #204]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080bc:	4a32      	ldr	r2, [pc, #200]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80080c4:	e00f      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80080c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080ca:	3328      	adds	r3, #40	@ 0x28
 80080cc:	2101      	movs	r1, #1
 80080ce:	4618      	mov	r0, r3
 80080d0:	f001 fc6a 	bl	80099a8 <RCCEx_PLL3_Config>
 80080d4:	4603      	mov	r3, r0
 80080d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80080da:	e004      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80080e2:	e000      	b.n	80080e6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80080e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80080e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d10b      	bne.n	8008106 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80080ee:	4b26      	ldr	r3, [pc, #152]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80080f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80080f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80080fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080fe:	4a22      	ldr	r2, [pc, #136]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008100:	430b      	orrs	r3, r1
 8008102:	6553      	str	r3, [r2, #84]	@ 0x54
 8008104:	e003      	b.n	800810e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008106:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800810a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800810e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008116:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800811a:	673b      	str	r3, [r7, #112]	@ 0x70
 800811c:	2300      	movs	r3, #0
 800811e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008120:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008124:	460b      	mov	r3, r1
 8008126:	4313      	orrs	r3, r2
 8008128:	d034      	beq.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800812a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800812e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008130:	2b00      	cmp	r3, #0
 8008132:	d003      	beq.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8008134:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008138:	d007      	beq.n	800814a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800813a:	e011      	b.n	8008160 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800813c:	4b12      	ldr	r3, [pc, #72]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800813e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008140:	4a11      	ldr	r2, [pc, #68]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008142:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008146:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008148:	e00e      	b.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800814a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800814e:	3308      	adds	r3, #8
 8008150:	2102      	movs	r1, #2
 8008152:	4618      	mov	r0, r3
 8008154:	f001 fb76 	bl	8009844 <RCCEx_PLL2_Config>
 8008158:	4603      	mov	r3, r0
 800815a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800815e:	e003      	b.n	8008168 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008166:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008168:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800816c:	2b00      	cmp	r3, #0
 800816e:	d10d      	bne.n	800818c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008170:	4b05      	ldr	r3, [pc, #20]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008172:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008174:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008178:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800817c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800817e:	4a02      	ldr	r2, [pc, #8]	@ (8008188 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8008180:	430b      	orrs	r3, r1
 8008182:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008184:	e006      	b.n	8008194 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8008186:	bf00      	nop
 8008188:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800818c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008190:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008194:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80081a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80081a2:	2300      	movs	r3, #0
 80081a4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80081a6:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80081aa:	460b      	mov	r3, r1
 80081ac:	4313      	orrs	r3, r2
 80081ae:	d00c      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80081b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081b4:	3328      	adds	r3, #40	@ 0x28
 80081b6:	2102      	movs	r1, #2
 80081b8:	4618      	mov	r0, r3
 80081ba:	f001 fbf5 	bl	80099a8 <RCCEx_PLL3_Config>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d002      	beq.n	80081ca <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80081ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081d2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80081d6:	663b      	str	r3, [r7, #96]	@ 0x60
 80081d8:	2300      	movs	r3, #0
 80081da:	667b      	str	r3, [r7, #100]	@ 0x64
 80081dc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80081e0:	460b      	mov	r3, r1
 80081e2:	4313      	orrs	r3, r2
 80081e4:	d038      	beq.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 80081e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80081ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081f2:	d018      	beq.n	8008226 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 80081f4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081f8:	d811      	bhi.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80081fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081fe:	d014      	beq.n	800822a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8008200:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008204:	d80b      	bhi.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8008206:	2b00      	cmp	r3, #0
 8008208:	d011      	beq.n	800822e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800820a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800820e:	d106      	bne.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008210:	4bc3      	ldr	r3, [pc, #780]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008214:	4ac2      	ldr	r2, [pc, #776]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008216:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800821a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800821c:	e008      	b.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800821e:	2301      	movs	r3, #1
 8008220:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008224:	e004      	b.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8008226:	bf00      	nop
 8008228:	e002      	b.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800822a:	bf00      	nop
 800822c:	e000      	b.n	8008230 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800822e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008230:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10b      	bne.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008238:	4bb9      	ldr	r3, [pc, #740]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800823a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800823c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008248:	4ab5      	ldr	r2, [pc, #724]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800824a:	430b      	orrs	r3, r1
 800824c:	6553      	str	r3, [r2, #84]	@ 0x54
 800824e:	e003      	b.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008250:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008254:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008258:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800825c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008260:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008264:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008266:	2300      	movs	r3, #0
 8008268:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800826a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800826e:	460b      	mov	r3, r1
 8008270:	4313      	orrs	r3, r2
 8008272:	d009      	beq.n	8008288 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008274:	4baa      	ldr	r3, [pc, #680]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008276:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008278:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800827c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008282:	4aa7      	ldr	r2, [pc, #668]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008284:	430b      	orrs	r3, r1
 8008286:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8008288:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008290:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008294:	653b      	str	r3, [r7, #80]	@ 0x50
 8008296:	2300      	movs	r3, #0
 8008298:	657b      	str	r3, [r7, #84]	@ 0x54
 800829a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800829e:	460b      	mov	r3, r1
 80082a0:	4313      	orrs	r3, r2
 80082a2:	d00a      	beq.n	80082ba <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80082a4:	4b9e      	ldr	r3, [pc, #632]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082a6:	691b      	ldr	r3, [r3, #16]
 80082a8:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80082ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082b0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80082b4:	4a9a      	ldr	r2, [pc, #616]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082b6:	430b      	orrs	r3, r1
 80082b8:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80082ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80082c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082c8:	2300      	movs	r3, #0
 80082ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082cc:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80082d0:	460b      	mov	r3, r1
 80082d2:	4313      	orrs	r3, r2
 80082d4:	d009      	beq.n	80082ea <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80082d6:	4b92      	ldr	r3, [pc, #584]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082da:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80082de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082e4:	4a8e      	ldr	r2, [pc, #568]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80082e6:	430b      	orrs	r3, r1
 80082e8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80082ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80082ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80082f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80082f8:	2300      	movs	r3, #0
 80082fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80082fc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008300:	460b      	mov	r3, r1
 8008302:	4313      	orrs	r3, r2
 8008304:	d00e      	beq.n	8008324 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008306:	4b86      	ldr	r3, [pc, #536]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008308:	691b      	ldr	r3, [r3, #16]
 800830a:	4a85      	ldr	r2, [pc, #532]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800830c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008310:	6113      	str	r3, [r2, #16]
 8008312:	4b83      	ldr	r3, [pc, #524]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008314:	6919      	ldr	r1, [r3, #16]
 8008316:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800831a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800831e:	4a80      	ldr	r2, [pc, #512]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008320:	430b      	orrs	r3, r1
 8008322:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008324:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800832c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008330:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008332:	2300      	movs	r3, #0
 8008334:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008336:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800833a:	460b      	mov	r3, r1
 800833c:	4313      	orrs	r3, r2
 800833e:	d009      	beq.n	8008354 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008340:	4b77      	ldr	r3, [pc, #476]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008344:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800834c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800834e:	4a74      	ldr	r2, [pc, #464]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008350:	430b      	orrs	r3, r1
 8008352:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008354:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800835c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008360:	633b      	str	r3, [r7, #48]	@ 0x30
 8008362:	2300      	movs	r3, #0
 8008364:	637b      	str	r3, [r7, #52]	@ 0x34
 8008366:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800836a:	460b      	mov	r3, r1
 800836c:	4313      	orrs	r3, r2
 800836e:	d00a      	beq.n	8008386 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008370:	4b6b      	ldr	r3, [pc, #428]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008374:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008378:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800837c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008380:	4a67      	ldr	r2, [pc, #412]	@ (8008520 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8008382:	430b      	orrs	r3, r1
 8008384:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800838a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800838e:	2100      	movs	r1, #0
 8008390:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008392:	f003 0301 	and.w	r3, r3, #1
 8008396:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008398:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800839c:	460b      	mov	r3, r1
 800839e:	4313      	orrs	r3, r2
 80083a0:	d011      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80083a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083a6:	3308      	adds	r3, #8
 80083a8:	2100      	movs	r1, #0
 80083aa:	4618      	mov	r0, r3
 80083ac:	f001 fa4a 	bl	8009844 <RCCEx_PLL2_Config>
 80083b0:	4603      	mov	r3, r0
 80083b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80083b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d003      	beq.n	80083c6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 80083c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ce:	2100      	movs	r1, #0
 80083d0:	6239      	str	r1, [r7, #32]
 80083d2:	f003 0302 	and.w	r3, r3, #2
 80083d6:	627b      	str	r3, [r7, #36]	@ 0x24
 80083d8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80083dc:	460b      	mov	r3, r1
 80083de:	4313      	orrs	r3, r2
 80083e0:	d011      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80083e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80083e6:	3308      	adds	r3, #8
 80083e8:	2101      	movs	r1, #1
 80083ea:	4618      	mov	r0, r3
 80083ec:	f001 fa2a 	bl	8009844 <RCCEx_PLL2_Config>
 80083f0:	4603      	mov	r3, r0
 80083f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80083f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d003      	beq.n	8008406 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008402:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800840a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840e:	2100      	movs	r1, #0
 8008410:	61b9      	str	r1, [r7, #24]
 8008412:	f003 0304 	and.w	r3, r3, #4
 8008416:	61fb      	str	r3, [r7, #28]
 8008418:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800841c:	460b      	mov	r3, r1
 800841e:	4313      	orrs	r3, r2
 8008420:	d011      	beq.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008422:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008426:	3308      	adds	r3, #8
 8008428:	2102      	movs	r1, #2
 800842a:	4618      	mov	r0, r3
 800842c:	f001 fa0a 	bl	8009844 <RCCEx_PLL2_Config>
 8008430:	4603      	mov	r3, r0
 8008432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8008436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800843e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008442:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800844a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800844e:	2100      	movs	r1, #0
 8008450:	6139      	str	r1, [r7, #16]
 8008452:	f003 0308 	and.w	r3, r3, #8
 8008456:	617b      	str	r3, [r7, #20]
 8008458:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800845c:	460b      	mov	r3, r1
 800845e:	4313      	orrs	r3, r2
 8008460:	d011      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008466:	3328      	adds	r3, #40	@ 0x28
 8008468:	2100      	movs	r1, #0
 800846a:	4618      	mov	r0, r3
 800846c:	f001 fa9c 	bl	80099a8 <RCCEx_PLL3_Config>
 8008470:	4603      	mov	r3, r0
 8008472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8008476:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800847a:	2b00      	cmp	r3, #0
 800847c:	d003      	beq.n	8008486 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008482:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800848a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848e:	2100      	movs	r1, #0
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	f003 0310 	and.w	r3, r3, #16
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800849c:	460b      	mov	r3, r1
 800849e:	4313      	orrs	r3, r2
 80084a0:	d011      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80084a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084a6:	3328      	adds	r3, #40	@ 0x28
 80084a8:	2101      	movs	r1, #1
 80084aa:	4618      	mov	r0, r3
 80084ac:	f001 fa7c 	bl	80099a8 <RCCEx_PLL3_Config>
 80084b0:	4603      	mov	r3, r0
 80084b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d003      	beq.n	80084c6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084c2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80084c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ce:	2100      	movs	r1, #0
 80084d0:	6039      	str	r1, [r7, #0]
 80084d2:	f003 0320 	and.w	r3, r3, #32
 80084d6:	607b      	str	r3, [r7, #4]
 80084d8:	e9d7 1200 	ldrd	r1, r2, [r7]
 80084dc:	460b      	mov	r3, r1
 80084de:	4313      	orrs	r3, r2
 80084e0:	d011      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80084e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80084e6:	3328      	adds	r3, #40	@ 0x28
 80084e8:	2102      	movs	r1, #2
 80084ea:	4618      	mov	r0, r3
 80084ec:	f001 fa5c 	bl	80099a8 <RCCEx_PLL3_Config>
 80084f0:	4603      	mov	r3, r0
 80084f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80084f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d003      	beq.n	8008506 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80084fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008502:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8008506:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800850a:	2b00      	cmp	r3, #0
 800850c:	d101      	bne.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800850e:	2300      	movs	r3, #0
 8008510:	e000      	b.n	8008514 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
}
 8008514:	4618      	mov	r0, r3
 8008516:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800851a:	46bd      	mov	sp, r7
 800851c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008520:	58024400 	.word	0x58024400

08008524 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008524:	b580      	push	{r7, lr}
 8008526:	b090      	sub	sp, #64	@ 0x40
 8008528:	af00      	add	r7, sp, #0
 800852a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800852e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008532:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008536:	430b      	orrs	r3, r1
 8008538:	f040 8094 	bne.w	8008664 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800853c:	4b9e      	ldr	r3, [pc, #632]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800853e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008540:	f003 0307 	and.w	r3, r3, #7
 8008544:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2b04      	cmp	r3, #4
 800854a:	f200 8087 	bhi.w	800865c <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800854e:	a201      	add	r2, pc, #4	@ (adr r2, 8008554 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008554:	08008569 	.word	0x08008569
 8008558:	08008591 	.word	0x08008591
 800855c:	080085b9 	.word	0x080085b9
 8008560:	08008655 	.word	0x08008655
 8008564:	080085e1 	.word	0x080085e1
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008568:	4b93      	ldr	r3, [pc, #588]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008570:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008574:	d108      	bne.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008576:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800857a:	4618      	mov	r0, r3
 800857c:	f001 f810 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008582:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008584:	f000 bd45 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008588:	2300      	movs	r3, #0
 800858a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800858c:	f000 bd41 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008590:	4b89      	ldr	r3, [pc, #548]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008598:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800859c:	d108      	bne.n	80085b0 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800859e:	f107 0318 	add.w	r3, r7, #24
 80085a2:	4618      	mov	r0, r3
 80085a4:	f000 fd54 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80085a8:	69bb      	ldr	r3, [r7, #24]
 80085aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085ac:	f000 bd31 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085b0:	2300      	movs	r3, #0
 80085b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085b4:	f000 bd2d 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80085b8:	4b7f      	ldr	r3, [pc, #508]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80085c0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80085c4:	d108      	bne.n	80085d8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80085c6:	f107 030c 	add.w	r3, r7, #12
 80085ca:	4618      	mov	r0, r3
 80085cc:	f000 fe94 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80085d4:	f000 bd1d 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80085d8:	2300      	movs	r3, #0
 80085da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80085dc:	f000 bd19 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80085e0:	4b75      	ldr	r3, [pc, #468]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80085e4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80085e8:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80085ea:	4b73      	ldr	r3, [pc, #460]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f003 0304 	and.w	r3, r3, #4
 80085f2:	2b04      	cmp	r3, #4
 80085f4:	d10c      	bne.n	8008610 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80085f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d109      	bne.n	8008610 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80085fc:	4b6e      	ldr	r3, [pc, #440]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	08db      	lsrs	r3, r3, #3
 8008602:	f003 0303 	and.w	r3, r3, #3
 8008606:	4a6d      	ldr	r2, [pc, #436]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008608:	fa22 f303 	lsr.w	r3, r2, r3
 800860c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800860e:	e01f      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008610:	4b69      	ldr	r3, [pc, #420]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800861c:	d106      	bne.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800861e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008620:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008624:	d102      	bne.n	800862c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008626:	4b66      	ldr	r3, [pc, #408]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8008628:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800862a:	e011      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800862c:	4b62      	ldr	r3, [pc, #392]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008634:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008638:	d106      	bne.n	8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800863a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800863c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008640:	d102      	bne.n	8008648 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008642:	4b60      	ldr	r3, [pc, #384]	@ (80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008644:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008646:	e003      	b.n	8008650 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008648:	2300      	movs	r3, #0
 800864a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800864c:	f000 bce1 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008650:	f000 bcdf 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008654:	4b5c      	ldr	r3, [pc, #368]	@ (80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8008656:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008658:	f000 bcdb 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800865c:	2300      	movs	r3, #0
 800865e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008660:	f000 bcd7 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8008664:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008668:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800866c:	430b      	orrs	r3, r1
 800866e:	f040 80ad 	bne.w	80087cc <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8008672:	4b51      	ldr	r3, [pc, #324]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008676:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800867a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800867c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008682:	d056      	beq.n	8008732 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8008684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008686:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800868a:	f200 8090 	bhi.w	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800868e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008690:	2bc0      	cmp	r3, #192	@ 0xc0
 8008692:	f000 8088 	beq.w	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8008696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008698:	2bc0      	cmp	r3, #192	@ 0xc0
 800869a:	f200 8088 	bhi.w	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800869e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a0:	2b80      	cmp	r3, #128	@ 0x80
 80086a2:	d032      	beq.n	800870a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80086a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086a6:	2b80      	cmp	r3, #128	@ 0x80
 80086a8:	f200 8081 	bhi.w	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80086ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d003      	beq.n	80086ba <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80086b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b4:	2b40      	cmp	r3, #64	@ 0x40
 80086b6:	d014      	beq.n	80086e2 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80086b8:	e079      	b.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80086ba:	4b3f      	ldr	r3, [pc, #252]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80086c6:	d108      	bne.n	80086da <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80086c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80086cc:	4618      	mov	r0, r3
 80086ce:	f000 ff67 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80086d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086d6:	f000 bc9c 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80086da:	2300      	movs	r3, #0
 80086dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80086de:	f000 bc98 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80086e2:	4b35      	ldr	r3, [pc, #212]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086ee:	d108      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80086f0:	f107 0318 	add.w	r3, r7, #24
 80086f4:	4618      	mov	r0, r3
 80086f6:	f000 fcab 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80086fa:	69bb      	ldr	r3, [r7, #24]
 80086fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80086fe:	f000 bc88 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008702:	2300      	movs	r3, #0
 8008704:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008706:	f000 bc84 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800870a:	4b2b      	ldr	r3, [pc, #172]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008712:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008716:	d108      	bne.n	800872a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008718:	f107 030c 	add.w	r3, r7, #12
 800871c:	4618      	mov	r0, r3
 800871e:	f000 fdeb 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008726:	f000 bc74 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800872a:	2300      	movs	r3, #0
 800872c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800872e:	f000 bc70 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008732:	4b21      	ldr	r3, [pc, #132]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008734:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008736:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800873a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800873c:	4b1e      	ldr	r3, [pc, #120]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f003 0304 	and.w	r3, r3, #4
 8008744:	2b04      	cmp	r3, #4
 8008746:	d10c      	bne.n	8008762 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8008748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800874a:	2b00      	cmp	r3, #0
 800874c:	d109      	bne.n	8008762 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800874e:	4b1a      	ldr	r3, [pc, #104]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	08db      	lsrs	r3, r3, #3
 8008754:	f003 0303 	and.w	r3, r3, #3
 8008758:	4a18      	ldr	r2, [pc, #96]	@ (80087bc <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800875a:	fa22 f303 	lsr.w	r3, r2, r3
 800875e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008760:	e01f      	b.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008762:	4b15      	ldr	r3, [pc, #84]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800876a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800876e:	d106      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008770:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008772:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008776:	d102      	bne.n	800877e <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008778:	4b11      	ldr	r3, [pc, #68]	@ (80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800877a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800877c:	e011      	b.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800877e:	4b0e      	ldr	r3, [pc, #56]	@ (80087b8 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008786:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800878a:	d106      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800878c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800878e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008792:	d102      	bne.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008794:	4b0b      	ldr	r3, [pc, #44]	@ (80087c4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8008796:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008798:	e003      	b.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800879a:	2300      	movs	r3, #0
 800879c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800879e:	f000 bc38 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087a2:	f000 bc36 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80087a6:	4b08      	ldr	r3, [pc, #32]	@ (80087c8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80087a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087aa:	f000 bc32 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80087ae:	2300      	movs	r3, #0
 80087b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087b2:	f000 bc2e 	b.w	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80087b6:	bf00      	nop
 80087b8:	58024400 	.word	0x58024400
 80087bc:	03d09000 	.word	0x03d09000
 80087c0:	003d0900 	.word	0x003d0900
 80087c4:	02dc6c00 	.word	0x02dc6c00
 80087c8:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 80087cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80087d0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 80087d4:	430b      	orrs	r3, r1
 80087d6:	f040 809c 	bne.w	8008912 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 80087da:	4b9e      	ldr	r3, [pc, #632]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80087dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087de:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 80087e2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80087e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80087ea:	d054      	beq.n	8008896 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80087f2:	f200 808b 	bhi.w	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 80087f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80087fc:	f000 8083 	beq.w	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8008800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008802:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008806:	f200 8081 	bhi.w	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800880a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800880c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008810:	d02f      	beq.n	8008872 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8008812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008814:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008818:	d878      	bhi.n	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800881a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8008820:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008822:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008826:	d012      	beq.n	800884e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8008828:	e070      	b.n	800890c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800882a:	4b8a      	ldr	r3, [pc, #552]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008832:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008836:	d107      	bne.n	8008848 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008838:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800883c:	4618      	mov	r0, r3
 800883e:	f000 feaf 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008844:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008846:	e3e4      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008848:	2300      	movs	r3, #0
 800884a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800884c:	e3e1      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800884e:	4b81      	ldr	r3, [pc, #516]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008856:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800885a:	d107      	bne.n	800886c <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800885c:	f107 0318 	add.w	r3, r7, #24
 8008860:	4618      	mov	r0, r3
 8008862:	f000 fbf5 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008866:	69bb      	ldr	r3, [r7, #24]
 8008868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800886a:	e3d2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800886c:	2300      	movs	r3, #0
 800886e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008870:	e3cf      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008872:	4b78      	ldr	r3, [pc, #480]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800887a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800887e:	d107      	bne.n	8008890 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008880:	f107 030c 	add.w	r3, r7, #12
 8008884:	4618      	mov	r0, r3
 8008886:	f000 fd37 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800888e:	e3c0      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008890:	2300      	movs	r3, #0
 8008892:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008894:	e3bd      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008896:	4b6f      	ldr	r3, [pc, #444]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800889a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800889e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80088a0:	4b6c      	ldr	r3, [pc, #432]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	f003 0304 	and.w	r3, r3, #4
 80088a8:	2b04      	cmp	r3, #4
 80088aa:	d10c      	bne.n	80088c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80088ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d109      	bne.n	80088c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80088b2:	4b68      	ldr	r3, [pc, #416]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	08db      	lsrs	r3, r3, #3
 80088b8:	f003 0303 	and.w	r3, r3, #3
 80088bc:	4a66      	ldr	r2, [pc, #408]	@ (8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80088be:	fa22 f303 	lsr.w	r3, r2, r3
 80088c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088c4:	e01e      	b.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80088c6:	4b63      	ldr	r3, [pc, #396]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80088ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088d2:	d106      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 80088d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088da:	d102      	bne.n	80088e2 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80088dc:	4b5f      	ldr	r3, [pc, #380]	@ (8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 80088de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088e0:	e010      	b.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80088e2:	4b5c      	ldr	r3, [pc, #368]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088ee:	d106      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 80088f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80088f6:	d102      	bne.n	80088fe <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80088f8:	4b59      	ldr	r3, [pc, #356]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 80088fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80088fc:	e002      	b.n	8008904 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80088fe:	2300      	movs	r3, #0
 8008900:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008902:	e386      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008904:	e385      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008906:	4b57      	ldr	r3, [pc, #348]	@ (8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008908:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800890a:	e382      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800890c:	2300      	movs	r3, #0
 800890e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008910:	e37f      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008912:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008916:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800891a:	430b      	orrs	r3, r1
 800891c:	f040 80a7 	bne.w	8008a6e <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8008920:	4b4c      	ldr	r3, [pc, #304]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008924:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008928:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800892a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800892c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008930:	d055      	beq.n	80089de <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8008932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008934:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008938:	f200 8096 	bhi.w	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800893c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800893e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008942:	f000 8084 	beq.w	8008a4e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8008946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008948:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800894c:	f200 808c 	bhi.w	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008956:	d030      	beq.n	80089ba <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800895e:	f200 8083 	bhi.w	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8008962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008964:	2b00      	cmp	r3, #0
 8008966:	d004      	beq.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8008968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800896a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800896e:	d012      	beq.n	8008996 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8008970:	e07a      	b.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008972:	4b38      	ldr	r3, [pc, #224]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800897a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800897e:	d107      	bne.n	8008990 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008980:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008984:	4618      	mov	r0, r3
 8008986:	f000 fe0b 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800898a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800898c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800898e:	e340      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008990:	2300      	movs	r3, #0
 8008992:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008994:	e33d      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008996:	4b2f      	ldr	r3, [pc, #188]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800899e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80089a2:	d107      	bne.n	80089b4 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80089a4:	f107 0318 	add.w	r3, r7, #24
 80089a8:	4618      	mov	r0, r3
 80089aa:	f000 fb51 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80089ae:	69bb      	ldr	r3, [r7, #24]
 80089b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089b2:	e32e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089b8:	e32b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80089ba:	4b26      	ldr	r3, [pc, #152]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089c6:	d107      	bne.n	80089d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80089c8:	f107 030c 	add.w	r3, r7, #12
 80089cc:	4618      	mov	r0, r3
 80089ce:	f000 fc93 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80089d6:	e31c      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80089d8:	2300      	movs	r3, #0
 80089da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80089dc:	e319      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80089de:	4b1d      	ldr	r3, [pc, #116]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80089e6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80089e8:	4b1a      	ldr	r3, [pc, #104]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f003 0304 	and.w	r3, r3, #4
 80089f0:	2b04      	cmp	r3, #4
 80089f2:	d10c      	bne.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 80089f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d109      	bne.n	8008a0e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80089fa:	4b16      	ldr	r3, [pc, #88]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	08db      	lsrs	r3, r3, #3
 8008a00:	f003 0303 	and.w	r3, r3, #3
 8008a04:	4a14      	ldr	r2, [pc, #80]	@ (8008a58 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8008a06:	fa22 f303 	lsr.w	r3, r2, r3
 8008a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a0c:	e01e      	b.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008a0e:	4b11      	ldr	r3, [pc, #68]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a1a:	d106      	bne.n	8008a2a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8008a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008a22:	d102      	bne.n	8008a2a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008a24:	4b0d      	ldr	r3, [pc, #52]	@ (8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8008a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a28:	e010      	b.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008a2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008a54 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a36:	d106      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8008a38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a3e:	d102      	bne.n	8008a46 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008a40:	4b07      	ldr	r3, [pc, #28]	@ (8008a60 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8008a42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008a44:	e002      	b.n	8008a4c <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008a46:	2300      	movs	r3, #0
 8008a48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008a4a:	e2e2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a4c:	e2e1      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008a4e:	4b05      	ldr	r3, [pc, #20]	@ (8008a64 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8008a50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a52:	e2de      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008a54:	58024400 	.word	0x58024400
 8008a58:	03d09000 	.word	0x03d09000
 8008a5c:	003d0900 	.word	0x003d0900
 8008a60:	02dc6c00 	.word	0x02dc6c00
 8008a64:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008a6c:	e2d1      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008a6e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a72:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8008a76:	430b      	orrs	r3, r1
 8008a78:	f040 809c 	bne.w	8008bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8008a7c:	4b93      	ldr	r3, [pc, #588]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008a7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008a80:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008a84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a8c:	d054      	beq.n	8008b38 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8008a8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008a94:	f200 808b 	bhi.w	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008a9e:	f000 8083 	beq.w	8008ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8008aa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aa4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008aa8:	f200 8081 	bhi.w	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008ab2:	d02f      	beq.n	8008b14 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008aba:	d878      	bhi.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8008abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d004      	beq.n	8008acc <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ac8:	d012      	beq.n	8008af0 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8008aca:	e070      	b.n	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008acc:	4b7f      	ldr	r3, [pc, #508]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ad4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ad8:	d107      	bne.n	8008aea <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ada:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ade:	4618      	mov	r0, r3
 8008ae0:	f000 fd5e 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ae8:	e293      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008aea:	2300      	movs	r3, #0
 8008aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008aee:	e290      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008af0:	4b76      	ldr	r3, [pc, #472]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008af8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008afc:	d107      	bne.n	8008b0e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008afe:	f107 0318 	add.w	r3, r7, #24
 8008b02:	4618      	mov	r0, r3
 8008b04:	f000 faa4 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b0c:	e281      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b12:	e27e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008b14:	4b6d      	ldr	r3, [pc, #436]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008b1c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b20:	d107      	bne.n	8008b32 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008b22:	f107 030c 	add.w	r3, r7, #12
 8008b26:	4618      	mov	r0, r3
 8008b28:	f000 fbe6 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008b30:	e26f      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008b32:	2300      	movs	r3, #0
 8008b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008b36:	e26c      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008b38:	4b64      	ldr	r3, [pc, #400]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b3c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008b40:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008b42:	4b62      	ldr	r3, [pc, #392]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	f003 0304 	and.w	r3, r3, #4
 8008b4a:	2b04      	cmp	r3, #4
 8008b4c:	d10c      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8008b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d109      	bne.n	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008b54:	4b5d      	ldr	r3, [pc, #372]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	08db      	lsrs	r3, r3, #3
 8008b5a:	f003 0303 	and.w	r3, r3, #3
 8008b5e:	4a5c      	ldr	r2, [pc, #368]	@ (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008b60:	fa22 f303 	lsr.w	r3, r2, r3
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	e01e      	b.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008b68:	4b58      	ldr	r3, [pc, #352]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b74:	d106      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8008b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b78:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008b7c:	d102      	bne.n	8008b84 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008b7e:	4b55      	ldr	r3, [pc, #340]	@ (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b82:	e010      	b.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008b84:	4b51      	ldr	r3, [pc, #324]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008b8c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008b90:	d106      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8008b92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008b98:	d102      	bne.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008b9a:	4b4f      	ldr	r3, [pc, #316]	@ (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008b9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b9e:	e002      	b.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008ba4:	e235      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ba6:	e234      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008ba8:	4b4c      	ldr	r3, [pc, #304]	@ (8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8008baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bac:	e231      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008bb2:	e22e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8008bb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008bb8:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8008bbc:	430b      	orrs	r3, r1
 8008bbe:	f040 808f 	bne.w	8008ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8008bc2:	4b42      	ldr	r3, [pc, #264]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008bc4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bc6:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008bca:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8008bcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bce:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008bd2:	d06b      	beq.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8008bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bd6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008bda:	d874      	bhi.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008bdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bde:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008be2:	d056      	beq.n	8008c92 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8008be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008be6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008bea:	d86c      	bhi.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bee:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008bf2:	d03b      	beq.n	8008c6c <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8008bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bf6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008bfa:	d864      	bhi.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008bfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008bfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c02:	d021      	beq.n	8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8008c04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c06:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c0a:	d85c      	bhi.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8008c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d004      	beq.n	8008c1c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8008c12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c18:	d004      	beq.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8008c1a:	e054      	b.n	8008cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8008c1c:	f7fe fa4c 	bl	80070b8 <HAL_RCC_GetPCLK1Freq>
 8008c20:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c22:	e1f6      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008c24:	4b29      	ldr	r3, [pc, #164]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c2c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c30:	d107      	bne.n	8008c42 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c32:	f107 0318 	add.w	r3, r7, #24
 8008c36:	4618      	mov	r0, r3
 8008c38:	f000 fa0a 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c40:	e1e7      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c42:	2300      	movs	r3, #0
 8008c44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c46:	e1e4      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c48:	4b20      	ldr	r3, [pc, #128]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c54:	d107      	bne.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c56:	f107 030c 	add.w	r3, r7, #12
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f000 fb4c 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008c60:	693b      	ldr	r3, [r7, #16]
 8008c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c64:	e1d5      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c66:	2300      	movs	r3, #0
 8008c68:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c6a:	e1d2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c6c:	4b17      	ldr	r3, [pc, #92]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0304 	and.w	r3, r3, #4
 8008c74:	2b04      	cmp	r3, #4
 8008c76:	d109      	bne.n	8008c8c <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c78:	4b14      	ldr	r3, [pc, #80]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	08db      	lsrs	r3, r3, #3
 8008c7e:	f003 0303 	and.w	r3, r3, #3
 8008c82:	4a13      	ldr	r2, [pc, #76]	@ (8008cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8008c84:	fa22 f303 	lsr.w	r3, r2, r3
 8008c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008c8a:	e1c2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c90:	e1bf      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008c92:	4b0e      	ldr	r3, [pc, #56]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c9e:	d102      	bne.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8008ca0:	4b0c      	ldr	r3, [pc, #48]	@ (8008cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8008ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ca4:	e1b5      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008caa:	e1b2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008cac:	4b07      	ldr	r3, [pc, #28]	@ (8008ccc <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cb8:	d102      	bne.n	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8008cba:	4b07      	ldr	r3, [pc, #28]	@ (8008cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8008cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008cbe:	e1a8      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cc4:	e1a5      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cca:	e1a2      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008ccc:	58024400 	.word	0x58024400
 8008cd0:	03d09000 	.word	0x03d09000
 8008cd4:	003d0900 	.word	0x003d0900
 8008cd8:	02dc6c00 	.word	0x02dc6c00
 8008cdc:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8008ce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ce4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008ce8:	430b      	orrs	r3, r1
 8008cea:	d173      	bne.n	8008dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8008cec:	4b9c      	ldr	r3, [pc, #624]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cf0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008cf4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008cf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008cf8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008cfc:	d02f      	beq.n	8008d5e <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008cfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008d04:	d863      	bhi.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8008d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d08:	2b00      	cmp	r3, #0
 8008d0a:	d004      	beq.n	8008d16 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8008d0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008d12:	d012      	beq.n	8008d3a <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8008d14:	e05b      	b.n	8008dce <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d16:	4b92      	ldr	r3, [pc, #584]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d22:	d107      	bne.n	8008d34 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d24:	f107 0318 	add.w	r3, r7, #24
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f000 f991 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008d2e:	69bb      	ldr	r3, [r7, #24]
 8008d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d32:	e16e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d34:	2300      	movs	r3, #0
 8008d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d38:	e16b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d3a:	4b89      	ldr	r3, [pc, #548]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d42:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d46:	d107      	bne.n	8008d58 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d48:	f107 030c 	add.w	r3, r7, #12
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f000 fad3 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008d56:	e15c      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d5c:	e159      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008d5e:	4b80      	ldr	r3, [pc, #512]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d62:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d66:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d68:	4b7d      	ldr	r3, [pc, #500]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 0304 	and.w	r3, r3, #4
 8008d70:	2b04      	cmp	r3, #4
 8008d72:	d10c      	bne.n	8008d8e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8008d74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d109      	bne.n	8008d8e <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008d7a:	4b79      	ldr	r3, [pc, #484]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	08db      	lsrs	r3, r3, #3
 8008d80:	f003 0303 	and.w	r3, r3, #3
 8008d84:	4a77      	ldr	r2, [pc, #476]	@ (8008f64 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008d86:	fa22 f303 	lsr.w	r3, r2, r3
 8008d8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d8c:	e01e      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008d8e:	4b74      	ldr	r3, [pc, #464]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d9a:	d106      	bne.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8008d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008da2:	d102      	bne.n	8008daa <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008da4:	4b70      	ldr	r3, [pc, #448]	@ (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008da8:	e010      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008daa:	4b6d      	ldr	r3, [pc, #436]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008db2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008db6:	d106      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8008db8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dba:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008dbe:	d102      	bne.n	8008dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008dc0:	4b6a      	ldr	r3, [pc, #424]	@ (8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008dc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dc4:	e002      	b.n	8008dcc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008dca:	e122      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008dcc:	e121      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008dd2:	e11e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8008dd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dd8:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008ddc:	430b      	orrs	r3, r1
 8008dde:	d133      	bne.n	8008e48 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8008de0:	4b5f      	ldr	r3, [pc, #380]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008de8:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d004      	beq.n	8008dfa <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8008df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008df2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008df6:	d012      	beq.n	8008e1e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8008df8:	e023      	b.n	8008e42 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008dfa:	4b59      	ldr	r3, [pc, #356]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e02:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e06:	d107      	bne.n	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f000 fbc7 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e16:	e0fc      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e18:	2300      	movs	r3, #0
 8008e1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e1c:	e0f9      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e1e:	4b50      	ldr	r3, [pc, #320]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e26:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008e2a:	d107      	bne.n	8008e3c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e2c:	f107 0318 	add.w	r3, r7, #24
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 f90d 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8008e36:	6a3b      	ldr	r3, [r7, #32]
 8008e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008e3a:	e0ea      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e40:	e0e7      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8008e42:	2300      	movs	r3, #0
 8008e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e46:	e0e4      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8008e48:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e4c:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8008e50:	430b      	orrs	r3, r1
 8008e52:	f040 808d 	bne.w	8008f70 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8008e56:	4b42      	ldr	r3, [pc, #264]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e5a:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8008e5e:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e66:	d06b      	beq.n	8008f40 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8008e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e6e:	d874      	bhi.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e76:	d056      	beq.n	8008f26 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8008e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008e7e:	d86c      	bhi.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008e80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e82:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008e86:	d03b      	beq.n	8008f00 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8008e88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e8a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008e8e:	d864      	bhi.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008e90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e96:	d021      	beq.n	8008edc <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8008e98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e9a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008e9e:	d85c      	bhi.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d004      	beq.n	8008eb0 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8008ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ea8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008eac:	d004      	beq.n	8008eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8008eae:	e054      	b.n	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8008eb0:	f000 f8b8 	bl	8009024 <HAL_RCCEx_GetD3PCLK1Freq>
 8008eb4:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008eb6:	e0ac      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008eb8:	4b29      	ldr	r3, [pc, #164]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008ec0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ec4:	d107      	bne.n	8008ed6 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ec6:	f107 0318 	add.w	r3, r7, #24
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f000 f8c0 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ed0:	69fb      	ldr	r3, [r7, #28]
 8008ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ed4:	e09d      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008eda:	e09a      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008edc:	4b20      	ldr	r3, [pc, #128]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ee4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ee8:	d107      	bne.n	8008efa <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008eea:	f107 030c 	add.w	r3, r7, #12
 8008eee:	4618      	mov	r0, r3
 8008ef0:	f000 fa02 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ef8:	e08b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008efa:	2300      	movs	r3, #0
 8008efc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008efe:	e088      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008f00:	4b17      	ldr	r3, [pc, #92]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 0304 	and.w	r3, r3, #4
 8008f08:	2b04      	cmp	r3, #4
 8008f0a:	d109      	bne.n	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f0c:	4b14      	ldr	r3, [pc, #80]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	08db      	lsrs	r3, r3, #3
 8008f12:	f003 0303 	and.w	r3, r3, #3
 8008f16:	4a13      	ldr	r2, [pc, #76]	@ (8008f64 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8008f18:	fa22 f303 	lsr.w	r3, r2, r3
 8008f1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f1e:	e078      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f20:	2300      	movs	r3, #0
 8008f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f24:	e075      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8008f26:	4b0e      	ldr	r3, [pc, #56]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f2e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f32:	d102      	bne.n	8008f3a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8008f34:	4b0c      	ldr	r3, [pc, #48]	@ (8008f68 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8008f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f38:	e06b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f3e:	e068      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008f40:	4b07      	ldr	r3, [pc, #28]	@ (8008f60 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f4c:	d102      	bne.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8008f4e:	4b07      	ldr	r3, [pc, #28]	@ (8008f6c <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8008f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f52:	e05e      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008f54:	2300      	movs	r3, #0
 8008f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f58:	e05b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f5e:	e058      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8008f60:	58024400 	.word	0x58024400
 8008f64:	03d09000 	.word	0x03d09000
 8008f68:	003d0900 	.word	0x003d0900
 8008f6c:	02dc6c00 	.word	0x02dc6c00
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8008f70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008f74:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008f78:	430b      	orrs	r3, r1
 8008f7a:	d148      	bne.n	800900e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8008f7c:	4b27      	ldr	r3, [pc, #156]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008f7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f80:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008f84:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8008f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f8c:	d02a      	beq.n	8008fe4 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8008f8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f94:	d838      	bhi.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8008f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d004      	beq.n	8008fa6 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008fa2:	d00d      	beq.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8008fa4:	e030      	b.n	8009008 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008fa6:	4b1d      	ldr	r3, [pc, #116]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fb2:	d102      	bne.n	8008fba <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8008fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8009020 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8008fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fb8:	e02b      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fba:	2300      	movs	r3, #0
 8008fbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fbe:	e028      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008fc0:	4b16      	ldr	r3, [pc, #88]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fc8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fcc:	d107      	bne.n	8008fde <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008fce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 fae4 	bl	80095a0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008fdc:	e019      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe2:	e016      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008fe4:	4b0d      	ldr	r3, [pc, #52]	@ (800901c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ff0:	d107      	bne.n	8009002 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ff2:	f107 0318 	add.w	r3, r7, #24
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f000 f82a 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8008ffc:	69fb      	ldr	r3, [r7, #28]
 8008ffe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009000:	e007      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8009002:	2300      	movs	r3, #0
 8009004:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009006:	e004      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8009008:	2300      	movs	r3, #0
 800900a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800900c:	e001      	b.n	8009012 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800900e:	2300      	movs	r3, #0
 8009010:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8009012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009014:	4618      	mov	r0, r3
 8009016:	3740      	adds	r7, #64	@ 0x40
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	58024400 	.word	0x58024400
 8009020:	02dc6c00 	.word	0x02dc6c00

08009024 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8009028:	f7fe f816 	bl	8007058 <HAL_RCC_GetHCLKFreq>
 800902c:	4602      	mov	r2, r0
 800902e:	4b06      	ldr	r3, [pc, #24]	@ (8009048 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009030:	6a1b      	ldr	r3, [r3, #32]
 8009032:	091b      	lsrs	r3, r3, #4
 8009034:	f003 0307 	and.w	r3, r3, #7
 8009038:	4904      	ldr	r1, [pc, #16]	@ (800904c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800903a:	5ccb      	ldrb	r3, [r1, r3]
 800903c:	f003 031f 	and.w	r3, r3, #31
 8009040:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009044:	4618      	mov	r0, r3
 8009046:	bd80      	pop	{r7, pc}
 8009048:	58024400 	.word	0x58024400
 800904c:	0800cc40 	.word	0x0800cc40

08009050 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009050:	b480      	push	{r7}
 8009052:	b089      	sub	sp, #36	@ 0x24
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009058:	4ba1      	ldr	r3, [pc, #644]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800905a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800905c:	f003 0303 	and.w	r3, r3, #3
 8009060:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009062:	4b9f      	ldr	r3, [pc, #636]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009066:	0b1b      	lsrs	r3, r3, #12
 8009068:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800906c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800906e:	4b9c      	ldr	r3, [pc, #624]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009072:	091b      	lsrs	r3, r3, #4
 8009074:	f003 0301 	and.w	r3, r3, #1
 8009078:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800907a:	4b99      	ldr	r3, [pc, #612]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800907c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800907e:	08db      	lsrs	r3, r3, #3
 8009080:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009084:	693a      	ldr	r2, [r7, #16]
 8009086:	fb02 f303 	mul.w	r3, r2, r3
 800908a:	ee07 3a90 	vmov	s15, r3
 800908e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009092:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8009096:	697b      	ldr	r3, [r7, #20]
 8009098:	2b00      	cmp	r3, #0
 800909a:	f000 8111 	beq.w	80092c0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	2b02      	cmp	r3, #2
 80090a2:	f000 8083 	beq.w	80091ac <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	f200 80a1 	bhi.w	80091f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80090ae:	69bb      	ldr	r3, [r7, #24]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d003      	beq.n	80090bc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	2b01      	cmp	r3, #1
 80090b8:	d056      	beq.n	8009168 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80090ba:	e099      	b.n	80091f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090bc:	4b88      	ldr	r3, [pc, #544]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 0320 	and.w	r3, r3, #32
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d02d      	beq.n	8009124 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090c8:	4b85      	ldr	r3, [pc, #532]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	08db      	lsrs	r3, r3, #3
 80090ce:	f003 0303 	and.w	r3, r3, #3
 80090d2:	4a84      	ldr	r2, [pc, #528]	@ (80092e4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80090d4:	fa22 f303 	lsr.w	r3, r2, r3
 80090d8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	ee07 3a90 	vmov	s15, r3
 80090e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090e4:	697b      	ldr	r3, [r7, #20]
 80090e6:	ee07 3a90 	vmov	s15, r3
 80090ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80090f2:	4b7b      	ldr	r3, [pc, #492]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80090f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090fa:	ee07 3a90 	vmov	s15, r3
 80090fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009102:	ed97 6a03 	vldr	s12, [r7, #12]
 8009106:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80092e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800910a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800910e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009112:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009116:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800911a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800911e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009122:	e087      	b.n	8009234 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	ee07 3a90 	vmov	s15, r3
 800912a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800912e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80092ec <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009132:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009136:	4b6a      	ldr	r3, [pc, #424]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800913a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800913e:	ee07 3a90 	vmov	s15, r3
 8009142:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009146:	ed97 6a03 	vldr	s12, [r7, #12]
 800914a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80092e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800914e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009152:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009156:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800915a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800915e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009162:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009166:	e065      	b.n	8009234 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009168:	697b      	ldr	r3, [r7, #20]
 800916a:	ee07 3a90 	vmov	s15, r3
 800916e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009172:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80092f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800917a:	4b59      	ldr	r3, [pc, #356]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800917c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800917e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009182:	ee07 3a90 	vmov	s15, r3
 8009186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800918a:	ed97 6a03 	vldr	s12, [r7, #12]
 800918e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80092e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800919a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800919e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091aa:	e043      	b.n	8009234 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	ee07 3a90 	vmov	s15, r3
 80091b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091b6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80092f4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80091ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091be:	4b48      	ldr	r3, [pc, #288]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80091c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091c6:	ee07 3a90 	vmov	s15, r3
 80091ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80091d2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80092e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80091d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80091ee:	e021      	b.n	8009234 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80091f0:	697b      	ldr	r3, [r7, #20]
 80091f2:	ee07 3a90 	vmov	s15, r3
 80091f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091fa:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80092f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80091fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009202:	4b37      	ldr	r3, [pc, #220]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800920a:	ee07 3a90 	vmov	s15, r3
 800920e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009212:	ed97 6a03 	vldr	s12, [r7, #12]
 8009216:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80092e8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800921a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800921e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800922a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800922e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009232:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009234:	4b2a      	ldr	r3, [pc, #168]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009236:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009238:	0a5b      	lsrs	r3, r3, #9
 800923a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800923e:	ee07 3a90 	vmov	s15, r3
 8009242:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009246:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800924a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800924e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009252:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009256:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800925a:	ee17 2a90 	vmov	r2, s15
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009262:	4b1f      	ldr	r3, [pc, #124]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009266:	0c1b      	lsrs	r3, r3, #16
 8009268:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800926c:	ee07 3a90 	vmov	s15, r3
 8009270:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009274:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009278:	ee37 7a87 	vadd.f32	s14, s15, s14
 800927c:	edd7 6a07 	vldr	s13, [r7, #28]
 8009280:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009288:	ee17 2a90 	vmov	r2, s15
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009290:	4b13      	ldr	r3, [pc, #76]	@ (80092e0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009294:	0e1b      	lsrs	r3, r3, #24
 8009296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800929a:	ee07 3a90 	vmov	s15, r3
 800929e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80092a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092aa:	edd7 6a07 	vldr	s13, [r7, #28]
 80092ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092b6:	ee17 2a90 	vmov	r2, s15
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80092be:	e008      	b.n	80092d2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2200      	movs	r2, #0
 80092c4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2200      	movs	r2, #0
 80092ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	609a      	str	r2, [r3, #8]
}
 80092d2:	bf00      	nop
 80092d4:	3724      	adds	r7, #36	@ 0x24
 80092d6:	46bd      	mov	sp, r7
 80092d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092dc:	4770      	bx	lr
 80092de:	bf00      	nop
 80092e0:	58024400 	.word	0x58024400
 80092e4:	03d09000 	.word	0x03d09000
 80092e8:	46000000 	.word	0x46000000
 80092ec:	4c742400 	.word	0x4c742400
 80092f0:	4a742400 	.word	0x4a742400
 80092f4:	4c371b00 	.word	0x4c371b00

080092f8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b089      	sub	sp, #36	@ 0x24
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009300:	4ba1      	ldr	r3, [pc, #644]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009304:	f003 0303 	and.w	r3, r3, #3
 8009308:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800930a:	4b9f      	ldr	r3, [pc, #636]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800930c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800930e:	0d1b      	lsrs	r3, r3, #20
 8009310:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009314:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009316:	4b9c      	ldr	r3, [pc, #624]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931a:	0a1b      	lsrs	r3, r3, #8
 800931c:	f003 0301 	and.w	r3, r3, #1
 8009320:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009322:	4b99      	ldr	r3, [pc, #612]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009326:	08db      	lsrs	r3, r3, #3
 8009328:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800932c:	693a      	ldr	r2, [r7, #16]
 800932e:	fb02 f303 	mul.w	r3, r2, r3
 8009332:	ee07 3a90 	vmov	s15, r3
 8009336:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800933a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	2b00      	cmp	r3, #0
 8009342:	f000 8111 	beq.w	8009568 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009346:	69bb      	ldr	r3, [r7, #24]
 8009348:	2b02      	cmp	r3, #2
 800934a:	f000 8083 	beq.w	8009454 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	2b02      	cmp	r3, #2
 8009352:	f200 80a1 	bhi.w	8009498 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d003      	beq.n	8009364 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	2b01      	cmp	r3, #1
 8009360:	d056      	beq.n	8009410 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009362:	e099      	b.n	8009498 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009364:	4b88      	ldr	r3, [pc, #544]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f003 0320 	and.w	r3, r3, #32
 800936c:	2b00      	cmp	r3, #0
 800936e:	d02d      	beq.n	80093cc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009370:	4b85      	ldr	r3, [pc, #532]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	08db      	lsrs	r3, r3, #3
 8009376:	f003 0303 	and.w	r3, r3, #3
 800937a:	4a84      	ldr	r2, [pc, #528]	@ (800958c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800937c:	fa22 f303 	lsr.w	r3, r2, r3
 8009380:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009382:	68bb      	ldr	r3, [r7, #8]
 8009384:	ee07 3a90 	vmov	s15, r3
 8009388:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	ee07 3a90 	vmov	s15, r3
 8009392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009396:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800939a:	4b7b      	ldr	r3, [pc, #492]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800939c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800939e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093a2:	ee07 3a90 	vmov	s15, r3
 80093a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80093ae:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009590 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80093b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80093be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80093c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80093c6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80093ca:	e087      	b.n	80094dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80093cc:	697b      	ldr	r3, [r7, #20]
 80093ce:	ee07 3a90 	vmov	s15, r3
 80093d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093d6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009594 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80093da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093de:	4b6a      	ldr	r3, [pc, #424]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80093e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093e6:	ee07 3a90 	vmov	s15, r3
 80093ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80093f2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009590 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80093f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800940a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800940e:	e065      	b.n	80094dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	ee07 3a90 	vmov	s15, r3
 8009416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800941a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009598 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800941e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009422:	4b59      	ldr	r3, [pc, #356]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009426:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800942a:	ee07 3a90 	vmov	s15, r3
 800942e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009432:	ed97 6a03 	vldr	s12, [r7, #12]
 8009436:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009590 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800943a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800943e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009442:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009446:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800944a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800944e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009452:	e043      	b.n	80094dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	ee07 3a90 	vmov	s15, r3
 800945a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800945e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800959c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009462:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009466:	4b48      	ldr	r3, [pc, #288]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800946a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800946e:	ee07 3a90 	vmov	s15, r3
 8009472:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009476:	ed97 6a03 	vldr	s12, [r7, #12]
 800947a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009590 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800947e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009482:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009486:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800948a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800948e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009492:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009496:	e021      	b.n	80094dc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	ee07 3a90 	vmov	s15, r3
 800949e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094a2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009598 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80094a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094aa:	4b37      	ldr	r3, [pc, #220]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094b2:	ee07 3a90 	vmov	s15, r3
 80094b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80094be:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009590 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80094c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80094da:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80094dc:	4b2a      	ldr	r3, [pc, #168]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80094de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094e0:	0a5b      	lsrs	r3, r3, #9
 80094e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80094e6:	ee07 3a90 	vmov	s15, r3
 80094ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80094f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80094f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80094fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009502:	ee17 2a90 	vmov	r2, s15
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800950a:	4b1f      	ldr	r3, [pc, #124]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800950c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800950e:	0c1b      	lsrs	r3, r3, #16
 8009510:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009514:	ee07 3a90 	vmov	s15, r3
 8009518:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800951c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009520:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009524:	edd7 6a07 	vldr	s13, [r7, #28]
 8009528:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800952c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009530:	ee17 2a90 	vmov	r2, s15
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009538:	4b13      	ldr	r3, [pc, #76]	@ (8009588 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800953a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800953c:	0e1b      	lsrs	r3, r3, #24
 800953e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800954a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800954e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009552:	edd7 6a07 	vldr	s13, [r7, #28]
 8009556:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800955a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800955e:	ee17 2a90 	vmov	r2, s15
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009566:	e008      	b.n	800957a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2200      	movs	r2, #0
 8009578:	609a      	str	r2, [r3, #8]
}
 800957a:	bf00      	nop
 800957c:	3724      	adds	r7, #36	@ 0x24
 800957e:	46bd      	mov	sp, r7
 8009580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009584:	4770      	bx	lr
 8009586:	bf00      	nop
 8009588:	58024400 	.word	0x58024400
 800958c:	03d09000 	.word	0x03d09000
 8009590:	46000000 	.word	0x46000000
 8009594:	4c742400 	.word	0x4c742400
 8009598:	4a742400 	.word	0x4a742400
 800959c:	4c371b00 	.word	0x4c371b00

080095a0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b089      	sub	sp, #36	@ 0x24
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80095a8:	4ba0      	ldr	r3, [pc, #640]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ac:	f003 0303 	and.w	r3, r3, #3
 80095b0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80095b2:	4b9e      	ldr	r3, [pc, #632]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b6:	091b      	lsrs	r3, r3, #4
 80095b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80095bc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80095be:	4b9b      	ldr	r3, [pc, #620]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095c2:	f003 0301 	and.w	r3, r3, #1
 80095c6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80095c8:	4b98      	ldr	r3, [pc, #608]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80095ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095cc:	08db      	lsrs	r3, r3, #3
 80095ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80095d2:	693a      	ldr	r2, [r7, #16]
 80095d4:	fb02 f303 	mul.w	r3, r2, r3
 80095d8:	ee07 3a90 	vmov	s15, r3
 80095dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095e0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	f000 8111 	beq.w	800980e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80095ec:	69bb      	ldr	r3, [r7, #24]
 80095ee:	2b02      	cmp	r3, #2
 80095f0:	f000 8083 	beq.w	80096fa <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	2b02      	cmp	r3, #2
 80095f8:	f200 80a1 	bhi.w	800973e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80095fc:	69bb      	ldr	r3, [r7, #24]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d003      	beq.n	800960a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009602:	69bb      	ldr	r3, [r7, #24]
 8009604:	2b01      	cmp	r3, #1
 8009606:	d056      	beq.n	80096b6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009608:	e099      	b.n	800973e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800960a:	4b88      	ldr	r3, [pc, #544]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f003 0320 	and.w	r3, r3, #32
 8009612:	2b00      	cmp	r3, #0
 8009614:	d02d      	beq.n	8009672 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009616:	4b85      	ldr	r3, [pc, #532]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	08db      	lsrs	r3, r3, #3
 800961c:	f003 0303 	and.w	r3, r3, #3
 8009620:	4a83      	ldr	r2, [pc, #524]	@ (8009830 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009622:	fa22 f303 	lsr.w	r3, r2, r3
 8009626:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	ee07 3a90 	vmov	s15, r3
 800962e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	ee07 3a90 	vmov	s15, r3
 8009638:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800963c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009640:	4b7a      	ldr	r3, [pc, #488]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009648:	ee07 3a90 	vmov	s15, r3
 800964c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009650:	ed97 6a03 	vldr	s12, [r7, #12]
 8009654:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009834 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009658:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800965c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009660:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009664:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800966c:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009670:	e087      	b.n	8009782 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	ee07 3a90 	vmov	s15, r3
 8009678:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800967c:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009838 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009680:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009684:	4b69      	ldr	r3, [pc, #420]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009688:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800968c:	ee07 3a90 	vmov	s15, r3
 8009690:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009694:	ed97 6a03 	vldr	s12, [r7, #12]
 8009698:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009834 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800969c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096a0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096a4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096a8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096b0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096b4:	e065      	b.n	8009782 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	ee07 3a90 	vmov	s15, r3
 80096bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096c0:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800983c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 80096c4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096c8:	4b58      	ldr	r3, [pc, #352]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80096ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096d0:	ee07 3a90 	vmov	s15, r3
 80096d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096d8:	ed97 6a03 	vldr	s12, [r7, #12]
 80096dc:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009834 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80096e0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096e8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096ec:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096f4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80096f8:	e043      	b.n	8009782 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	ee07 3a90 	vmov	s15, r3
 8009700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009704:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009840 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009708:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800970c:	4b47      	ldr	r3, [pc, #284]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800970e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009710:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009714:	ee07 3a90 	vmov	s15, r3
 8009718:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800971c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009720:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009834 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009724:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009728:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800972c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009730:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009734:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009738:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800973c:	e021      	b.n	8009782 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	ee07 3a90 	vmov	s15, r3
 8009744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009748:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009838 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800974c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009750:	4b36      	ldr	r3, [pc, #216]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009754:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009758:	ee07 3a90 	vmov	s15, r3
 800975c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009760:	ed97 6a03 	vldr	s12, [r7, #12]
 8009764:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009834 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009768:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800976c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009770:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009774:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800977c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009780:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009782:	4b2a      	ldr	r3, [pc, #168]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009786:	0a5b      	lsrs	r3, r3, #9
 8009788:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800978c:	ee07 3a90 	vmov	s15, r3
 8009790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009794:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009798:	ee37 7a87 	vadd.f32	s14, s15, s14
 800979c:	edd7 6a07 	vldr	s13, [r7, #28]
 80097a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097a8:	ee17 2a90 	vmov	r2, s15
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80097b0:	4b1e      	ldr	r3, [pc, #120]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097b4:	0c1b      	lsrs	r3, r3, #16
 80097b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097ba:	ee07 3a90 	vmov	s15, r3
 80097be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097c2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097c6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80097ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80097ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097d6:	ee17 2a90 	vmov	r2, s15
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 80097de:	4b13      	ldr	r3, [pc, #76]	@ (800982c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80097e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097e2:	0e1b      	lsrs	r3, r3, #24
 80097e4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097e8:	ee07 3a90 	vmov	s15, r3
 80097ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097f4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80097f8:	edd7 6a07 	vldr	s13, [r7, #28]
 80097fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009800:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009804:	ee17 2a90 	vmov	r2, s15
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800980c:	e008      	b.n	8009820 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	2200      	movs	r2, #0
 8009812:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	2200      	movs	r2, #0
 8009818:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	2200      	movs	r2, #0
 800981e:	609a      	str	r2, [r3, #8]
}
 8009820:	bf00      	nop
 8009822:	3724      	adds	r7, #36	@ 0x24
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr
 800982c:	58024400 	.word	0x58024400
 8009830:	03d09000 	.word	0x03d09000
 8009834:	46000000 	.word	0x46000000
 8009838:	4c742400 	.word	0x4c742400
 800983c:	4a742400 	.word	0x4a742400
 8009840:	4c371b00 	.word	0x4c371b00

08009844 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b084      	sub	sp, #16
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
 800984c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800984e:	2300      	movs	r3, #0
 8009850:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009852:	4b53      	ldr	r3, [pc, #332]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009854:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009856:	f003 0303 	and.w	r3, r3, #3
 800985a:	2b03      	cmp	r3, #3
 800985c:	d101      	bne.n	8009862 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e099      	b.n	8009996 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009862:	4b4f      	ldr	r3, [pc, #316]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a4e      	ldr	r2, [pc, #312]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009868:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800986c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800986e:	f7f8 fc73 	bl	8002158 <HAL_GetTick>
 8009872:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009874:	e008      	b.n	8009888 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009876:	f7f8 fc6f 	bl	8002158 <HAL_GetTick>
 800987a:	4602      	mov	r2, r0
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	1ad3      	subs	r3, r2, r3
 8009880:	2b02      	cmp	r3, #2
 8009882:	d901      	bls.n	8009888 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e086      	b.n	8009996 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009888:	4b45      	ldr	r3, [pc, #276]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009890:	2b00      	cmp	r3, #0
 8009892:	d1f0      	bne.n	8009876 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009894:	4b42      	ldr	r3, [pc, #264]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009898:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	031b      	lsls	r3, r3, #12
 80098a2:	493f      	ldr	r1, [pc, #252]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098a4:	4313      	orrs	r3, r2
 80098a6:	628b      	str	r3, [r1, #40]	@ 0x28
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	689b      	ldr	r3, [r3, #8]
 80098b6:	3b01      	subs	r3, #1
 80098b8:	025b      	lsls	r3, r3, #9
 80098ba:	b29b      	uxth	r3, r3
 80098bc:	431a      	orrs	r2, r3
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	68db      	ldr	r3, [r3, #12]
 80098c2:	3b01      	subs	r3, #1
 80098c4:	041b      	lsls	r3, r3, #16
 80098c6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80098ca:	431a      	orrs	r2, r3
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	691b      	ldr	r3, [r3, #16]
 80098d0:	3b01      	subs	r3, #1
 80098d2:	061b      	lsls	r3, r3, #24
 80098d4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80098d8:	4931      	ldr	r1, [pc, #196]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098da:	4313      	orrs	r3, r2
 80098dc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80098de:	4b30      	ldr	r3, [pc, #192]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	695b      	ldr	r3, [r3, #20]
 80098ea:	492d      	ldr	r1, [pc, #180]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098ec:	4313      	orrs	r3, r2
 80098ee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80098f0:	4b2b      	ldr	r3, [pc, #172]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098f4:	f023 0220 	bic.w	r2, r3, #32
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	699b      	ldr	r3, [r3, #24]
 80098fc:	4928      	ldr	r1, [pc, #160]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 80098fe:	4313      	orrs	r3, r2
 8009900:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009902:	4b27      	ldr	r3, [pc, #156]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009906:	4a26      	ldr	r2, [pc, #152]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009908:	f023 0310 	bic.w	r3, r3, #16
 800990c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800990e:	4b24      	ldr	r3, [pc, #144]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009910:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009912:	4b24      	ldr	r3, [pc, #144]	@ (80099a4 <RCCEx_PLL2_Config+0x160>)
 8009914:	4013      	ands	r3, r2
 8009916:	687a      	ldr	r2, [r7, #4]
 8009918:	69d2      	ldr	r2, [r2, #28]
 800991a:	00d2      	lsls	r2, r2, #3
 800991c:	4920      	ldr	r1, [pc, #128]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800991e:	4313      	orrs	r3, r2
 8009920:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009922:	4b1f      	ldr	r3, [pc, #124]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009926:	4a1e      	ldr	r2, [pc, #120]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009928:	f043 0310 	orr.w	r3, r3, #16
 800992c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d106      	bne.n	8009942 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009934:	4b1a      	ldr	r3, [pc, #104]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009938:	4a19      	ldr	r2, [pc, #100]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800993a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800993e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009940:	e00f      	b.n	8009962 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	2b01      	cmp	r3, #1
 8009946:	d106      	bne.n	8009956 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009948:	4b15      	ldr	r3, [pc, #84]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800994a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800994c:	4a14      	ldr	r2, [pc, #80]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800994e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009952:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009954:	e005      	b.n	8009962 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009956:	4b12      	ldr	r3, [pc, #72]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800995a:	4a11      	ldr	r2, [pc, #68]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800995c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009960:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009962:	4b0f      	ldr	r3, [pc, #60]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a0e      	ldr	r2, [pc, #56]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 8009968:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800996c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800996e:	f7f8 fbf3 	bl	8002158 <HAL_GetTick>
 8009972:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009974:	e008      	b.n	8009988 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009976:	f7f8 fbef 	bl	8002158 <HAL_GetTick>
 800997a:	4602      	mov	r2, r0
 800997c:	68bb      	ldr	r3, [r7, #8]
 800997e:	1ad3      	subs	r3, r2, r3
 8009980:	2b02      	cmp	r3, #2
 8009982:	d901      	bls.n	8009988 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009984:	2303      	movs	r3, #3
 8009986:	e006      	b.n	8009996 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009988:	4b05      	ldr	r3, [pc, #20]	@ (80099a0 <RCCEx_PLL2_Config+0x15c>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009990:	2b00      	cmp	r3, #0
 8009992:	d0f0      	beq.n	8009976 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009994:	7bfb      	ldrb	r3, [r7, #15]
}
 8009996:	4618      	mov	r0, r3
 8009998:	3710      	adds	r7, #16
 800999a:	46bd      	mov	sp, r7
 800999c:	bd80      	pop	{r7, pc}
 800999e:	bf00      	nop
 80099a0:	58024400 	.word	0x58024400
 80099a4:	ffff0007 	.word	0xffff0007

080099a8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
 80099b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80099b2:	2300      	movs	r3, #0
 80099b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80099b6:	4b53      	ldr	r3, [pc, #332]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 80099b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099ba:	f003 0303 	and.w	r3, r3, #3
 80099be:	2b03      	cmp	r3, #3
 80099c0:	d101      	bne.n	80099c6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80099c2:	2301      	movs	r3, #1
 80099c4:	e099      	b.n	8009afa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80099c6:	4b4f      	ldr	r3, [pc, #316]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a4e      	ldr	r2, [pc, #312]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 80099cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80099d0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80099d2:	f7f8 fbc1 	bl	8002158 <HAL_GetTick>
 80099d6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099d8:	e008      	b.n	80099ec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80099da:	f7f8 fbbd 	bl	8002158 <HAL_GetTick>
 80099de:	4602      	mov	r2, r0
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	1ad3      	subs	r3, r2, r3
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d901      	bls.n	80099ec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80099e8:	2303      	movs	r3, #3
 80099ea:	e086      	b.n	8009afa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80099ec:	4b45      	ldr	r3, [pc, #276]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d1f0      	bne.n	80099da <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80099f8:	4b42      	ldr	r3, [pc, #264]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 80099fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099fc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	051b      	lsls	r3, r3, #20
 8009a06:	493f      	ldr	r1, [pc, #252]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	685b      	ldr	r3, [r3, #4]
 8009a10:	3b01      	subs	r3, #1
 8009a12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	689b      	ldr	r3, [r3, #8]
 8009a1a:	3b01      	subs	r3, #1
 8009a1c:	025b      	lsls	r3, r3, #9
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	431a      	orrs	r2, r3
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	3b01      	subs	r3, #1
 8009a28:	041b      	lsls	r3, r3, #16
 8009a2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009a2e:	431a      	orrs	r2, r3
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	691b      	ldr	r3, [r3, #16]
 8009a34:	3b01      	subs	r3, #1
 8009a36:	061b      	lsls	r3, r3, #24
 8009a38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009a3c:	4931      	ldr	r1, [pc, #196]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a3e:	4313      	orrs	r3, r2
 8009a40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009a42:	4b30      	ldr	r3, [pc, #192]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	695b      	ldr	r3, [r3, #20]
 8009a4e:	492d      	ldr	r1, [pc, #180]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a50:	4313      	orrs	r3, r2
 8009a52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009a54:	4b2b      	ldr	r3, [pc, #172]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	699b      	ldr	r3, [r3, #24]
 8009a60:	4928      	ldr	r1, [pc, #160]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a62:	4313      	orrs	r3, r2
 8009a64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009a66:	4b27      	ldr	r3, [pc, #156]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a6a:	4a26      	ldr	r2, [pc, #152]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009a72:	4b24      	ldr	r3, [pc, #144]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009a76:	4b24      	ldr	r3, [pc, #144]	@ (8009b08 <RCCEx_PLL3_Config+0x160>)
 8009a78:	4013      	ands	r3, r2
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	69d2      	ldr	r2, [r2, #28]
 8009a7e:	00d2      	lsls	r2, r2, #3
 8009a80:	4920      	ldr	r1, [pc, #128]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a82:	4313      	orrs	r3, r2
 8009a84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009a86:	4b1f      	ldr	r3, [pc, #124]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8009a92:	683b      	ldr	r3, [r7, #0]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d106      	bne.n	8009aa6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009a98:	4b1a      	ldr	r3, [pc, #104]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a9c:	4a19      	ldr	r2, [pc, #100]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009a9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009aa2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009aa4:	e00f      	b.n	8009ac6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b01      	cmp	r3, #1
 8009aaa:	d106      	bne.n	8009aba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009aac:	4b15      	ldr	r3, [pc, #84]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ab0:	4a14      	ldr	r2, [pc, #80]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009ab2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009ab6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009ab8:	e005      	b.n	8009ac6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009aba:	4b12      	ldr	r3, [pc, #72]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009abe:	4a11      	ldr	r2, [pc, #68]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009ac0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009ac4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a0e      	ldr	r2, [pc, #56]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ad0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009ad2:	f7f8 fb41 	bl	8002158 <HAL_GetTick>
 8009ad6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009ad8:	e008      	b.n	8009aec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8009ada:	f7f8 fb3d 	bl	8002158 <HAL_GetTick>
 8009ade:	4602      	mov	r2, r0
 8009ae0:	68bb      	ldr	r3, [r7, #8]
 8009ae2:	1ad3      	subs	r3, r2, r3
 8009ae4:	2b02      	cmp	r3, #2
 8009ae6:	d901      	bls.n	8009aec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009ae8:	2303      	movs	r3, #3
 8009aea:	e006      	b.n	8009afa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009aec:	4b05      	ldr	r3, [pc, #20]	@ (8009b04 <RCCEx_PLL3_Config+0x15c>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d0f0      	beq.n	8009ada <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3710      	adds	r7, #16
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	58024400 	.word	0x58024400
 8009b08:	ffff0007 	.word	0xffff0007

08009b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b082      	sub	sp, #8
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d101      	bne.n	8009b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e049      	b.n	8009bb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009b24:	b2db      	uxtb	r3, r3
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d106      	bne.n	8009b38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009b32:	6878      	ldr	r0, [r7, #4]
 8009b34:	f7f8 f81e 	bl	8001b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2202      	movs	r2, #2
 8009b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3304      	adds	r3, #4
 8009b48:	4619      	mov	r1, r3
 8009b4a:	4610      	mov	r0, r2
 8009b4c:	f000 fb76 	bl	800a23c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2201      	movs	r2, #1
 8009b8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2201      	movs	r2, #1
 8009b94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2201      	movs	r2, #1
 8009b9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2201      	movs	r2, #1
 8009ba4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3708      	adds	r7, #8
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b082      	sub	sp, #8
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d101      	bne.n	8009bcc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e049      	b.n	8009c60 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009bd2:	b2db      	uxtb	r3, r3
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d106      	bne.n	8009be6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f7f7 feed 	bl	80019c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2202      	movs	r2, #2
 8009bea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	3304      	adds	r3, #4
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	f000 fb1f 	bl	800a23c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	2201      	movs	r2, #1
 8009c02:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	2201      	movs	r2, #1
 8009c0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	2201      	movs	r2, #1
 8009c12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2201      	movs	r2, #1
 8009c1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2201      	movs	r2, #1
 8009c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2201      	movs	r2, #1
 8009c32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2201      	movs	r2, #1
 8009c42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	2201      	movs	r2, #1
 8009c4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009c5e:	2300      	movs	r3, #0
}
 8009c60:	4618      	mov	r0, r3
 8009c62:	3708      	adds	r7, #8
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b086      	sub	sp, #24
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
 8009c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d101      	bne.n	8009c7c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009c78:	2301      	movs	r3, #1
 8009c7a:	e08f      	b.n	8009d9c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d106      	bne.n	8009c96 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f7f7 fecf 	bl	8001a34 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2202      	movs	r2, #2
 8009c9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	6899      	ldr	r1, [r3, #8]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681a      	ldr	r2, [r3, #0]
 8009ca8:	4b3e      	ldr	r3, [pc, #248]	@ (8009da4 <HAL_TIM_Encoder_Init+0x13c>)
 8009caa:	400b      	ands	r3, r1
 8009cac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	3304      	adds	r3, #4
 8009cb6:	4619      	mov	r1, r3
 8009cb8:	4610      	mov	r0, r2
 8009cba:	f000 fabf 	bl	800a23c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	699b      	ldr	r3, [r3, #24]
 8009ccc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	6a1b      	ldr	r3, [r3, #32]
 8009cd4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	697a      	ldr	r2, [r7, #20]
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009ce0:	693a      	ldr	r2, [r7, #16]
 8009ce2:	4b31      	ldr	r3, [pc, #196]	@ (8009da8 <HAL_TIM_Encoder_Init+0x140>)
 8009ce4:	4013      	ands	r3, r2
 8009ce6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009ce8:	683b      	ldr	r3, [r7, #0]
 8009cea:	689a      	ldr	r2, [r3, #8]
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	699b      	ldr	r3, [r3, #24]
 8009cf0:	021b      	lsls	r3, r3, #8
 8009cf2:	4313      	orrs	r3, r2
 8009cf4:	693a      	ldr	r2, [r7, #16]
 8009cf6:	4313      	orrs	r3, r2
 8009cf8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009cfa:	693a      	ldr	r2, [r7, #16]
 8009cfc:	4b2b      	ldr	r3, [pc, #172]	@ (8009dac <HAL_TIM_Encoder_Init+0x144>)
 8009cfe:	4013      	ands	r3, r2
 8009d00:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009d02:	693a      	ldr	r2, [r7, #16]
 8009d04:	4b2a      	ldr	r3, [pc, #168]	@ (8009db0 <HAL_TIM_Encoder_Init+0x148>)
 8009d06:	4013      	ands	r3, r2
 8009d08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	68da      	ldr	r2, [r3, #12]
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	69db      	ldr	r3, [r3, #28]
 8009d12:	021b      	lsls	r3, r3, #8
 8009d14:	4313      	orrs	r3, r2
 8009d16:	693a      	ldr	r2, [r7, #16]
 8009d18:	4313      	orrs	r3, r2
 8009d1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009d1c:	683b      	ldr	r3, [r7, #0]
 8009d1e:	691b      	ldr	r3, [r3, #16]
 8009d20:	011a      	lsls	r2, r3, #4
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	6a1b      	ldr	r3, [r3, #32]
 8009d26:	031b      	lsls	r3, r3, #12
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	693a      	ldr	r2, [r7, #16]
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009d36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009d3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	685a      	ldr	r2, [r3, #4]
 8009d44:	683b      	ldr	r3, [r7, #0]
 8009d46:	695b      	ldr	r3, [r3, #20]
 8009d48:	011b      	lsls	r3, r3, #4
 8009d4a:	4313      	orrs	r3, r2
 8009d4c:	68fa      	ldr	r2, [r7, #12]
 8009d4e:	4313      	orrs	r3, r2
 8009d50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	697a      	ldr	r2, [r7, #20]
 8009d58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	693a      	ldr	r2, [r7, #16]
 8009d60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	68fa      	ldr	r2, [r7, #12]
 8009d68:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2201      	movs	r2, #1
 8009d6e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2201      	movs	r2, #1
 8009d7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2201      	movs	r2, #1
 8009d86:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	2201      	movs	r2, #1
 8009d8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	2201      	movs	r2, #1
 8009d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009d9a:	2300      	movs	r3, #0
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3718      	adds	r7, #24
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	fffebff8 	.word	0xfffebff8
 8009da8:	fffffcfc 	.word	0xfffffcfc
 8009dac:	fffff3f3 	.word	0xfffff3f3
 8009db0:	ffff0f0f 	.word	0xffff0f0f

08009db4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	691b      	ldr	r3, [r3, #16]
 8009dca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	f003 0302 	and.w	r3, r3, #2
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d020      	beq.n	8009e18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	f003 0302 	and.w	r3, r3, #2
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d01b      	beq.n	8009e18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f06f 0202 	mvn.w	r2, #2
 8009de8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2201      	movs	r2, #1
 8009dee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	699b      	ldr	r3, [r3, #24]
 8009df6:	f003 0303 	and.w	r3, r3, #3
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d003      	beq.n	8009e06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f000 f9fe 	bl	800a200 <HAL_TIM_IC_CaptureCallback>
 8009e04:	e005      	b.n	8009e12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f9f0 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f000 fa01 	bl	800a214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	2200      	movs	r2, #0
 8009e16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009e18:	68bb      	ldr	r3, [r7, #8]
 8009e1a:	f003 0304 	and.w	r3, r3, #4
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d020      	beq.n	8009e64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f003 0304 	and.w	r3, r3, #4
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d01b      	beq.n	8009e64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f06f 0204 	mvn.w	r2, #4
 8009e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2202      	movs	r2, #2
 8009e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	699b      	ldr	r3, [r3, #24]
 8009e42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d003      	beq.n	8009e52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f9d8 	bl	800a200 <HAL_TIM_IC_CaptureCallback>
 8009e50:	e005      	b.n	8009e5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f9ca 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 f9db 	bl	800a214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	2200      	movs	r2, #0
 8009e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	f003 0308 	and.w	r3, r3, #8
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d020      	beq.n	8009eb0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	f003 0308 	and.w	r3, r3, #8
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d01b      	beq.n	8009eb0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f06f 0208 	mvn.w	r2, #8
 8009e80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2204      	movs	r2, #4
 8009e86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	69db      	ldr	r3, [r3, #28]
 8009e8e:	f003 0303 	and.w	r3, r3, #3
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d003      	beq.n	8009e9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 f9b2 	bl	800a200 <HAL_TIM_IC_CaptureCallback>
 8009e9c:	e005      	b.n	8009eaa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009e9e:	6878      	ldr	r0, [r7, #4]
 8009ea0:	f000 f9a4 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ea4:	6878      	ldr	r0, [r7, #4]
 8009ea6:	f000 f9b5 	bl	800a214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2200      	movs	r2, #0
 8009eae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	f003 0310 	and.w	r3, r3, #16
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d020      	beq.n	8009efc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f003 0310 	and.w	r3, r3, #16
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d01b      	beq.n	8009efc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f06f 0210 	mvn.w	r2, #16
 8009ecc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	2208      	movs	r2, #8
 8009ed2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	69db      	ldr	r3, [r3, #28]
 8009eda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d003      	beq.n	8009eea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f000 f98c 	bl	800a200 <HAL_TIM_IC_CaptureCallback>
 8009ee8:	e005      	b.n	8009ef6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f97e 	bl	800a1ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f98f 	bl	800a214 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2200      	movs	r2, #0
 8009efa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009efc:	68bb      	ldr	r3, [r7, #8]
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00c      	beq.n	8009f20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	f003 0301 	and.w	r3, r3, #1
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d007      	beq.n	8009f20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	f06f 0201 	mvn.w	r2, #1
 8009f18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009f1a:	6878      	ldr	r0, [r7, #4]
 8009f1c:	f7f6 fd48 	bl	80009b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009f20:	68bb      	ldr	r3, [r7, #8]
 8009f22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d104      	bne.n	8009f34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00c      	beq.n	8009f4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d007      	beq.n	8009f4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8009f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009f48:	6878      	ldr	r0, [r7, #4]
 8009f4a:	f000 fe03 	bl	800ab54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d00c      	beq.n	8009f72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d007      	beq.n	8009f72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8009f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8009f6c:	6878      	ldr	r0, [r7, #4]
 8009f6e:	f000 fdfb 	bl	800ab68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d00c      	beq.n	8009f96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d007      	beq.n	8009f96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009f8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f949 	bl	800a228 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	f003 0320 	and.w	r3, r3, #32
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00c      	beq.n	8009fba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f003 0320 	and.w	r3, r3, #32
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d007      	beq.n	8009fba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f06f 0220 	mvn.w	r2, #32
 8009fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009fb4:	6878      	ldr	r0, [r7, #4]
 8009fb6:	f000 fdc3 	bl	800ab40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009fba:	bf00      	nop
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
	...

08009fc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	60f8      	str	r0, [r7, #12]
 8009fcc:	60b9      	str	r1, [r7, #8]
 8009fce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d101      	bne.n	8009fe2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009fde:	2302      	movs	r3, #2
 8009fe0:	e0ff      	b.n	800a1e2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2b14      	cmp	r3, #20
 8009fee:	f200 80f0 	bhi.w	800a1d2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8009ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8009ff8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff8:	0800a04d 	.word	0x0800a04d
 8009ffc:	0800a1d3 	.word	0x0800a1d3
 800a000:	0800a1d3 	.word	0x0800a1d3
 800a004:	0800a1d3 	.word	0x0800a1d3
 800a008:	0800a08d 	.word	0x0800a08d
 800a00c:	0800a1d3 	.word	0x0800a1d3
 800a010:	0800a1d3 	.word	0x0800a1d3
 800a014:	0800a1d3 	.word	0x0800a1d3
 800a018:	0800a0cf 	.word	0x0800a0cf
 800a01c:	0800a1d3 	.word	0x0800a1d3
 800a020:	0800a1d3 	.word	0x0800a1d3
 800a024:	0800a1d3 	.word	0x0800a1d3
 800a028:	0800a10f 	.word	0x0800a10f
 800a02c:	0800a1d3 	.word	0x0800a1d3
 800a030:	0800a1d3 	.word	0x0800a1d3
 800a034:	0800a1d3 	.word	0x0800a1d3
 800a038:	0800a151 	.word	0x0800a151
 800a03c:	0800a1d3 	.word	0x0800a1d3
 800a040:	0800a1d3 	.word	0x0800a1d3
 800a044:	0800a1d3 	.word	0x0800a1d3
 800a048:	0800a191 	.word	0x0800a191
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	68b9      	ldr	r1, [r7, #8]
 800a052:	4618      	mov	r0, r3
 800a054:	f000 f992 	bl	800a37c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a058:	68fb      	ldr	r3, [r7, #12]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	699a      	ldr	r2, [r3, #24]
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f042 0208 	orr.w	r2, r2, #8
 800a066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	699a      	ldr	r2, [r3, #24]
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	f022 0204 	bic.w	r2, r2, #4
 800a076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	6999      	ldr	r1, [r3, #24]
 800a07e:	68bb      	ldr	r3, [r7, #8]
 800a080:	691a      	ldr	r2, [r3, #16]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	430a      	orrs	r2, r1
 800a088:	619a      	str	r2, [r3, #24]
      break;
 800a08a:	e0a5      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	68b9      	ldr	r1, [r7, #8]
 800a092:	4618      	mov	r0, r3
 800a094:	f000 fa02 	bl	800a49c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	699a      	ldr	r2, [r3, #24]
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a0a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	699a      	ldr	r2, [r3, #24]
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a0b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	6999      	ldr	r1, [r3, #24]
 800a0be:	68bb      	ldr	r3, [r7, #8]
 800a0c0:	691b      	ldr	r3, [r3, #16]
 800a0c2:	021a      	lsls	r2, r3, #8
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	430a      	orrs	r2, r1
 800a0ca:	619a      	str	r2, [r3, #24]
      break;
 800a0cc:	e084      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	68b9      	ldr	r1, [r7, #8]
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f000 fa6b 	bl	800a5b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	69da      	ldr	r2, [r3, #28]
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	f042 0208 	orr.w	r2, r2, #8
 800a0e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	69da      	ldr	r2, [r3, #28]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f022 0204 	bic.w	r2, r2, #4
 800a0f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	69d9      	ldr	r1, [r3, #28]
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	691a      	ldr	r2, [r3, #16]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	430a      	orrs	r2, r1
 800a10a:	61da      	str	r2, [r3, #28]
      break;
 800a10c:	e064      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	68b9      	ldr	r1, [r7, #8]
 800a114:	4618      	mov	r0, r3
 800a116:	f000 fad3 	bl	800a6c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	69da      	ldr	r2, [r3, #28]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a128:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	69da      	ldr	r2, [r3, #28]
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a138:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	69d9      	ldr	r1, [r3, #28]
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	691b      	ldr	r3, [r3, #16]
 800a144:	021a      	lsls	r2, r3, #8
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	430a      	orrs	r2, r1
 800a14c:	61da      	str	r2, [r3, #28]
      break;
 800a14e:	e043      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	68b9      	ldr	r1, [r7, #8]
 800a156:	4618      	mov	r0, r3
 800a158:	f000 fb1c 	bl	800a794 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f042 0208 	orr.w	r2, r2, #8
 800a16a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f022 0204 	bic.w	r2, r2, #4
 800a17a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	691a      	ldr	r2, [r3, #16]
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	430a      	orrs	r2, r1
 800a18c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a18e:	e023      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68b9      	ldr	r1, [r7, #8]
 800a196:	4618      	mov	r0, r3
 800a198:	f000 fb60 	bl	800a85c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1aa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a1ba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	691b      	ldr	r3, [r3, #16]
 800a1c6:	021a      	lsls	r2, r3, #8
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	430a      	orrs	r2, r1
 800a1ce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a1d0:	e002      	b.n	800a1d8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a1d2:	2301      	movs	r3, #1
 800a1d4:	75fb      	strb	r3, [r7, #23]
      break;
 800a1d6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a1e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a1e2:	4618      	mov	r0, r3
 800a1e4:	3718      	adds	r7, #24
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	bf00      	nop

0800a1ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b083      	sub	sp, #12
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a1f4:	bf00      	nop
 800a1f6:	370c      	adds	r7, #12
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fe:	4770      	bx	lr

0800a200 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a200:	b480      	push	{r7}
 800a202:	b083      	sub	sp, #12
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a208:	bf00      	nop
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a21c:	bf00      	nop
 800a21e:	370c      	adds	r7, #12
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a228:	b480      	push	{r7}
 800a22a:	b083      	sub	sp, #12
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a230:	bf00      	nop
 800a232:	370c      	adds	r7, #12
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr

0800a23c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	4a43      	ldr	r2, [pc, #268]	@ (800a35c <TIM_Base_SetConfig+0x120>)
 800a250:	4293      	cmp	r3, r2
 800a252:	d013      	beq.n	800a27c <TIM_Base_SetConfig+0x40>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a25a:	d00f      	beq.n	800a27c <TIM_Base_SetConfig+0x40>
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	4a40      	ldr	r2, [pc, #256]	@ (800a360 <TIM_Base_SetConfig+0x124>)
 800a260:	4293      	cmp	r3, r2
 800a262:	d00b      	beq.n	800a27c <TIM_Base_SetConfig+0x40>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	4a3f      	ldr	r2, [pc, #252]	@ (800a364 <TIM_Base_SetConfig+0x128>)
 800a268:	4293      	cmp	r3, r2
 800a26a:	d007      	beq.n	800a27c <TIM_Base_SetConfig+0x40>
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	4a3e      	ldr	r2, [pc, #248]	@ (800a368 <TIM_Base_SetConfig+0x12c>)
 800a270:	4293      	cmp	r3, r2
 800a272:	d003      	beq.n	800a27c <TIM_Base_SetConfig+0x40>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	4a3d      	ldr	r2, [pc, #244]	@ (800a36c <TIM_Base_SetConfig+0x130>)
 800a278:	4293      	cmp	r3, r2
 800a27a:	d108      	bne.n	800a28e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a282:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	685b      	ldr	r3, [r3, #4]
 800a288:	68fa      	ldr	r2, [r7, #12]
 800a28a:	4313      	orrs	r3, r2
 800a28c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	4a32      	ldr	r2, [pc, #200]	@ (800a35c <TIM_Base_SetConfig+0x120>)
 800a292:	4293      	cmp	r3, r2
 800a294:	d01f      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a29c:	d01b      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	4a2f      	ldr	r2, [pc, #188]	@ (800a360 <TIM_Base_SetConfig+0x124>)
 800a2a2:	4293      	cmp	r3, r2
 800a2a4:	d017      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	4a2e      	ldr	r2, [pc, #184]	@ (800a364 <TIM_Base_SetConfig+0x128>)
 800a2aa:	4293      	cmp	r3, r2
 800a2ac:	d013      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	4a2d      	ldr	r2, [pc, #180]	@ (800a368 <TIM_Base_SetConfig+0x12c>)
 800a2b2:	4293      	cmp	r3, r2
 800a2b4:	d00f      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	4a2c      	ldr	r2, [pc, #176]	@ (800a36c <TIM_Base_SetConfig+0x130>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d00b      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	4a2b      	ldr	r2, [pc, #172]	@ (800a370 <TIM_Base_SetConfig+0x134>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d007      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a2a      	ldr	r2, [pc, #168]	@ (800a374 <TIM_Base_SetConfig+0x138>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d003      	beq.n	800a2d6 <TIM_Base_SetConfig+0x9a>
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	4a29      	ldr	r2, [pc, #164]	@ (800a378 <TIM_Base_SetConfig+0x13c>)
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d108      	bne.n	800a2e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a2dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	68db      	ldr	r3, [r3, #12]
 800a2e2:	68fa      	ldr	r2, [r7, #12]
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a2ee:	683b      	ldr	r3, [r7, #0]
 800a2f0:	695b      	ldr	r3, [r3, #20]
 800a2f2:	4313      	orrs	r3, r2
 800a2f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	689a      	ldr	r2, [r3, #8]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	681a      	ldr	r2, [r3, #0]
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	4a14      	ldr	r2, [pc, #80]	@ (800a35c <TIM_Base_SetConfig+0x120>)
 800a30a:	4293      	cmp	r3, r2
 800a30c:	d00f      	beq.n	800a32e <TIM_Base_SetConfig+0xf2>
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	4a16      	ldr	r2, [pc, #88]	@ (800a36c <TIM_Base_SetConfig+0x130>)
 800a312:	4293      	cmp	r3, r2
 800a314:	d00b      	beq.n	800a32e <TIM_Base_SetConfig+0xf2>
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	4a15      	ldr	r2, [pc, #84]	@ (800a370 <TIM_Base_SetConfig+0x134>)
 800a31a:	4293      	cmp	r3, r2
 800a31c:	d007      	beq.n	800a32e <TIM_Base_SetConfig+0xf2>
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	4a14      	ldr	r2, [pc, #80]	@ (800a374 <TIM_Base_SetConfig+0x138>)
 800a322:	4293      	cmp	r3, r2
 800a324:	d003      	beq.n	800a32e <TIM_Base_SetConfig+0xf2>
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4a13      	ldr	r2, [pc, #76]	@ (800a378 <TIM_Base_SetConfig+0x13c>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d103      	bne.n	800a336 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	691a      	ldr	r2, [r3, #16]
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	f043 0204 	orr.w	r2, r3, #4
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	2201      	movs	r2, #1
 800a346:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	68fa      	ldr	r2, [r7, #12]
 800a34c:	601a      	str	r2, [r3, #0]
}
 800a34e:	bf00      	nop
 800a350:	3714      	adds	r7, #20
 800a352:	46bd      	mov	sp, r7
 800a354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a358:	4770      	bx	lr
 800a35a:	bf00      	nop
 800a35c:	40010000 	.word	0x40010000
 800a360:	40000400 	.word	0x40000400
 800a364:	40000800 	.word	0x40000800
 800a368:	40000c00 	.word	0x40000c00
 800a36c:	40010400 	.word	0x40010400
 800a370:	40014000 	.word	0x40014000
 800a374:	40014400 	.word	0x40014400
 800a378:	40014800 	.word	0x40014800

0800a37c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b087      	sub	sp, #28
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6a1b      	ldr	r3, [r3, #32]
 800a38a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	6a1b      	ldr	r3, [r3, #32]
 800a390:	f023 0201 	bic.w	r2, r3, #1
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	699b      	ldr	r3, [r3, #24]
 800a3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a3a4:	68fa      	ldr	r2, [r7, #12]
 800a3a6:	4b37      	ldr	r3, [pc, #220]	@ (800a484 <TIM_OC1_SetConfig+0x108>)
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f023 0303 	bic.w	r3, r3, #3
 800a3b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	f023 0302 	bic.w	r3, r3, #2
 800a3c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	689b      	ldr	r3, [r3, #8]
 800a3ca:	697a      	ldr	r2, [r7, #20]
 800a3cc:	4313      	orrs	r3, r2
 800a3ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	4a2d      	ldr	r2, [pc, #180]	@ (800a488 <TIM_OC1_SetConfig+0x10c>)
 800a3d4:	4293      	cmp	r3, r2
 800a3d6:	d00f      	beq.n	800a3f8 <TIM_OC1_SetConfig+0x7c>
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	4a2c      	ldr	r2, [pc, #176]	@ (800a48c <TIM_OC1_SetConfig+0x110>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d00b      	beq.n	800a3f8 <TIM_OC1_SetConfig+0x7c>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4a2b      	ldr	r2, [pc, #172]	@ (800a490 <TIM_OC1_SetConfig+0x114>)
 800a3e4:	4293      	cmp	r3, r2
 800a3e6:	d007      	beq.n	800a3f8 <TIM_OC1_SetConfig+0x7c>
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	4a2a      	ldr	r2, [pc, #168]	@ (800a494 <TIM_OC1_SetConfig+0x118>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d003      	beq.n	800a3f8 <TIM_OC1_SetConfig+0x7c>
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	4a29      	ldr	r2, [pc, #164]	@ (800a498 <TIM_OC1_SetConfig+0x11c>)
 800a3f4:	4293      	cmp	r3, r2
 800a3f6:	d10c      	bne.n	800a412 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a3f8:	697b      	ldr	r3, [r7, #20]
 800a3fa:	f023 0308 	bic.w	r3, r3, #8
 800a3fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	697a      	ldr	r2, [r7, #20]
 800a406:	4313      	orrs	r3, r2
 800a408:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	f023 0304 	bic.w	r3, r3, #4
 800a410:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a1c      	ldr	r2, [pc, #112]	@ (800a488 <TIM_OC1_SetConfig+0x10c>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d00f      	beq.n	800a43a <TIM_OC1_SetConfig+0xbe>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a1b      	ldr	r2, [pc, #108]	@ (800a48c <TIM_OC1_SetConfig+0x110>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d00b      	beq.n	800a43a <TIM_OC1_SetConfig+0xbe>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a1a      	ldr	r2, [pc, #104]	@ (800a490 <TIM_OC1_SetConfig+0x114>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d007      	beq.n	800a43a <TIM_OC1_SetConfig+0xbe>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a19      	ldr	r2, [pc, #100]	@ (800a494 <TIM_OC1_SetConfig+0x118>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d003      	beq.n	800a43a <TIM_OC1_SetConfig+0xbe>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a18      	ldr	r2, [pc, #96]	@ (800a498 <TIM_OC1_SetConfig+0x11c>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d111      	bne.n	800a45e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a43a:	693b      	ldr	r3, [r7, #16]
 800a43c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	695b      	ldr	r3, [r3, #20]
 800a44e:	693a      	ldr	r2, [r7, #16]
 800a450:	4313      	orrs	r3, r2
 800a452:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	699b      	ldr	r3, [r3, #24]
 800a458:	693a      	ldr	r2, [r7, #16]
 800a45a:	4313      	orrs	r3, r2
 800a45c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	693a      	ldr	r2, [r7, #16]
 800a462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	68fa      	ldr	r2, [r7, #12]
 800a468:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	685a      	ldr	r2, [r3, #4]
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	697a      	ldr	r2, [r7, #20]
 800a476:	621a      	str	r2, [r3, #32]
}
 800a478:	bf00      	nop
 800a47a:	371c      	adds	r7, #28
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	fffeff8f 	.word	0xfffeff8f
 800a488:	40010000 	.word	0x40010000
 800a48c:	40010400 	.word	0x40010400
 800a490:	40014000 	.word	0x40014000
 800a494:	40014400 	.word	0x40014400
 800a498:	40014800 	.word	0x40014800

0800a49c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b087      	sub	sp, #28
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
 800a4a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	6a1b      	ldr	r3, [r3, #32]
 800a4aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	6a1b      	ldr	r3, [r3, #32]
 800a4b0:	f023 0210 	bic.w	r2, r3, #16
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	699b      	ldr	r3, [r3, #24]
 800a4c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a4c4:	68fa      	ldr	r2, [r7, #12]
 800a4c6:	4b34      	ldr	r3, [pc, #208]	@ (800a598 <TIM_OC2_SetConfig+0xfc>)
 800a4c8:	4013      	ands	r3, r2
 800a4ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	021b      	lsls	r3, r3, #8
 800a4da:	68fa      	ldr	r2, [r7, #12]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a4e0:	697b      	ldr	r3, [r7, #20]
 800a4e2:	f023 0320 	bic.w	r3, r3, #32
 800a4e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	011b      	lsls	r3, r3, #4
 800a4ee:	697a      	ldr	r2, [r7, #20]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	4a29      	ldr	r2, [pc, #164]	@ (800a59c <TIM_OC2_SetConfig+0x100>)
 800a4f8:	4293      	cmp	r3, r2
 800a4fa:	d003      	beq.n	800a504 <TIM_OC2_SetConfig+0x68>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	4a28      	ldr	r2, [pc, #160]	@ (800a5a0 <TIM_OC2_SetConfig+0x104>)
 800a500:	4293      	cmp	r3, r2
 800a502:	d10d      	bne.n	800a520 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a50a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a50c:	683b      	ldr	r3, [r7, #0]
 800a50e:	68db      	ldr	r3, [r3, #12]
 800a510:	011b      	lsls	r3, r3, #4
 800a512:	697a      	ldr	r2, [r7, #20]
 800a514:	4313      	orrs	r3, r2
 800a516:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a51e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	4a1e      	ldr	r2, [pc, #120]	@ (800a59c <TIM_OC2_SetConfig+0x100>)
 800a524:	4293      	cmp	r3, r2
 800a526:	d00f      	beq.n	800a548 <TIM_OC2_SetConfig+0xac>
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	4a1d      	ldr	r2, [pc, #116]	@ (800a5a0 <TIM_OC2_SetConfig+0x104>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d00b      	beq.n	800a548 <TIM_OC2_SetConfig+0xac>
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	4a1c      	ldr	r2, [pc, #112]	@ (800a5a4 <TIM_OC2_SetConfig+0x108>)
 800a534:	4293      	cmp	r3, r2
 800a536:	d007      	beq.n	800a548 <TIM_OC2_SetConfig+0xac>
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a1b      	ldr	r2, [pc, #108]	@ (800a5a8 <TIM_OC2_SetConfig+0x10c>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d003      	beq.n	800a548 <TIM_OC2_SetConfig+0xac>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	4a1a      	ldr	r2, [pc, #104]	@ (800a5ac <TIM_OC2_SetConfig+0x110>)
 800a544:	4293      	cmp	r3, r2
 800a546:	d113      	bne.n	800a570 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a548:	693b      	ldr	r3, [r7, #16]
 800a54a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a54e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a550:	693b      	ldr	r3, [r7, #16]
 800a552:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a556:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	695b      	ldr	r3, [r3, #20]
 800a55c:	009b      	lsls	r3, r3, #2
 800a55e:	693a      	ldr	r2, [r7, #16]
 800a560:	4313      	orrs	r3, r2
 800a562:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a564:	683b      	ldr	r3, [r7, #0]
 800a566:	699b      	ldr	r3, [r3, #24]
 800a568:	009b      	lsls	r3, r3, #2
 800a56a:	693a      	ldr	r2, [r7, #16]
 800a56c:	4313      	orrs	r3, r2
 800a56e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	693a      	ldr	r2, [r7, #16]
 800a574:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	68fa      	ldr	r2, [r7, #12]
 800a57a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	685a      	ldr	r2, [r3, #4]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	697a      	ldr	r2, [r7, #20]
 800a588:	621a      	str	r2, [r3, #32]
}
 800a58a:	bf00      	nop
 800a58c:	371c      	adds	r7, #28
 800a58e:	46bd      	mov	sp, r7
 800a590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a594:	4770      	bx	lr
 800a596:	bf00      	nop
 800a598:	feff8fff 	.word	0xfeff8fff
 800a59c:	40010000 	.word	0x40010000
 800a5a0:	40010400 	.word	0x40010400
 800a5a4:	40014000 	.word	0x40014000
 800a5a8:	40014400 	.word	0x40014400
 800a5ac:	40014800 	.word	0x40014800

0800a5b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b087      	sub	sp, #28
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6a1b      	ldr	r3, [r3, #32]
 800a5be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6a1b      	ldr	r3, [r3, #32]
 800a5c4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	69db      	ldr	r3, [r3, #28]
 800a5d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a5d8:	68fa      	ldr	r2, [r7, #12]
 800a5da:	4b33      	ldr	r3, [pc, #204]	@ (800a6a8 <TIM_OC3_SetConfig+0xf8>)
 800a5dc:	4013      	ands	r3, r2
 800a5de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	f023 0303 	bic.w	r3, r3, #3
 800a5e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a5e8:	683b      	ldr	r3, [r7, #0]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	68fa      	ldr	r2, [r7, #12]
 800a5ee:	4313      	orrs	r3, r2
 800a5f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a5f2:	697b      	ldr	r3, [r7, #20]
 800a5f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a5f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	689b      	ldr	r3, [r3, #8]
 800a5fe:	021b      	lsls	r3, r3, #8
 800a600:	697a      	ldr	r2, [r7, #20]
 800a602:	4313      	orrs	r3, r2
 800a604:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	4a28      	ldr	r2, [pc, #160]	@ (800a6ac <TIM_OC3_SetConfig+0xfc>)
 800a60a:	4293      	cmp	r3, r2
 800a60c:	d003      	beq.n	800a616 <TIM_OC3_SetConfig+0x66>
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	4a27      	ldr	r2, [pc, #156]	@ (800a6b0 <TIM_OC3_SetConfig+0x100>)
 800a612:	4293      	cmp	r3, r2
 800a614:	d10d      	bne.n	800a632 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a616:	697b      	ldr	r3, [r7, #20]
 800a618:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a61c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	68db      	ldr	r3, [r3, #12]
 800a622:	021b      	lsls	r3, r3, #8
 800a624:	697a      	ldr	r2, [r7, #20]
 800a626:	4313      	orrs	r3, r2
 800a628:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a630:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	4a1d      	ldr	r2, [pc, #116]	@ (800a6ac <TIM_OC3_SetConfig+0xfc>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d00f      	beq.n	800a65a <TIM_OC3_SetConfig+0xaa>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	4a1c      	ldr	r2, [pc, #112]	@ (800a6b0 <TIM_OC3_SetConfig+0x100>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d00b      	beq.n	800a65a <TIM_OC3_SetConfig+0xaa>
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	4a1b      	ldr	r2, [pc, #108]	@ (800a6b4 <TIM_OC3_SetConfig+0x104>)
 800a646:	4293      	cmp	r3, r2
 800a648:	d007      	beq.n	800a65a <TIM_OC3_SetConfig+0xaa>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	4a1a      	ldr	r2, [pc, #104]	@ (800a6b8 <TIM_OC3_SetConfig+0x108>)
 800a64e:	4293      	cmp	r3, r2
 800a650:	d003      	beq.n	800a65a <TIM_OC3_SetConfig+0xaa>
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	4a19      	ldr	r2, [pc, #100]	@ (800a6bc <TIM_OC3_SetConfig+0x10c>)
 800a656:	4293      	cmp	r3, r2
 800a658:	d113      	bne.n	800a682 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	695b      	ldr	r3, [r3, #20]
 800a66e:	011b      	lsls	r3, r3, #4
 800a670:	693a      	ldr	r2, [r7, #16]
 800a672:	4313      	orrs	r3, r2
 800a674:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a676:	683b      	ldr	r3, [r7, #0]
 800a678:	699b      	ldr	r3, [r3, #24]
 800a67a:	011b      	lsls	r3, r3, #4
 800a67c:	693a      	ldr	r2, [r7, #16]
 800a67e:	4313      	orrs	r3, r2
 800a680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	693a      	ldr	r2, [r7, #16]
 800a686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	68fa      	ldr	r2, [r7, #12]
 800a68c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	697a      	ldr	r2, [r7, #20]
 800a69a:	621a      	str	r2, [r3, #32]
}
 800a69c:	bf00      	nop
 800a69e:	371c      	adds	r7, #28
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr
 800a6a8:	fffeff8f 	.word	0xfffeff8f
 800a6ac:	40010000 	.word	0x40010000
 800a6b0:	40010400 	.word	0x40010400
 800a6b4:	40014000 	.word	0x40014000
 800a6b8:	40014400 	.word	0x40014400
 800a6bc:	40014800 	.word	0x40014800

0800a6c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a6c0:	b480      	push	{r7}
 800a6c2:	b087      	sub	sp, #28
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
 800a6c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	6a1b      	ldr	r3, [r3, #32]
 800a6ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a1b      	ldr	r3, [r3, #32]
 800a6d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	69db      	ldr	r3, [r3, #28]
 800a6e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a6e8:	68fa      	ldr	r2, [r7, #12]
 800a6ea:	4b24      	ldr	r3, [pc, #144]	@ (800a77c <TIM_OC4_SetConfig+0xbc>)
 800a6ec:	4013      	ands	r3, r2
 800a6ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a6f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	021b      	lsls	r3, r3, #8
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	4313      	orrs	r3, r2
 800a702:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a70a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a70c:	683b      	ldr	r3, [r7, #0]
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	031b      	lsls	r3, r3, #12
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	4313      	orrs	r3, r2
 800a716:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	4a19      	ldr	r2, [pc, #100]	@ (800a780 <TIM_OC4_SetConfig+0xc0>)
 800a71c:	4293      	cmp	r3, r2
 800a71e:	d00f      	beq.n	800a740 <TIM_OC4_SetConfig+0x80>
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	4a18      	ldr	r2, [pc, #96]	@ (800a784 <TIM_OC4_SetConfig+0xc4>)
 800a724:	4293      	cmp	r3, r2
 800a726:	d00b      	beq.n	800a740 <TIM_OC4_SetConfig+0x80>
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	4a17      	ldr	r2, [pc, #92]	@ (800a788 <TIM_OC4_SetConfig+0xc8>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	d007      	beq.n	800a740 <TIM_OC4_SetConfig+0x80>
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	4a16      	ldr	r2, [pc, #88]	@ (800a78c <TIM_OC4_SetConfig+0xcc>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d003      	beq.n	800a740 <TIM_OC4_SetConfig+0x80>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	4a15      	ldr	r2, [pc, #84]	@ (800a790 <TIM_OC4_SetConfig+0xd0>)
 800a73c:	4293      	cmp	r3, r2
 800a73e:	d109      	bne.n	800a754 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a740:	697b      	ldr	r3, [r7, #20]
 800a742:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a746:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a748:	683b      	ldr	r3, [r7, #0]
 800a74a:	695b      	ldr	r3, [r3, #20]
 800a74c:	019b      	lsls	r3, r3, #6
 800a74e:	697a      	ldr	r2, [r7, #20]
 800a750:	4313      	orrs	r3, r2
 800a752:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	697a      	ldr	r2, [r7, #20]
 800a758:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	68fa      	ldr	r2, [r7, #12]
 800a75e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a760:	683b      	ldr	r3, [r7, #0]
 800a762:	685a      	ldr	r2, [r3, #4]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	693a      	ldr	r2, [r7, #16]
 800a76c:	621a      	str	r2, [r3, #32]
}
 800a76e:	bf00      	nop
 800a770:	371c      	adds	r7, #28
 800a772:	46bd      	mov	sp, r7
 800a774:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a778:	4770      	bx	lr
 800a77a:	bf00      	nop
 800a77c:	feff8fff 	.word	0xfeff8fff
 800a780:	40010000 	.word	0x40010000
 800a784:	40010400 	.word	0x40010400
 800a788:	40014000 	.word	0x40014000
 800a78c:	40014400 	.word	0x40014400
 800a790:	40014800 	.word	0x40014800

0800a794 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a794:	b480      	push	{r7}
 800a796:	b087      	sub	sp, #28
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	6a1b      	ldr	r3, [r3, #32]
 800a7a2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	6a1b      	ldr	r3, [r3, #32]
 800a7a8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a7ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800a7bc:	68fa      	ldr	r2, [r7, #12]
 800a7be:	4b21      	ldr	r3, [pc, #132]	@ (800a844 <TIM_OC5_SetConfig+0xb0>)
 800a7c0:	4013      	ands	r3, r2
 800a7c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	68fa      	ldr	r2, [r7, #12]
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800a7d4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	041b      	lsls	r3, r3, #16
 800a7dc:	693a      	ldr	r2, [r7, #16]
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a18      	ldr	r2, [pc, #96]	@ (800a848 <TIM_OC5_SetConfig+0xb4>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d00f      	beq.n	800a80a <TIM_OC5_SetConfig+0x76>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a17      	ldr	r2, [pc, #92]	@ (800a84c <TIM_OC5_SetConfig+0xb8>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d00b      	beq.n	800a80a <TIM_OC5_SetConfig+0x76>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a16      	ldr	r2, [pc, #88]	@ (800a850 <TIM_OC5_SetConfig+0xbc>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d007      	beq.n	800a80a <TIM_OC5_SetConfig+0x76>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a15      	ldr	r2, [pc, #84]	@ (800a854 <TIM_OC5_SetConfig+0xc0>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d003      	beq.n	800a80a <TIM_OC5_SetConfig+0x76>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a14      	ldr	r2, [pc, #80]	@ (800a858 <TIM_OC5_SetConfig+0xc4>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d109      	bne.n	800a81e <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a810:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	695b      	ldr	r3, [r3, #20]
 800a816:	021b      	lsls	r3, r3, #8
 800a818:	697a      	ldr	r2, [r7, #20]
 800a81a:	4313      	orrs	r3, r2
 800a81c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	697a      	ldr	r2, [r7, #20]
 800a822:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	685a      	ldr	r2, [r3, #4]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	693a      	ldr	r2, [r7, #16]
 800a836:	621a      	str	r2, [r3, #32]
}
 800a838:	bf00      	nop
 800a83a:	371c      	adds	r7, #28
 800a83c:	46bd      	mov	sp, r7
 800a83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a842:	4770      	bx	lr
 800a844:	fffeff8f 	.word	0xfffeff8f
 800a848:	40010000 	.word	0x40010000
 800a84c:	40010400 	.word	0x40010400
 800a850:	40014000 	.word	0x40014000
 800a854:	40014400 	.word	0x40014400
 800a858:	40014800 	.word	0x40014800

0800a85c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800a85c:	b480      	push	{r7}
 800a85e:	b087      	sub	sp, #28
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6a1b      	ldr	r3, [r3, #32]
 800a86a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	6a1b      	ldr	r3, [r3, #32]
 800a870:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	685b      	ldr	r3, [r3, #4]
 800a87c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800a884:	68fa      	ldr	r2, [r7, #12]
 800a886:	4b22      	ldr	r3, [pc, #136]	@ (800a910 <TIM_OC6_SetConfig+0xb4>)
 800a888:	4013      	ands	r3, r2
 800a88a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	021b      	lsls	r3, r3, #8
 800a892:	68fa      	ldr	r2, [r7, #12]
 800a894:	4313      	orrs	r3, r2
 800a896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800a898:	693b      	ldr	r3, [r7, #16]
 800a89a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a89e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	689b      	ldr	r3, [r3, #8]
 800a8a4:	051b      	lsls	r3, r3, #20
 800a8a6:	693a      	ldr	r2, [r7, #16]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a19      	ldr	r2, [pc, #100]	@ (800a914 <TIM_OC6_SetConfig+0xb8>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d00f      	beq.n	800a8d4 <TIM_OC6_SetConfig+0x78>
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	4a18      	ldr	r2, [pc, #96]	@ (800a918 <TIM_OC6_SetConfig+0xbc>)
 800a8b8:	4293      	cmp	r3, r2
 800a8ba:	d00b      	beq.n	800a8d4 <TIM_OC6_SetConfig+0x78>
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	4a17      	ldr	r2, [pc, #92]	@ (800a91c <TIM_OC6_SetConfig+0xc0>)
 800a8c0:	4293      	cmp	r3, r2
 800a8c2:	d007      	beq.n	800a8d4 <TIM_OC6_SetConfig+0x78>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	4a16      	ldr	r2, [pc, #88]	@ (800a920 <TIM_OC6_SetConfig+0xc4>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d003      	beq.n	800a8d4 <TIM_OC6_SetConfig+0x78>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	4a15      	ldr	r2, [pc, #84]	@ (800a924 <TIM_OC6_SetConfig+0xc8>)
 800a8d0:	4293      	cmp	r3, r2
 800a8d2:	d109      	bne.n	800a8e8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800a8d4:	697b      	ldr	r3, [r7, #20]
 800a8d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a8da:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	695b      	ldr	r3, [r3, #20]
 800a8e0:	029b      	lsls	r3, r3, #10
 800a8e2:	697a      	ldr	r2, [r7, #20]
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	697a      	ldr	r2, [r7, #20]
 800a8ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	68fa      	ldr	r2, [r7, #12]
 800a8f2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800a8f4:	683b      	ldr	r3, [r7, #0]
 800a8f6:	685a      	ldr	r2, [r3, #4]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	621a      	str	r2, [r3, #32]
}
 800a902:	bf00      	nop
 800a904:	371c      	adds	r7, #28
 800a906:	46bd      	mov	sp, r7
 800a908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90c:	4770      	bx	lr
 800a90e:	bf00      	nop
 800a910:	feff8fff 	.word	0xfeff8fff
 800a914:	40010000 	.word	0x40010000
 800a918:	40010400 	.word	0x40010400
 800a91c:	40014000 	.word	0x40014000
 800a920:	40014400 	.word	0x40014400
 800a924:	40014800 	.word	0x40014800

0800a928 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d101      	bne.n	800a940 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a93c:	2302      	movs	r3, #2
 800a93e:	e06d      	b.n	800aa1c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	2201      	movs	r2, #1
 800a944:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	2202      	movs	r2, #2
 800a94c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	689b      	ldr	r3, [r3, #8]
 800a95e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	4a30      	ldr	r2, [pc, #192]	@ (800aa28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a966:	4293      	cmp	r3, r2
 800a968:	d004      	beq.n	800a974 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	4a2f      	ldr	r2, [pc, #188]	@ (800aa2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a970:	4293      	cmp	r3, r2
 800a972:	d108      	bne.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800a97a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	68fa      	ldr	r2, [r7, #12]
 800a982:	4313      	orrs	r3, r2
 800a984:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a98c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	68fa      	ldr	r2, [r7, #12]
 800a994:	4313      	orrs	r3, r2
 800a996:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	68fa      	ldr	r2, [r7, #12]
 800a99e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	681b      	ldr	r3, [r3, #0]
 800a9a4:	4a20      	ldr	r2, [pc, #128]	@ (800aa28 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d022      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a9b2:	d01d      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	4a1d      	ldr	r2, [pc, #116]	@ (800aa30 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800a9ba:	4293      	cmp	r3, r2
 800a9bc:	d018      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	4a1c      	ldr	r2, [pc, #112]	@ (800aa34 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800a9c4:	4293      	cmp	r3, r2
 800a9c6:	d013      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	4a1a      	ldr	r2, [pc, #104]	@ (800aa38 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800a9ce:	4293      	cmp	r3, r2
 800a9d0:	d00e      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	4a15      	ldr	r2, [pc, #84]	@ (800aa2c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d009      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	4a16      	ldr	r2, [pc, #88]	@ (800aa3c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800a9e2:	4293      	cmp	r3, r2
 800a9e4:	d004      	beq.n	800a9f0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	4a15      	ldr	r2, [pc, #84]	@ (800aa40 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d10c      	bne.n	800aa0a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a9f6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a9f8:	683b      	ldr	r3, [r7, #0]
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	68ba      	ldr	r2, [r7, #8]
 800a9fe:	4313      	orrs	r3, r2
 800aa00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	681b      	ldr	r3, [r3, #0]
 800aa06:	68ba      	ldr	r2, [r7, #8]
 800aa08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aa1a:	2300      	movs	r3, #0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr
 800aa28:	40010000 	.word	0x40010000
 800aa2c:	40010400 	.word	0x40010400
 800aa30:	40000400 	.word	0x40000400
 800aa34:	40000800 	.word	0x40000800
 800aa38:	40000c00 	.word	0x40000c00
 800aa3c:	40001800 	.word	0x40001800
 800aa40:	40014000 	.word	0x40014000

0800aa44 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aa44:	b480      	push	{r7}
 800aa46:	b085      	sub	sp, #20
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aa4e:	2300      	movs	r3, #0
 800aa50:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa58:	2b01      	cmp	r3, #1
 800aa5a:	d101      	bne.n	800aa60 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aa5c:	2302      	movs	r3, #2
 800aa5e:	e065      	b.n	800ab2c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2201      	movs	r2, #1
 800aa64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800aa6e:	683b      	ldr	r3, [r7, #0]
 800aa70:	68db      	ldr	r3, [r3, #12]
 800aa72:	4313      	orrs	r3, r2
 800aa74:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	689b      	ldr	r3, [r3, #8]
 800aa80:	4313      	orrs	r3, r2
 800aa82:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	685b      	ldr	r3, [r3, #4]
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800aa98:	683b      	ldr	r3, [r7, #0]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4313      	orrs	r3, r2
 800aa9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	691b      	ldr	r3, [r3, #16]
 800aaaa:	4313      	orrs	r3, r2
 800aaac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800aab4:	683b      	ldr	r3, [r7, #0]
 800aab6:	695b      	ldr	r3, [r3, #20]
 800aab8:	4313      	orrs	r3, r2
 800aaba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aac6:	4313      	orrs	r3, r2
 800aac8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	699b      	ldr	r3, [r3, #24]
 800aad4:	041b      	lsls	r3, r3, #16
 800aad6:	4313      	orrs	r3, r2
 800aad8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4a16      	ldr	r2, [pc, #88]	@ (800ab38 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d004      	beq.n	800aaee <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a14      	ldr	r2, [pc, #80]	@ (800ab3c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d115      	bne.n	800ab1a <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaf8:	051b      	lsls	r3, r3, #20
 800aafa:	4313      	orrs	r3, r2
 800aafc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800ab04:	683b      	ldr	r3, [r7, #0]
 800ab06:	69db      	ldr	r3, [r3, #28]
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800ab12:	683b      	ldr	r3, [r7, #0]
 800ab14:	6a1b      	ldr	r3, [r3, #32]
 800ab16:	4313      	orrs	r3, r2
 800ab18:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	68fa      	ldr	r2, [r7, #12]
 800ab20:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	3714      	adds	r7, #20
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr
 800ab38:	40010000 	.word	0x40010000
 800ab3c:	40010400 	.word	0x40010400

0800ab40 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab48:	bf00      	nop
 800ab4a:	370c      	adds	r7, #12
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b083      	sub	sp, #12
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab5c:	bf00      	nop
 800ab5e:	370c      	adds	r7, #12
 800ab60:	46bd      	mov	sp, r7
 800ab62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab66:	4770      	bx	lr

0800ab68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b083      	sub	sp, #12
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800ab70:	bf00      	nop
 800ab72:	370c      	adds	r7, #12
 800ab74:	46bd      	mov	sp, r7
 800ab76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7a:	4770      	bx	lr

0800ab7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab7c:	b580      	push	{r7, lr}
 800ab7e:	b082      	sub	sp, #8
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d101      	bne.n	800ab8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e042      	b.n	800ac14 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d106      	bne.n	800aba6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2200      	movs	r2, #0
 800ab9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f7f7 f873 	bl	8001c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2224      	movs	r2, #36	@ 0x24
 800abaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	f022 0201 	bic.w	r2, r2, #1
 800abbc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d002      	beq.n	800abcc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f001 f986 	bl	800bed8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800abcc:	6878      	ldr	r0, [r7, #4]
 800abce:	f000 fc1b 	bl	800b408 <UART_SetConfig>
 800abd2:	4603      	mov	r3, r0
 800abd4:	2b01      	cmp	r3, #1
 800abd6:	d101      	bne.n	800abdc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800abd8:	2301      	movs	r3, #1
 800abda:	e01b      	b.n	800ac14 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	685a      	ldr	r2, [r3, #4]
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800abea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	689a      	ldr	r2, [r3, #8]
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800abfa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f042 0201 	orr.w	r2, r2, #1
 800ac0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac0c:	6878      	ldr	r0, [r7, #4]
 800ac0e:	f001 fa05 	bl	800c01c <UART_CheckIdleState>
 800ac12:	4603      	mov	r3, r0
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3708      	adds	r7, #8
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b0ba      	sub	sp, #232	@ 0xe8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	69db      	ldr	r3, [r3, #28]
 800ac2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	689b      	ldr	r3, [r3, #8]
 800ac3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ac42:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800ac46:	f640 030f 	movw	r3, #2063	@ 0x80f
 800ac4a:	4013      	ands	r3, r2
 800ac4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800ac50:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d11b      	bne.n	800ac90 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ac58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ac5c:	f003 0320 	and.w	r3, r3, #32
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d015      	beq.n	800ac90 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ac64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ac68:	f003 0320 	and.w	r3, r3, #32
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d105      	bne.n	800ac7c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ac70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ac74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d009      	beq.n	800ac90 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	f000 8393 	beq.w	800b3ac <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	4798      	blx	r3
      }
      return;
 800ac8e:	e38d      	b.n	800b3ac <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ac90:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f000 8123 	beq.w	800aee0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ac9a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ac9e:	4b8d      	ldr	r3, [pc, #564]	@ (800aed4 <HAL_UART_IRQHandler+0x2b8>)
 800aca0:	4013      	ands	r3, r2
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d106      	bne.n	800acb4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800aca6:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800acaa:	4b8b      	ldr	r3, [pc, #556]	@ (800aed8 <HAL_UART_IRQHandler+0x2bc>)
 800acac:	4013      	ands	r3, r2
 800acae:	2b00      	cmp	r3, #0
 800acb0:	f000 8116 	beq.w	800aee0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800acb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800acb8:	f003 0301 	and.w	r3, r3, #1
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d011      	beq.n	800ace4 <HAL_UART_IRQHandler+0xc8>
 800acc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800acc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800acc8:	2b00      	cmp	r3, #0
 800acca:	d00b      	beq.n	800ace4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2201      	movs	r2, #1
 800acd2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800acda:	f043 0201 	orr.w	r2, r3, #1
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ace4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ace8:	f003 0302 	and.w	r3, r3, #2
 800acec:	2b00      	cmp	r3, #0
 800acee:	d011      	beq.n	800ad14 <HAL_UART_IRQHandler+0xf8>
 800acf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800acf4:	f003 0301 	and.w	r3, r3, #1
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d00b      	beq.n	800ad14 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	2202      	movs	r2, #2
 800ad02:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad0a:	f043 0204 	orr.w	r2, r3, #4
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ad14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad18:	f003 0304 	and.w	r3, r3, #4
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d011      	beq.n	800ad44 <HAL_UART_IRQHandler+0x128>
 800ad20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ad24:	f003 0301 	and.w	r3, r3, #1
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d00b      	beq.n	800ad44 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	2204      	movs	r2, #4
 800ad32:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad3a:	f043 0202 	orr.w	r2, r3, #2
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ad44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad48:	f003 0308 	and.w	r3, r3, #8
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d017      	beq.n	800ad80 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad54:	f003 0320 	and.w	r3, r3, #32
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d105      	bne.n	800ad68 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ad5c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ad60:	4b5c      	ldr	r3, [pc, #368]	@ (800aed4 <HAL_UART_IRQHandler+0x2b8>)
 800ad62:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d00b      	beq.n	800ad80 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	2208      	movs	r2, #8
 800ad6e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad76:	f043 0208 	orr.w	r2, r3, #8
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800ad80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ad84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d012      	beq.n	800adb2 <HAL_UART_IRQHandler+0x196>
 800ad8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ad90:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d00c      	beq.n	800adb2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ada0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ada8:	f043 0220 	orr.w	r2, r3, #32
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adb8:	2b00      	cmp	r3, #0
 800adba:	f000 82f9 	beq.w	800b3b0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800adbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adc2:	f003 0320 	and.w	r3, r3, #32
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d013      	beq.n	800adf2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800adca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adce:	f003 0320 	and.w	r3, r3, #32
 800add2:	2b00      	cmp	r3, #0
 800add4:	d105      	bne.n	800ade2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800add6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d007      	beq.n	800adf2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d003      	beq.n	800adf2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800adf8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	689b      	ldr	r3, [r3, #8]
 800ae02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae06:	2b40      	cmp	r3, #64	@ 0x40
 800ae08:	d005      	beq.n	800ae16 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ae0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ae0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d054      	beq.n	800aec0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ae16:	6878      	ldr	r0, [r7, #4]
 800ae18:	f001 fa18 	bl	800c24c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	689b      	ldr	r3, [r3, #8]
 800ae22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae26:	2b40      	cmp	r3, #64	@ 0x40
 800ae28:	d146      	bne.n	800aeb8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	3308      	adds	r3, #8
 800ae30:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ae38:	e853 3f00 	ldrex	r3, [r3]
 800ae3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800ae40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800ae44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae48:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	3308      	adds	r3, #8
 800ae52:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800ae56:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800ae5a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae5e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ae62:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800ae66:	e841 2300 	strex	r3, r2, [r1]
 800ae6a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800ae6e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d1d9      	bne.n	800ae2a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d017      	beq.n	800aeb0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae86:	4a15      	ldr	r2, [pc, #84]	@ (800aedc <HAL_UART_IRQHandler+0x2c0>)
 800ae88:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ae90:	4618      	mov	r0, r3
 800ae92:	f7f9 fba7 	bl	80045e4 <HAL_DMA_Abort_IT>
 800ae96:	4603      	mov	r3, r0
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d019      	beq.n	800aed0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aea2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aea4:	687a      	ldr	r2, [r7, #4]
 800aea6:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800aeaa:	4610      	mov	r0, r2
 800aeac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeae:	e00f      	b.n	800aed0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 fa93 	bl	800b3dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aeb6:	e00b      	b.n	800aed0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aeb8:	6878      	ldr	r0, [r7, #4]
 800aeba:	f000 fa8f 	bl	800b3dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aebe:	e007      	b.n	800aed0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f000 fa8b 	bl	800b3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	2200      	movs	r2, #0
 800aeca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800aece:	e26f      	b.n	800b3b0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aed0:	bf00      	nop
    return;
 800aed2:	e26d      	b.n	800b3b0 <HAL_UART_IRQHandler+0x794>
 800aed4:	10000001 	.word	0x10000001
 800aed8:	04000120 	.word	0x04000120
 800aedc:	0800c319 	.word	0x0800c319

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aee4:	2b01      	cmp	r3, #1
 800aee6:	f040 8203 	bne.w	800b2f0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800aeea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aeee:	f003 0310 	and.w	r3, r3, #16
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	f000 81fc 	beq.w	800b2f0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800aef8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aefc:	f003 0310 	and.w	r3, r3, #16
 800af00:	2b00      	cmp	r3, #0
 800af02:	f000 81f5 	beq.w	800b2f0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	2210      	movs	r2, #16
 800af0c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	689b      	ldr	r3, [r3, #8]
 800af14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af18:	2b40      	cmp	r3, #64	@ 0x40
 800af1a:	f040 816d 	bne.w	800b1f8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	4aa4      	ldr	r2, [pc, #656]	@ (800b1b8 <HAL_UART_IRQHandler+0x59c>)
 800af28:	4293      	cmp	r3, r2
 800af2a:	d068      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af32:	681b      	ldr	r3, [r3, #0]
 800af34:	4aa1      	ldr	r2, [pc, #644]	@ (800b1bc <HAL_UART_IRQHandler+0x5a0>)
 800af36:	4293      	cmp	r3, r2
 800af38:	d061      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	4a9f      	ldr	r2, [pc, #636]	@ (800b1c0 <HAL_UART_IRQHandler+0x5a4>)
 800af44:	4293      	cmp	r3, r2
 800af46:	d05a      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	4a9c      	ldr	r2, [pc, #624]	@ (800b1c4 <HAL_UART_IRQHandler+0x5a8>)
 800af52:	4293      	cmp	r3, r2
 800af54:	d053      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	4a9a      	ldr	r2, [pc, #616]	@ (800b1c8 <HAL_UART_IRQHandler+0x5ac>)
 800af60:	4293      	cmp	r3, r2
 800af62:	d04c      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	4a97      	ldr	r2, [pc, #604]	@ (800b1cc <HAL_UART_IRQHandler+0x5b0>)
 800af6e:	4293      	cmp	r3, r2
 800af70:	d045      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a95      	ldr	r2, [pc, #596]	@ (800b1d0 <HAL_UART_IRQHandler+0x5b4>)
 800af7c:	4293      	cmp	r3, r2
 800af7e:	d03e      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a92      	ldr	r2, [pc, #584]	@ (800b1d4 <HAL_UART_IRQHandler+0x5b8>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d037      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4a90      	ldr	r2, [pc, #576]	@ (800b1d8 <HAL_UART_IRQHandler+0x5bc>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d030      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	4a8d      	ldr	r2, [pc, #564]	@ (800b1dc <HAL_UART_IRQHandler+0x5c0>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d029      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a8b      	ldr	r2, [pc, #556]	@ (800b1e0 <HAL_UART_IRQHandler+0x5c4>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d022      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4a88      	ldr	r2, [pc, #544]	@ (800b1e4 <HAL_UART_IRQHandler+0x5c8>)
 800afc2:	4293      	cmp	r3, r2
 800afc4:	d01b      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	4a86      	ldr	r2, [pc, #536]	@ (800b1e8 <HAL_UART_IRQHandler+0x5cc>)
 800afd0:	4293      	cmp	r3, r2
 800afd2:	d014      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a83      	ldr	r2, [pc, #524]	@ (800b1ec <HAL_UART_IRQHandler+0x5d0>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d00d      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	4a81      	ldr	r2, [pc, #516]	@ (800b1f0 <HAL_UART_IRQHandler+0x5d4>)
 800afec:	4293      	cmp	r3, r2
 800afee:	d006      	beq.n	800affe <HAL_UART_IRQHandler+0x3e2>
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a7e      	ldr	r2, [pc, #504]	@ (800b1f4 <HAL_UART_IRQHandler+0x5d8>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d106      	bne.n	800b00c <HAL_UART_IRQHandler+0x3f0>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	b29b      	uxth	r3, r3
 800b00a:	e005      	b.n	800b018 <HAL_UART_IRQHandler+0x3fc>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	685b      	ldr	r3, [r3, #4]
 800b016:	b29b      	uxth	r3, r3
 800b018:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b01c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b020:	2b00      	cmp	r3, #0
 800b022:	f000 80ad 	beq.w	800b180 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b02c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b030:	429a      	cmp	r2, r3
 800b032:	f080 80a5 	bcs.w	800b180 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b03c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b046:	69db      	ldr	r3, [r3, #28]
 800b048:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b04c:	f000 8087 	beq.w	800b15e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b058:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b05c:	e853 3f00 	ldrex	r3, [r3]
 800b060:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b064:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b068:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b06c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	461a      	mov	r2, r3
 800b076:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b07a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b07e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b082:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b086:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b08a:	e841 2300 	strex	r3, r2, [r1]
 800b08e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b092:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b096:	2b00      	cmp	r3, #0
 800b098:	d1da      	bne.n	800b050 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	3308      	adds	r3, #8
 800b0a0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0a2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b0a4:	e853 3f00 	ldrex	r3, [r3]
 800b0a8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b0aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b0ac:	f023 0301 	bic.w	r3, r3, #1
 800b0b0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	3308      	adds	r3, #8
 800b0ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b0be:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b0c2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0c4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b0c6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b0ca:	e841 2300 	strex	r3, r2, [r1]
 800b0ce:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b0d0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d1e1      	bne.n	800b09a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	3308      	adds	r3, #8
 800b0dc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0de:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0e0:	e853 3f00 	ldrex	r3, [r3]
 800b0e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b0e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	3308      	adds	r3, #8
 800b0f6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b0fa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b0fc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0fe:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b100:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b102:	e841 2300 	strex	r3, r2, [r1]
 800b106:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b108:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d1e3      	bne.n	800b0d6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2220      	movs	r2, #32
 800b112:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	2200      	movs	r2, #0
 800b11a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b122:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b124:	e853 3f00 	ldrex	r3, [r3]
 800b128:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b12a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b12c:	f023 0310 	bic.w	r3, r3, #16
 800b130:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	461a      	mov	r2, r3
 800b13a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b13e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b140:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b142:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b144:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b146:	e841 2300 	strex	r3, r2, [r1]
 800b14a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b14c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b14e:	2b00      	cmp	r3, #0
 800b150:	d1e4      	bne.n	800b11c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b158:	4618      	mov	r0, r3
 800b15a:	f7f8 ff25 	bl	8003fa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2202      	movs	r2, #2
 800b162:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b170:	b29b      	uxth	r3, r3
 800b172:	1ad3      	subs	r3, r2, r3
 800b174:	b29b      	uxth	r3, r3
 800b176:	4619      	mov	r1, r3
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 f939 	bl	800b3f0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b17e:	e119      	b.n	800b3b4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b186:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b18a:	429a      	cmp	r2, r3
 800b18c:	f040 8112 	bne.w	800b3b4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b196:	69db      	ldr	r3, [r3, #28]
 800b198:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b19c:	f040 810a 	bne.w	800b3b4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2202      	movs	r2, #2
 800b1a4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b1ac:	4619      	mov	r1, r3
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f000 f91e 	bl	800b3f0 <HAL_UARTEx_RxEventCallback>
      return;
 800b1b4:	e0fe      	b.n	800b3b4 <HAL_UART_IRQHandler+0x798>
 800b1b6:	bf00      	nop
 800b1b8:	40020010 	.word	0x40020010
 800b1bc:	40020028 	.word	0x40020028
 800b1c0:	40020040 	.word	0x40020040
 800b1c4:	40020058 	.word	0x40020058
 800b1c8:	40020070 	.word	0x40020070
 800b1cc:	40020088 	.word	0x40020088
 800b1d0:	400200a0 	.word	0x400200a0
 800b1d4:	400200b8 	.word	0x400200b8
 800b1d8:	40020410 	.word	0x40020410
 800b1dc:	40020428 	.word	0x40020428
 800b1e0:	40020440 	.word	0x40020440
 800b1e4:	40020458 	.word	0x40020458
 800b1e8:	40020470 	.word	0x40020470
 800b1ec:	40020488 	.word	0x40020488
 800b1f0:	400204a0 	.word	0x400204a0
 800b1f4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b204:	b29b      	uxth	r3, r3
 800b206:	1ad3      	subs	r3, r2, r3
 800b208:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b212:	b29b      	uxth	r3, r3
 800b214:	2b00      	cmp	r3, #0
 800b216:	f000 80cf 	beq.w	800b3b8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800b21a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f000 80ca 	beq.w	800b3b8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b22a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b22c:	e853 3f00 	ldrex	r3, [r3]
 800b230:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b234:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b238:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	461a      	mov	r2, r3
 800b242:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b246:	647b      	str	r3, [r7, #68]	@ 0x44
 800b248:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b24c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b24e:	e841 2300 	strex	r3, r2, [r1]
 800b252:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b254:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b256:	2b00      	cmp	r3, #0
 800b258:	d1e4      	bne.n	800b224 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	3308      	adds	r3, #8
 800b260:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b262:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b264:	e853 3f00 	ldrex	r3, [r3]
 800b268:	623b      	str	r3, [r7, #32]
   return(result);
 800b26a:	6a3a      	ldr	r2, [r7, #32]
 800b26c:	4b55      	ldr	r3, [pc, #340]	@ (800b3c4 <HAL_UART_IRQHandler+0x7a8>)
 800b26e:	4013      	ands	r3, r2
 800b270:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	3308      	adds	r3, #8
 800b27a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b27e:	633a      	str	r2, [r7, #48]	@ 0x30
 800b280:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b282:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b284:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b286:	e841 2300 	strex	r3, r2, [r1]
 800b28a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b28c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1e3      	bne.n	800b25a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	2220      	movs	r2, #32
 800b296:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2200      	movs	r2, #0
 800b29e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2ac:	693b      	ldr	r3, [r7, #16]
 800b2ae:	e853 3f00 	ldrex	r3, [r3]
 800b2b2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	f023 0310 	bic.w	r3, r3, #16
 800b2ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b2c8:	61fb      	str	r3, [r7, #28]
 800b2ca:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2cc:	69b9      	ldr	r1, [r7, #24]
 800b2ce:	69fa      	ldr	r2, [r7, #28]
 800b2d0:	e841 2300 	strex	r3, r2, [r1]
 800b2d4:	617b      	str	r3, [r7, #20]
   return(result);
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d1e4      	bne.n	800b2a6 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	2202      	movs	r2, #2
 800b2e0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b2e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b2e6:	4619      	mov	r1, r3
 800b2e8:	6878      	ldr	r0, [r7, #4]
 800b2ea:	f000 f881 	bl	800b3f0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b2ee:	e063      	b.n	800b3b8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b2f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d00e      	beq.n	800b31a <HAL_UART_IRQHandler+0x6fe>
 800b2fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b300:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b304:	2b00      	cmp	r3, #0
 800b306:	d008      	beq.n	800b31a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b310:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f001 f83d 	bl	800c392 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b318:	e051      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b31a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b31e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b322:	2b00      	cmp	r3, #0
 800b324:	d014      	beq.n	800b350 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b32a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d105      	bne.n	800b33e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b332:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b336:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d008      	beq.n	800b350 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b342:	2b00      	cmp	r3, #0
 800b344:	d03a      	beq.n	800b3bc <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800b34a:	6878      	ldr	r0, [r7, #4]
 800b34c:	4798      	blx	r3
    }
    return;
 800b34e:	e035      	b.n	800b3bc <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800b350:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d009      	beq.n	800b370 <HAL_UART_IRQHandler+0x754>
 800b35c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b364:	2b00      	cmp	r3, #0
 800b366:	d003      	beq.n	800b370 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 ffe7 	bl	800c33c <UART_EndTransmit_IT>
    return;
 800b36e:	e026      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800b370:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b374:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d009      	beq.n	800b390 <HAL_UART_IRQHandler+0x774>
 800b37c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b380:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800b384:	2b00      	cmp	r3, #0
 800b386:	d003      	beq.n	800b390 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800b388:	6878      	ldr	r0, [r7, #4]
 800b38a:	f001 f816 	bl	800c3ba <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b38e:	e016      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800b390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b394:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d010      	beq.n	800b3be <HAL_UART_IRQHandler+0x7a2>
 800b39c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	da0c      	bge.n	800b3be <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800b3a4:	6878      	ldr	r0, [r7, #4]
 800b3a6:	f000 fffe 	bl	800c3a6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b3aa:	e008      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3ac:	bf00      	nop
 800b3ae:	e006      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
    return;
 800b3b0:	bf00      	nop
 800b3b2:	e004      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3b4:	bf00      	nop
 800b3b6:	e002      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
      return;
 800b3b8:	bf00      	nop
 800b3ba:	e000      	b.n	800b3be <HAL_UART_IRQHandler+0x7a2>
    return;
 800b3bc:	bf00      	nop
  }
}
 800b3be:	37e8      	adds	r7, #232	@ 0xe8
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}
 800b3c4:	effffffe 	.word	0xeffffffe

0800b3c8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800b3d0:	bf00      	nop
 800b3d2:	370c      	adds	r7, #12
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr

0800b3dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b3dc:	b480      	push	{r7}
 800b3de:	b083      	sub	sp, #12
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800b3e4:	bf00      	nop
 800b3e6:	370c      	adds	r7, #12
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr

0800b3f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b3f0:	b480      	push	{r7}
 800b3f2:	b083      	sub	sp, #12
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b3fc:	bf00      	nop
 800b3fe:	370c      	adds	r7, #12
 800b400:	46bd      	mov	sp, r7
 800b402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b406:	4770      	bx	lr

0800b408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b40c:	b092      	sub	sp, #72	@ 0x48
 800b40e:	af00      	add	r7, sp, #0
 800b410:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b412:	2300      	movs	r3, #0
 800b414:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b418:	697b      	ldr	r3, [r7, #20]
 800b41a:	689a      	ldr	r2, [r3, #8]
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	691b      	ldr	r3, [r3, #16]
 800b420:	431a      	orrs	r2, r3
 800b422:	697b      	ldr	r3, [r7, #20]
 800b424:	695b      	ldr	r3, [r3, #20]
 800b426:	431a      	orrs	r2, r3
 800b428:	697b      	ldr	r3, [r7, #20]
 800b42a:	69db      	ldr	r3, [r3, #28]
 800b42c:	4313      	orrs	r3, r2
 800b42e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b430:	697b      	ldr	r3, [r7, #20]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	681a      	ldr	r2, [r3, #0]
 800b436:	4bbe      	ldr	r3, [pc, #760]	@ (800b730 <UART_SetConfig+0x328>)
 800b438:	4013      	ands	r3, r2
 800b43a:	697a      	ldr	r2, [r7, #20]
 800b43c:	6812      	ldr	r2, [r2, #0]
 800b43e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b440:	430b      	orrs	r3, r1
 800b442:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b444:	697b      	ldr	r3, [r7, #20]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	685b      	ldr	r3, [r3, #4]
 800b44a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	68da      	ldr	r2, [r3, #12]
 800b452:	697b      	ldr	r3, [r7, #20]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	430a      	orrs	r2, r1
 800b458:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b45a:	697b      	ldr	r3, [r7, #20]
 800b45c:	699b      	ldr	r3, [r3, #24]
 800b45e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b460:	697b      	ldr	r3, [r7, #20]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	4ab3      	ldr	r2, [pc, #716]	@ (800b734 <UART_SetConfig+0x32c>)
 800b466:	4293      	cmp	r3, r2
 800b468:	d004      	beq.n	800b474 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b46a:	697b      	ldr	r3, [r7, #20]
 800b46c:	6a1b      	ldr	r3, [r3, #32]
 800b46e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b470:	4313      	orrs	r3, r2
 800b472:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	689a      	ldr	r2, [r3, #8]
 800b47a:	4baf      	ldr	r3, [pc, #700]	@ (800b738 <UART_SetConfig+0x330>)
 800b47c:	4013      	ands	r3, r2
 800b47e:	697a      	ldr	r2, [r7, #20]
 800b480:	6812      	ldr	r2, [r2, #0]
 800b482:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b484:	430b      	orrs	r3, r1
 800b486:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b488:	697b      	ldr	r3, [r7, #20]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b48e:	f023 010f 	bic.w	r1, r3, #15
 800b492:	697b      	ldr	r3, [r7, #20]
 800b494:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b496:	697b      	ldr	r3, [r7, #20]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	430a      	orrs	r2, r1
 800b49c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b49e:	697b      	ldr	r3, [r7, #20]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	4aa6      	ldr	r2, [pc, #664]	@ (800b73c <UART_SetConfig+0x334>)
 800b4a4:	4293      	cmp	r3, r2
 800b4a6:	d177      	bne.n	800b598 <UART_SetConfig+0x190>
 800b4a8:	4ba5      	ldr	r3, [pc, #660]	@ (800b740 <UART_SetConfig+0x338>)
 800b4aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b4ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b4b0:	2b28      	cmp	r3, #40	@ 0x28
 800b4b2:	d86d      	bhi.n	800b590 <UART_SetConfig+0x188>
 800b4b4:	a201      	add	r2, pc, #4	@ (adr r2, 800b4bc <UART_SetConfig+0xb4>)
 800b4b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4ba:	bf00      	nop
 800b4bc:	0800b561 	.word	0x0800b561
 800b4c0:	0800b591 	.word	0x0800b591
 800b4c4:	0800b591 	.word	0x0800b591
 800b4c8:	0800b591 	.word	0x0800b591
 800b4cc:	0800b591 	.word	0x0800b591
 800b4d0:	0800b591 	.word	0x0800b591
 800b4d4:	0800b591 	.word	0x0800b591
 800b4d8:	0800b591 	.word	0x0800b591
 800b4dc:	0800b569 	.word	0x0800b569
 800b4e0:	0800b591 	.word	0x0800b591
 800b4e4:	0800b591 	.word	0x0800b591
 800b4e8:	0800b591 	.word	0x0800b591
 800b4ec:	0800b591 	.word	0x0800b591
 800b4f0:	0800b591 	.word	0x0800b591
 800b4f4:	0800b591 	.word	0x0800b591
 800b4f8:	0800b591 	.word	0x0800b591
 800b4fc:	0800b571 	.word	0x0800b571
 800b500:	0800b591 	.word	0x0800b591
 800b504:	0800b591 	.word	0x0800b591
 800b508:	0800b591 	.word	0x0800b591
 800b50c:	0800b591 	.word	0x0800b591
 800b510:	0800b591 	.word	0x0800b591
 800b514:	0800b591 	.word	0x0800b591
 800b518:	0800b591 	.word	0x0800b591
 800b51c:	0800b579 	.word	0x0800b579
 800b520:	0800b591 	.word	0x0800b591
 800b524:	0800b591 	.word	0x0800b591
 800b528:	0800b591 	.word	0x0800b591
 800b52c:	0800b591 	.word	0x0800b591
 800b530:	0800b591 	.word	0x0800b591
 800b534:	0800b591 	.word	0x0800b591
 800b538:	0800b591 	.word	0x0800b591
 800b53c:	0800b581 	.word	0x0800b581
 800b540:	0800b591 	.word	0x0800b591
 800b544:	0800b591 	.word	0x0800b591
 800b548:	0800b591 	.word	0x0800b591
 800b54c:	0800b591 	.word	0x0800b591
 800b550:	0800b591 	.word	0x0800b591
 800b554:	0800b591 	.word	0x0800b591
 800b558:	0800b591 	.word	0x0800b591
 800b55c:	0800b589 	.word	0x0800b589
 800b560:	2301      	movs	r3, #1
 800b562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b566:	e222      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b568:	2304      	movs	r3, #4
 800b56a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b56e:	e21e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b570:	2308      	movs	r3, #8
 800b572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b576:	e21a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b578:	2310      	movs	r3, #16
 800b57a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b57e:	e216      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b580:	2320      	movs	r3, #32
 800b582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b586:	e212      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b588:	2340      	movs	r3, #64	@ 0x40
 800b58a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b58e:	e20e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b590:	2380      	movs	r3, #128	@ 0x80
 800b592:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b596:	e20a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b598:	697b      	ldr	r3, [r7, #20]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	4a69      	ldr	r2, [pc, #420]	@ (800b744 <UART_SetConfig+0x33c>)
 800b59e:	4293      	cmp	r3, r2
 800b5a0:	d130      	bne.n	800b604 <UART_SetConfig+0x1fc>
 800b5a2:	4b67      	ldr	r3, [pc, #412]	@ (800b740 <UART_SetConfig+0x338>)
 800b5a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5a6:	f003 0307 	and.w	r3, r3, #7
 800b5aa:	2b05      	cmp	r3, #5
 800b5ac:	d826      	bhi.n	800b5fc <UART_SetConfig+0x1f4>
 800b5ae:	a201      	add	r2, pc, #4	@ (adr r2, 800b5b4 <UART_SetConfig+0x1ac>)
 800b5b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5b4:	0800b5cd 	.word	0x0800b5cd
 800b5b8:	0800b5d5 	.word	0x0800b5d5
 800b5bc:	0800b5dd 	.word	0x0800b5dd
 800b5c0:	0800b5e5 	.word	0x0800b5e5
 800b5c4:	0800b5ed 	.word	0x0800b5ed
 800b5c8:	0800b5f5 	.word	0x0800b5f5
 800b5cc:	2300      	movs	r3, #0
 800b5ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5d2:	e1ec      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5d4:	2304      	movs	r3, #4
 800b5d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5da:	e1e8      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5dc:	2308      	movs	r3, #8
 800b5de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5e2:	e1e4      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5e4:	2310      	movs	r3, #16
 800b5e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5ea:	e1e0      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5ec:	2320      	movs	r3, #32
 800b5ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5f2:	e1dc      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5f4:	2340      	movs	r3, #64	@ 0x40
 800b5f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b5fa:	e1d8      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b5fc:	2380      	movs	r3, #128	@ 0x80
 800b5fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b602:	e1d4      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b604:	697b      	ldr	r3, [r7, #20]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	4a4f      	ldr	r2, [pc, #316]	@ (800b748 <UART_SetConfig+0x340>)
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d130      	bne.n	800b670 <UART_SetConfig+0x268>
 800b60e:	4b4c      	ldr	r3, [pc, #304]	@ (800b740 <UART_SetConfig+0x338>)
 800b610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b612:	f003 0307 	and.w	r3, r3, #7
 800b616:	2b05      	cmp	r3, #5
 800b618:	d826      	bhi.n	800b668 <UART_SetConfig+0x260>
 800b61a:	a201      	add	r2, pc, #4	@ (adr r2, 800b620 <UART_SetConfig+0x218>)
 800b61c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b620:	0800b639 	.word	0x0800b639
 800b624:	0800b641 	.word	0x0800b641
 800b628:	0800b649 	.word	0x0800b649
 800b62c:	0800b651 	.word	0x0800b651
 800b630:	0800b659 	.word	0x0800b659
 800b634:	0800b661 	.word	0x0800b661
 800b638:	2300      	movs	r3, #0
 800b63a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b63e:	e1b6      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b640:	2304      	movs	r3, #4
 800b642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b646:	e1b2      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b648:	2308      	movs	r3, #8
 800b64a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b64e:	e1ae      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b650:	2310      	movs	r3, #16
 800b652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b656:	e1aa      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b658:	2320      	movs	r3, #32
 800b65a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b65e:	e1a6      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b660:	2340      	movs	r3, #64	@ 0x40
 800b662:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b666:	e1a2      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b668:	2380      	movs	r3, #128	@ 0x80
 800b66a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b66e:	e19e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b670:	697b      	ldr	r3, [r7, #20]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	4a35      	ldr	r2, [pc, #212]	@ (800b74c <UART_SetConfig+0x344>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d130      	bne.n	800b6dc <UART_SetConfig+0x2d4>
 800b67a:	4b31      	ldr	r3, [pc, #196]	@ (800b740 <UART_SetConfig+0x338>)
 800b67c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b67e:	f003 0307 	and.w	r3, r3, #7
 800b682:	2b05      	cmp	r3, #5
 800b684:	d826      	bhi.n	800b6d4 <UART_SetConfig+0x2cc>
 800b686:	a201      	add	r2, pc, #4	@ (adr r2, 800b68c <UART_SetConfig+0x284>)
 800b688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b68c:	0800b6a5 	.word	0x0800b6a5
 800b690:	0800b6ad 	.word	0x0800b6ad
 800b694:	0800b6b5 	.word	0x0800b6b5
 800b698:	0800b6bd 	.word	0x0800b6bd
 800b69c:	0800b6c5 	.word	0x0800b6c5
 800b6a0:	0800b6cd 	.word	0x0800b6cd
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6aa:	e180      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6ac:	2304      	movs	r3, #4
 800b6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6b2:	e17c      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6b4:	2308      	movs	r3, #8
 800b6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ba:	e178      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6bc:	2310      	movs	r3, #16
 800b6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6c2:	e174      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6c4:	2320      	movs	r3, #32
 800b6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6ca:	e170      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6cc:	2340      	movs	r3, #64	@ 0x40
 800b6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6d2:	e16c      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6d4:	2380      	movs	r3, #128	@ 0x80
 800b6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b6da:	e168      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b6dc:	697b      	ldr	r3, [r7, #20]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	4a1b      	ldr	r2, [pc, #108]	@ (800b750 <UART_SetConfig+0x348>)
 800b6e2:	4293      	cmp	r3, r2
 800b6e4:	d142      	bne.n	800b76c <UART_SetConfig+0x364>
 800b6e6:	4b16      	ldr	r3, [pc, #88]	@ (800b740 <UART_SetConfig+0x338>)
 800b6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b6ea:	f003 0307 	and.w	r3, r3, #7
 800b6ee:	2b05      	cmp	r3, #5
 800b6f0:	d838      	bhi.n	800b764 <UART_SetConfig+0x35c>
 800b6f2:	a201      	add	r2, pc, #4	@ (adr r2, 800b6f8 <UART_SetConfig+0x2f0>)
 800b6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6f8:	0800b711 	.word	0x0800b711
 800b6fc:	0800b719 	.word	0x0800b719
 800b700:	0800b721 	.word	0x0800b721
 800b704:	0800b729 	.word	0x0800b729
 800b708:	0800b755 	.word	0x0800b755
 800b70c:	0800b75d 	.word	0x0800b75d
 800b710:	2300      	movs	r3, #0
 800b712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b716:	e14a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b718:	2304      	movs	r3, #4
 800b71a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b71e:	e146      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b720:	2308      	movs	r3, #8
 800b722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b726:	e142      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b728:	2310      	movs	r3, #16
 800b72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b72e:	e13e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b730:	cfff69f3 	.word	0xcfff69f3
 800b734:	58000c00 	.word	0x58000c00
 800b738:	11fff4ff 	.word	0x11fff4ff
 800b73c:	40011000 	.word	0x40011000
 800b740:	58024400 	.word	0x58024400
 800b744:	40004400 	.word	0x40004400
 800b748:	40004800 	.word	0x40004800
 800b74c:	40004c00 	.word	0x40004c00
 800b750:	40005000 	.word	0x40005000
 800b754:	2320      	movs	r3, #32
 800b756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b75a:	e128      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b75c:	2340      	movs	r3, #64	@ 0x40
 800b75e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b762:	e124      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b764:	2380      	movs	r3, #128	@ 0x80
 800b766:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b76a:	e120      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	4acb      	ldr	r2, [pc, #812]	@ (800baa0 <UART_SetConfig+0x698>)
 800b772:	4293      	cmp	r3, r2
 800b774:	d176      	bne.n	800b864 <UART_SetConfig+0x45c>
 800b776:	4bcb      	ldr	r3, [pc, #812]	@ (800baa4 <UART_SetConfig+0x69c>)
 800b778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b77a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b77e:	2b28      	cmp	r3, #40	@ 0x28
 800b780:	d86c      	bhi.n	800b85c <UART_SetConfig+0x454>
 800b782:	a201      	add	r2, pc, #4	@ (adr r2, 800b788 <UART_SetConfig+0x380>)
 800b784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b788:	0800b82d 	.word	0x0800b82d
 800b78c:	0800b85d 	.word	0x0800b85d
 800b790:	0800b85d 	.word	0x0800b85d
 800b794:	0800b85d 	.word	0x0800b85d
 800b798:	0800b85d 	.word	0x0800b85d
 800b79c:	0800b85d 	.word	0x0800b85d
 800b7a0:	0800b85d 	.word	0x0800b85d
 800b7a4:	0800b85d 	.word	0x0800b85d
 800b7a8:	0800b835 	.word	0x0800b835
 800b7ac:	0800b85d 	.word	0x0800b85d
 800b7b0:	0800b85d 	.word	0x0800b85d
 800b7b4:	0800b85d 	.word	0x0800b85d
 800b7b8:	0800b85d 	.word	0x0800b85d
 800b7bc:	0800b85d 	.word	0x0800b85d
 800b7c0:	0800b85d 	.word	0x0800b85d
 800b7c4:	0800b85d 	.word	0x0800b85d
 800b7c8:	0800b83d 	.word	0x0800b83d
 800b7cc:	0800b85d 	.word	0x0800b85d
 800b7d0:	0800b85d 	.word	0x0800b85d
 800b7d4:	0800b85d 	.word	0x0800b85d
 800b7d8:	0800b85d 	.word	0x0800b85d
 800b7dc:	0800b85d 	.word	0x0800b85d
 800b7e0:	0800b85d 	.word	0x0800b85d
 800b7e4:	0800b85d 	.word	0x0800b85d
 800b7e8:	0800b845 	.word	0x0800b845
 800b7ec:	0800b85d 	.word	0x0800b85d
 800b7f0:	0800b85d 	.word	0x0800b85d
 800b7f4:	0800b85d 	.word	0x0800b85d
 800b7f8:	0800b85d 	.word	0x0800b85d
 800b7fc:	0800b85d 	.word	0x0800b85d
 800b800:	0800b85d 	.word	0x0800b85d
 800b804:	0800b85d 	.word	0x0800b85d
 800b808:	0800b84d 	.word	0x0800b84d
 800b80c:	0800b85d 	.word	0x0800b85d
 800b810:	0800b85d 	.word	0x0800b85d
 800b814:	0800b85d 	.word	0x0800b85d
 800b818:	0800b85d 	.word	0x0800b85d
 800b81c:	0800b85d 	.word	0x0800b85d
 800b820:	0800b85d 	.word	0x0800b85d
 800b824:	0800b85d 	.word	0x0800b85d
 800b828:	0800b855 	.word	0x0800b855
 800b82c:	2301      	movs	r3, #1
 800b82e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b832:	e0bc      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b834:	2304      	movs	r3, #4
 800b836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b83a:	e0b8      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b83c:	2308      	movs	r3, #8
 800b83e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b842:	e0b4      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b844:	2310      	movs	r3, #16
 800b846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b84a:	e0b0      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b84c:	2320      	movs	r3, #32
 800b84e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b852:	e0ac      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b854:	2340      	movs	r3, #64	@ 0x40
 800b856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b85a:	e0a8      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b85c:	2380      	movs	r3, #128	@ 0x80
 800b85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b862:	e0a4      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	4a8f      	ldr	r2, [pc, #572]	@ (800baa8 <UART_SetConfig+0x6a0>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d130      	bne.n	800b8d0 <UART_SetConfig+0x4c8>
 800b86e:	4b8d      	ldr	r3, [pc, #564]	@ (800baa4 <UART_SetConfig+0x69c>)
 800b870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b872:	f003 0307 	and.w	r3, r3, #7
 800b876:	2b05      	cmp	r3, #5
 800b878:	d826      	bhi.n	800b8c8 <UART_SetConfig+0x4c0>
 800b87a:	a201      	add	r2, pc, #4	@ (adr r2, 800b880 <UART_SetConfig+0x478>)
 800b87c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b880:	0800b899 	.word	0x0800b899
 800b884:	0800b8a1 	.word	0x0800b8a1
 800b888:	0800b8a9 	.word	0x0800b8a9
 800b88c:	0800b8b1 	.word	0x0800b8b1
 800b890:	0800b8b9 	.word	0x0800b8b9
 800b894:	0800b8c1 	.word	0x0800b8c1
 800b898:	2300      	movs	r3, #0
 800b89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b89e:	e086      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8a0:	2304      	movs	r3, #4
 800b8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8a6:	e082      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8a8:	2308      	movs	r3, #8
 800b8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ae:	e07e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8b0:	2310      	movs	r3, #16
 800b8b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8b6:	e07a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8b8:	2320      	movs	r3, #32
 800b8ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8be:	e076      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8c0:	2340      	movs	r3, #64	@ 0x40
 800b8c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8c6:	e072      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8c8:	2380      	movs	r3, #128	@ 0x80
 800b8ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b8ce:	e06e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	4a75      	ldr	r2, [pc, #468]	@ (800baac <UART_SetConfig+0x6a4>)
 800b8d6:	4293      	cmp	r3, r2
 800b8d8:	d130      	bne.n	800b93c <UART_SetConfig+0x534>
 800b8da:	4b72      	ldr	r3, [pc, #456]	@ (800baa4 <UART_SetConfig+0x69c>)
 800b8dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8de:	f003 0307 	and.w	r3, r3, #7
 800b8e2:	2b05      	cmp	r3, #5
 800b8e4:	d826      	bhi.n	800b934 <UART_SetConfig+0x52c>
 800b8e6:	a201      	add	r2, pc, #4	@ (adr r2, 800b8ec <UART_SetConfig+0x4e4>)
 800b8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8ec:	0800b905 	.word	0x0800b905
 800b8f0:	0800b90d 	.word	0x0800b90d
 800b8f4:	0800b915 	.word	0x0800b915
 800b8f8:	0800b91d 	.word	0x0800b91d
 800b8fc:	0800b925 	.word	0x0800b925
 800b900:	0800b92d 	.word	0x0800b92d
 800b904:	2300      	movs	r3, #0
 800b906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b90a:	e050      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b90c:	2304      	movs	r3, #4
 800b90e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b912:	e04c      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b914:	2308      	movs	r3, #8
 800b916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b91a:	e048      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b91c:	2310      	movs	r3, #16
 800b91e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b922:	e044      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b924:	2320      	movs	r3, #32
 800b926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b92a:	e040      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b92c:	2340      	movs	r3, #64	@ 0x40
 800b92e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b932:	e03c      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b934:	2380      	movs	r3, #128	@ 0x80
 800b936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93a:	e038      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	4a5b      	ldr	r2, [pc, #364]	@ (800bab0 <UART_SetConfig+0x6a8>)
 800b942:	4293      	cmp	r3, r2
 800b944:	d130      	bne.n	800b9a8 <UART_SetConfig+0x5a0>
 800b946:	4b57      	ldr	r3, [pc, #348]	@ (800baa4 <UART_SetConfig+0x69c>)
 800b948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b94a:	f003 0307 	and.w	r3, r3, #7
 800b94e:	2b05      	cmp	r3, #5
 800b950:	d826      	bhi.n	800b9a0 <UART_SetConfig+0x598>
 800b952:	a201      	add	r2, pc, #4	@ (adr r2, 800b958 <UART_SetConfig+0x550>)
 800b954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b958:	0800b971 	.word	0x0800b971
 800b95c:	0800b979 	.word	0x0800b979
 800b960:	0800b981 	.word	0x0800b981
 800b964:	0800b989 	.word	0x0800b989
 800b968:	0800b991 	.word	0x0800b991
 800b96c:	0800b999 	.word	0x0800b999
 800b970:	2302      	movs	r3, #2
 800b972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b976:	e01a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b978:	2304      	movs	r3, #4
 800b97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b97e:	e016      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b980:	2308      	movs	r3, #8
 800b982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b986:	e012      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b988:	2310      	movs	r3, #16
 800b98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b98e:	e00e      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b990:	2320      	movs	r3, #32
 800b992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b996:	e00a      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b998:	2340      	movs	r3, #64	@ 0x40
 800b99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b99e:	e006      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b9a0:	2380      	movs	r3, #128	@ 0x80
 800b9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9a6:	e002      	b.n	800b9ae <UART_SetConfig+0x5a6>
 800b9a8:	2380      	movs	r3, #128	@ 0x80
 800b9aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b9ae:	697b      	ldr	r3, [r7, #20]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	4a3f      	ldr	r2, [pc, #252]	@ (800bab0 <UART_SetConfig+0x6a8>)
 800b9b4:	4293      	cmp	r3, r2
 800b9b6:	f040 80f8 	bne.w	800bbaa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b9ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b9be:	2b20      	cmp	r3, #32
 800b9c0:	dc46      	bgt.n	800ba50 <UART_SetConfig+0x648>
 800b9c2:	2b02      	cmp	r3, #2
 800b9c4:	f2c0 8082 	blt.w	800bacc <UART_SetConfig+0x6c4>
 800b9c8:	3b02      	subs	r3, #2
 800b9ca:	2b1e      	cmp	r3, #30
 800b9cc:	d87e      	bhi.n	800bacc <UART_SetConfig+0x6c4>
 800b9ce:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d4 <UART_SetConfig+0x5cc>)
 800b9d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d4:	0800ba57 	.word	0x0800ba57
 800b9d8:	0800bacd 	.word	0x0800bacd
 800b9dc:	0800ba5f 	.word	0x0800ba5f
 800b9e0:	0800bacd 	.word	0x0800bacd
 800b9e4:	0800bacd 	.word	0x0800bacd
 800b9e8:	0800bacd 	.word	0x0800bacd
 800b9ec:	0800ba6f 	.word	0x0800ba6f
 800b9f0:	0800bacd 	.word	0x0800bacd
 800b9f4:	0800bacd 	.word	0x0800bacd
 800b9f8:	0800bacd 	.word	0x0800bacd
 800b9fc:	0800bacd 	.word	0x0800bacd
 800ba00:	0800bacd 	.word	0x0800bacd
 800ba04:	0800bacd 	.word	0x0800bacd
 800ba08:	0800bacd 	.word	0x0800bacd
 800ba0c:	0800ba7f 	.word	0x0800ba7f
 800ba10:	0800bacd 	.word	0x0800bacd
 800ba14:	0800bacd 	.word	0x0800bacd
 800ba18:	0800bacd 	.word	0x0800bacd
 800ba1c:	0800bacd 	.word	0x0800bacd
 800ba20:	0800bacd 	.word	0x0800bacd
 800ba24:	0800bacd 	.word	0x0800bacd
 800ba28:	0800bacd 	.word	0x0800bacd
 800ba2c:	0800bacd 	.word	0x0800bacd
 800ba30:	0800bacd 	.word	0x0800bacd
 800ba34:	0800bacd 	.word	0x0800bacd
 800ba38:	0800bacd 	.word	0x0800bacd
 800ba3c:	0800bacd 	.word	0x0800bacd
 800ba40:	0800bacd 	.word	0x0800bacd
 800ba44:	0800bacd 	.word	0x0800bacd
 800ba48:	0800bacd 	.word	0x0800bacd
 800ba4c:	0800babf 	.word	0x0800babf
 800ba50:	2b40      	cmp	r3, #64	@ 0x40
 800ba52:	d037      	beq.n	800bac4 <UART_SetConfig+0x6bc>
 800ba54:	e03a      	b.n	800bacc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800ba56:	f7fd fae5 	bl	8009024 <HAL_RCCEx_GetD3PCLK1Freq>
 800ba5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800ba5c:	e03c      	b.n	800bad8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7fd faf4 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800ba68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba6c:	e034      	b.n	800bad8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ba6e:	f107 0318 	add.w	r3, r7, #24
 800ba72:	4618      	mov	r0, r3
 800ba74:	f7fd fc40 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ba78:	69fb      	ldr	r3, [r7, #28]
 800ba7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ba7c:	e02c      	b.n	800bad8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ba7e:	4b09      	ldr	r3, [pc, #36]	@ (800baa4 <UART_SetConfig+0x69c>)
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	f003 0320 	and.w	r3, r3, #32
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d016      	beq.n	800bab8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ba8a:	4b06      	ldr	r3, [pc, #24]	@ (800baa4 <UART_SetConfig+0x69c>)
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	08db      	lsrs	r3, r3, #3
 800ba90:	f003 0303 	and.w	r3, r3, #3
 800ba94:	4a07      	ldr	r2, [pc, #28]	@ (800bab4 <UART_SetConfig+0x6ac>)
 800ba96:	fa22 f303 	lsr.w	r3, r2, r3
 800ba9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ba9c:	e01c      	b.n	800bad8 <UART_SetConfig+0x6d0>
 800ba9e:	bf00      	nop
 800baa0:	40011400 	.word	0x40011400
 800baa4:	58024400 	.word	0x58024400
 800baa8:	40007800 	.word	0x40007800
 800baac:	40007c00 	.word	0x40007c00
 800bab0:	58000c00 	.word	0x58000c00
 800bab4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800bab8:	4b9d      	ldr	r3, [pc, #628]	@ (800bd30 <UART_SetConfig+0x928>)
 800baba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800babc:	e00c      	b.n	800bad8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800babe:	4b9d      	ldr	r3, [pc, #628]	@ (800bd34 <UART_SetConfig+0x92c>)
 800bac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bac2:	e009      	b.n	800bad8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bac4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800baca:	e005      	b.n	800bad8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800bacc:	2300      	movs	r3, #0
 800bace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bad6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bad8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bada:	2b00      	cmp	r3, #0
 800badc:	f000 81de 	beq.w	800be9c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bae4:	4a94      	ldr	r2, [pc, #592]	@ (800bd38 <UART_SetConfig+0x930>)
 800bae6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800baea:	461a      	mov	r2, r3
 800baec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baee:	fbb3 f3f2 	udiv	r3, r3, r2
 800baf2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	685a      	ldr	r2, [r3, #4]
 800baf8:	4613      	mov	r3, r2
 800bafa:	005b      	lsls	r3, r3, #1
 800bafc:	4413      	add	r3, r2
 800bafe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb00:	429a      	cmp	r2, r3
 800bb02:	d305      	bcc.n	800bb10 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bb04:	697b      	ldr	r3, [r7, #20]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bb0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bb0c:	429a      	cmp	r2, r3
 800bb0e:	d903      	bls.n	800bb18 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800bb10:	2301      	movs	r3, #1
 800bb12:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bb16:	e1c1      	b.n	800be9c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bb18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bb1a:	2200      	movs	r2, #0
 800bb1c:	60bb      	str	r3, [r7, #8]
 800bb1e:	60fa      	str	r2, [r7, #12]
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb24:	4a84      	ldr	r2, [pc, #528]	@ (800bd38 <UART_SetConfig+0x930>)
 800bb26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bb2a:	b29b      	uxth	r3, r3
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	603b      	str	r3, [r7, #0]
 800bb30:	607a      	str	r2, [r7, #4]
 800bb32:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bb36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bb3a:	f7f4 fbcd 	bl	80002d8 <__aeabi_uldivmod>
 800bb3e:	4602      	mov	r2, r0
 800bb40:	460b      	mov	r3, r1
 800bb42:	4610      	mov	r0, r2
 800bb44:	4619      	mov	r1, r3
 800bb46:	f04f 0200 	mov.w	r2, #0
 800bb4a:	f04f 0300 	mov.w	r3, #0
 800bb4e:	020b      	lsls	r3, r1, #8
 800bb50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bb54:	0202      	lsls	r2, r0, #8
 800bb56:	6979      	ldr	r1, [r7, #20]
 800bb58:	6849      	ldr	r1, [r1, #4]
 800bb5a:	0849      	lsrs	r1, r1, #1
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	460c      	mov	r4, r1
 800bb60:	4605      	mov	r5, r0
 800bb62:	eb12 0804 	adds.w	r8, r2, r4
 800bb66:	eb43 0905 	adc.w	r9, r3, r5
 800bb6a:	697b      	ldr	r3, [r7, #20]
 800bb6c:	685b      	ldr	r3, [r3, #4]
 800bb6e:	2200      	movs	r2, #0
 800bb70:	469a      	mov	sl, r3
 800bb72:	4693      	mov	fp, r2
 800bb74:	4652      	mov	r2, sl
 800bb76:	465b      	mov	r3, fp
 800bb78:	4640      	mov	r0, r8
 800bb7a:	4649      	mov	r1, r9
 800bb7c:	f7f4 fbac 	bl	80002d8 <__aeabi_uldivmod>
 800bb80:	4602      	mov	r2, r0
 800bb82:	460b      	mov	r3, r1
 800bb84:	4613      	mov	r3, r2
 800bb86:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bb88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb8e:	d308      	bcc.n	800bba2 <UART_SetConfig+0x79a>
 800bb90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bb92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb96:	d204      	bcs.n	800bba2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800bb9e:	60da      	str	r2, [r3, #12]
 800bba0:	e17c      	b.n	800be9c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800bba2:	2301      	movs	r3, #1
 800bba4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bba8:	e178      	b.n	800be9c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bbaa:	697b      	ldr	r3, [r7, #20]
 800bbac:	69db      	ldr	r3, [r3, #28]
 800bbae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bbb2:	f040 80c5 	bne.w	800bd40 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800bbb6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bbba:	2b20      	cmp	r3, #32
 800bbbc:	dc48      	bgt.n	800bc50 <UART_SetConfig+0x848>
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	db7b      	blt.n	800bcba <UART_SetConfig+0x8b2>
 800bbc2:	2b20      	cmp	r3, #32
 800bbc4:	d879      	bhi.n	800bcba <UART_SetConfig+0x8b2>
 800bbc6:	a201      	add	r2, pc, #4	@ (adr r2, 800bbcc <UART_SetConfig+0x7c4>)
 800bbc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbcc:	0800bc57 	.word	0x0800bc57
 800bbd0:	0800bc5f 	.word	0x0800bc5f
 800bbd4:	0800bcbb 	.word	0x0800bcbb
 800bbd8:	0800bcbb 	.word	0x0800bcbb
 800bbdc:	0800bc67 	.word	0x0800bc67
 800bbe0:	0800bcbb 	.word	0x0800bcbb
 800bbe4:	0800bcbb 	.word	0x0800bcbb
 800bbe8:	0800bcbb 	.word	0x0800bcbb
 800bbec:	0800bc77 	.word	0x0800bc77
 800bbf0:	0800bcbb 	.word	0x0800bcbb
 800bbf4:	0800bcbb 	.word	0x0800bcbb
 800bbf8:	0800bcbb 	.word	0x0800bcbb
 800bbfc:	0800bcbb 	.word	0x0800bcbb
 800bc00:	0800bcbb 	.word	0x0800bcbb
 800bc04:	0800bcbb 	.word	0x0800bcbb
 800bc08:	0800bcbb 	.word	0x0800bcbb
 800bc0c:	0800bc87 	.word	0x0800bc87
 800bc10:	0800bcbb 	.word	0x0800bcbb
 800bc14:	0800bcbb 	.word	0x0800bcbb
 800bc18:	0800bcbb 	.word	0x0800bcbb
 800bc1c:	0800bcbb 	.word	0x0800bcbb
 800bc20:	0800bcbb 	.word	0x0800bcbb
 800bc24:	0800bcbb 	.word	0x0800bcbb
 800bc28:	0800bcbb 	.word	0x0800bcbb
 800bc2c:	0800bcbb 	.word	0x0800bcbb
 800bc30:	0800bcbb 	.word	0x0800bcbb
 800bc34:	0800bcbb 	.word	0x0800bcbb
 800bc38:	0800bcbb 	.word	0x0800bcbb
 800bc3c:	0800bcbb 	.word	0x0800bcbb
 800bc40:	0800bcbb 	.word	0x0800bcbb
 800bc44:	0800bcbb 	.word	0x0800bcbb
 800bc48:	0800bcbb 	.word	0x0800bcbb
 800bc4c:	0800bcad 	.word	0x0800bcad
 800bc50:	2b40      	cmp	r3, #64	@ 0x40
 800bc52:	d02e      	beq.n	800bcb2 <UART_SetConfig+0x8aa>
 800bc54:	e031      	b.n	800bcba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bc56:	f7fb fa2f 	bl	80070b8 <HAL_RCC_GetPCLK1Freq>
 800bc5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc5c:	e033      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bc5e:	f7fb fa41 	bl	80070e4 <HAL_RCC_GetPCLK2Freq>
 800bc62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bc64:	e02f      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f7fd f9f0 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bc70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc74:	e027      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc76:	f107 0318 	add.w	r3, r7, #24
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fd fb3c 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800bc80:	69fb      	ldr	r3, [r7, #28]
 800bc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bc84:	e01f      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800bc86:	4b2d      	ldr	r3, [pc, #180]	@ (800bd3c <UART_SetConfig+0x934>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f003 0320 	and.w	r3, r3, #32
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d009      	beq.n	800bca6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800bc92:	4b2a      	ldr	r3, [pc, #168]	@ (800bd3c <UART_SetConfig+0x934>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	08db      	lsrs	r3, r3, #3
 800bc98:	f003 0303 	and.w	r3, r3, #3
 800bc9c:	4a24      	ldr	r2, [pc, #144]	@ (800bd30 <UART_SetConfig+0x928>)
 800bc9e:	fa22 f303 	lsr.w	r3, r2, r3
 800bca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800bca4:	e00f      	b.n	800bcc6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800bca6:	4b22      	ldr	r3, [pc, #136]	@ (800bd30 <UART_SetConfig+0x928>)
 800bca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcaa:	e00c      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800bcac:	4b21      	ldr	r3, [pc, #132]	@ (800bd34 <UART_SetConfig+0x92c>)
 800bcae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcb0:	e009      	b.n	800bcc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bcb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bcb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800bcb8:	e005      	b.n	800bcc6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800bcbe:	2301      	movs	r3, #1
 800bcc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800bcc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800bcc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f000 80e7 	beq.w	800be9c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bcce:	697b      	ldr	r3, [r7, #20]
 800bcd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcd2:	4a19      	ldr	r2, [pc, #100]	@ (800bd38 <UART_SetConfig+0x930>)
 800bcd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bcd8:	461a      	mov	r2, r3
 800bcda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bcdc:	fbb3 f3f2 	udiv	r3, r3, r2
 800bce0:	005a      	lsls	r2, r3, #1
 800bce2:	697b      	ldr	r3, [r7, #20]
 800bce4:	685b      	ldr	r3, [r3, #4]
 800bce6:	085b      	lsrs	r3, r3, #1
 800bce8:	441a      	add	r2, r3
 800bcea:	697b      	ldr	r3, [r7, #20]
 800bcec:	685b      	ldr	r3, [r3, #4]
 800bcee:	fbb2 f3f3 	udiv	r3, r2, r3
 800bcf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bcf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcf6:	2b0f      	cmp	r3, #15
 800bcf8:	d916      	bls.n	800bd28 <UART_SetConfig+0x920>
 800bcfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd00:	d212      	bcs.n	800bd28 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800bd02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd04:	b29b      	uxth	r3, r3
 800bd06:	f023 030f 	bic.w	r3, r3, #15
 800bd0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bd0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd0e:	085b      	lsrs	r3, r3, #1
 800bd10:	b29b      	uxth	r3, r3
 800bd12:	f003 0307 	and.w	r3, r3, #7
 800bd16:	b29a      	uxth	r2, r3
 800bd18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	681b      	ldr	r3, [r3, #0]
 800bd22:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800bd24:	60da      	str	r2, [r3, #12]
 800bd26:	e0b9      	b.n	800be9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800bd2e:	e0b5      	b.n	800be9c <UART_SetConfig+0xa94>
 800bd30:	03d09000 	.word	0x03d09000
 800bd34:	003d0900 	.word	0x003d0900
 800bd38:	0800cc58 	.word	0x0800cc58
 800bd3c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800bd40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bd44:	2b20      	cmp	r3, #32
 800bd46:	dc49      	bgt.n	800bddc <UART_SetConfig+0x9d4>
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	db7c      	blt.n	800be46 <UART_SetConfig+0xa3e>
 800bd4c:	2b20      	cmp	r3, #32
 800bd4e:	d87a      	bhi.n	800be46 <UART_SetConfig+0xa3e>
 800bd50:	a201      	add	r2, pc, #4	@ (adr r2, 800bd58 <UART_SetConfig+0x950>)
 800bd52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd56:	bf00      	nop
 800bd58:	0800bde3 	.word	0x0800bde3
 800bd5c:	0800bdeb 	.word	0x0800bdeb
 800bd60:	0800be47 	.word	0x0800be47
 800bd64:	0800be47 	.word	0x0800be47
 800bd68:	0800bdf3 	.word	0x0800bdf3
 800bd6c:	0800be47 	.word	0x0800be47
 800bd70:	0800be47 	.word	0x0800be47
 800bd74:	0800be47 	.word	0x0800be47
 800bd78:	0800be03 	.word	0x0800be03
 800bd7c:	0800be47 	.word	0x0800be47
 800bd80:	0800be47 	.word	0x0800be47
 800bd84:	0800be47 	.word	0x0800be47
 800bd88:	0800be47 	.word	0x0800be47
 800bd8c:	0800be47 	.word	0x0800be47
 800bd90:	0800be47 	.word	0x0800be47
 800bd94:	0800be47 	.word	0x0800be47
 800bd98:	0800be13 	.word	0x0800be13
 800bd9c:	0800be47 	.word	0x0800be47
 800bda0:	0800be47 	.word	0x0800be47
 800bda4:	0800be47 	.word	0x0800be47
 800bda8:	0800be47 	.word	0x0800be47
 800bdac:	0800be47 	.word	0x0800be47
 800bdb0:	0800be47 	.word	0x0800be47
 800bdb4:	0800be47 	.word	0x0800be47
 800bdb8:	0800be47 	.word	0x0800be47
 800bdbc:	0800be47 	.word	0x0800be47
 800bdc0:	0800be47 	.word	0x0800be47
 800bdc4:	0800be47 	.word	0x0800be47
 800bdc8:	0800be47 	.word	0x0800be47
 800bdcc:	0800be47 	.word	0x0800be47
 800bdd0:	0800be47 	.word	0x0800be47
 800bdd4:	0800be47 	.word	0x0800be47
 800bdd8:	0800be39 	.word	0x0800be39
 800bddc:	2b40      	cmp	r3, #64	@ 0x40
 800bdde:	d02e      	beq.n	800be3e <UART_SetConfig+0xa36>
 800bde0:	e031      	b.n	800be46 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bde2:	f7fb f969 	bl	80070b8 <HAL_RCC_GetPCLK1Freq>
 800bde6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bde8:	e033      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bdea:	f7fb f97b 	bl	80070e4 <HAL_RCC_GetPCLK2Freq>
 800bdee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800bdf0:	e02f      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bdf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	f7fd f92a 	bl	8009050 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800bdfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be00:	e027      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800be02:	f107 0318 	add.w	r3, r7, #24
 800be06:	4618      	mov	r0, r3
 800be08:	f7fd fa76 	bl	80092f8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800be0c:	69fb      	ldr	r3, [r7, #28]
 800be0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be10:	e01f      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800be12:	4b2d      	ldr	r3, [pc, #180]	@ (800bec8 <UART_SetConfig+0xac0>)
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f003 0320 	and.w	r3, r3, #32
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d009      	beq.n	800be32 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800be1e:	4b2a      	ldr	r3, [pc, #168]	@ (800bec8 <UART_SetConfig+0xac0>)
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	08db      	lsrs	r3, r3, #3
 800be24:	f003 0303 	and.w	r3, r3, #3
 800be28:	4a28      	ldr	r2, [pc, #160]	@ (800becc <UART_SetConfig+0xac4>)
 800be2a:	fa22 f303 	lsr.w	r3, r2, r3
 800be2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800be30:	e00f      	b.n	800be52 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800be32:	4b26      	ldr	r3, [pc, #152]	@ (800becc <UART_SetConfig+0xac4>)
 800be34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be36:	e00c      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800be38:	4b25      	ldr	r3, [pc, #148]	@ (800bed0 <UART_SetConfig+0xac8>)
 800be3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be3c:	e009      	b.n	800be52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800be44:	e005      	b.n	800be52 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800be46:	2300      	movs	r3, #0
 800be48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800be4a:	2301      	movs	r3, #1
 800be4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800be50:	bf00      	nop
    }

    if (pclk != 0U)
 800be52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be54:	2b00      	cmp	r3, #0
 800be56:	d021      	beq.n	800be9c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be58:	697b      	ldr	r3, [r7, #20]
 800be5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be5c:	4a1d      	ldr	r2, [pc, #116]	@ (800bed4 <UART_SetConfig+0xacc>)
 800be5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be62:	461a      	mov	r2, r3
 800be64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800be66:	fbb3 f2f2 	udiv	r2, r3, r2
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	685b      	ldr	r3, [r3, #4]
 800be6e:	085b      	lsrs	r3, r3, #1
 800be70:	441a      	add	r2, r3
 800be72:	697b      	ldr	r3, [r7, #20]
 800be74:	685b      	ldr	r3, [r3, #4]
 800be76:	fbb2 f3f3 	udiv	r3, r2, r3
 800be7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800be7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be7e:	2b0f      	cmp	r3, #15
 800be80:	d909      	bls.n	800be96 <UART_SetConfig+0xa8e>
 800be82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800be88:	d205      	bcs.n	800be96 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800be8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800be8c:	b29a      	uxth	r2, r3
 800be8e:	697b      	ldr	r3, [r7, #20]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	60da      	str	r2, [r3, #12]
 800be94:	e002      	b.n	800be9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800be96:	2301      	movs	r3, #1
 800be98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800be9c:	697b      	ldr	r3, [r7, #20]
 800be9e:	2201      	movs	r2, #1
 800bea0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	2201      	movs	r2, #1
 800bea8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800beac:	697b      	ldr	r3, [r7, #20]
 800beae:	2200      	movs	r2, #0
 800beb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800beb2:	697b      	ldr	r3, [r7, #20]
 800beb4:	2200      	movs	r2, #0
 800beb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800beb8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800bebc:	4618      	mov	r0, r3
 800bebe:	3748      	adds	r7, #72	@ 0x48
 800bec0:	46bd      	mov	sp, r7
 800bec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bec6:	bf00      	nop
 800bec8:	58024400 	.word	0x58024400
 800becc:	03d09000 	.word	0x03d09000
 800bed0:	003d0900 	.word	0x003d0900
 800bed4:	0800cc58 	.word	0x0800cc58

0800bed8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bed8:	b480      	push	{r7}
 800beda:	b083      	sub	sp, #12
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bee4:	f003 0308 	and.w	r3, r3, #8
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d00a      	beq.n	800bf02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	681b      	ldr	r3, [r3, #0]
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	430a      	orrs	r2, r1
 800bf00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf06:	f003 0301 	and.w	r3, r3, #1
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00a      	beq.n	800bf24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	685b      	ldr	r3, [r3, #4]
 800bf14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	430a      	orrs	r2, r1
 800bf22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf28:	f003 0302 	and.w	r3, r3, #2
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d00a      	beq.n	800bf46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	685b      	ldr	r3, [r3, #4]
 800bf36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	430a      	orrs	r2, r1
 800bf44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf4a:	f003 0304 	and.w	r3, r3, #4
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d00a      	beq.n	800bf68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	685b      	ldr	r3, [r3, #4]
 800bf58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	430a      	orrs	r2, r1
 800bf66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf6c:	f003 0310 	and.w	r3, r3, #16
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d00a      	beq.n	800bf8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	689b      	ldr	r3, [r3, #8]
 800bf7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	430a      	orrs	r2, r1
 800bf88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bf8e:	f003 0320 	and.w	r3, r3, #32
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d00a      	beq.n	800bfac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	430a      	orrs	r2, r1
 800bfaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d01a      	beq.n	800bfee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	430a      	orrs	r2, r1
 800bfcc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bfd2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bfd6:	d10a      	bne.n	800bfee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	430a      	orrs	r2, r1
 800bfec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d00a      	beq.n	800c010 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	430a      	orrs	r2, r1
 800c00e:	605a      	str	r2, [r3, #4]
  }
}
 800c010:	bf00      	nop
 800c012:	370c      	adds	r7, #12
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c01c:	b580      	push	{r7, lr}
 800c01e:	b098      	sub	sp, #96	@ 0x60
 800c020:	af02      	add	r7, sp, #8
 800c022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2200      	movs	r2, #0
 800c028:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c02c:	f7f6 f894 	bl	8002158 <HAL_GetTick>
 800c030:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	f003 0308 	and.w	r3, r3, #8
 800c03c:	2b08      	cmp	r3, #8
 800c03e:	d12f      	bne.n	800c0a0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c040:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c048:	2200      	movs	r2, #0
 800c04a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c04e:	6878      	ldr	r0, [r7, #4]
 800c050:	f000 f88e 	bl	800c170 <UART_WaitOnFlagUntilTimeout>
 800c054:	4603      	mov	r3, r0
 800c056:	2b00      	cmp	r3, #0
 800c058:	d022      	beq.n	800c0a0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c060:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c062:	e853 3f00 	ldrex	r3, [r3]
 800c066:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c06a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c06e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	461a      	mov	r2, r3
 800c076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c078:	647b      	str	r3, [r7, #68]	@ 0x44
 800c07a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c07c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c07e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c080:	e841 2300 	strex	r3, r2, [r1]
 800c084:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c086:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d1e6      	bne.n	800c05a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2220      	movs	r2, #32
 800c090:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	2200      	movs	r2, #0
 800c098:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c09c:	2303      	movs	r3, #3
 800c09e:	e063      	b.n	800c168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f003 0304 	and.w	r3, r3, #4
 800c0aa:	2b04      	cmp	r3, #4
 800c0ac:	d149      	bne.n	800c142 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c0ae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c0b2:	9300      	str	r3, [sp, #0]
 800c0b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c0b6:	2200      	movs	r2, #0
 800c0b8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c0bc:	6878      	ldr	r0, [r7, #4]
 800c0be:	f000 f857 	bl	800c170 <UART_WaitOnFlagUntilTimeout>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d03c      	beq.n	800c142 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c0ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0d0:	e853 3f00 	ldrex	r3, [r3]
 800c0d4:	623b      	str	r3, [r7, #32]
   return(result);
 800c0d6:	6a3b      	ldr	r3, [r7, #32]
 800c0d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c0dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	681b      	ldr	r3, [r3, #0]
 800c0e2:	461a      	mov	r2, r3
 800c0e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c0e6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c0e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c0ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c0ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0ee:	e841 2300 	strex	r3, r2, [r1]
 800c0f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c0f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1e6      	bne.n	800c0c8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	3308      	adds	r3, #8
 800c100:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c102:	693b      	ldr	r3, [r7, #16]
 800c104:	e853 3f00 	ldrex	r3, [r3]
 800c108:	60fb      	str	r3, [r7, #12]
   return(result);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	f023 0301 	bic.w	r3, r3, #1
 800c110:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	3308      	adds	r3, #8
 800c118:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c11a:	61fa      	str	r2, [r7, #28]
 800c11c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c11e:	69b9      	ldr	r1, [r7, #24]
 800c120:	69fa      	ldr	r2, [r7, #28]
 800c122:	e841 2300 	strex	r3, r2, [r1]
 800c126:	617b      	str	r3, [r7, #20]
   return(result);
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d1e5      	bne.n	800c0fa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	2220      	movs	r2, #32
 800c132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c136:	687b      	ldr	r3, [r7, #4]
 800c138:	2200      	movs	r2, #0
 800c13a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c13e:	2303      	movs	r3, #3
 800c140:	e012      	b.n	800c168 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	2220      	movs	r2, #32
 800c146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2220      	movs	r2, #32
 800c14e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	2200      	movs	r2, #0
 800c156:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	2200      	movs	r2, #0
 800c15c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	2200      	movs	r2, #0
 800c162:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c166:	2300      	movs	r3, #0
}
 800c168:	4618      	mov	r0, r3
 800c16a:	3758      	adds	r7, #88	@ 0x58
 800c16c:	46bd      	mov	sp, r7
 800c16e:	bd80      	pop	{r7, pc}

0800c170 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c170:	b580      	push	{r7, lr}
 800c172:	b084      	sub	sp, #16
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	603b      	str	r3, [r7, #0]
 800c17c:	4613      	mov	r3, r2
 800c17e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c180:	e04f      	b.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c182:	69bb      	ldr	r3, [r7, #24]
 800c184:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c188:	d04b      	beq.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c18a:	f7f5 ffe5 	bl	8002158 <HAL_GetTick>
 800c18e:	4602      	mov	r2, r0
 800c190:	683b      	ldr	r3, [r7, #0]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	69ba      	ldr	r2, [r7, #24]
 800c196:	429a      	cmp	r2, r3
 800c198:	d302      	bcc.n	800c1a0 <UART_WaitOnFlagUntilTimeout+0x30>
 800c19a:	69bb      	ldr	r3, [r7, #24]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d101      	bne.n	800c1a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c1a0:	2303      	movs	r3, #3
 800c1a2:	e04e      	b.n	800c242 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	f003 0304 	and.w	r3, r3, #4
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d037      	beq.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1b2:	68bb      	ldr	r3, [r7, #8]
 800c1b4:	2b80      	cmp	r3, #128	@ 0x80
 800c1b6:	d034      	beq.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c1b8:	68bb      	ldr	r3, [r7, #8]
 800c1ba:	2b40      	cmp	r3, #64	@ 0x40
 800c1bc:	d031      	beq.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	69db      	ldr	r3, [r3, #28]
 800c1c4:	f003 0308 	and.w	r3, r3, #8
 800c1c8:	2b08      	cmp	r3, #8
 800c1ca:	d110      	bne.n	800c1ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	2208      	movs	r2, #8
 800c1d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c1d4:	68f8      	ldr	r0, [r7, #12]
 800c1d6:	f000 f839 	bl	800c24c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	2208      	movs	r2, #8
 800c1de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	2200      	movs	r2, #0
 800c1e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e029      	b.n	800c242 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	69db      	ldr	r3, [r3, #28]
 800c1f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c1f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c1fc:	d111      	bne.n	800c222 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	681b      	ldr	r3, [r3, #0]
 800c202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c206:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c208:	68f8      	ldr	r0, [r7, #12]
 800c20a:	f000 f81f 	bl	800c24c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	2220      	movs	r2, #32
 800c212:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	2200      	movs	r2, #0
 800c21a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c21e:	2303      	movs	r3, #3
 800c220:	e00f      	b.n	800c242 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	69da      	ldr	r2, [r3, #28]
 800c228:	68bb      	ldr	r3, [r7, #8]
 800c22a:	4013      	ands	r3, r2
 800c22c:	68ba      	ldr	r2, [r7, #8]
 800c22e:	429a      	cmp	r2, r3
 800c230:	bf0c      	ite	eq
 800c232:	2301      	moveq	r3, #1
 800c234:	2300      	movne	r3, #0
 800c236:	b2db      	uxtb	r3, r3
 800c238:	461a      	mov	r2, r3
 800c23a:	79fb      	ldrb	r3, [r7, #7]
 800c23c:	429a      	cmp	r2, r3
 800c23e:	d0a0      	beq.n	800c182 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c240:	2300      	movs	r3, #0
}
 800c242:	4618      	mov	r0, r3
 800c244:	3710      	adds	r7, #16
 800c246:	46bd      	mov	sp, r7
 800c248:	bd80      	pop	{r7, pc}
	...

0800c24c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c24c:	b480      	push	{r7}
 800c24e:	b095      	sub	sp, #84	@ 0x54
 800c250:	af00      	add	r7, sp, #0
 800c252:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	681b      	ldr	r3, [r3, #0]
 800c258:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c25a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c25c:	e853 3f00 	ldrex	r3, [r3]
 800c260:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c264:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c268:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	461a      	mov	r2, r3
 800c270:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c272:	643b      	str	r3, [r7, #64]	@ 0x40
 800c274:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c276:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c278:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c27a:	e841 2300 	strex	r3, r2, [r1]
 800c27e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c282:	2b00      	cmp	r3, #0
 800c284:	d1e6      	bne.n	800c254 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	3308      	adds	r3, #8
 800c28c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c28e:	6a3b      	ldr	r3, [r7, #32]
 800c290:	e853 3f00 	ldrex	r3, [r3]
 800c294:	61fb      	str	r3, [r7, #28]
   return(result);
 800c296:	69fa      	ldr	r2, [r7, #28]
 800c298:	4b1e      	ldr	r3, [pc, #120]	@ (800c314 <UART_EndRxTransfer+0xc8>)
 800c29a:	4013      	ands	r3, r2
 800c29c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	3308      	adds	r3, #8
 800c2a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c2a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c2a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2aa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c2ac:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c2ae:	e841 2300 	strex	r3, r2, [r1]
 800c2b2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c2b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d1e5      	bne.n	800c286 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c2be:	2b01      	cmp	r3, #1
 800c2c0:	d118      	bne.n	800c2f4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	e853 3f00 	ldrex	r3, [r3]
 800c2ce:	60bb      	str	r3, [r7, #8]
   return(result);
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	f023 0310 	bic.w	r3, r3, #16
 800c2d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	461a      	mov	r2, r3
 800c2de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c2e0:	61bb      	str	r3, [r7, #24]
 800c2e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2e4:	6979      	ldr	r1, [r7, #20]
 800c2e6:	69ba      	ldr	r2, [r7, #24]
 800c2e8:	e841 2300 	strex	r3, r2, [r1]
 800c2ec:	613b      	str	r3, [r7, #16]
   return(result);
 800c2ee:	693b      	ldr	r3, [r7, #16]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d1e6      	bne.n	800c2c2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	2220      	movs	r2, #32
 800c2f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2200      	movs	r2, #0
 800c300:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	2200      	movs	r2, #0
 800c306:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c308:	bf00      	nop
 800c30a:	3754      	adds	r7, #84	@ 0x54
 800c30c:	46bd      	mov	sp, r7
 800c30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c312:	4770      	bx	lr
 800c314:	effffffe 	.word	0xeffffffe

0800c318 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c324:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2200      	movs	r2, #0
 800c32a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c32e:	68f8      	ldr	r0, [r7, #12]
 800c330:	f7ff f854 	bl	800b3dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c334:	bf00      	nop
 800c336:	3710      	adds	r7, #16
 800c338:	46bd      	mov	sp, r7
 800c33a:	bd80      	pop	{r7, pc}

0800c33c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c33c:	b580      	push	{r7, lr}
 800c33e:	b088      	sub	sp, #32
 800c340:	af00      	add	r7, sp, #0
 800c342:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c34a:	68fb      	ldr	r3, [r7, #12]
 800c34c:	e853 3f00 	ldrex	r3, [r3]
 800c350:	60bb      	str	r3, [r7, #8]
   return(result);
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c358:	61fb      	str	r3, [r7, #28]
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	461a      	mov	r2, r3
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	61bb      	str	r3, [r7, #24]
 800c364:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c366:	6979      	ldr	r1, [r7, #20]
 800c368:	69ba      	ldr	r2, [r7, #24]
 800c36a:	e841 2300 	strex	r3, r2, [r1]
 800c36e:	613b      	str	r3, [r7, #16]
   return(result);
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d1e6      	bne.n	800c344 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2220      	movs	r2, #32
 800c37a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	2200      	movs	r2, #0
 800c382:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c384:	6878      	ldr	r0, [r7, #4]
 800c386:	f7ff f81f 	bl	800b3c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c38a:	bf00      	nop
 800c38c:	3720      	adds	r7, #32
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}

0800c392 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800c392:	b480      	push	{r7}
 800c394:	b083      	sub	sp, #12
 800c396:	af00      	add	r7, sp, #0
 800c398:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800c39a:	bf00      	nop
 800c39c:	370c      	adds	r7, #12
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr

0800c3a6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800c3a6:	b480      	push	{r7}
 800c3a8:	b083      	sub	sp, #12
 800c3aa:	af00      	add	r7, sp, #0
 800c3ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800c3ae:	bf00      	nop
 800c3b0:	370c      	adds	r7, #12
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr

0800c3ba <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800c3ba:	b480      	push	{r7}
 800c3bc:	b083      	sub	sp, #12
 800c3be:	af00      	add	r7, sp, #0
 800c3c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800c3c2:	bf00      	nop
 800c3c4:	370c      	adds	r7, #12
 800c3c6:	46bd      	mov	sp, r7
 800c3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3cc:	4770      	bx	lr

0800c3ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c3ce:	b480      	push	{r7}
 800c3d0:	b085      	sub	sp, #20
 800c3d2:	af00      	add	r7, sp, #0
 800c3d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c3dc:	2b01      	cmp	r3, #1
 800c3de:	d101      	bne.n	800c3e4 <HAL_UARTEx_DisableFifoMode+0x16>
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	e027      	b.n	800c434 <HAL_UARTEx_DisableFifoMode+0x66>
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2201      	movs	r2, #1
 800c3e8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2224      	movs	r2, #36	@ 0x24
 800c3f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	681a      	ldr	r2, [r3, #0]
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	f022 0201 	bic.w	r2, r2, #1
 800c40a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c412:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	2200      	movs	r2, #0
 800c418:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	68fa      	ldr	r2, [r7, #12]
 800c420:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	2220      	movs	r2, #32
 800c426:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2200      	movs	r2, #0
 800c42e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c432:	2300      	movs	r3, #0
}
 800c434:	4618      	mov	r0, r3
 800c436:	3714      	adds	r7, #20
 800c438:	46bd      	mov	sp, r7
 800c43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c43e:	4770      	bx	lr

0800c440 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b084      	sub	sp, #16
 800c444:	af00      	add	r7, sp, #0
 800c446:	6078      	str	r0, [r7, #4]
 800c448:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c450:	2b01      	cmp	r3, #1
 800c452:	d101      	bne.n	800c458 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c454:	2302      	movs	r3, #2
 800c456:	e02d      	b.n	800c4b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	2201      	movs	r2, #1
 800c45c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	2224      	movs	r2, #36	@ 0x24
 800c464:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	681b      	ldr	r3, [r3, #0]
 800c474:	681a      	ldr	r2, [r3, #0]
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	f022 0201 	bic.w	r2, r2, #1
 800c47e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	689b      	ldr	r3, [r3, #8]
 800c486:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	681b      	ldr	r3, [r3, #0]
 800c48e:	683a      	ldr	r2, [r7, #0]
 800c490:	430a      	orrs	r2, r1
 800c492:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f000 f84f 	bl	800c538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	68fa      	ldr	r2, [r7, #12]
 800c4a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	2220      	movs	r2, #32
 800c4a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4b2:	2300      	movs	r3, #0
}
 800c4b4:	4618      	mov	r0, r3
 800c4b6:	3710      	adds	r7, #16
 800c4b8:	46bd      	mov	sp, r7
 800c4ba:	bd80      	pop	{r7, pc}

0800c4bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b084      	sub	sp, #16
 800c4c0:	af00      	add	r7, sp, #0
 800c4c2:	6078      	str	r0, [r7, #4]
 800c4c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c4cc:	2b01      	cmp	r3, #1
 800c4ce:	d101      	bne.n	800c4d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c4d0:	2302      	movs	r3, #2
 800c4d2:	e02d      	b.n	800c530 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2201      	movs	r2, #1
 800c4d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	2224      	movs	r2, #36	@ 0x24
 800c4e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	681a      	ldr	r2, [r3, #0]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f022 0201 	bic.w	r2, r2, #1
 800c4fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	689b      	ldr	r3, [r3, #8]
 800c502:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	683a      	ldr	r2, [r7, #0]
 800c50c:	430a      	orrs	r2, r1
 800c50e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f000 f811 	bl	800c538 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	68fa      	ldr	r2, [r7, #12]
 800c51c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	2220      	movs	r2, #32
 800c522:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2200      	movs	r2, #0
 800c52a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c52e:	2300      	movs	r3, #0
}
 800c530:	4618      	mov	r0, r3
 800c532:	3710      	adds	r7, #16
 800c534:	46bd      	mov	sp, r7
 800c536:	bd80      	pop	{r7, pc}

0800c538 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c538:	b480      	push	{r7}
 800c53a:	b085      	sub	sp, #20
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c544:	2b00      	cmp	r3, #0
 800c546:	d108      	bne.n	800c55a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	2201      	movs	r2, #1
 800c54c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2201      	movs	r2, #1
 800c554:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c558:	e031      	b.n	800c5be <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c55a:	2310      	movs	r3, #16
 800c55c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c55e:	2310      	movs	r3, #16
 800c560:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	689b      	ldr	r3, [r3, #8]
 800c568:	0e5b      	lsrs	r3, r3, #25
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	f003 0307 	and.w	r3, r3, #7
 800c570:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	689b      	ldr	r3, [r3, #8]
 800c578:	0f5b      	lsrs	r3, r3, #29
 800c57a:	b2db      	uxtb	r3, r3
 800c57c:	f003 0307 	and.w	r3, r3, #7
 800c580:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c582:	7bbb      	ldrb	r3, [r7, #14]
 800c584:	7b3a      	ldrb	r2, [r7, #12]
 800c586:	4911      	ldr	r1, [pc, #68]	@ (800c5cc <UARTEx_SetNbDataToProcess+0x94>)
 800c588:	5c8a      	ldrb	r2, [r1, r2]
 800c58a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c58e:	7b3a      	ldrb	r2, [r7, #12]
 800c590:	490f      	ldr	r1, [pc, #60]	@ (800c5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800c592:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c594:	fb93 f3f2 	sdiv	r3, r3, r2
 800c598:	b29a      	uxth	r2, r3
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c5a0:	7bfb      	ldrb	r3, [r7, #15]
 800c5a2:	7b7a      	ldrb	r2, [r7, #13]
 800c5a4:	4909      	ldr	r1, [pc, #36]	@ (800c5cc <UARTEx_SetNbDataToProcess+0x94>)
 800c5a6:	5c8a      	ldrb	r2, [r1, r2]
 800c5a8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c5ac:	7b7a      	ldrb	r2, [r7, #13]
 800c5ae:	4908      	ldr	r1, [pc, #32]	@ (800c5d0 <UARTEx_SetNbDataToProcess+0x98>)
 800c5b0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c5b2:	fb93 f3f2 	sdiv	r3, r3, r2
 800c5b6:	b29a      	uxth	r2, r3
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c5be:	bf00      	nop
 800c5c0:	3714      	adds	r7, #20
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c8:	4770      	bx	lr
 800c5ca:	bf00      	nop
 800c5cc:	0800cc70 	.word	0x0800cc70
 800c5d0:	0800cc78 	.word	0x0800cc78

0800c5d4 <memset>:
 800c5d4:	4402      	add	r2, r0
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	4293      	cmp	r3, r2
 800c5da:	d100      	bne.n	800c5de <memset+0xa>
 800c5dc:	4770      	bx	lr
 800c5de:	f803 1b01 	strb.w	r1, [r3], #1
 800c5e2:	e7f9      	b.n	800c5d8 <memset+0x4>

0800c5e4 <__errno>:
 800c5e4:	4b01      	ldr	r3, [pc, #4]	@ (800c5ec <__errno+0x8>)
 800c5e6:	6818      	ldr	r0, [r3, #0]
 800c5e8:	4770      	bx	lr
 800c5ea:	bf00      	nop
 800c5ec:	240001a0 	.word	0x240001a0

0800c5f0 <__libc_init_array>:
 800c5f0:	b570      	push	{r4, r5, r6, lr}
 800c5f2:	4d0d      	ldr	r5, [pc, #52]	@ (800c628 <__libc_init_array+0x38>)
 800c5f4:	4c0d      	ldr	r4, [pc, #52]	@ (800c62c <__libc_init_array+0x3c>)
 800c5f6:	1b64      	subs	r4, r4, r5
 800c5f8:	10a4      	asrs	r4, r4, #2
 800c5fa:	2600      	movs	r6, #0
 800c5fc:	42a6      	cmp	r6, r4
 800c5fe:	d109      	bne.n	800c614 <__libc_init_array+0x24>
 800c600:	4d0b      	ldr	r5, [pc, #44]	@ (800c630 <__libc_init_array+0x40>)
 800c602:	4c0c      	ldr	r4, [pc, #48]	@ (800c634 <__libc_init_array+0x44>)
 800c604:	f000 fb10 	bl	800cc28 <_init>
 800c608:	1b64      	subs	r4, r4, r5
 800c60a:	10a4      	asrs	r4, r4, #2
 800c60c:	2600      	movs	r6, #0
 800c60e:	42a6      	cmp	r6, r4
 800c610:	d105      	bne.n	800c61e <__libc_init_array+0x2e>
 800c612:	bd70      	pop	{r4, r5, r6, pc}
 800c614:	f855 3b04 	ldr.w	r3, [r5], #4
 800c618:	4798      	blx	r3
 800c61a:	3601      	adds	r6, #1
 800c61c:	e7ee      	b.n	800c5fc <__libc_init_array+0xc>
 800c61e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c622:	4798      	blx	r3
 800c624:	3601      	adds	r6, #1
 800c626:	e7f2      	b.n	800c60e <__libc_init_array+0x1e>
 800c628:	0800e540 	.word	0x0800e540
 800c62c:	0800e540 	.word	0x0800e540
 800c630:	0800e540 	.word	0x0800e540
 800c634:	0800e544 	.word	0x0800e544

0800c638 <checkint>:
 800c638:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c63c:	f240 33fe 	movw	r3, #1022	@ 0x3fe
 800c640:	429a      	cmp	r2, r3
 800c642:	b570      	push	{r4, r5, r6, lr}
 800c644:	dd2a      	ble.n	800c69c <checkint+0x64>
 800c646:	f240 4333 	movw	r3, #1075	@ 0x433
 800c64a:	429a      	cmp	r2, r3
 800c64c:	dc24      	bgt.n	800c698 <checkint+0x60>
 800c64e:	1a9b      	subs	r3, r3, r2
 800c650:	f1a3 0620 	sub.w	r6, r3, #32
 800c654:	f04f 32ff 	mov.w	r2, #4294967295
 800c658:	fa02 f403 	lsl.w	r4, r2, r3
 800c65c:	fa02 f606 	lsl.w	r6, r2, r6
 800c660:	f1c3 0520 	rsb	r5, r3, #32
 800c664:	fa22 f505 	lsr.w	r5, r2, r5
 800c668:	4334      	orrs	r4, r6
 800c66a:	432c      	orrs	r4, r5
 800c66c:	409a      	lsls	r2, r3
 800c66e:	ea20 0202 	bic.w	r2, r0, r2
 800c672:	ea21 0404 	bic.w	r4, r1, r4
 800c676:	4322      	orrs	r2, r4
 800c678:	f1a3 0420 	sub.w	r4, r3, #32
 800c67c:	f1c3 0220 	rsb	r2, r3, #32
 800c680:	d10c      	bne.n	800c69c <checkint+0x64>
 800c682:	40d8      	lsrs	r0, r3
 800c684:	fa01 f302 	lsl.w	r3, r1, r2
 800c688:	4318      	orrs	r0, r3
 800c68a:	40e1      	lsrs	r1, r4
 800c68c:	4308      	orrs	r0, r1
 800c68e:	f000 0001 	and.w	r0, r0, #1
 800c692:	f1d0 0002 	rsbs	r0, r0, #2
 800c696:	bd70      	pop	{r4, r5, r6, pc}
 800c698:	2002      	movs	r0, #2
 800c69a:	e7fc      	b.n	800c696 <checkint+0x5e>
 800c69c:	2000      	movs	r0, #0
 800c69e:	e7fa      	b.n	800c696 <checkint+0x5e>

0800c6a0 <pow>:
 800c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6a4:	ee10 4a90 	vmov	r4, s1
 800c6a8:	ed2d 8b0a 	vpush	{d8-d12}
 800c6ac:	ea4f 5814 	mov.w	r8, r4, lsr #20
 800c6b0:	ee11 aa90 	vmov	sl, s3
 800c6b4:	f108 32ff 	add.w	r2, r8, #4294967295
 800c6b8:	f240 73fd 	movw	r3, #2045	@ 0x7fd
 800c6bc:	429a      	cmp	r2, r3
 800c6be:	ee10 5a10 	vmov	r5, s0
 800c6c2:	ee11 0a10 	vmov	r0, s2
 800c6c6:	b087      	sub	sp, #28
 800c6c8:	46c4      	mov	ip, r8
 800c6ca:	ea4f 561a 	mov.w	r6, sl, lsr #20
 800c6ce:	d806      	bhi.n	800c6de <pow+0x3e>
 800c6d0:	f3c6 030a 	ubfx	r3, r6, #0, #11
 800c6d4:	f2a3 33be 	subw	r3, r3, #958	@ 0x3be
 800c6d8:	2b7f      	cmp	r3, #127	@ 0x7f
 800c6da:	f240 8157 	bls.w	800c98c <pow+0x2ec>
 800c6de:	1802      	adds	r2, r0, r0
 800c6e0:	eb4a 010a 	adc.w	r1, sl, sl
 800c6e4:	f06f 0b01 	mvn.w	fp, #1
 800c6e8:	1e57      	subs	r7, r2, #1
 800c6ea:	f141 33ff 	adc.w	r3, r1, #4294967295
 800c6ee:	f46f 1e00 	mvn.w	lr, #2097152	@ 0x200000
 800c6f2:	45bb      	cmp	fp, r7
 800c6f4:	eb7e 0303 	sbcs.w	r3, lr, r3
 800c6f8:	d242      	bcs.n	800c780 <pow+0xe0>
 800c6fa:	ea52 0301 	orrs.w	r3, r2, r1
 800c6fe:	f04f 0300 	mov.w	r3, #0
 800c702:	d10c      	bne.n	800c71e <pow+0x7e>
 800c704:	196d      	adds	r5, r5, r5
 800c706:	f484 2400 	eor.w	r4, r4, #524288	@ 0x80000
 800c70a:	4164      	adcs	r4, r4
 800c70c:	42ab      	cmp	r3, r5
 800c70e:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800c712:	41a3      	sbcs	r3, r4
 800c714:	f0c0 808f 	bcc.w	800c836 <pow+0x196>
 800c718:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800c71c:	e02b      	b.n	800c776 <pow+0xd6>
 800c71e:	4ed4      	ldr	r6, [pc, #848]	@ (800ca70 <pow+0x3d0>)
 800c720:	42b4      	cmp	r4, r6
 800c722:	bf08      	it	eq
 800c724:	429d      	cmpeq	r5, r3
 800c726:	d109      	bne.n	800c73c <pow+0x9c>
 800c728:	1800      	adds	r0, r0, r0
 800c72a:	f48a 2a00 	eor.w	sl, sl, #524288	@ 0x80000
 800c72e:	eb4a 0a0a 	adc.w	sl, sl, sl
 800c732:	4283      	cmp	r3, r0
 800c734:	4bcf      	ldr	r3, [pc, #828]	@ (800ca74 <pow+0x3d4>)
 800c736:	eb73 030a 	sbcs.w	r3, r3, sl
 800c73a:	e7eb      	b.n	800c714 <pow+0x74>
 800c73c:	196d      	adds	r5, r5, r5
 800c73e:	48ce      	ldr	r0, [pc, #824]	@ (800ca78 <pow+0x3d8>)
 800c740:	4164      	adcs	r4, r4
 800c742:	42ab      	cmp	r3, r5
 800c744:	eb70 0604 	sbcs.w	r6, r0, r4
 800c748:	d375      	bcc.n	800c836 <pow+0x196>
 800c74a:	4281      	cmp	r1, r0
 800c74c:	bf08      	it	eq
 800c74e:	429a      	cmpeq	r2, r3
 800c750:	d171      	bne.n	800c836 <pow+0x196>
 800c752:	4aca      	ldr	r2, [pc, #808]	@ (800ca7c <pow+0x3dc>)
 800c754:	4294      	cmp	r4, r2
 800c756:	bf08      	it	eq
 800c758:	429d      	cmpeq	r5, r3
 800c75a:	d0dd      	beq.n	800c718 <pow+0x78>
 800c75c:	4294      	cmp	r4, r2
 800c75e:	ea6f 0a0a 	mvn.w	sl, sl
 800c762:	bf34      	ite	cc
 800c764:	2400      	movcc	r4, #0
 800c766:	2401      	movcs	r4, #1
 800c768:	ea4f 7ada 	mov.w	sl, sl, lsr #31
 800c76c:	4554      	cmp	r4, sl
 800c76e:	f040 81dc 	bne.w	800cb2a <pow+0x48a>
 800c772:	ee21 0b01 	vmul.f64	d0, d1, d1
 800c776:	b007      	add	sp, #28
 800c778:	ecbd 8b0a 	vpop	{d8-d12}
 800c77c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c780:	196f      	adds	r7, r5, r5
 800c782:	eb44 0904 	adc.w	r9, r4, r4
 800c786:	1e7a      	subs	r2, r7, #1
 800c788:	f169 0300 	sbc.w	r3, r9, #0
 800c78c:	4593      	cmp	fp, r2
 800c78e:	eb7e 0303 	sbcs.w	r3, lr, r3
 800c792:	d225      	bcs.n	800c7e0 <pow+0x140>
 800c794:	ee20 0b00 	vmul.f64	d0, d0, d0
 800c798:	2c00      	cmp	r4, #0
 800c79a:	da13      	bge.n	800c7c4 <pow+0x124>
 800c79c:	4651      	mov	r1, sl
 800c79e:	f7ff ff4b 	bl	800c638 <checkint>
 800c7a2:	2801      	cmp	r0, #1
 800c7a4:	d10e      	bne.n	800c7c4 <pow+0x124>
 800c7a6:	eeb1 0b40 	vneg.f64	d0, d0
 800c7aa:	ea57 0909 	orrs.w	r9, r7, r9
 800c7ae:	d10b      	bne.n	800c7c8 <pow+0x128>
 800c7b0:	f1ba 0f00 	cmp.w	sl, #0
 800c7b4:	dadf      	bge.n	800c776 <pow+0xd6>
 800c7b6:	b007      	add	sp, #28
 800c7b8:	ecbd 8b0a 	vpop	{d8-d12}
 800c7bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7c0:	f000 b9ee 	b.w	800cba0 <__math_divzero>
 800c7c4:	2000      	movs	r0, #0
 800c7c6:	e7f0      	b.n	800c7aa <pow+0x10a>
 800c7c8:	f1ba 0f00 	cmp.w	sl, #0
 800c7cc:	dad3      	bge.n	800c776 <pow+0xd6>
 800c7ce:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800c7d2:	ee86 7b00 	vdiv.f64	d7, d6, d0
 800c7d6:	ed8d 7b00 	vstr	d7, [sp]
 800c7da:	ed9d 0b00 	vldr	d0, [sp]
 800c7de:	e7ca      	b.n	800c776 <pow+0xd6>
 800c7e0:	2c00      	cmp	r4, #0
 800c7e2:	da2b      	bge.n	800c83c <pow+0x19c>
 800c7e4:	4651      	mov	r1, sl
 800c7e6:	f7ff ff27 	bl	800c638 <checkint>
 800c7ea:	b930      	cbnz	r0, 800c7fa <pow+0x15a>
 800c7ec:	b007      	add	sp, #28
 800c7ee:	ecbd 8b0a 	vpop	{d8-d12}
 800c7f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f6:	f000 b9eb 	b.w	800cbd0 <__math_invalid>
 800c7fa:	1e41      	subs	r1, r0, #1
 800c7fc:	4248      	negs	r0, r1
 800c7fe:	4148      	adcs	r0, r1
 800c800:	0480      	lsls	r0, r0, #18
 800c802:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800c806:	f3c8 0c0a 	ubfx	ip, r8, #0, #11
 800c80a:	f3c6 020a 	ubfx	r2, r6, #0, #11
 800c80e:	f2a2 33be 	subw	r3, r2, #958	@ 0x3be
 800c812:	2b7f      	cmp	r3, #127	@ 0x7f
 800c814:	d92d      	bls.n	800c872 <pow+0x1d2>
 800c816:	4b96      	ldr	r3, [pc, #600]	@ (800ca70 <pow+0x3d0>)
 800c818:	2000      	movs	r0, #0
 800c81a:	429c      	cmp	r4, r3
 800c81c:	bf08      	it	eq
 800c81e:	4285      	cmpeq	r5, r0
 800c820:	f43f af7a 	beq.w	800c718 <pow+0x78>
 800c824:	f240 31bd 	movw	r1, #957	@ 0x3bd
 800c828:	428a      	cmp	r2, r1
 800c82a:	d80c      	bhi.n	800c846 <pow+0x1a6>
 800c82c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800c830:	42a8      	cmp	r0, r5
 800c832:	41a3      	sbcs	r3, r4
 800c834:	d204      	bcs.n	800c840 <pow+0x1a0>
 800c836:	ee31 0b00 	vadd.f64	d0, d1, d0
 800c83a:	e79c      	b.n	800c776 <pow+0xd6>
 800c83c:	2000      	movs	r0, #0
 800c83e:	e7e4      	b.n	800c80a <pow+0x16a>
 800c840:	ee30 0b41 	vsub.f64	d0, d0, d1
 800c844:	e797      	b.n	800c776 <pow+0xd6>
 800c846:	2d01      	cmp	r5, #1
 800c848:	eb74 0303 	sbcs.w	r3, r4, r3
 800c84c:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800c850:	bf34      	ite	cc
 800c852:	2301      	movcc	r3, #1
 800c854:	2300      	movcs	r3, #0
 800c856:	4296      	cmp	r6, r2
 800c858:	bf8c      	ite	hi
 800c85a:	2600      	movhi	r6, #0
 800c85c:	2601      	movls	r6, #1
 800c85e:	42b3      	cmp	r3, r6
 800c860:	f000 809c 	beq.w	800c99c <pow+0x2fc>
 800c864:	b007      	add	sp, #28
 800c866:	ecbd 8b0a 	vpop	{d8-d12}
 800c86a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c86e:	f000 b98f 	b.w	800cb90 <__math_oflow>
 800c872:	f1bc 0f00 	cmp.w	ip, #0
 800c876:	d10a      	bne.n	800c88e <pow+0x1ee>
 800c878:	ed9f 7b79 	vldr	d7, [pc, #484]	@ 800ca60 <pow+0x3c0>
 800c87c:	ee20 7b07 	vmul.f64	d7, d0, d7
 800c880:	ec53 2b17 	vmov	r2, r3, d7
 800c884:	f023 4400 	bic.w	r4, r3, #2147483648	@ 0x80000000
 800c888:	4615      	mov	r5, r2
 800c88a:	f1a4 7450 	sub.w	r4, r4, #54525952	@ 0x3400000
 800c88e:	4a7c      	ldr	r2, [pc, #496]	@ (800ca80 <pow+0x3e0>)
 800c890:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 800c894:	4422      	add	r2, r4
 800c896:	1513      	asrs	r3, r2, #20
 800c898:	ee03 3a10 	vmov	s6, r3
 800c89c:	4b79      	ldr	r3, [pc, #484]	@ (800ca84 <pow+0x3e4>)
 800c89e:	f3c2 3146 	ubfx	r1, r2, #13, #7
 800c8a2:	f36f 0213 	bfc	r2, #0, #20
 800c8a6:	eb03 1641 	add.w	r6, r3, r1, lsl #5
 800c8aa:	1aa7      	subs	r7, r4, r2
 800c8ac:	eb03 1241 	add.w	r2, r3, r1, lsl #5
 800c8b0:	ed92 5b12 	vldr	d5, [r2, #72]	@ 0x48
 800c8b4:	ed96 7b18 	vldr	d7, [r6, #96]	@ 0x60
 800c8b8:	1e2e      	subs	r6, r5, #0
 800c8ba:	ec47 6b14 	vmov	d4, r6, r7
 800c8be:	ed92 2b16 	vldr	d2, [r2, #88]	@ 0x58
 800c8c2:	eea4 6b05 	vfma.f64	d6, d4, d5
 800c8c6:	ed93 5b00 	vldr	d5, [r3]
 800c8ca:	eeb8 3bc3 	vcvt.f64.s32	d3, s6
 800c8ce:	eea3 2b05 	vfma.f64	d2, d3, d5
 800c8d2:	ed93 5b02 	vldr	d5, [r3, #8]
 800c8d6:	ee36 4b02 	vadd.f64	d4, d6, d2
 800c8da:	ee32 2b44 	vsub.f64	d2, d2, d4
 800c8de:	eea3 7b05 	vfma.f64	d7, d3, d5
 800c8e2:	ed93 5b04 	vldr	d5, [r3, #16]
 800c8e6:	ee32 2b06 	vadd.f64	d2, d2, d6
 800c8ea:	ee37 7b02 	vadd.f64	d7, d7, d2
 800c8ee:	ee26 5b05 	vmul.f64	d5, d6, d5
 800c8f2:	ee26 0b05 	vmul.f64	d0, d6, d5
 800c8f6:	ee34 8b00 	vadd.f64	d8, d4, d0
 800c8fa:	eeb0 9b40 	vmov.f64	d9, d0
 800c8fe:	ee34 4b48 	vsub.f64	d4, d4, d8
 800c902:	ee96 9b05 	vfnms.f64	d9, d6, d5
 800c906:	ee34 ab00 	vadd.f64	d10, d4, d0
 800c90a:	ed93 5b06 	vldr	d5, [r3, #24]
 800c90e:	ee26 bb00 	vmul.f64	d11, d6, d0
 800c912:	ee37 7b09 	vadd.f64	d7, d7, d9
 800c916:	ed93 4b08 	vldr	d4, [r3, #32]
 800c91a:	ee37 7b0a 	vadd.f64	d7, d7, d10
 800c91e:	ed93 3b0c 	vldr	d3, [r3, #48]	@ 0x30
 800c922:	eea6 5b04 	vfma.f64	d5, d6, d4
 800c926:	ed93 4b0a 	vldr	d4, [r3, #40]	@ 0x28
 800c92a:	ed93 cb10 	vldr	d12, [r3, #64]	@ 0x40
 800c92e:	eea6 4b03 	vfma.f64	d4, d6, d3
 800c932:	ed93 3b0e 	vldr	d3, [r3, #56]	@ 0x38
 800c936:	eea6 3b0c 	vfma.f64	d3, d6, d12
 800c93a:	eea0 4b03 	vfma.f64	d4, d0, d3
 800c93e:	eea0 5b04 	vfma.f64	d5, d0, d4
 800c942:	eeab 7b05 	vfma.f64	d7, d11, d5
 800c946:	ee38 4b07 	vadd.f64	d4, d8, d7
 800c94a:	ee21 6b04 	vmul.f64	d6, d1, d4
 800c94e:	ee16 3a90 	vmov	r3, s13
 800c952:	eeb0 5b46 	vmov.f64	d5, d6
 800c956:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800c95a:	f46f 7272 	mvn.w	r2, #968	@ 0x3c8
 800c95e:	18b2      	adds	r2, r6, r2
 800c960:	2a3e      	cmp	r2, #62	@ 0x3e
 800c962:	ee91 5b04 	vfnms.f64	d5, d1, d4
 800c966:	ee38 8b44 	vsub.f64	d8, d8, d4
 800c96a:	ee38 8b07 	vadd.f64	d8, d8, d7
 800c96e:	eea1 5b08 	vfma.f64	d5, d1, d8
 800c972:	d91b      	bls.n	800c9ac <pow+0x30c>
 800c974:	2a00      	cmp	r2, #0
 800c976:	da0b      	bge.n	800c990 <pow+0x2f0>
 800c978:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 800c97c:	ee36 0b00 	vadd.f64	d0, d6, d0
 800c980:	2800      	cmp	r0, #0
 800c982:	f43f aef8 	beq.w	800c776 <pow+0xd6>
 800c986:	eeb1 0b40 	vneg.f64	d0, d0
 800c98a:	e6f4      	b.n	800c776 <pow+0xd6>
 800c98c:	2000      	movs	r0, #0
 800c98e:	e77e      	b.n	800c88e <pow+0x1ee>
 800c990:	f5b6 6f81 	cmp.w	r6, #1032	@ 0x408
 800c994:	d909      	bls.n	800c9aa <pow+0x30a>
 800c996:	2b00      	cmp	r3, #0
 800c998:	f6bf af64 	bge.w	800c864 <pow+0x1c4>
 800c99c:	b007      	add	sp, #28
 800c99e:	ecbd 8b0a 	vpop	{d8-d12}
 800c9a2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9a6:	f000 b8eb 	b.w	800cb80 <__math_uflow>
 800c9aa:	2600      	movs	r6, #0
 800c9ac:	4936      	ldr	r1, [pc, #216]	@ (800ca88 <pow+0x3e8>)
 800c9ae:	ed91 4b02 	vldr	d4, [r1, #8]
 800c9b2:	ed91 3b00 	vldr	d3, [r1]
 800c9b6:	eeb0 7b44 	vmov.f64	d7, d4
 800c9ba:	eea6 7b03 	vfma.f64	d7, d6, d3
 800c9be:	ee17 5a10 	vmov	r5, s14
 800c9c2:	ee37 7b44 	vsub.f64	d7, d7, d4
 800c9c6:	ed91 4b04 	vldr	d4, [r1, #16]
 800c9ca:	f005 037f 	and.w	r3, r5, #127	@ 0x7f
 800c9ce:	eea7 6b04 	vfma.f64	d6, d7, d4
 800c9d2:	ed91 4b06 	vldr	d4, [r1, #24]
 800c9d6:	18dc      	adds	r4, r3, r3
 800c9d8:	f104 030f 	add.w	r3, r4, #15
 800c9dc:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 800c9e0:	eea7 6b04 	vfma.f64	d6, d7, d4
 800c9e4:	ed91 3b0a 	vldr	d3, [r1, #40]	@ 0x28
 800c9e8:	ee35 5b06 	vadd.f64	d5, d5, d6
 800c9ec:	ee25 6b05 	vmul.f64	d6, d5, d5
 800c9f0:	ed94 7b1c 	vldr	d7, [r4, #112]	@ 0x70
 800c9f4:	ed91 4b08 	vldr	d4, [r1, #32]
 800c9f8:	ee35 7b07 	vadd.f64	d7, d5, d7
 800c9fc:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
 800ca00:	eea5 4b03 	vfma.f64	d4, d5, d3
 800ca04:	ed91 3b0e 	vldr	d3, [r1, #56]	@ 0x38
 800ca08:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ca0c:	ee26 6b06 	vmul.f64	d6, d6, d6
 800ca10:	ed91 4b0c 	vldr	d4, [r1, #48]	@ 0x30
 800ca14:	f851 c033 	ldr.w	ip, [r1, r3, lsl #3]
 800ca18:	f8d2 e004 	ldr.w	lr, [r2, #4]
 800ca1c:	eea5 4b03 	vfma.f64	d4, d5, d3
 800ca20:	1940      	adds	r0, r0, r5
 800ca22:	2700      	movs	r7, #0
 800ca24:	eb17 020c 	adds.w	r2, r7, ip
 800ca28:	eb0e 3340 	add.w	r3, lr, r0, lsl #13
 800ca2c:	eea6 7b04 	vfma.f64	d7, d6, d4
 800ca30:	2e00      	cmp	r6, #0
 800ca32:	d175      	bne.n	800cb20 <pow+0x480>
 800ca34:	42bd      	cmp	r5, r7
 800ca36:	db29      	blt.n	800ca8c <pow+0x3ec>
 800ca38:	f103 4140 	add.w	r1, r3, #3221225472	@ 0xc0000000
 800ca3c:	f501 0170 	add.w	r1, r1, #15728640	@ 0xf00000
 800ca40:	4610      	mov	r0, r2
 800ca42:	ec41 0b10 	vmov	d0, r0, r1
 800ca46:	eea7 0b00 	vfma.f64	d0, d7, d0
 800ca4a:	ed9f 7b07 	vldr	d7, [pc, #28]	@ 800ca68 <pow+0x3c8>
 800ca4e:	ee20 0b07 	vmul.f64	d0, d0, d7
 800ca52:	b007      	add	sp, #28
 800ca54:	ecbd 8b0a 	vpop	{d8-d12}
 800ca58:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca5c:	f000 b8d0 	b.w	800cc00 <__math_check_oflow>
 800ca60:	00000000 	.word	0x00000000
 800ca64:	43300000 	.word	0x43300000
 800ca68:	00000000 	.word	0x00000000
 800ca6c:	7f000000 	.word	0x7f000000
 800ca70:	3ff00000 	.word	0x3ff00000
 800ca74:	fff00000 	.word	0xfff00000
 800ca78:	ffe00000 	.word	0xffe00000
 800ca7c:	7fe00000 	.word	0x7fe00000
 800ca80:	c0196aab 	.word	0xc0196aab
 800ca84:	0800cc80 	.word	0x0800cc80
 800ca88:	0800dcc8 	.word	0x0800dcc8
 800ca8c:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 800ca90:	f501 1100 	add.w	r1, r1, #2097152	@ 0x200000
 800ca94:	4610      	mov	r0, r2
 800ca96:	ec41 0b15 	vmov	d5, r0, r1
 800ca9a:	eeb7 3b00 	vmov.f64	d3, #112	@ 0x3f800000  1.0
 800ca9e:	ee27 6b05 	vmul.f64	d6, d7, d5
 800caa2:	ee35 7b06 	vadd.f64	d7, d5, d6
 800caa6:	eeb0 4bc7 	vabs.f64	d4, d7
 800caaa:	eeb4 4bc3 	vcmpe.f64	d4, d3
 800caae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cab2:	ed9f 0b1f 	vldr	d0, [pc, #124]	@ 800cb30 <pow+0x490>
 800cab6:	d52a      	bpl.n	800cb0e <pow+0x46e>
 800cab8:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cabc:	ee35 5b47 	vsub.f64	d5, d5, d7
 800cac0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cac4:	ee35 5b06 	vadd.f64	d5, d5, d6
 800cac8:	eebf 4b00 	vmov.f64	d4, #240	@ 0xbf800000 -1.0
 800cacc:	bf58      	it	pl
 800cace:	eeb0 4b43 	vmovpl.f64	d4, d3
 800cad2:	ee37 3b04 	vadd.f64	d3, d7, d4
 800cad6:	ee34 6b43 	vsub.f64	d6, d4, d3
 800cada:	ee36 6b07 	vadd.f64	d6, d6, d7
 800cade:	ee36 6b05 	vadd.f64	d6, d6, d5
 800cae2:	ee36 6b03 	vadd.f64	d6, d6, d3
 800cae6:	ee36 7b44 	vsub.f64	d7, d6, d4
 800caea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800caee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800caf2:	d104      	bne.n	800cafe <pow+0x45e>
 800caf4:	4632      	mov	r2, r6
 800caf6:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800cafa:	ec43 2b17 	vmov	d7, r2, r3
 800cafe:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb02:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cb06:	ee26 6b00 	vmul.f64	d6, d6, d0
 800cb0a:	ed8d 6b04 	vstr	d6, [sp, #16]
 800cb0e:	ee27 0b00 	vmul.f64	d0, d7, d0
 800cb12:	b007      	add	sp, #28
 800cb14:	ecbd 8b0a 	vpop	{d8-d12}
 800cb18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	f000 b867 	b.w	800cbee <__math_check_uflow>
 800cb20:	ec43 2b10 	vmov	d0, r2, r3
 800cb24:	eea7 0b00 	vfma.f64	d0, d7, d0
 800cb28:	e625      	b.n	800c776 <pow+0xd6>
 800cb2a:	ed9f 0b03 	vldr	d0, [pc, #12]	@ 800cb38 <pow+0x498>
 800cb2e:	e622      	b.n	800c776 <pow+0xd6>
 800cb30:	00000000 	.word	0x00000000
 800cb34:	00100000 	.word	0x00100000
	...

0800cb40 <with_errno>:
 800cb40:	b510      	push	{r4, lr}
 800cb42:	ed2d 8b02 	vpush	{d8}
 800cb46:	eeb0 8b40 	vmov.f64	d8, d0
 800cb4a:	4604      	mov	r4, r0
 800cb4c:	f7ff fd4a 	bl	800c5e4 <__errno>
 800cb50:	eeb0 0b48 	vmov.f64	d0, d8
 800cb54:	ecbd 8b02 	vpop	{d8}
 800cb58:	6004      	str	r4, [r0, #0]
 800cb5a:	bd10      	pop	{r4, pc}

0800cb5c <xflow>:
 800cb5c:	b082      	sub	sp, #8
 800cb5e:	b158      	cbz	r0, 800cb78 <xflow+0x1c>
 800cb60:	eeb1 7b40 	vneg.f64	d7, d0
 800cb64:	ed8d 7b00 	vstr	d7, [sp]
 800cb68:	ed9d 7b00 	vldr	d7, [sp]
 800cb6c:	2022      	movs	r0, #34	@ 0x22
 800cb6e:	ee20 0b07 	vmul.f64	d0, d0, d7
 800cb72:	b002      	add	sp, #8
 800cb74:	f7ff bfe4 	b.w	800cb40 <with_errno>
 800cb78:	eeb0 7b40 	vmov.f64	d7, d0
 800cb7c:	e7f2      	b.n	800cb64 <xflow+0x8>
	...

0800cb80 <__math_uflow>:
 800cb80:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cb88 <__math_uflow+0x8>
 800cb84:	f7ff bfea 	b.w	800cb5c <xflow>
 800cb88:	00000000 	.word	0x00000000
 800cb8c:	10000000 	.word	0x10000000

0800cb90 <__math_oflow>:
 800cb90:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800cb98 <__math_oflow+0x8>
 800cb94:	f7ff bfe2 	b.w	800cb5c <xflow>
 800cb98:	00000000 	.word	0x00000000
 800cb9c:	70000000 	.word	0x70000000

0800cba0 <__math_divzero>:
 800cba0:	b082      	sub	sp, #8
 800cba2:	2800      	cmp	r0, #0
 800cba4:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 800cba8:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 800cbac:	fe07 7b06 	vseleq.f64	d7, d7, d6
 800cbb0:	ed8d 7b00 	vstr	d7, [sp]
 800cbb4:	ed9d 0b00 	vldr	d0, [sp]
 800cbb8:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 800cbc8 <__math_divzero+0x28>
 800cbbc:	2022      	movs	r0, #34	@ 0x22
 800cbbe:	ee80 0b07 	vdiv.f64	d0, d0, d7
 800cbc2:	b002      	add	sp, #8
 800cbc4:	f7ff bfbc 	b.w	800cb40 <with_errno>
	...

0800cbd0 <__math_invalid>:
 800cbd0:	eeb0 7b40 	vmov.f64	d7, d0
 800cbd4:	eeb4 7b47 	vcmp.f64	d7, d7
 800cbd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbdc:	ee30 6b40 	vsub.f64	d6, d0, d0
 800cbe0:	ee86 0b06 	vdiv.f64	d0, d6, d6
 800cbe4:	d602      	bvs.n	800cbec <__math_invalid+0x1c>
 800cbe6:	2021      	movs	r0, #33	@ 0x21
 800cbe8:	f7ff bfaa 	b.w	800cb40 <with_errno>
 800cbec:	4770      	bx	lr

0800cbee <__math_check_uflow>:
 800cbee:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800cbf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbf6:	d102      	bne.n	800cbfe <__math_check_uflow+0x10>
 800cbf8:	2022      	movs	r0, #34	@ 0x22
 800cbfa:	f7ff bfa1 	b.w	800cb40 <with_errno>
 800cbfe:	4770      	bx	lr

0800cc00 <__math_check_oflow>:
 800cc00:	ed9f 6b07 	vldr	d6, [pc, #28]	@ 800cc20 <__math_check_oflow+0x20>
 800cc04:	eeb0 7bc0 	vabs.f64	d7, d0
 800cc08:	eeb4 7b46 	vcmp.f64	d7, d6
 800cc0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc10:	dd02      	ble.n	800cc18 <__math_check_oflow+0x18>
 800cc12:	2022      	movs	r0, #34	@ 0x22
 800cc14:	f7ff bf94 	b.w	800cb40 <with_errno>
 800cc18:	4770      	bx	lr
 800cc1a:	bf00      	nop
 800cc1c:	f3af 8000 	nop.w
 800cc20:	ffffffff 	.word	0xffffffff
 800cc24:	7fefffff 	.word	0x7fefffff

0800cc28 <_init>:
 800cc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2a:	bf00      	nop
 800cc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2e:	bc08      	pop	{r3}
 800cc30:	469e      	mov	lr, r3
 800cc32:	4770      	bx	lr

0800cc34 <_fini>:
 800cc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc36:	bf00      	nop
 800cc38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc3a:	bc08      	pop	{r3}
 800cc3c:	469e      	mov	lr, r3
 800cc3e:	4770      	bx	lr
