m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/bzare/OneDrive/Documents/GitHub/myComp/Verilog Test Project/simulation/qsim
vTest_Project
Z1 !s110 1589740496
!i10b 1
!s100 Kd:T;`gaA0lS?emdg<PM]2
IbWDCXL0d89OhVn1[e_3fK3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1589740494
8Test_Project.vo
FTest_Project.vo
L0 32
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1589740495.000000
!s107 Test_Project.vo|
!s90 -work|work|Test_Project.vo|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
n@test_@project
vTest_Project_vlg_vec_tst
R1
!i10b 1
!s100 TjIRhAK^<2SNz<_ocigeV3
IbUDV5YMCcO@iVOc1A8?9Z3
R2
R0
w1589740492
8Waveform.vwf.vt
FWaveform.vwf.vt
L0 30
R3
r1
!s85 0
31
!s108 1589740496.000000
!s107 Waveform.vwf.vt|
!s90 -work|work|Waveform.vwf.vt|
!i113 1
R4
R5
n@test_@project_vlg_vec_tst
