

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Fri May 13 01:32:32 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Transpose_FIR
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.69 ns|  3.895 ns|     1.54 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.165 us|  0.165 us|   30|   30|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- broadcast_loop  |       22|       22|         9|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     65|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    430|      2|    -|
|Memory           |        0|   -|     96|     16|    -|
|Multiplexer      |        -|   -|      -|     99|    -|
|Register         |        -|   -|    382|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    908|    278|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      2|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_10s_32s_32_5_1_U1  |mul_10s_32s_32_5_1  |        0|   0|  215|   1|    0|
    |mul_32s_5ns_32_5_1_U2  |mul_32s_5ns_32_5_1  |        0|   0|  215|   1|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   0|  430|   2|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Acc_U            |Acc            |        0|  64|   8|    0|    16|   32|     1|          512|
    |fir_int_int_w_U  |fir_int_int_w  |        0|  32|   8|    0|    16|   32|     1|          512|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |               |        0|  96|  16|    0|    32|   64|     2|         1024|
    +-----------------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_130_p2       |         +|   0|  0|  13|           4|           2|
    |add_ln16_fu_149_p2       |         +|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_124_p2      |      icmp|   0|  0|   9|           4|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  65|          43|          38|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |Acc_address0                |  13|          3|    4|         12|
    |Acc_address1                |  13|          3|    4|         12|
    |ap_NS_fsm                   |  37|          9|    1|          9|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8     |   9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_117_p4  |   9|          2|    4|          8|
    |j_reg_113                   |   9|          2|    4|          8|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  99|         23|   19|         53|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |Acc_load_reg_214            |  32|   0|   32|          0|
    |add_ln14_reg_183            |   4|   0|    4|          0|
    |add_ln16_reg_219            |  32|   0|   32|          0|
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8     |   1|   0|    1|          0|
    |fir_int_int_w_load_reg_199  |  32|   0|   32|          0|
    |icmp_ln14_reg_179           |   1|   0|    1|          0|
    |j_cast1_reg_189             |   4|   0|   64|         60|
    |j_reg_113                   |   4|   0|    4|          0|
    |mul_ln16_reg_209            |  32|   0|   32|          0|
    |mul_ln18_reg_224            |  32|   0|   32|          0|
    |add_ln14_reg_183            |  64|  32|    4|          0|
    |icmp_ln14_reg_179           |  64|  32|    1|          0|
    |j_cast1_reg_189             |  64|  32|   64|         60|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 382|  96|  319|        120|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fir|  return value|
|in_r          |   in|   32|     ap_none|          in_r|        scalar|
|out_r         |  out|   32|      ap_vld|         out_r|       pointer|
|out_r_ap_vld  |  out|    1|      ap_vld|         out_r|       pointer|
+--------------+-----+-----+------------+--------------+--------------+

