{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1622666519861 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PACMAN_GAME EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"PACMAN_GAME\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622666520071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622666520127 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622666520127 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4893 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520190 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4893 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520190 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4743 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520191 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4743 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520191 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4793 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520192 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4793 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520192 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4843 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520193 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4843 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520193 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4189 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520194 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4189 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4943 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520194 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4943 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4993 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520195 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4993 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520195 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 5043 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1622666520196 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 5043 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1622666520196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622666520416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622666520731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622666520731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1622666520731 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622666520731 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 27780 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622666520758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 27782 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622666520758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 27784 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622666520758 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 27786 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1622666520758 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622666520758 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622666520764 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622666520854 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce5\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce8|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4743 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522121 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce8\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce7|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4793 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522121 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce7\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce6|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4843 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522122 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce6\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce1|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4189 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522122 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce1\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce4|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4943 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522123 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce4\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce3|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4993 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522123 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 " "Successfully merged PLL Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 and PLL Debouncer:Debounce3\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1" {  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce2|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 5043 9224 9983 0}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1622666522124 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PACMAN_GAME.sdc " "Synopsys Design Constraints File file not found: 'PACMAN_GAME.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622666523057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622666523059 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622666523085 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622666523143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622666523144 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622666523147 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622666523571 ""}  } { { "PACMAN.vhd" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/PACMAN.vhd" 21 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 27751 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622666523571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node Debouncer:Debounce2\|my_pll:pll\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622666523571 ""}  } { { "db/my_pll_altpll.v" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/db/my_pll_altpll.v" 77 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Debouncer:Debounce2|my_pll:pll|altpll:altpll_component|my_pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 5043 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622666523571 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:VGA_Sync\|pixel_clk_s  " "Automatically promoted node VGA_Controller:VGA_Sync\|pixel_clk_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1622666523572 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:VGA_Sync\|pixel_clk_s~0 " "Destination node VGA_Controller:VGA_Sync\|pixel_clk_s~0" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/VGA_Controller.vhd" 36 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_Sync|pixel_clk_s~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 10753 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1622666523572 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1622666523572 ""}  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/VGA_Controller.vhd" 36 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Controller:VGA_Sync|pixel_clk_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 0 { 0 ""} 0 4279 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622666523572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622666524767 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622666524777 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622666524779 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622666524792 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622666524803 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622666524813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622666524814 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622666524825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622666525136 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1622666525147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622666525147 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_0 " "Ignored I/O standard assignment to node \"RGB_0\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_0" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_1 " "Ignored I/O standard assignment to node \"RGB_1\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_1" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_10 " "Ignored I/O standard assignment to node \"RGB_10\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_10" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_11 " "Ignored I/O standard assignment to node \"RGB_11\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_11" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_2 " "Ignored I/O standard assignment to node \"RGB_2\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_2" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_3 " "Ignored I/O standard assignment to node \"RGB_3\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_3" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_4 " "Ignored I/O standard assignment to node \"RGB_4\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_4" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_5 " "Ignored I/O standard assignment to node \"RGB_5\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_5" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_6 " "Ignored I/O standard assignment to node \"RGB_6\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_6" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_7 " "Ignored I/O standard assignment to node \"RGB_7\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_7" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_8 " "Ignored I/O standard assignment to node \"RGB_8\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_8" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "RGB_9 " "Ignored I/O standard assignment to node \"RGB_9\"" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_9" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622666525510 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1622666525510 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_0 " "Node \"RGB_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_1 " "Node \"RGB_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_10 " "Node \"RGB_10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_11 " "Node \"RGB_11\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_2 " "Node \"RGB_2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_3 " "Node \"RGB_3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_4 " "Node \"RGB_4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_5 " "Node \"RGB_5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_6 " "Node \"RGB_6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_7 " "Node \"RGB_7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_8 " "Node \"RGB_8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RGB_9 " "Node \"RGB_9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RGB_9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1622666525511 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1622666525511 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622666525513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622666527051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622666528538 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622666528593 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622666536289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622666536290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622666537674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.7% " "5e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1622666542170 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1622666542725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622666542725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622666548907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1622666548913 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622666548913 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.14 " "Total time spent on timing analysis during the Fitter is 9.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1622666549256 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622666549316 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622666550051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622666550133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622666550700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622666551963 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622666552890 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/output_files/PACMAN_GAME.fit.smsg " "Generated suppressed messages file C:/Users/Administrador/OneDrive - Pontificia Universidad Javeriana/Diseño_FPGA/Proyectos/Proyecto_FINAL/PACMAN_V11_Galletas_IZQ_Puntaje/output_files/PACMAN_GAME.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622666553411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5561 " "Peak virtual memory: 5561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622666555067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 02 15:42:35 2021 " "Processing ended: Wed Jun 02 15:42:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622666555067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622666555067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622666555067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622666555067 ""}
