#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Pin_tx */
Pin_tx__0__DM__MASK EQU 0x38000
Pin_tx__0__DM__SHIFT EQU 15
Pin_tx__0__DR EQU CYREG_PRT0_DR
Pin_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Pin_tx__0__HSIOM_MASK EQU 0x00F00000
Pin_tx__0__HSIOM_SHIFT EQU 20
Pin_tx__0__INTCFG EQU CYREG_PRT0_INTCFG
Pin_tx__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_tx__0__MASK EQU 0x20
Pin_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Pin_tx__0__OUT_SEL_SHIFT EQU 10
Pin_tx__0__OUT_SEL_VAL EQU 1
Pin_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_tx__0__PC EQU CYREG_PRT0_PC
Pin_tx__0__PC2 EQU CYREG_PRT0_PC2
Pin_tx__0__PORT EQU 0
Pin_tx__0__PS EQU CYREG_PRT0_PS
Pin_tx__0__SHIFT EQU 5
Pin_tx__DR EQU CYREG_PRT0_DR
Pin_tx__INTCFG EQU CYREG_PRT0_INTCFG
Pin_tx__INTSTAT EQU CYREG_PRT0_INTSTAT
Pin_tx__MASK EQU 0x20
Pin_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Pin_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Pin_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Pin_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Pin_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Pin_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Pin_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Pin_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Pin_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Pin_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Pin_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Pin_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Pin_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Pin_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Pin_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Pin_tx__PC EQU CYREG_PRT0_PC
Pin_tx__PC2 EQU CYREG_PRT0_PC2
Pin_tx__PORT EQU 0
Pin_tx__PS EQU CYREG_PRT0_PS
Pin_tx__SHIFT EQU 5

/* WdtIsr */
WdtIsr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WdtIsr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WdtIsr__INTC_MASK EQU 0x200
WdtIsr__INTC_NUMBER EQU 9
WdtIsr__INTC_PRIOR_MASK EQU 0xC000
WdtIsr__INTC_PRIOR_NUM EQU 3
WdtIsr__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WdtIsr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WdtIsr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* zigbee_BUART */
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A1_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D1_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F0_02
zigbee_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F1_02
zigbee_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
zigbee_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A0_03
zigbee_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A1_03
zigbee_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
zigbee_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D0_03
zigbee_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D1_03
zigbee_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
zigbee_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
zigbee_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F0_03
zigbee_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F1_03
zigbee_BUART_sTX_TxSts__0__MASK EQU 0x01
zigbee_BUART_sTX_TxSts__0__POS EQU 0
zigbee_BUART_sTX_TxSts__1__MASK EQU 0x02
zigbee_BUART_sTX_TxSts__1__POS EQU 1
zigbee_BUART_sTX_TxSts__2__MASK EQU 0x04
zigbee_BUART_sTX_TxSts__2__POS EQU 2
zigbee_BUART_sTX_TxSts__3__MASK EQU 0x08
zigbee_BUART_sTX_TxSts__3__POS EQU 3
zigbee_BUART_sTX_TxSts__MASK EQU 0x0F
zigbee_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK_03
zigbee_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
zigbee_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST_03

/* zigbee_IntClock */
zigbee_IntClock__DIVIDER_MASK EQU 0x0000FFFF
zigbee_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_B00
zigbee_IntClock__ENABLE_MASK EQU 0x80000000
zigbee_IntClock__MASK EQU 0x80000000
zigbee_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Accelero_SCB */
Accelero_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
Accelero_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
Accelero_SCB__CTRL EQU CYREG_SCB0_CTRL
Accelero_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
Accelero_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
Accelero_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
Accelero_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
Accelero_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
Accelero_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
Accelero_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
Accelero_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
Accelero_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
Accelero_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
Accelero_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
Accelero_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
Accelero_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
Accelero_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
Accelero_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
Accelero_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
Accelero_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
Accelero_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
Accelero_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
Accelero_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
Accelero_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
Accelero_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
Accelero_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
Accelero_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
Accelero_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
Accelero_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
Accelero_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
Accelero_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
Accelero_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
Accelero_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
Accelero_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
Accelero_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
Accelero_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
Accelero_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
Accelero_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
Accelero_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
Accelero_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
Accelero_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
Accelero_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
Accelero_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
Accelero_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
Accelero_SCB__INTR_M EQU CYREG_SCB0_INTR_M
Accelero_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
Accelero_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
Accelero_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
Accelero_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
Accelero_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
Accelero_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
Accelero_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
Accelero_SCB__INTR_S EQU CYREG_SCB0_INTR_S
Accelero_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
Accelero_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
Accelero_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
Accelero_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
Accelero_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
Accelero_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
Accelero_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
Accelero_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
Accelero_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
Accelero_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
Accelero_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
Accelero_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
Accelero_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
Accelero_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
Accelero_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
Accelero_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
Accelero_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
Accelero_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
Accelero_SCB__SS0_POSISTION EQU 0
Accelero_SCB__SS1_POSISTION EQU 1
Accelero_SCB__SS2_POSISTION EQU 2
Accelero_SCB__SS3_POSISTION EQU 3
Accelero_SCB__STATUS EQU CYREG_SCB0_STATUS
Accelero_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
Accelero_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
Accelero_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
Accelero_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
Accelero_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
Accelero_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
Accelero_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
Accelero_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* Accelero_SCB_IRQ */
Accelero_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
Accelero_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
Accelero_SCB_IRQ__INTC_MASK EQU 0x400
Accelero_SCB_IRQ__INTC_NUMBER EQU 10
Accelero_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
Accelero_SCB_IRQ__INTC_PRIOR_NUM EQU 3
Accelero_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
Accelero_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
Accelero_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Accelero_SCBCLK */
Accelero_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
Accelero_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
Accelero_SCBCLK__ENABLE_MASK EQU 0x80000000
Accelero_SCBCLK__MASK EQU 0x80000000
Accelero_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Accelero_scl */
Accelero_scl__0__DM__MASK EQU 0x07
Accelero_scl__0__DM__SHIFT EQU 0
Accelero_scl__0__DR EQU CYREG_PRT4_DR
Accelero_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Accelero_scl__0__HSIOM_MASK EQU 0x0000000F
Accelero_scl__0__HSIOM_SHIFT EQU 0
Accelero_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
Accelero_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Accelero_scl__0__MASK EQU 0x01
Accelero_scl__0__PC EQU CYREG_PRT4_PC
Accelero_scl__0__PC2 EQU CYREG_PRT4_PC2
Accelero_scl__0__PORT EQU 4
Accelero_scl__0__PS EQU CYREG_PRT4_PS
Accelero_scl__0__SHIFT EQU 0
Accelero_scl__DR EQU CYREG_PRT4_DR
Accelero_scl__INTCFG EQU CYREG_PRT4_INTCFG
Accelero_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
Accelero_scl__MASK EQU 0x01
Accelero_scl__PC EQU CYREG_PRT4_PC
Accelero_scl__PC2 EQU CYREG_PRT4_PC2
Accelero_scl__PORT EQU 4
Accelero_scl__PS EQU CYREG_PRT4_PS
Accelero_scl__SHIFT EQU 0

/* Accelero_sda */
Accelero_sda__0__DM__MASK EQU 0x38
Accelero_sda__0__DM__SHIFT EQU 3
Accelero_sda__0__DR EQU CYREG_PRT4_DR
Accelero_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
Accelero_sda__0__HSIOM_MASK EQU 0x000000F0
Accelero_sda__0__HSIOM_SHIFT EQU 4
Accelero_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
Accelero_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
Accelero_sda__0__MASK EQU 0x02
Accelero_sda__0__PC EQU CYREG_PRT4_PC
Accelero_sda__0__PC2 EQU CYREG_PRT4_PC2
Accelero_sda__0__PORT EQU 4
Accelero_sda__0__PS EQU CYREG_PRT4_PS
Accelero_sda__0__SHIFT EQU 1
Accelero_sda__DR EQU CYREG_PRT4_DR
Accelero_sda__INTCFG EQU CYREG_PRT4_INTCFG
Accelero_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
Accelero_sda__MASK EQU 0x02
Accelero_sda__PC EQU CYREG_PRT4_PC
Accelero_sda__PC2 EQU CYREG_PRT4_PC2
Accelero_sda__PORT EQU 4
Accelero_sda__PS EQU CYREG_PRT4_PS
Accelero_sda__SHIFT EQU 1

/* Pin_gestion_sleep_xbee */
Pin_gestion_sleep_xbee__0__DM__MASK EQU 0x38000
Pin_gestion_sleep_xbee__0__DM__SHIFT EQU 15
Pin_gestion_sleep_xbee__0__DR EQU CYREG_PRT3_DR
Pin_gestion_sleep_xbee__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_gestion_sleep_xbee__0__HSIOM_MASK EQU 0x00F00000
Pin_gestion_sleep_xbee__0__HSIOM_SHIFT EQU 20
Pin_gestion_sleep_xbee__0__INTCFG EQU CYREG_PRT3_INTCFG
Pin_gestion_sleep_xbee__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_gestion_sleep_xbee__0__MASK EQU 0x20
Pin_gestion_sleep_xbee__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_gestion_sleep_xbee__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_gestion_sleep_xbee__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_gestion_sleep_xbee__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_gestion_sleep_xbee__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_gestion_sleep_xbee__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_gestion_sleep_xbee__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_gestion_sleep_xbee__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_gestion_sleep_xbee__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_gestion_sleep_xbee__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_gestion_sleep_xbee__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_gestion_sleep_xbee__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_gestion_sleep_xbee__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_gestion_sleep_xbee__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_gestion_sleep_xbee__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_gestion_sleep_xbee__0__PC EQU CYREG_PRT3_PC
Pin_gestion_sleep_xbee__0__PC2 EQU CYREG_PRT3_PC2
Pin_gestion_sleep_xbee__0__PORT EQU 3
Pin_gestion_sleep_xbee__0__PS EQU CYREG_PRT3_PS
Pin_gestion_sleep_xbee__0__SHIFT EQU 5
Pin_gestion_sleep_xbee__DR EQU CYREG_PRT3_DR
Pin_gestion_sleep_xbee__INTCFG EQU CYREG_PRT3_INTCFG
Pin_gestion_sleep_xbee__INTSTAT EQU CYREG_PRT3_INTSTAT
Pin_gestion_sleep_xbee__MASK EQU 0x20
Pin_gestion_sleep_xbee__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_gestion_sleep_xbee__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_gestion_sleep_xbee__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_gestion_sleep_xbee__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_gestion_sleep_xbee__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_gestion_sleep_xbee__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_gestion_sleep_xbee__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_gestion_sleep_xbee__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_gestion_sleep_xbee__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_gestion_sleep_xbee__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_gestion_sleep_xbee__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_gestion_sleep_xbee__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_gestion_sleep_xbee__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_gestion_sleep_xbee__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_gestion_sleep_xbee__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_gestion_sleep_xbee__PC EQU CYREG_PRT3_PC
Pin_gestion_sleep_xbee__PC2 EQU CYREG_PRT3_PC2
Pin_gestion_sleep_xbee__PORT EQU 3
Pin_gestion_sleep_xbee__PS EQU CYREG_PRT3_PS
Pin_gestion_sleep_xbee__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 4000000
CYDEV_BCLK__HFCLK__KHZ EQU 4000
CYDEV_BCLK__HFCLK__MHZ EQU 4
CYDEV_BCLK__SYSCLK__HZ EQU 2000000
CYDEV_BCLK__SYSCLK__KHZ EQU 2000
CYDEV_BCLK__SYSCLK__MHZ EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
