module wideexpr_00933(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -($signed((s5)^~(-((6'sb111100)+((5'sb01110)<<<(s7))))));
  assign y1 = ((3'sb000)-((((1'sb0)&(1'sb0))&((5'sb10001)<<<(s7)))^(s0)))<((($signed(+(s6)))>>>(u7))>>>({1{((4'sb0101)!=(s6))>>>((ctrl[1]?s3:s6))}}));
  assign y2 = (ctrl[1]?$signed(((ctrl[2]?s0:(5'sb10111)>>>(s5)))>>>(({2{2'sb10}})<=((u4)-(1'b0)))):s7);
  assign y3 = ((((ctrl[1]?$unsigned(((s3)-((s5)|(s1)))>>(((s0)<<<(s3))<<(-(s3)))):s1))<<((ctrl[2]?+((((1'sb1)^~(s7))-((ctrl[0]?s3:s5)))+((ctrl[4]?+(4'sb1010):(1'sb0)<<<(1'sb1)))):(($signed((s4)^(s0)))>>($signed({2'sb11,u7})))|(s2))))^(((((-(+(1'sb1)))>>((-(s7))^~($signed(1'sb1))))>>>($signed($signed((u3)>>(5'sb11010)))))>>>(((($signed(4'sb1110))^(+(s4)))<<($signed((ctrl[0]?3'sb101:3'b111))))>>>(((ctrl[6]?$signed(s5):$signed(s0)))|(($signed(u2))<<<((s0)<=(s1))))))<=(-((+((ctrl[4]?3'sb000:(ctrl[6]?1'sb1:s1))))!=(s1)))))<<<(((4'sb0010)&(+(5'sb01100)))>((5'sb11111)<<({-((ctrl[4]?(2'sb00)+((s0)&(s5)):(5'sb10000)+(+(s0)))),!($signed(s3)),6'sb000001})));
  assign y4 = (ctrl[2]?+((+({(ctrl[3]?s4:1'sb1),$signed(1'sb0),(u0)<(u7),(ctrl[1]?6'sb111000:s6)}))<<(4'sb0100)):s0);
  assign y5 = (ctrl[6]?^((s3)==((-($signed(u6)))^((s4)|((ctrl[6]?s3:4'sb0111))))):(((1'sb1)|((ctrl[7]?4'sb1011:s3)))>((-((s6)>>(4'b0011)))-(s4)))<(3'b010));
  assign y6 = 2'sb00;
  assign y7 = (s0)!=($signed((ctrl[6]?s4:s4)));
endmodule
