Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 22 16:07:40 2021
| Host         : DESKTOP-LEJH40V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_all_timing_summary_routed.rpt -pb project_all_timing_summary_routed.pb -rpx project_all_timing_summary_routed.rpx -warn_on_violation
| Design       : project_all
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d1/a0/cnt_reg[9]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[0]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[10]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[1]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[2]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[3]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[4]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[5]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[6]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[7]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[8]/Q (HIGH)

 There are 332 register/latch pins with no clock driven by root clock pin: v2/v_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 931 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.166        0.000                      0                  923        0.176        0.000                      0                  923        3.000        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c2/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c2/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.147        0.000                      0                   58        0.238        0.000                      0                   58        9.500        0.000                       0                    28  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin                 5.142        0.000                      0                  105        0.261        0.000                      0                  105        4.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.166        0.000                      0                  760        0.176        0.000                      0                  760  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c2/inst/clk_in1
  To Clock:  c2/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.828ns (19.270%)  route 3.469ns (80.730%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.552     6.117    v2/v_cnt[10]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  v2/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X21Y48         FDRE                                         r  v2/v_cnt_reg[5]/C
                         clock pessimism              0.087    21.777    
                         clock uncertainty           -0.084    21.694    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    21.265    v2/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                 15.147    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.492%)  route 3.420ns (80.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.068    v2/v_cnt[10]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism              0.087    21.777    
                         clock uncertainty           -0.084    21.694    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    21.265    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.492%)  route 3.420ns (80.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.068    v2/v_cnt[10]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[6]/C
                         clock pessimism              0.087    21.777    
                         clock uncertainty           -0.084    21.694    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    21.265    v2/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.492%)  route 3.420ns (80.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.068    v2/v_cnt[10]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[8]/C
                         clock pessimism              0.087    21.777    
                         clock uncertainty           -0.084    21.694    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    21.265    v2/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.196ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.492%)  route 3.420ns (80.508%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.068    v2/v_cnt[10]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[9]/C
                         clock pessimism              0.087    21.777    
                         clock uncertainty           -0.084    21.694    
    SLICE_X21Y49         FDRE (Setup_fdre_C_R)       -0.429    21.265    v2/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.265    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                 15.196    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.069    v2/v_cnt[10]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[1]/C
                         clock pessimism              0.108    21.798    
                         clock uncertainty           -0.084    21.715    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.429    21.286    v2/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.069    v2/v_cnt[10]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[2]/C
                         clock pessimism              0.108    21.798    
                         clock uncertainty           -0.084    21.715    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.429    21.286    v2/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.069    v2/v_cnt[10]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[4]/C
                         clock pessimism              0.108    21.798    
                         clock uncertainty           -0.084    21.715    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.429    21.286    v2/v_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.217ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.248ns  (logic 0.828ns (19.490%)  route 3.420ns (80.510%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.503     6.069    v2/v_cnt[10]_i_1_n_0
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[7]/C
                         clock pessimism              0.108    21.798    
                         clock uncertainty           -0.084    21.715    
    SLICE_X19Y49         FDRE (Setup_fdre_C_R)       -0.429    21.286    v2/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                          -6.069    
  -------------------------------------------------------------------
                         slack                                 15.217    

Slack (MET) :             15.235ns  (required time - arrival time)
  Source:                 v2/v_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.828ns (19.470%)  route 3.425ns (80.530%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 21.690 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.818     1.820    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y49         FDRE (Prop_fdre_C_Q)         0.456     2.276 r  v2/v_cnt_reg[3]/Q
                         net (fo=18, routed)          1.228     3.505    v2/v_addr[3]
    SLICE_X37Y49         LUT2 (Prop_lut2_I0_O)        0.124     3.629 f  v2/v_cnt[6]_i_2/O
                         net (fo=3, routed)           1.187     4.816    v2/v_cnt[6]_i_2_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I0_O)        0.124     4.940 r  v2/v_cnt[10]_i_4/O
                         net (fo=2, routed)           0.502     5.442    v2/v_cnt[10]_i_4_n_0
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.124     5.566 r  v2/v_cnt[10]_i_1/O
                         net (fo=10, routed)          0.507     6.073    v2/v_cnt[10]_i_1_n_0
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683    21.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687    21.690    v2/CLK
    SLICE_X18Y49         FDRE                                         r  v2/v_cnt_reg[3]/C
                         clock pessimism              0.130    21.820    
                         clock uncertainty           -0.084    21.737    
    SLICE_X18Y49         FDRE (Setup_fdre_C_R)       -0.429    21.308    v2/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.308    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                 15.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.411%)  route 0.144ns (43.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.144     0.925    v2/h_cnt_reg_n_0_[1]
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.970 r  v2/h_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.970    v2/p_0_in__0[5]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[5]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     0.732    v2/h_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.084%)  route 0.164ns (46.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  v2/h_cnt_reg[8]/Q
                         net (fo=11, routed)          0.164     0.947    v2/h_addr[8]
    SLICE_X22Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.992 r  v2/h_cnt[10]_i_2/O
                         net (fo=1, routed)           0.000     0.992    v2/p_0_in__0[10]
    SLICE_X22Y48         FDRE                                         r  v2/h_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.915     0.917    v2/CLK
    SLICE_X22Y48         FDRE                                         r  v2/h_cnt_reg[10]/C
                         clock pessimism             -0.259     0.657    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091     0.748    v2/h_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.107%)  route 0.193ns (50.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X19Y49         FDRE                                         r  v2/v_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 f  v2/v_cnt_reg[7]/Q
                         net (fo=22, routed)          0.193     0.975    v2/v_addr[7]
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.020 r  v2/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.020    v2/v_cnt[0]_i_1_n_0
    SLICE_X20Y49         FDRE                                         r  v2/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.915     0.917    v2/CLK
    SLICE_X20Y49         FDRE                                         r  v2/v_cnt_reg[0]/C
                         clock pessimism             -0.237     0.679    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.091     0.770    v2/v_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.030%)  route 0.190ns (50.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.190     0.971    v2/h_cnt_reg_n_0_[1]
    SLICE_X25Y48         LUT3 (Prop_lut3_I0_O)        0.042     1.013 r  v2/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.013    v2/p_0_in__0[2]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[2]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.107     0.747    v2/h_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.905%)  route 0.192ns (51.095%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.192     0.973    v2/h_cnt_reg_n_0_[1]
    SLICE_X25Y48         LUT5 (Prop_lut5_I1_O)        0.043     1.016 r  v2/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.016    v2/p_0_in__0[4]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[4]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.107     0.747    v2/h_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 v2/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/v_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.937%)  route 0.179ns (49.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  v2/v_cnt_reg[6]/Q
                         net (fo=20, routed)          0.179     0.961    v2/v_addr[6]
    SLICE_X21Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.006 r  v2/v_cnt[10]_i_3/O
                         net (fo=1, routed)           0.000     1.006    v2/p_0_in__1[10]
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.915     0.917    v2/CLK
    SLICE_X21Y49         FDRE                                         r  v2/v_cnt_reg[10]/C
                         clock pessimism             -0.275     0.641    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.092     0.733    v2/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.902%)  route 0.202ns (52.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.639     0.641    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.782 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.202     0.984    v2/h_addr[6]
    SLICE_X23Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.029 r  v2/hs_i_1/O
                         net (fo=1, routed)           0.000     1.029    v2/p_0_in
    SLICE_X23Y49         FDRE                                         r  v2/hs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.915     0.917    v2/CLK
    SLICE_X23Y49         FDRE                                         r  v2/hs_reg/C
                         clock pessimism             -0.262     0.654    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.091     0.745    v2/hs_reg
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.436%)  route 0.190ns (50.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.190     0.971    v2/h_cnt_reg_n_0_[1]
    SLICE_X25Y48         LUT2 (Prop_lut2_I1_O)        0.045     1.016 r  v2/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.016    v2/p_0_in__0[1]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.091     0.731    v2/h_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.175%)  route 0.192ns (50.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 r  v2/h_cnt_reg[1]/Q
                         net (fo=8, routed)           0.192     0.973    v2/h_cnt_reg_n_0_[1]
    SLICE_X25Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.018 r  v2/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.018    v2/p_0_in__0[3]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[3]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     0.732    v2/h_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            v2/h_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.624     0.624    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.638     0.640    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.781 f  v2/h_cnt_reg[0]/Q
                         net (fo=9, routed)           0.193     0.975    v2/h_cnt_reg_n_0_[0]
    SLICE_X25Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.020 r  v2/h_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.020    v2/p_0_in__0[0]
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.898     0.898    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          0.914     0.916    v2/CLK
    SLICE_X25Y48         FDRE                                         r  v2/h_cnt_reg[0]/C
                         clock pessimism             -0.275     0.640    
    SLICE_X25Y48         FDRE (Hold_fdre_C_D)         0.092     0.732    v2/h_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c2/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    c2/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y48     v2/h_cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X25Y48     v2/h_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X22Y49     v2/h_cnt_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y57     v2/vs_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y48     v2/h_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y49     v2/h_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y48     v2/h_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y48     v2/h_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y49     v2/h_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y49     v2/h_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y49     v2/h_cnt_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c2/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c2/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c2/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.791ns (41.019%)  route 2.575ns (58.981%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          1.011     9.673    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.581    15.003    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[0]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    b3/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.791ns (41.019%)  route 2.575ns (58.981%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          1.011     9.673    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.581    15.003    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[1]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    b3/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.791ns (41.019%)  route 2.575ns (58.981%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          1.011     9.673    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.581    15.003    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[2]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    b3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.142ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.791ns (41.019%)  route 2.575ns (58.981%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          1.011     9.673    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.581    15.003    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[3]/C
                         clock pessimism              0.276    15.279    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    b3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.142    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 1.791ns (39.289%)  route 2.768ns (60.711%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.990     8.719    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.329     9.048 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.817     9.865    b3/prediv[15]_i_1_n_0
    SLICE_X7Y136         FDSE                                         r  b3/prediv_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X7Y136         FDSE                                         r  b3/prediv_reg[2]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X7Y136         FDSE (Setup_fdse_C_CE)      -0.205    15.040    b3/prediv_reg[2]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -9.865    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.791ns (42.387%)  route 2.434ns (57.613%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.870     9.532    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[4]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_R)       -0.429    14.816    b3/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.791ns (42.387%)  route 2.434ns (57.613%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.870     9.532    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[5]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_R)       -0.429    14.816    b3/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.791ns (42.387%)  route 2.434ns (57.613%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.870     9.532    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[6]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_R)       -0.429    14.816    b3/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.791ns (42.387%)  route 2.434ns (57.613%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.604     8.333    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y137         LUT2 (Prop_lut2_I1_O)        0.329     8.662 r  b3/cnt[0]_i_1__0/O
                         net (fo=16, routed)          0.870     9.532    b3/cnt[0]_i_1__0_n_0
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[7]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X5Y135         FDRE (Setup_fdre_C_R)       -0.429    14.816    b3/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -9.532    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.400ns  (required time - arrival time)
  Source:                 b3/prediv_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/prediv_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.791ns (40.991%)  route 2.578ns (59.009%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.306ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.704     5.306    b3/clk
    SLICE_X6Y137         FDSE                                         r  b3/prediv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y137         FDSE (Prop_fdse_C_Q)         0.478     5.784 r  b3/prediv_reg[1]/Q
                         net (fo=1, routed)           0.961     6.745    b3/prediv_reg_n_0_[1]
    SLICE_X4Y136         LUT6 (Prop_lut6_I4_O)        0.295     7.040 r  b3/delay[12]_i_11/O
                         net (fo=1, routed)           0.000     7.040    b3/delay[12]_i_11_n_0
    SLICE_X4Y136         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.572 r  b3/delay_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.572    b3/delay_reg[12]_i_3_n_0
    SLICE_X4Y137         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.729 r  b3/delay_reg[12]_i_1/CO[1]
                         net (fo=16, routed)          0.990     8.719    b3/delay_reg[12]_i_1_n_2
    SLICE_X3Y138         LUT5 (Prop_lut5_I0_O)        0.329     9.048 r  b3/prediv[15]_i_1/O
                         net (fo=16, routed)          0.628     9.676    b3/prediv[15]_i_1_n_0
    SLICE_X6Y136         FDSE                                         r  b3/prediv_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.582    15.004    b3/clk
    SLICE_X6Y136         FDSE                                         r  b3/prediv_reg[11]/C
                         clock pessimism              0.276    15.280    
                         clock uncertainty           -0.035    15.245    
    SLICE_X6Y136         FDSE (Setup_fdse_C_CE)      -0.169    15.076    b3/prediv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  5.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 b3/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.594     1.513    b3/clk
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  b3/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.772    b3/cnt_reg[15]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  b3/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.880    b3/cnt_reg[12]_i_1__0_n_4
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.863     2.029    b3/clk
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[15]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105     1.618    b3/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b3/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.512    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b3/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.773    b3/cnt_reg[11]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  b3/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.881    b3/cnt_reg[8]_i_1__0_n_4
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     2.028    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[11]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.617    b3/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b3/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.512    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b3/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.774    b3/cnt_reg[7]
    SLICE_X5Y135         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  b3/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.882    b3/cnt_reg[4]_i_1__0_n_4
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     2.028    b3/clk
    SLICE_X5Y135         FDRE                                         r  b3/cnt_reg[7]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y135         FDRE (Hold_fdre_C_D)         0.105     1.617    b3/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 b3/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.512    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y134         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b3/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    b3/cnt_reg[3]
    SLICE_X5Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  b3/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.882    b3/cnt_reg[0]_i_2_n_4
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.861     2.027    b3/clk
    SLICE_X5Y134         FDRE                                         r  b3/cnt_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y134         FDRE (Hold_fdre_C_D)         0.105     1.617    b3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.565     1.484    d1/a0/clk
    SLICE_X71Y87         FDRE                                         r  d1/a0/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y87         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  d1/a0/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.746    d1/a0/cnt_reg[3]
    SLICE_X71Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  d1/a0/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.854    d1/a0/cnt_reg[0]_i_1_n_4
    SLICE_X71Y87         FDRE                                         r  d1/a0/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.836     2.001    d1/a0/clk
    SLICE_X71Y87         FDRE                                         r  d1/a0/cnt_reg[3]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X71Y87         FDRE (Hold_fdre_C_D)         0.105     1.589    d1/a0/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.566     1.485    d1/a0/clk
    SLICE_X71Y89         FDRE                                         r  d1/a0/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y89         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  d1/a0/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120     1.747    d1/a0/cnt_reg[11]
    SLICE_X71Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  d1/a0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    d1/a0/cnt_reg[8]_i_1_n_4
    SLICE_X71Y89         FDRE                                         r  d1/a0/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.838     2.003    d1/a0/clk
    SLICE_X71Y89         FDRE                                         r  d1/a0/cnt_reg[11]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X71Y89         FDRE (Hold_fdre_C_D)         0.105     1.590    d1/a0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d1/a0/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/a0/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.566     1.485    d1/a0/clk
    SLICE_X71Y88         FDRE                                         r  d1/a0/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y88         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  d1/a0/cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.747    d1/a0/cnt_reg[7]
    SLICE_X71Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  d1/a0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.855    d1/a0/cnt_reg[4]_i_1_n_4
    SLICE_X71Y88         FDRE                                         r  d1/a0/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.838     2.003    d1/a0/clk
    SLICE_X71Y88         FDRE                                         r  d1/a0/cnt_reg[7]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X71Y88         FDRE (Hold_fdre_C_D)         0.105     1.590    d1/a0/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b3/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.594     1.513    b3/clk
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y137         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  b3/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116     1.771    b3/cnt_reg[12]
    SLICE_X5Y137         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  b3/cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.886    b3/cnt_reg[12]_i_1__0_n_7
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.863     2.029    b3/clk
    SLICE_X5Y137         FDRE                                         r  b3/cnt_reg[12]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.105     1.618    b3/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b3/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.512    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b3/cnt_reg[8]/Q
                         net (fo=2, routed)           0.116     1.770    b3/cnt_reg[8]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.885 r  b3/cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.885    b3/cnt_reg[8]_i_1__0_n_7
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     2.028    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[8]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.617    b3/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 b3/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.593     1.512    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y136         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  b3/cnt_reg[10]/Q
                         net (fo=2, routed)           0.120     1.774    b3/cnt_reg[10]
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  b3/cnt_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.885    b3/cnt_reg[8]_i_1__0_n_5
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.862     2.028    b3/clk
    SLICE_X5Y136         FDRE                                         r  b3/cnt_reg[10]/C
                         clock pessimism             -0.515     1.512    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.105     1.617    b3/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y10  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y31  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   aa1/bb1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y14  aa1/rr23/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y23  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y136  b3/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y136  b3/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y135  b3/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y135  b3/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y135  b3/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y135  b3/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y137  b3/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y137  b3/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y137  b3/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y137  b3/cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y137  b3/prediv_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y137  b3/prediv_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y137  b3/prediv_reg[12]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y137  b3/prediv_reg[13]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y137  b3/prediv_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y137  b3/prediv_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.224ns  (logic 4.669ns (38.196%)  route 7.555ns (61.804%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.192 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          3.851    14.043    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.535    14.957    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.209    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -14.043    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.145ns  (logic 4.669ns (38.443%)  route 7.476ns (61.557%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841    10.192 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          3.773    13.965    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.535    14.957    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.209    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.965    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.139ns  (logic 4.669ns (38.462%)  route 7.470ns (61.538%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[12])
                                                      3.841    10.192 r  v1/raddr__0/P[12]
                         net (fo=60, routed)          3.766    13.959    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.535    14.957    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.209    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 4.669ns (38.169%)  route 7.563ns (61.831%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841    10.192 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          3.860    14.052    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.636    15.058    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.058    
                         clock uncertainty           -0.182    14.876    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.310    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.120ns  (logic 4.669ns (38.524%)  route 7.451ns (61.476%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[10])
                                                      3.841    10.192 r  v1/raddr__0/P[10]
                         net (fo=55, routed)          3.747    13.939    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.535    14.957    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.957    
                         clock uncertainty           -0.182    14.775    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.209    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.121ns  (logic 4.669ns (38.519%)  route 7.452ns (61.481%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[2])
                                                      3.841    10.192 r  v1/raddr__0/P[2]
                         net (fo=55, routed)          3.748    13.941    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.545    14.967    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.182    14.785    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.219    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.111ns  (logic 4.669ns (38.553%)  route 7.442ns (61.447%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[11])
                                                      3.841    10.192 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          3.738    13.930    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.545    14.967    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.967    
                         clock uncertainty           -0.182    14.785    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.219    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.219    
                         arrival time                         -13.930    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.305ns  (logic 4.669ns (37.943%)  route 7.636ns (62.057%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[3])
                                                      3.841    10.192 r  v1/raddr__0/P[3]
                         net (fo=55, routed)          3.932    14.125    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y3          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.759    15.182    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.182    14.999    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.433    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.433    
                         arrival time                         -14.125    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.164ns  (logic 4.669ns (38.382%)  route 7.495ns (61.618%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 15.045 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[9])
                                                      3.841    10.192 r  v1/raddr__0/P[9]
                         net (fo=55, routed)          3.792    13.984    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.623    15.045    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.045    
                         clock uncertainty           -0.182    14.863    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.297    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.160ns  (logic 4.669ns (38.396%)  route 7.491ns (61.604%))
  Logic Levels:           4  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 15.058 - 10.000 ) 
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.809     1.809    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.817     1.819    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.456     2.275 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          1.380     3.656    v2/h_addr[6]
    SLICE_X23Y49         LUT5 (Prop_lut5_I3_O)        0.124     3.780 f  v2/raddr__0_i_27/O
                         net (fo=1, routed)           0.716     4.496    v2/raddr__0_i_27_n_0
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.124     4.620 r  v2/raddr__0_i_21/O
                         net (fo=42, routed)          0.715     5.335    v2/raddr__0_i_21_n_0
    SLICE_X20Y49         LUT4 (Prop_lut4_I0_O)        0.124     5.459 r  v2/raddr__0_i_10/O
                         net (fo=19, routed)          0.892     6.351    v1/A[0]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[0]_P[8])
                                                      3.841    10.192 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          3.787    13.979    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.636    15.058    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X3Y13         RAMB36E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    15.058    
                         clock uncertainty           -0.182    14.876    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.310    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.174ns (27.208%)  route 3.141ns (72.792%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[1])
                                                      0.707     4.303 r  v1/raddr__0/P[1]
                         net (fo=55, routed)          1.702     6.005    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.684     5.286    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.182     5.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.360     5.828    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           6.005    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.174ns (26.020%)  route 3.338ns (73.980%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[0])
                                                      0.707     4.303 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          1.899     6.202    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y10         RAMB18E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.849     5.451    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.993    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.202    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 1.174ns (26.020%)  route 3.338ns (73.980%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[0])
                                                      0.707     4.303 r  v1/raddr__0/P[0]
                         net (fo=55, routed)          1.899     6.202    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y11         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.849     5.451    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.360     5.993    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.202    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.174ns (25.921%)  route 3.355ns (74.079%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[5])
                                                      0.707     4.303 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          1.916     6.219    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y10         RAMB18E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.849     5.451    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.993    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.219    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 1.174ns (25.921%)  route 3.355ns (74.079%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.451ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[5])
                                                      0.707     4.303 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          1.916     6.219    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y11         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.849     5.451    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB18_X0Y11         RAMB18E1                                     r  aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.451    
                         clock uncertainty            0.182     5.633    
    RAMB18_X0Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.993    aa1/rr4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.993    
                         arrival time                           6.219    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.174ns (25.821%)  route 3.373ns (74.179%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[8])
                                                      0.707     4.303 r  v1/raddr__0/P[8]
                         net (fo=55, routed)          1.933     6.237    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.860     5.462    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.360     6.004    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.237    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.174ns (25.812%)  route 3.374ns (74.188%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.462ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[11])
                                                      0.707     4.303 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          1.935     6.238    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.860     5.462    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.462    
                         clock uncertainty            0.182     5.644    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.360     6.004    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.004    
                         arrival time                           6.238    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.174ns (26.847%)  route 3.199ns (73.153%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.286ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[5])
                                                      0.707     4.303 r  v1/raddr__0/P[5]
                         net (fo=55, routed)          1.760     6.063    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.684     5.286    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.286    
                         clock uncertainty            0.182     5.468    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.828    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           6.063    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.266ns  (logic 1.174ns (27.519%)  route 3.092ns (72.481%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.251ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[11])
                                                      0.707     4.303 r  v1/raddr__0/P[11]
                         net (fo=60, routed)          1.653     5.956    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[0]
    SLICE_X10Y51         FDRE                                         r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.648     5.251    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X10Y51         FDRE                                         r  aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.000     5.251    
                         clock uncertainty            0.182     5.433    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.243     5.676    aa1/rr5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.676    
                         arrival time                           5.956    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 v2/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.174ns (25.614%)  route 3.409ns (74.386%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.447ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.683     1.683    c2/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c2/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c2/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c2/inst/clkout1_buf/O
                         net (fo=26, routed)          1.687     1.690    v2/CLK
    SLICE_X22Y49         FDRE                                         r  v2/h_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.367     2.057 r  v2/h_cnt_reg[6]/Q
                         net (fo=17, routed)          0.574     2.631    v2/h_addr[6]
    SLICE_X22Y49         LUT6 (Prop_lut6_I3_O)        0.100     2.731 r  v2/raddr__0_i_14/O
                         net (fo=1, routed)           0.866     3.596    v1/C[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_C[6]_P[4])
                                                      0.707     4.303 r  v1/raddr__0/P[4]
                         net (fo=55, routed)          1.970     6.273    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y4          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.845     5.447    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.447    
                         clock uncertainty            0.182     5.629    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.989    aa1/rr2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.989    
                         arrival time                           6.273    
  -------------------------------------------------------------------
                         slack                                  0.284    





