

================================================================
== Vivado HLS Report for 'output_transfer'
================================================================
* Date:           Wed Dec 10 22:44:38 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.22|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2698|  4101|  2698|  4101|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  2048|  2048|         2|          2|          1|  1024|    yes   |
        |- Loop 2  |   646|   646|         2|          2|          1|   323|    yes   |
        |- Loop 3  |  1402|  1402|         2|          2|          1|   701|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 3
  Pipeline-0: II = 2, D = 2, States = { 2 3 }
  Pipeline-1: II = 2, D = 2, States = { 4 5 }
  Pipeline-2: II = 2, D = 2, States = { 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond7)
	3  / (!exitcond7)
3 --> 
	2  / true
4 --> 
	6  / (exitcond6)
	5  / (!exitcond6)
5 --> 
	4  / true
6 --> 
	7  / (sel_tmp)
	9  / (!sel_tmp)
7 --> 
	9  / (exitcond5)
	8  / (!exitcond5)
8 --> 
	7  / true
9 --> 
* FSM state operations: 

 <State 1>: 6.63ns
ST_1: base_output_load [1/1] 0.00ns
entry_ifconv:0  %base_output_load = load i32* @base_output, align 4 ; <i32> [#uses=5]

ST_1: sel_tmp [1/1] 2.52ns
entry_ifconv:1  %sel_tmp = icmp eq i32 %base_output_load, 3     ; <i1> [#uses=2]

ST_1: sel_tmp5 [1/1] 2.52ns
entry_ifconv:2  %sel_tmp5 = icmp eq i32 %base_output_load, 2    ; <i1> [#uses=2]

ST_1: sel_tmp4_cast [1/1] 1.37ns
entry_ifconv:3  %sel_tmp4_cast = select i1 %sel_tmp5, i10 -378, i10 -55 ; <i10> [#uses=1]

ST_1: tmp_32 [1/1] 1.37ns
entry_ifconv:4  %tmp_32 = or i1 %sel_tmp5, %sel_tmp             ; <i1> [#uses=1]

ST_1: sel_tmp6 [1/1] 1.37ns
entry_ifconv:5  %sel_tmp6 = select i1 %tmp_32, i10 %sel_tmp4_cast, i10 0 ; <i10> [#uses=1]

ST_1: sel_tmp7 [1/1] 2.52ns
entry_ifconv:6  %sel_tmp7 = icmp eq i32 %base_output_load, 1    ; <i1> [#uses=1]

ST_1: offset [1/1] 1.37ns
entry_ifconv:7  %offset = select i1 %sel_tmp7, i10 323, i10 %sel_tmp6 ; <i10> [#uses=1]

ST_1: offset_cast [1/1] 0.00ns
entry_ifconv:8  %offset_cast = zext i10 %offset to i11          ; <i11> [#uses=2]

ST_1: stg_19 [1/1] 1.39ns
entry_ifconv:9  br label %bb8


 <State 2>: 4.23ns
ST_2: i [1/1] 0.00ns
bb8:0  %i = phi i11 [ 0, %entry_ifconv ], [ %i_5, %bb6 ] ; <i11> [#uses=4]

ST_2: exitcond7 [1/1] 2.11ns
bb8:1  %exitcond7 = icmp eq i11 %i, -1024              ; <i1> [#uses=1]

ST_2: i_5 [1/1] 1.84ns
bb8:2  %i_5 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_2: stg_23 [1/1] 1.39ns
bb8:3  br i1 %exitcond7, label %bb12, label %bb6

ST_2: tmp [1/1] 0.00ns
bb6:3  %tmp = zext i11 %i to i64                       ; <i64> [#uses=1]

ST_2: tmp_s [1/1] 1.84ns
bb6:4  %tmp_s = add i11 %i, %offset_cast               ; <i11> [#uses=1]

ST_2: tmp_22 [1/1] 0.00ns
bb6:5  %tmp_22 = zext i11 %tmp_s to i64                ; <i64> [#uses=1]

ST_2: output_buffer_V_addr [1/1] 0.00ns
bb6:6  %output_buffer_V_addr = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_22 ; <i32*> [#uses=2]

ST_2: p_Val2_s [2/2] 2.39ns
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

ST_2: output_array_V_addr [1/1] 0.00ns
bb6:8  %output_array_V_addr = getelementptr [1024 x i32]* @output_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_2: p_Val2_283 [2/2] 2.39ns
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]


 <State 3>: 7.22ns
ST_3: empty [1/1] 0.00ns
bb6:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_3: tmp_33 [1/1] 0.00ns
bb6:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str391) nounwind ; <i32> [#uses=1]

ST_3: stg_33 [1/1] 0.00ns
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_3: p_Val2_s [1/2] 2.39ns
bb6:7  %p_Val2_s = load i32* %output_buffer_V_addr, align 4 ; <i32> [#uses=1]

ST_3: p_Val2_283 [1/2] 2.39ns
bb6:9  %p_Val2_283 = load i32* %output_array_V_addr, align 4 ; <i32> [#uses=1]

ST_3: r_V [1/1] 2.44ns
bb6:10  %r_V = add i32 %p_Val2_283, %p_Val2_s           ; <i32> [#uses=1]

ST_3: stg_37 [1/1] 2.39ns
bb6:11  store i32 %r_V, i32* %output_buffer_V_addr, align 4

ST_3: empty_88 [1/1] 0.00ns
bb6:12  %empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str391, i32 %tmp_33) nounwind ; <i32> [#uses=0]

ST_3: stg_39 [1/1] 0.00ns
bb6:13  br label %bb8


 <State 4>: 4.23ns
ST_4: jj [1/1] 0.00ns
bb12:0  %jj = phi i9 [ %jj_1, %bb11 ], [ 0, %bb8 ]      ; <i9> [#uses=4]

ST_4: exitcond6 [1/1] 2.03ns
bb12:1  %exitcond6 = icmp eq i9 %jj, -189               ; <i1> [#uses=1]

ST_4: jj_1 [1/1] 1.84ns
bb12:2  %jj_1 = add i9 %jj, 1                           ; <i9> [#uses=1]

ST_4: stg_43 [1/1] 0.00ns
bb12:3  br i1 %exitcond6, label %bb13, label %bb11

ST_4: jj_cast [1/1] 0.00ns
bb11:0  %jj_cast = zext i9 %jj to i11                   ; <i11> [#uses=1]

ST_4: tmp_24 [1/1] 1.84ns
bb11:4  %tmp_24 = add i11 %jj_cast, %offset_cast        ; <i11> [#uses=1]

ST_4: tmp_25 [1/1] 0.00ns
bb11:5  %tmp_25 = zext i11 %tmp_24 to i64               ; <i64> [#uses=1]

ST_4: output_buffer_V_addr_1 [1/1] 0.00ns
bb11:7  %output_buffer_V_addr_1 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_25 ; <i32*> [#uses=2]

ST_4: output_buffer_V_load [2/2] 2.39ns
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]


 <State 5>: 4.78ns
ST_5: empty_89 [1/1] 0.00ns
bb11:1  %empty_89 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 323, i64 323, i64 323) nounwind ; <i32> [#uses=0]

ST_5: tmp_34 [1/1] 0.00ns
bb11:2  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str492) nounwind ; <i32> [#uses=1]

ST_5: stg_51 [1/1] 0.00ns
bb11:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_5: tmp_26 [1/1] 0.00ns
bb11:6  %tmp_26 = zext i9 %jj to i64                    ; <i64> [#uses=1]

ST_5: output_buffer_V_load [1/2] 2.39ns
bb11:8  %output_buffer_V_load = load i32* %output_buffer_V_addr_1, align 4 ; <i32> [#uses=1]

ST_5: transfer_array_V_addr [1/1] 0.00ns
bb11:9  %transfer_array_V_addr = getelementptr [323 x i32]* @transfer_array_V, i64 0, i64 %tmp_26 ; <i32*> [#uses=1]

ST_5: stg_55 [1/1] 2.39ns
bb11:10  store i32 %output_buffer_V_load, i32* %transfer_array_V_addr, align 4

ST_5: stg_56 [1/1] 2.39ns
bb11:11  store i32 0, i32* %output_buffer_V_addr_1, align 4

ST_5: empty_90 [1/1] 0.00ns
bb11:12  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str492, i32 %tmp_34) nounwind ; <i32> [#uses=0]

ST_5: stg_58 [1/1] 0.00ns
bb11:13  br label %bb12


 <State 6>: 1.39ns
ST_6: stg_59 [1/1] 1.39ns
bb13:0  br i1 %sel_tmp, label %bb17, label %bb18


 <State 7>: 4.23ns
ST_7: j [1/1] 0.00ns
bb17:0  %j = phi i10 [ %j_1, %bb16 ], [ 0, %bb13 ]      ; <i10> [#uses=4]

ST_7: exitcond5 [1/1] 2.07ns
bb17:1  %exitcond5 = icmp eq i10 %j, -323               ; <i1> [#uses=1]

ST_7: j_1 [1/1] 1.84ns
bb17:2  %j_1 = add i10 %j, 1                            ; <i10> [#uses=1]

ST_7: stg_63 [1/1] 0.00ns
bb17:3  br i1 %exitcond5, label %bb18, label %bb16

ST_7: j_cast9 [1/1] 0.00ns
bb16:0  %j_cast9 = zext i10 %j to i11                   ; <i11> [#uses=1]

ST_7: tmp_29 [1/1] 1.84ns
bb16:4  %tmp_29 = add i11 %j_cast9, -756                ; <i11> [#uses=1]

ST_7: tmp_30 [1/1] 0.00ns
bb16:5  %tmp_30 = zext i11 %tmp_29 to i64               ; <i64> [#uses=1]

ST_7: output_buffer_V_addr_2 [1/1] 0.00ns
bb16:7  %output_buffer_V_addr_2 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_30 ; <i32*> [#uses=2]

ST_7: output_buffer_V_load_1 [2/2] 2.39ns
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]


 <State 8>: 4.78ns
ST_8: empty_91 [1/1] 0.00ns
bb16:1  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 701, i64 701, i64 701) nounwind ; <i32> [#uses=0]

ST_8: tmp_35 [1/1] 0.00ns
bb16:2  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind ; <i32> [#uses=1]

ST_8: stg_71 [1/1] 0.00ns
bb16:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str70) nounwind

ST_8: tmp_31 [1/1] 0.00ns
bb16:6  %tmp_31 = zext i10 %j to i64                    ; <i64> [#uses=1]

ST_8: output_buffer_V_load_1 [1/2] 2.39ns
bb16:8  %output_buffer_V_load_1 = load i32* %output_buffer_V_addr_2, align 4 ; <i32> [#uses=1]

ST_8: output_buffer_V_addr_3 [1/1] 0.00ns
bb16:9  %output_buffer_V_addr_3 = getelementptr [1993 x i32]* @output_buffer_V, i64 0, i64 %tmp_31 ; <i32*> [#uses=1]

ST_8: stg_75 [1/1] 2.39ns
bb16:10  store i32 %output_buffer_V_load_1, i32* %output_buffer_V_addr_3, align 4

ST_8: stg_76 [1/1] 2.39ns
bb16:11  store i32 0, i32* %output_buffer_V_addr_2, align 4

ST_8: empty_92 [1/1] 0.00ns
bb16:12  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_35) nounwind ; <i32> [#uses=0]

ST_8: stg_78 [1/1] 0.00ns
bb16:13  br label %bb17


 <State 9>: 5.18ns
ST_9: tmp_27 [1/1] 2.44ns
bb18:0  %tmp_27 = add nsw i32 %base_output_load, 1      ; <i32> [#uses=2]

ST_9: tmp_98 [1/1] 0.00ns
bb18:1  %tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_27, i32 31) ; <i1> [#uses=1]

ST_9: tmp_99 [1/1] 0.00ns
bb18:2  %tmp_99 = trunc i32 %tmp_27 to i2               ; <i2> [#uses=1]

ST_9: p_and_f [1/1] 0.00ns
bb18:3  %p_and_f = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_99) ; <i32> [#uses=1]

ST_9: p_neg [1/1] 1.37ns
bb18:4  %p_neg = xor i32 %base_output_load, -1          ; <i32> [#uses=1]

ST_9: tmp_100 [1/1] 0.00ns
bb18:5  %tmp_100 = trunc i32 %p_neg to i2               ; <i2> [#uses=1]

ST_9: p_and_t [1/1] 0.00ns
bb18:6  %p_and_t = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 0, i2 %tmp_100) ; <i32> [#uses=1]

ST_9: p_neg_t [1/1] 2.44ns
bb18:7  %p_neg_t = sub i32 0, %p_and_t                  ; <i32> [#uses=1]

ST_9: tmp_28 [1/1] 1.37ns
bb18:8  %tmp_28 = select i1 %tmp_98, i32 %p_neg_t, i32 %p_and_f ; <i32> [#uses=1]

ST_9: stg_88 [1/1] 0.00ns
bb18:9  store i32 %tmp_28, i32* @base_output, align 4

ST_9: stg_89 [1/1] 0.00ns
bb18:10  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ base_output]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=0; mode=0xc6fbeb0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ output_buffer_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=2; mode=0xdab9c70; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ output_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=2; mode=0xbe5bf00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ transfer_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=2; mode=0xd7ca9a0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
base_output_load       (load             ) [ 0011111111]
sel_tmp                (icmp             ) [ 0011111000]
sel_tmp5               (icmp             ) [ 0000000000]
sel_tmp4_cast          (select           ) [ 0000000000]
tmp_32                 (or               ) [ 0000000000]
sel_tmp6               (select           ) [ 0000000000]
sel_tmp7               (icmp             ) [ 0000000000]
offset                 (select           ) [ 0000000000]
offset_cast            (zext             ) [ 0011110000]
stg_19                 (br               ) [ 0111000000]
i                      (phi              ) [ 0010000000]
exitcond7              (icmp             ) [ 0011000000]
i_5                    (add              ) [ 0111000000]
stg_23                 (br               ) [ 0011110000]
tmp                    (zext             ) [ 0000000000]
tmp_s                  (add              ) [ 0000000000]
tmp_22                 (zext             ) [ 0000000000]
output_buffer_V_addr   (getelementptr    ) [ 0001000000]
output_array_V_addr    (getelementptr    ) [ 0001000000]
empty                  (speclooptripcount) [ 0000000000]
tmp_33                 (specregionbegin  ) [ 0000000000]
stg_33                 (specpipeline     ) [ 0000000000]
p_Val2_s               (load             ) [ 0000000000]
p_Val2_283             (load             ) [ 0000000000]
r_V                    (add              ) [ 0000000000]
stg_37                 (store            ) [ 0000000000]
empty_88               (specregionend    ) [ 0000000000]
stg_39                 (br               ) [ 0111000000]
jj                     (phi              ) [ 0000110000]
exitcond6              (icmp             ) [ 0000110000]
jj_1                   (add              ) [ 0010110000]
stg_43                 (br               ) [ 0000000000]
jj_cast                (zext             ) [ 0000000000]
tmp_24                 (add              ) [ 0000000000]
tmp_25                 (zext             ) [ 0000000000]
output_buffer_V_addr_1 (getelementptr    ) [ 0000010000]
empty_89               (speclooptripcount) [ 0000000000]
tmp_34                 (specregionbegin  ) [ 0000000000]
stg_51                 (specpipeline     ) [ 0000000000]
tmp_26                 (zext             ) [ 0000000000]
output_buffer_V_load   (load             ) [ 0000000000]
transfer_array_V_addr  (getelementptr    ) [ 0000000000]
stg_55                 (store            ) [ 0000000000]
stg_56                 (store            ) [ 0000000000]
empty_90               (specregionend    ) [ 0000000000]
stg_58                 (br               ) [ 0010110000]
stg_59                 (br               ) [ 0000001110]
j                      (phi              ) [ 0000000110]
exitcond5              (icmp             ) [ 0000000110]
j_1                    (add              ) [ 0000001110]
stg_63                 (br               ) [ 0000000000]
j_cast9                (zext             ) [ 0000000000]
tmp_29                 (add              ) [ 0000000000]
tmp_30                 (zext             ) [ 0000000000]
output_buffer_V_addr_2 (getelementptr    ) [ 0000000010]
empty_91               (speclooptripcount) [ 0000000000]
tmp_35                 (specregionbegin  ) [ 0000000000]
stg_71                 (specpipeline     ) [ 0000000000]
tmp_31                 (zext             ) [ 0000000000]
output_buffer_V_load_1 (load             ) [ 0000000000]
output_buffer_V_addr_3 (getelementptr    ) [ 0000000000]
stg_75                 (store            ) [ 0000000000]
stg_76                 (store            ) [ 0000000000]
empty_92               (specregionend    ) [ 0000000000]
stg_78                 (br               ) [ 0000001110]
tmp_27                 (add              ) [ 0000000000]
tmp_98                 (bitselect        ) [ 0000000000]
tmp_99                 (trunc            ) [ 0000000000]
p_and_f                (bitconcatenate   ) [ 0000000000]
p_neg                  (xor              ) [ 0000000000]
tmp_100                (trunc            ) [ 0000000000]
p_and_t                (bitconcatenate   ) [ 0000000000]
p_neg_t                (sub              ) [ 0000000000]
tmp_28                 (select           ) [ 0000000000]
stg_88                 (store            ) [ 0000000000]
stg_89                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="base_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_output"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_buffer_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="transfer_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transfer_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str391"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str492"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="base_output_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_output_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="stg_88_store_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/9 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_buffer_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_V_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="11" slack="1"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
<pin id="150" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_Val2_s/2 stg_37/3 output_buffer_V_load/4 stg_56/5 output_buffer_V_load_1/7 stg_75/8 stg_76/8 "/>
</bind>
</comp>

<comp id="97" class="1004" name="output_array_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="11" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_V_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_283/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="output_buffer_V_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_V_addr_1/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="transfer_array_V_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transfer_array_V_addr/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stg_55_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="output_buffer_V_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="11" slack="0"/>
<pin id="135" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_V_addr_2/7 "/>
</bind>
</comp>

<comp id="139" class="1004" name="output_buffer_V_addr_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_buffer_V_addr_3/8 "/>
</bind>
</comp>

<comp id="152" class="1005" name="i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="jj_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="1"/>
<pin id="165" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="jj (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="jj_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="1" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="jj/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="1"/>
<pin id="177" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="10" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sel_tmp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sel_tmp5_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="3" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sel_tmp4_cast_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="0" index="2" bw="7" slack="0"/>
<pin id="204" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp4_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_32_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sel_tmp6_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="10" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sel_tmp7_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="offset_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="10" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="offset/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="offset_cast_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="0"/>
<pin id="238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="offset_cast/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="exitcond7_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="0" index="1" bw="11" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="10" slack="1"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_22_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="11" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond6_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond6/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="jj_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="jj_1/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="jj_cast_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="jj_cast/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_24_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="2"/>
<pin id="293" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_25_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_25/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_26_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_26/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="exitcond5_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="j_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="10" slack="0"/>
<pin id="313" dir="0" index="1" bw="2" slack="0"/>
<pin id="314" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/7 "/>
</bind>
</comp>

<comp id="317" class="1004" name="j_cast9_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="j_cast9/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_29_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="0"/>
<pin id="323" dir="0" index="1" bw="11" slack="0"/>
<pin id="324" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_30_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="11" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_30/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_31_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="1"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_31/8 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_27_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="5"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/9 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_98_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_98/9 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_99_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_99/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_and_f_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="2" slack="0"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f/9 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_neg_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="5"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_neg/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_100_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_100/9 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_and_t_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="2" slack="0"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_t/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_neg_t_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t/9 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_28_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="32" slack="0"/>
<pin id="388" dir="0" index="2" bw="32" slack="0"/>
<pin id="389" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_28/9 "/>
</bind>
</comp>

<comp id="394" class="1005" name="base_output_load_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="5"/>
<pin id="396" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="base_output_load "/>
</bind>
</comp>

<comp id="400" class="1005" name="sel_tmp_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="3"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sel_tmp "/>
</bind>
</comp>

<comp id="404" class="1005" name="offset_cast_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="11" slack="1"/>
<pin id="406" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="offset_cast "/>
</bind>
</comp>

<comp id="410" class="1005" name="exitcond7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_5_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="419" class="1005" name="output_buffer_V_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="11" slack="1"/>
<pin id="421" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_V_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="output_array_V_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="10" slack="1"/>
<pin id="426" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="output_array_V_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="exitcond6_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="433" class="1005" name="jj_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="9" slack="0"/>
<pin id="435" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="jj_1 "/>
</bind>
</comp>

<comp id="438" class="1005" name="output_buffer_V_addr_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="1"/>
<pin id="440" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_V_addr_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="exitcond5_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="447" class="1005" name="j_1_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="output_buffer_V_addr_2_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="1"/>
<pin id="454" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_buffer_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="92" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="131" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="144"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="92" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="92" pin=4"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="192"><net_src comp="76" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="8" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="76" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="10" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="194" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="194" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="188" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="200" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="16" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="226"><net_src comp="76" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="214" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="156" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="156" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="156" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="261"><net_src comp="156" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="271"><net_src comp="104" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="92" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="267" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="278"><net_src comp="167" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="46" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="167" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="167" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="303"><net_src comp="163" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="309"><net_src comp="179" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="179" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="58" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="179" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="317" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="60" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="335"><net_src comp="175" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="66" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="337" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="70" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="72" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="74" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="70" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="72" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="371" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="390"><net_src comp="342" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="354" pin="3"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="385" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="397"><net_src comp="76" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="399"><net_src comp="394" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="403"><net_src comp="188" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="236" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="413"><net_src comp="240" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="246" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="422"><net_src comp="85" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="427"><net_src comp="97" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="432"><net_src comp="274" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="280" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="441"><net_src comp="109" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="446"><net_src comp="305" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="311" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="455"><net_src comp="131" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="92" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: base_output | {9 }
  - Chain level:
	State 1
		sel_tmp4_cast : 1
		tmp_32 : 1
		sel_tmp6 : 1
		offset : 2
		offset_cast : 3
	State 2
		exitcond7 : 1
		i_5 : 1
		stg_23 : 2
		tmp : 1
		tmp_s : 1
		tmp_22 : 2
		output_buffer_V_addr : 3
		p_Val2_s : 4
		output_array_V_addr : 2
		p_Val2_283 : 3
	State 3
		r_V : 1
		stg_37 : 2
		empty_88 : 1
	State 4
		exitcond6 : 1
		jj_1 : 1
		stg_43 : 2
		jj_cast : 1
		tmp_24 : 2
		tmp_25 : 3
		output_buffer_V_addr_1 : 4
		output_buffer_V_load : 5
	State 5
		transfer_array_V_addr : 1
		stg_55 : 2
		empty_90 : 1
	State 6
	State 7
		exitcond5 : 1
		j_1 : 1
		stg_63 : 2
		j_cast9 : 1
		tmp_29 : 2
		tmp_30 : 3
		output_buffer_V_addr_2 : 4
		output_buffer_V_load_1 : 5
	State 8
		output_buffer_V_addr_3 : 1
		stg_75 : 2
		empty_92 : 1
	State 9
		tmp_98 : 1
		tmp_99 : 1
		p_and_f : 2
		p_and_t : 1
		p_neg_t : 2
		tmp_28 : 3
		stg_88 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sel_tmp_fu_188    |    0    |    40   |
|          |    sel_tmp5_fu_194   |    0    |    40   |
|   icmp   |    sel_tmp7_fu_222   |    0    |    40   |
|          |   exitcond7_fu_240   |    0    |    13   |
|          |   exitcond6_fu_274   |    0    |    10   |
|          |   exitcond5_fu_305   |    0    |    11   |
|----------|----------------------|---------|---------|
|          |      i_5_fu_246      |    0    |    11   |
|          |     tmp_s_fu_257     |    0    |    11   |
|          |      r_V_fu_267      |    0    |    32   |
|    add   |      jj_1_fu_280     |    0    |    9    |
|          |     tmp_24_fu_290    |    0    |    10   |
|          |      j_1_fu_311      |    0    |    10   |
|          |     tmp_29_fu_321    |    0    |    11   |
|          |     tmp_27_fu_337    |    0    |    32   |
|----------|----------------------|---------|---------|
|          | sel_tmp4_cast_fu_200 |    0    |    10   |
|  select  |    sel_tmp6_fu_214   |    0    |    10   |
|          |     offset_fu_228    |    0    |    10   |
|          |     tmp_28_fu_385    |    0    |    32   |
|----------|----------------------|---------|---------|
|    xor   |     p_neg_fu_362     |    0    |    44   |
|----------|----------------------|---------|---------|
|    sub   |    p_neg_t_fu_379    |    0    |    32   |
|----------|----------------------|---------|---------|
|    or    |     tmp_32_fu_208    |    0    |    2    |
|----------|----------------------|---------|---------|
|          |  offset_cast_fu_236  |    0    |    0    |
|          |      tmp_fu_252      |    0    |    0    |
|          |     tmp_22_fu_262    |    0    |    0    |
|          |    jj_cast_fu_286    |    0    |    0    |
|   zext   |     tmp_25_fu_295    |    0    |    0    |
|          |     tmp_26_fu_300    |    0    |    0    |
|          |    j_cast9_fu_317    |    0    |    0    |
|          |     tmp_30_fu_327    |    0    |    0    |
|          |     tmp_31_fu_332    |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_98_fu_342    |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |     tmp_99_fu_350    |    0    |    0    |
|          |    tmp_100_fu_367    |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|    p_and_f_fu_354    |    0    |    0    |
|          |    p_and_t_fu_371    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   420   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|   base_output_load_reg_394   |   32   |
|       exitcond5_reg_443      |    1   |
|       exitcond6_reg_429      |    1   |
|       exitcond7_reg_410      |    1   |
|          i_5_reg_414         |   11   |
|           i_reg_152          |   11   |
|          j_1_reg_447         |   10   |
|           j_reg_175          |   10   |
|         jj_1_reg_433         |    9   |
|          jj_reg_163          |    9   |
|      offset_cast_reg_404     |   11   |
|  output_array_V_addr_reg_424 |   10   |
|output_buffer_V_addr_1_reg_438|   11   |
|output_buffer_V_addr_2_reg_452|   11   |
| output_buffer_V_addr_reg_419 |   11   |
|        sel_tmp_reg_400       |    1   |
+------------------------------+--------+
|             Total            |   150  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   7  |  11  |   77   ||    11   |
|  grp_access_fu_92 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_104 |  p0  |   2  |  10  |   20   ||    10   |
|     jj_reg_163    |  p0  |   2  |   9  |   18   ||    9    |
|     j_reg_175     |  p0  |   2  |  10  |   20   ||    10   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   231  || 7.69963 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   420  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   72   |
|  Register |    -   |   150  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   150  |   492  |
+-----------+--------+--------+--------+
