$date
	Fri Aug 22 17:02:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_adder_subtracter_4Bit $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 1 # SUB $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module uut $end
$var wire 1 # SUB $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 4 ( s [3:0] $end
$var wire 1 " carry $end
$var wire 1 ) c3 $end
$var wire 1 * c2 $end
$var wire 1 + c1 $end
$scope module fa0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 # c_in $end
$var wire 1 + c_out $end
$var wire 1 . sum $end
$upscope $end
$scope module fa1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 + c_in $end
$var wire 1 * c_out $end
$var wire 1 1 sum $end
$upscope $end
$scope module fa2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 * c_in $end
$var wire 1 ) c_out $end
$var wire 1 4 sum $end
$upscope $end
$scope module fa3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ) c_in $end
$var wire 1 " c_out $end
$var wire 1 7 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
11
10
0/
1.
0-
1,
0+
0*
0)
b11 (
b10 '
b1 &
b10 %
b1 $
0#
0"
b11 !
$end
#10000
1"
1)
1*
04
07
1+
11
13
16
b10 !
b10 (
0.
1/
1#
b1 %
b1 '
b11 $
b11 &
#20000
0"
17
0)
14
0*
0+
1-
00
06
b1111 !
b1111 (
1.
0,
15
0#
b101 %
b101 '
b1010 $
b1010 &
#30000
