

================================================================
== Vitis HLS Report for 'SABR_Pipeline_VITIS_LOOP_31_329'
================================================================
* Date:           Mon Jan 13 02:29:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SABR
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffva676-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1678|     1678|  13.424 us|  13.424 us|  1677|  1677|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_195  |pow_generic_double_s  |       19|       19|  0.152 us|  0.152 us|    1|    1|      yes|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |     1676|     1676|        45|         34|          1|    49|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 34, depth = 45


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 45
* Pipeline : 1
  Pipeline-0 : II = 34, D = 45, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_assign_29 = alloca i32 1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 48 'alloca' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 49 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j_29 = alloca i32 1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 50 'alloca' 'j_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%neg_half_alpha_sq_dt_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %neg_half_alpha_sq_dt"   --->   Operation 51 'read' 'neg_half_alpha_sq_dt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%alpha_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %alpha"   --->   Operation 52 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%one_plus_r_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %one_plus_r_deltat"   --->   Operation 53 'read' 'one_plus_r_deltat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%beta_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %beta"   --->   Operation 54 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sqrt_one_minus_rho_sq_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_one_minus_rho_sq"   --->   Operation 55 'read' 'sqrt_one_minus_rho_sq_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rho_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %rho"   --->   Operation 56 'read' 'rho_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sqrt_deltat_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sqrt_deltat"   --->   Operation 57 'read' 'sqrt_deltat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln31_29_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln31_29"   --->   Operation 58 'read' 'sext_ln31_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%S0_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %S0"   --->   Operation 59 'read' 'S0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sigma_init_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %sigma_init"   --->   Operation 60 'read' 'sigma_init_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln31_29_cast = sext i60 %sext_ln31_29_read"   --->   Operation 61 'sext' 'sext_ln31_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem_29, void @empty_414, i32 0, i32 0, void @empty_415, i32 64, i32 0, void @empty_29, void @empty_0, void @empty_415, i32 16, i32 16, i32 16, i32 16, void @empty_415, void @empty_415, i32 4294967295, i32 0, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.40ns)   --->   "%store_ln31 = store i6 0, i6 %j_29" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%store_ln0 = store i64 %sigma_init_read, i64 %empty"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 65 [1/1] (0.40ns)   --->   "%store_ln6 = store i64 %S0_read, i64 %x_assign_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 65 'store' 'store_ln6' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc48.29"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%j = load i6 %j_29" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 67 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem_29"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.71ns)   --->   "%icmp_ln31 = icmp_eq  i6 %j, i6 49" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 69 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.71ns)   --->   "%add_ln31 = add i6 %j, i6 1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 70 'add' 'add_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc48.29.split, void %for.inc51.29.exitStub" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 71 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln31 = store i6 %add_ln31, i6 %j_29" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 72 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.04>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_29_load = load i64 %x_assign_29" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 73 'load' 'x_assign_29_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%gmem_29_addr = getelementptr i128 %gmem_29, i64 %sext_ln31_29_cast" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 74 'getelementptr' 'gmem_29_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (7.04ns)   --->   "%gmem_29_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i128 %gmem_29_addr" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 75 'read' 'gmem_29_addr_read' <Predicate = (!icmp_ln31)> <Delay = 7.04> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i128 %gmem_29_addr_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 76 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln40_s = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %gmem_29_addr_read, i32 64, i32 127" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 77 'partselect' 'trunc_ln40_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 78 [20/20] (0.61ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 78 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 0.61> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 7.03>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln40_58 = bitcast i64 %trunc_ln40" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 79 'bitcast' 'bitcast_ln40_58' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_3 : Operation 80 [5/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40_58, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 80 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [19/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 81 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln40_59 = bitcast i64 %trunc_ln40_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 82 'bitcast' 'bitcast_ln40_59' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 83 [4/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40_58, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 83 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [5/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_59" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 84 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [18/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 85 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 7.03>
ST_5 : Operation 86 [3/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40_58, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 86 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [4/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_59" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 87 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [17/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 88 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 89 [5/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_29_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 89 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.03>
ST_6 : Operation 90 [2/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40_58, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 90 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [3/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_59" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 91 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [16/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 92 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_6 : Operation 93 [4/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_29_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 93 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.03>
ST_7 : Operation 94 [1/5] (6.25ns)   --->   "%z1 = dmul i64 %bitcast_ln40_58, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:40]   --->   Operation 94 'dmul' 'z1' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [2/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_59" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 95 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [15/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 96 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 97 [3/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_29_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 97 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.03>
ST_8 : Operation 98 [5/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 98 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/5] (6.25ns)   --->   "%mul28_s = dmul i64 %sqrt_one_minus_rho_sq_read, i64 %bitcast_ln40_59" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 99 'dmul' 'mul28_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [14/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 100 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 101 [2/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_29_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 101 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.03>
ST_9 : Operation 102 [4/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 102 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 103 [5/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 103 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [13/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 104 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_9 : Operation 105 [1/5] (6.25ns)   --->   "%mul39_s = dmul i64 %x_assign_29_load, i64 %one_plus_r_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 105 'dmul' 'mul39_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.03>
ST_10 : Operation 106 [3/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 106 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [4/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 107 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [12/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 108 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 11 <SV = 10> <Delay = 7.03>
ST_11 : Operation 109 [2/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 109 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [3/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 110 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [11/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 111 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%x_assign_29_load_1 = load i64 %x_assign_29"   --->   Operation 179 'load' 'x_assign_29_load_1' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%p_load13 = load i64 %empty"   --->   Operation 180 'load' 'p_load13' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load13"   --->   Operation 181 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %x_assign_29_out, i64 %x_assign_29_load_1"   --->   Operation 182 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.40ns)   --->   "%ret_ln0 = ret"   --->   Operation 183 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.40>

State 12 <SV = 11> <Delay = 7.03>
ST_12 : Operation 112 [1/5] (6.25ns)   --->   "%mul25_s = dmul i64 %z1, i64 %rho_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 112 'dmul' 'mul25_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 113 [2/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 113 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [10/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 114 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 7.03>
ST_13 : Operation 115 [1/5] (6.25ns)   --->   "%mul29_s = dmul i64 %mul28_s, i64 %sqrt_deltat_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 115 'dmul' 'mul29_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 116 [9/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 116 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.03>
ST_14 : Operation 117 [5/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 117 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [8/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 118 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 14> <Delay = 7.03>
ST_15 : Operation 119 [4/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 119 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [7/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 120 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 15> <Delay = 7.03>
ST_16 : Operation 121 [3/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 121 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 122 [6/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 122 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 17 <SV = 16> <Delay = 7.03>
ST_17 : Operation 123 [2/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 123 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 124 [5/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 124 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 17> <Delay = 7.03>
ST_18 : Operation 125 [1/5] (5.46ns)   --->   "%z2 = dadd i64 %mul25_s, i64 %mul29_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:41]   --->   Operation 125 'dadd' 'z2' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [4/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 126 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 18> <Delay = 7.03>
ST_19 : Operation 127 [3/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 127 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_19 : Operation 128 [5/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 128 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.03>
ST_20 : Operation 129 [2/20] (7.03ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 129 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 7.03> <CoreType = "Generic">   --->   Generic Core
ST_20 : Operation 130 [4/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 130 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.25>
ST_21 : Operation 131 [1/20] (2.16ns)   --->   "%stock_beta = call i64 @pow_generic<double>, i64 %x_assign_29_load, i64 %beta_read, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 131 'call' 'stock_beta' <Predicate = (!icmp_ln31)> <Delay = 2.16> <CoreType = "Generic">   --->   Generic Core
ST_21 : Operation 132 [3/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 132 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.25>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%p_load = load i64 %empty" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 133 'load' 'p_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_22 : Operation 134 [5/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 134 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [2/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 135 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.25>
ST_23 : Operation 136 [4/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 136 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 137 [1/5] (6.25ns)   --->   "%mul43_s = dmul i64 %z2, i64 %alpha_read" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 137 'dmul' 'mul43_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.25>
ST_24 : Operation 138 [3/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 138 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 139 [5/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 139 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.25>
ST_25 : Operation 140 [2/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 140 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 141 [4/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 141 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.25>
ST_26 : Operation 142 [1/5] (6.25ns)   --->   "%mul35_s = dmul i64 %p_load, i64 %stock_beta" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 142 'dmul' 'mul35_s' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 143 [3/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 143 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.25>
ST_27 : Operation 144 [5/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 144 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 145 [2/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 145 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.25>
ST_28 : Operation 146 [4/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 146 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 147 [1/5] (5.46ns)   --->   "%vol_exponent = dadd i64 %neg_half_alpha_sq_dt_read, i64 %mul43_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:49]   --->   Operation 147 'dadd' 'vol_exponent' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.42>
ST_29 : Operation 148 [3/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 148 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 149 [12/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 149 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.42>
ST_30 : Operation 150 [2/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 150 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 151 [11/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 151 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.42>
ST_31 : Operation 152 [1/5] (6.25ns)   --->   "%vol_term = dmul i64 %mul35_s, i64 %z1" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:45]   --->   Operation 152 'dmul' 'vol_term' <Predicate = (!icmp_ln31)> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 153 [10/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 153 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.42>
ST_32 : Operation 154 [5/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 154 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 155 [9/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 155 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.42>
ST_33 : Operation 156 [4/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 156 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 157 [8/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 157 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.42>
ST_34 : Operation 158 [3/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 158 'dadd' 'add40_s' <Predicate = (!icmp_ln31)> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 159 [7/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 159 'dexp' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.42>
ST_35 : Operation 160 [2/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 160 'dadd' 'add40_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 161 [6/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 161 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.42>
ST_36 : Operation 162 [1/5] (5.46ns)   --->   "%add40_s = dadd i64 %mul39_s, i64 %vol_term" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:46]   --->   Operation 162 'dadd' 'add40_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 163 [5/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 163 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.40ns)   --->   "%store_ln6 = store i64 %add40_s, i64 %x_assign_29" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:6->C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:44]   --->   Operation 164 'store' 'store_ln6' <Predicate = true> <Delay = 0.40>

State 37 <SV = 36> <Delay = 6.42>
ST_37 : Operation 165 [4/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 165 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.42>
ST_38 : Operation 166 [3/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 166 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.42>
ST_39 : Operation 167 [2/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 167 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.42>
ST_40 : Operation 168 [1/12] (6.42ns)   --->   "%tmp_s = dexp i64 @llvm.exp.f64, i64 %vol_exponent" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 168 'dexp' 'tmp_s' <Predicate = true> <Delay = 6.42> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 11> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.25>
ST_41 : Operation 169 [5/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 169 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.25>
ST_42 : Operation 170 [4/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 170 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.25>
ST_43 : Operation 171 [3/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 171 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.25>
ST_44 : Operation 172 [2/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 172 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.65>
ST_45 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_415" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:32]   --->   Operation 173 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 174 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 49, i64 49, i64 49" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 174 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_362" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 175 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 176 [1/5] (6.25ns)   --->   "%mul47_s = dmul i64 %p_load, i64 %tmp_s" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 176 'dmul' 'mul47_s' <Predicate = true> <Delay = 6.25> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 6.25> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 177 [1/1] (0.40ns)   --->   "%store_ln50 = store i64 %mul47_s, i64 %empty" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:50]   --->   Operation 177 'store' 'store_ln50' <Predicate = true> <Delay = 0.40>
ST_45 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln31 = br void %for.inc48.29" [C:/Users/steve/thesis-monte-carlo/SABR/test_optimized.c:31]   --->   Operation 178 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sigma_init]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ S0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln31_29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sqrt_deltat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rho]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sqrt_one_minus_rho_sq]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ one_plus_r_deltat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ neg_half_alpha_sq_dt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_assign_29_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_assign_29                (alloca           ) [ 0111111111111111111111111111111111111000000000]
empty                      (alloca           ) [ 0111111111111111111111111111111111111111111111]
j_29                       (alloca           ) [ 0100000000000000000000000000000000000000000000]
neg_half_alpha_sq_dt_read  (read             ) [ 0011111111111111111111111111100000000000000000]
alpha_read                 (read             ) [ 0011111111111111111111110000000000000000000000]
one_plus_r_deltat_read     (read             ) [ 0011111111000000000000000000000000000000000000]
beta_read                  (read             ) [ 0010000000000000000000000000000000000000000000]
sqrt_one_minus_rho_sq_read (read             ) [ 0011111110000000000000000000000000000000000000]
rho_read                   (read             ) [ 0011111111111000000000000000000000000000000000]
sqrt_deltat_read           (read             ) [ 0011111111111100000000000000000000000000000000]
sext_ln31_29_read          (read             ) [ 0000000000000000000000000000000000000000000000]
S0_read                    (read             ) [ 0000000000000000000000000000000000000000000000]
sigma_init_read            (read             ) [ 0000000000000000000000000000000000000000000000]
sext_ln31_29_cast          (sext             ) [ 0010000000000000000000000000000000000000000000]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000]
store_ln31                 (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln0                  (store            ) [ 0000000000000000000000000000000000000000000000]
store_ln6                  (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln0                     (br               ) [ 0000000000000000000000000000000000000000000000]
j                          (load             ) [ 0000000000000000000000000000000000000000000000]
specbitsmap_ln0            (specbitsmap      ) [ 0000000000000000000000000000000000000000000000]
icmp_ln31                  (icmp             ) [ 0111111111111111111111111111111111100000000000]
add_ln31                   (add              ) [ 0000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 0000000000000000000000000000000000000000000000]
store_ln31                 (store            ) [ 0000000000000000000000000000000000000000000000]
x_assign_29_load           (load             ) [ 0001111111000000000000000000000000000000000000]
gmem_29_addr               (getelementptr    ) [ 0000000000000000000000000000000000000000000000]
gmem_29_addr_read          (read             ) [ 0000000000000000000000000000000000000000000000]
trunc_ln40                 (trunc            ) [ 0001000000000000000000000000000000000000000000]
trunc_ln40_s               (partselect       ) [ 0001100000000000000000000000000000000000000000]
bitcast_ln40_58            (bitcast          ) [ 0000111100000000000000000000000000000000000000]
bitcast_ln40_59            (bitcast          ) [ 0000011110000000000000000000000000000000000000]
z1                         (dmul             ) [ 0000000011111111111111111111111100000000000000]
mul28_s                    (dmul             ) [ 0000000001111100000000000000000000000000000000]
mul39_s                    (dmul             ) [ 0110000000111111111111111111111111111000000000]
mul25_s                    (dmul             ) [ 0000000000000111111000000000000000000000000000]
mul29_s                    (dmul             ) [ 0000000000000011111000000000000000000000000000]
z2                         (dadd             ) [ 0000000000000000000111110000000000000000000000]
stock_beta                 (call             ) [ 0000000000000000000000111110000000000000000000]
p_load                     (load             ) [ 0111111111110000000000011111111111111111111111]
mul43_s                    (dmul             ) [ 0000000000000000000000001111100000000000000000]
mul35_s                    (dmul             ) [ 0000000000000000000000000001111100000000000000]
vol_exponent               (dadd             ) [ 0111111000000000000000000000011111111111100000]
vol_term                   (dmul             ) [ 0110000000000000000000000000000011111000000000]
add40_s                    (dadd             ) [ 0000000000000000000000000000000000000000000000]
store_ln6                  (store            ) [ 0000000000000000000000000000000000000000000000]
tmp_s                      (dexp             ) [ 0000000111110000000000000000000000000000011111]
specpipeline_ln32          (specpipeline     ) [ 0000000000000000000000000000000000000000000000]
speclooptripcount_ln31     (speclooptripcount) [ 0000000000000000000000000000000000000000000000]
specloopname_ln31          (specloopname     ) [ 0000000000000000000000000000000000000000000000]
mul47_s                    (dmul             ) [ 0000000000000000000000000000000000000000000000]
store_ln50                 (store            ) [ 0000000000000000000000000000000000000000000000]
br_ln31                    (br               ) [ 0000000000000000000000000000000000000000000000]
x_assign_29_load_1         (load             ) [ 0000000000000000000000000000000000000000000000]
p_load13                   (load             ) [ 0000000000000000000000000000000000000000000000]
write_ln0                  (write            ) [ 0000000000000000000000000000000000000000000000]
write_ln0                  (write            ) [ 0000000000000000000000000000000000000000000000]
ret_ln0                    (ret              ) [ 0000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sigma_init">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_init"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem_29">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_29"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln31_29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln31_29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sqrt_deltat">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_deltat"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rho">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sqrt_one_minus_rho_sq">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sqrt_one_minus_rho_sq"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="beta">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="one_plus_r_deltat">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="one_plus_r_deltat"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="alpha">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="neg_half_alpha_sq_dt">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neg_half_alpha_sq_dt"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_assign_29_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_assign_29_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_414"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_415"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_362"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_assign_29_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_assign_29/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="empty_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_29_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_29/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="neg_half_alpha_sq_dt_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="23"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neg_half_alpha_sq_dt_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="alpha_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="18"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="one_plus_r_deltat_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="one_plus_r_deltat_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="beta_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sqrt_one_minus_rho_sq_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrt_one_minus_rho_sq_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="rho_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rho_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sqrt_deltat_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sqrt_deltat_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln31_29_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="60" slack="0"/>
<pin id="160" dir="0" index="1" bw="60" slack="0"/>
<pin id="161" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln31_29_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="S0_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="S0_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sigma_init_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigma_init_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="gmem_29_addr_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="0" index="1" bw="128" slack="0"/>
<pin id="179" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_29_addr_read/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="write_ln0_write_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="0" index="2" bw="64" slack="0"/>
<pin id="185" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="188" class="1004" name="write_ln0_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/11 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_pow_generic_double_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="64" slack="1"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="0" index="4" bw="109" slack="0"/>
<pin id="201" dir="0" index="5" bw="105" slack="0"/>
<pin id="202" dir="0" index="6" bw="102" slack="0"/>
<pin id="203" dir="0" index="7" bw="97" slack="0"/>
<pin id="204" dir="0" index="8" bw="92" slack="0"/>
<pin id="205" dir="0" index="9" bw="87" slack="0"/>
<pin id="206" dir="0" index="10" bw="82" slack="0"/>
<pin id="207" dir="0" index="11" bw="77" slack="0"/>
<pin id="208" dir="0" index="12" bw="58" slack="0"/>
<pin id="209" dir="0" index="13" bw="26" slack="0"/>
<pin id="210" dir="0" index="14" bw="42" slack="0"/>
<pin id="211" dir="1" index="15" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stock_beta/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="2"/>
<pin id="227" dir="0" index="1" bw="64" slack="1"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="z2/14 vol_exponent/24 add40_s/32 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="z1/3 mul28_s/4 mul39_s/5 mul25_s/8 mul29_s/9 mul43_s/19 mul35_s/22 vol_term/27 mul47_s/41 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="1"/>
<pin id="236" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp_s/29 "/>
</bind>
</comp>

<comp id="238" class="1005" name="reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="1"/>
<pin id="240" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z1 vol_term "/>
</bind>
</comp>

<comp id="245" class="1005" name="reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="1"/>
<pin id="247" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul28_s mul29_s mul43_s "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul25_s mul35_s "/>
</bind>
</comp>

<comp id="257" class="1005" name="reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="64" slack="1"/>
<pin id="259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="z2 vol_exponent "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln31_29_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="60" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31_29_cast/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln31_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="6" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln0_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln6_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln31_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln31_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="store_ln31_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="0" index="1" bw="6" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_assign_29_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_29_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="gmem_29_addr_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="60" slack="1"/>
<pin id="309" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_29_addr/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="trunc_ln40_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln40_s_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="128" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="0"/>
<pin id="321" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_s/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="bitcast_ln40_58_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40_58/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="bitcast_ln40_59_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="64" slack="2"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40_59/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="64" slack="21"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/22 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln6_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="35"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/36 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln50_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="44"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/45 "/>
</bind>
</comp>

<comp id="348" class="1004" name="x_assign_29_load_1_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="10"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_assign_29_load_1/11 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_load13_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="64" slack="10"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/11 "/>
</bind>
</comp>

<comp id="356" class="1005" name="x_assign_29_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x_assign_29 "/>
</bind>
</comp>

<comp id="364" class="1005" name="empty_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="64" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="372" class="1005" name="j_29_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_29 "/>
</bind>
</comp>

<comp id="379" class="1005" name="neg_half_alpha_sq_dt_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="23"/>
<pin id="381" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="neg_half_alpha_sq_dt_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="alpha_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="18"/>
<pin id="386" dir="1" index="1" bw="64" slack="18"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="one_plus_r_deltat_read_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="4"/>
<pin id="391" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="one_plus_r_deltat_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="beta_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="1"/>
<pin id="396" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="sqrt_one_minus_rho_sq_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="3"/>
<pin id="401" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sqrt_one_minus_rho_sq_read "/>
</bind>
</comp>

<comp id="404" class="1005" name="rho_read_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="7"/>
<pin id="406" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="rho_read "/>
</bind>
</comp>

<comp id="409" class="1005" name="sqrt_deltat_read_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="2"/>
<pin id="411" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sqrt_deltat_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="sext_ln31_29_cast_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="64" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln31_29_cast "/>
</bind>
</comp>

<comp id="419" class="1005" name="icmp_ln31_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="1"/>
<pin id="421" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="423" class="1005" name="x_assign_29_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="64" slack="1"/>
<pin id="425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_29_load "/>
</bind>
</comp>

<comp id="429" class="1005" name="trunc_ln40_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln40_s_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="2"/>
<pin id="436" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln40_s "/>
</bind>
</comp>

<comp id="439" class="1005" name="bitcast_ln40_58_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40_58 "/>
</bind>
</comp>

<comp id="444" class="1005" name="bitcast_ln40_59_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40_59 "/>
</bind>
</comp>

<comp id="449" class="1005" name="mul39_s_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="23"/>
<pin id="451" dir="1" index="1" bw="64" slack="23"/>
</pin_list>
<bind>
<opset="mul39_s "/>
</bind>
</comp>

<comp id="454" class="1005" name="stock_beta_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="stock_beta "/>
</bind>
</comp>

<comp id="459" class="1005" name="p_load_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_s_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="50" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="50" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="52" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="82" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="102" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="212"><net_src comp="88" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="213"><net_src comp="26" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="195" pin=4"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="195" pin=5"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="195" pin=6"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="195" pin=7"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="195" pin=8"/></net>

<net id="219"><net_src comp="38" pin="0"/><net_sink comp="195" pin=9"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="195" pin=10"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="195" pin=11"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="195" pin=12"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="195" pin=13"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="195" pin=14"/></net>

<net id="237"><net_src comp="90" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="248"><net_src comp="229" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="254"><net_src comp="229" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="260"><net_src comp="225" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="266"><net_src comp="158" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="74" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="170" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="164" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="78" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="80" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="302" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="310"><net_src comp="4" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="306" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="315"><net_src comp="176" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="84" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="176" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="64" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="86" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="326" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="333"><net_src comp="330" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="342"><net_src comp="225" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="229" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="359"><net_src comp="104" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="367"><net_src comp="108" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="370"><net_src comp="364" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="375"><net_src comp="112" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="382"><net_src comp="116" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="387"><net_src comp="122" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="392"><net_src comp="128" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="397"><net_src comp="134" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="402"><net_src comp="140" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="407"><net_src comp="146" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="412"><net_src comp="152" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="417"><net_src comp="263" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="422"><net_src comp="285" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="302" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="432"><net_src comp="312" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="437"><net_src comp="316" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="442"><net_src comp="326" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="447"><net_src comp="330" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="452"><net_src comp="229" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="457"><net_src comp="195" pin="15"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="462"><net_src comp="334" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="467"><net_src comp="233" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="229" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {11 }
	Port: x_assign_29_out | {11 }
 - Input state : 
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : sigma_init | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : S0 | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : gmem_29 | {2 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : sext_ln31_29 | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : sqrt_deltat | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : rho | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : sqrt_one_minus_rho_sq | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : beta | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : one_plus_r_deltat | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : alpha | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : neg_half_alpha_sq_dt | {1 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {2 3 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log0_lut_table_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array | {10 11 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {19 20 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array | {17 18 }
	Port: SABR_Pipeline_VITIS_LOOP_31_329 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {18 19 }
  - Chain level:
	State 1
		store_ln31 : 1
		j : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		store_ln31 : 3
	State 2
		gmem_29_addr_read : 1
		trunc_ln40 : 1
		trunc_ln40_s : 1
		stock_beta : 1
	State 3
		z1 : 1
	State 4
		mul28_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		write_ln0 : 1
		write_ln0 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		mul35_s : 1
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		store_ln6 : 1
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		store_ln50 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   |     grp_pow_generic_double_s_fu_195    |    78   | 5.67229 |   2122  |   9146  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dexp   |               grp_fu_233               |    26   |    0    |   955   |   2567  |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dadd   |               grp_fu_225               |    3    |    0    |   445   |   767   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   dmul   |               grp_fu_229               |    11   |    0    |   299   |   214   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   icmp   |            icmp_ln31_fu_285            |    0    |    0    |    0    |    13   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln31_fu_291            |    0    |    0    |    0    |    13   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |  neg_half_alpha_sq_dt_read_read_fu_116 |    0    |    0    |    0    |    0    |
|          |         alpha_read_read_fu_122         |    0    |    0    |    0    |    0    |
|          |   one_plus_r_deltat_read_read_fu_128   |    0    |    0    |    0    |    0    |
|          |          beta_read_read_fu_134         |    0    |    0    |    0    |    0    |
|          | sqrt_one_minus_rho_sq_read_read_fu_140 |    0    |    0    |    0    |    0    |
|   read   |          rho_read_read_fu_146          |    0    |    0    |    0    |    0    |
|          |      sqrt_deltat_read_read_fu_152      |    0    |    0    |    0    |    0    |
|          |      sext_ln31_29_read_read_fu_158     |    0    |    0    |    0    |    0    |
|          |           S0_read_read_fu_164          |    0    |    0    |    0    |    0    |
|          |       sigma_init_read_read_fu_170      |    0    |    0    |    0    |    0    |
|          |      gmem_29_addr_read_read_fu_176     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   write  |         write_ln0_write_fu_181         |    0    |    0    |    0    |    0    |
|          |         write_ln0_write_fu_188         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   sext   |        sext_ln31_29_cast_fu_263        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln40_fu_312           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|           trunc_ln40_s_fu_316          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |   118   | 5.67229 |   3821  |  12720  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        alpha_read_reg_384        |   64   |
|         beta_read_reg_394        |   64   |
|      bitcast_ln40_58_reg_439     |   64   |
|      bitcast_ln40_59_reg_444     |   64   |
|           empty_reg_364          |   64   |
|         icmp_ln31_reg_419        |    1   |
|           j_29_reg_372           |    6   |
|          mul39_s_reg_449         |   64   |
| neg_half_alpha_sq_dt_read_reg_379|   64   |
|  one_plus_r_deltat_read_reg_389  |   64   |
|          p_load_reg_459          |   64   |
|              reg_238             |   64   |
|              reg_245             |   64   |
|              reg_251             |   64   |
|              reg_257             |   64   |
|         rho_read_reg_404         |   64   |
|     sext_ln31_29_cast_reg_414    |   64   |
|     sqrt_deltat_read_reg_409     |   64   |
|sqrt_one_minus_rho_sq_read_reg_399|   64   |
|        stock_beta_reg_454        |   64   |
|           tmp_s_reg_464          |   64   |
|        trunc_ln40_reg_429        |   64   |
|       trunc_ln40_s_reg_434       |   64   |
|     x_assign_29_load_reg_423     |   64   |
|        x_assign_29_reg_356       |   64   |
+----------------------------------+--------+
|               Total              |  1479  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------||---------|
| grp_pow_generic_double_s_fu_195 |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_225           |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|            grp_fu_225           |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|            grp_fu_229           |  p0  |  10  |  64  |   640  ||    0    ||    54   |
|            grp_fu_229           |  p1  |   9  |  64  |   576  ||    0    ||    49   |
|---------------------------------|------|------|------|--------||---------||---------||---------|
|              Total              |      |      |      |  1664  || 2.67729 ||    0    ||   135   |
|---------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   118  |    5   |  3821  |  12720 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    0   |   135  |
|  Register |    -   |    -   |  1479  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   118  |    8   |  5300  |  12855 |
+-----------+--------+--------+--------+--------+
