// Seed: 2575572689
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  assign id_2 = 1'd0;
  assign id_2 = 1;
  module_2(
      id_2, id_3
  );
  always_comb @(posedge (1)) id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3
);
  always @(posedge id_0) id_3 = id_3++;
  module_0(
      id_2, id_2, id_3, id_2, id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd20,
    parameter id_4 = 32'd24
) (
    output supply0 id_0,
    input  supply1 id_1
);
  defparam id_3.id_4 = 1;
  wire id_5;
endmodule
