
module activate(clk, reset, press, out);

	input logic clk, reset, press;
	output logic out;
	
	logic ps, ns;
	
	always_comb begin
		ns = ps | press;
	end
	
	always_ff @(posedge clk) begin
	
		if (reset) 
			ps <= 0;
		else 
			ps <= ns;
	end 
	
endmodule 

module activate_testbench();

	logic clk, reset, press;
	logic out;
	
	activate dut (.clk, .reset, .press, .out);
	
	parameter CLOCK_PERIOD = 100;
	initial clk = 1;
	always begin
		#(CLOCK_PERIOD / 2);
		clk = ~clk;
	end
	
	initial begin
		reset <= 1;	press <= 1;	@(posedge clk);
						press <= 0;	@(posedge clk);
		reset <= 0;					@(posedge clk);
										@(posedge clk);
						press <= 1;	@(posedge clk);
						press <= 0;	@(posedge clk);
		reset <= 1;					@(posedge clk);
										@(posedge clk);
		$stop;
	end
endmodule