

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Mon Jun 12 13:37:52 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F2450
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F2450 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATAbits	set	3977
    49   000000                     _PORTAbits	set	3968
    50   000000                     _LATA	set	3977
    51   000000                     _TRISA	set	3986
    52   000000                     _ADCON1bits	set	4033
    53   000000                     _RCONbits	set	4048
    54   000000                     _TRISC	set	3988
    55   000000                     _TRISB	set	3987
    56   000000                     _LATC	set	3979
    57   000000                     _LATB	set	3978
    58   000000                     _INTCON	set	4082
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   003DD6                     __pcinit:
    64                           	callstack 0
    65   003DD6                     start_initialization:
    66                           	callstack 0
    67   003DD6                     __initialization:
    68                           	callstack 0
    69   003DD6                     end_of_initialization:
    70                           	callstack 0
    71   003DD6                     __end_of__initialization:
    72                           	callstack 0
    73   003DD6  0100               	movlb	0
    74   003DD8  EFEE  F01E         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77   000001                     __pcstackCOMRAM:
    78                           	callstack 0
    79   000001                     ??_main:
    80                           
    81                           ; 1 bytes @ 0x0
    82   000001                     	ds	2
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 13 in file "Test2450.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;		None
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK4
   103 ;;      Params:         0       0       0       0
   104 ;;      Locals:         0       0       0       0
   105 ;;      Temps:          2       0       0       0
   106 ;;      Totals:         2       0       0       0
   107 ;;Total ram usage:        2 bytes
   108 ;; This function calls:
   109 ;;		Nothing
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116   003DDC                     __ptext0:
   117                           	callstack 0
   118   003DDC                     _main:
   119                           	callstack 31
   120   003DDC                     
   121                           ;Test2450.c: 15:     ADCON1bits.PCFG = 0xF;
   122   003DDC  0E0F               	movlw	15
   123   003DDE  12C1               	iorwf	193,f,c	;volatile
   124                           
   125                           ;Test2450.c: 17:     TRISA = 0x00;
   126   003DE0  0E00               	movlw	0
   127   003DE2  6E92               	movwf	146,c	;volatile
   128                           
   129                           ;Test2450.c: 18:     TRISB = 0x00;
   130   003DE4  0E00               	movlw	0
   131   003DE6  6E93               	movwf	147,c	;volatile
   132                           
   133                           ;Test2450.c: 19:     TRISC = 0X00;
   134   003DE8  0E00               	movlw	0
   135   003DEA  6E94               	movwf	148,c	;volatile
   136                           
   137                           ;Test2450.c: 21:     LATA = 0x01;
   138   003DEC  0E01               	movlw	1
   139   003DEE  6E89               	movwf	137,c	;volatile
   140                           
   141                           ;Test2450.c: 22:     LATB = 0x00;
   142   003DF0  0E00               	movlw	0
   143   003DF2  6E8A               	movwf	138,c	;volatile
   144                           
   145                           ;Test2450.c: 23:     LATC = 0x00;
   146   003DF4  0E00               	movlw	0
   147   003DF6  6E8B               	movwf	139,c	;volatile
   148   003DF8                     
   149                           ;Test2450.c: 27:     RCONbits.IPEN = 0;
   150   003DF8  9ED0               	bcf	208,7,c	;volatile
   151                           
   152                           ;Test2450.c: 28:     INTCON = 0x00;
   153   003DFA  0E00               	movlw	0
   154   003DFC  6EF2               	movwf	242,c	;volatile
   155   003DFE                     l712:
   156                           
   157                           ;Test2450.c: 31:         LATAbits.LA0 = PORTAbits.RA0 ^ 1;
   158   003DFE  A080               	btfss	128,0,c	;volatile
   159   003E00  EF04  F01F         	goto	u11
   160   003E04  EF07  F01F         	goto	u10
   161   003E08                     u11:
   162   003E08  8089               	bsf	137,0,c	;volatile
   163   003E0A  EF08  F01F         	goto	u25
   164   003E0E                     u10:
   165   003E0E  9089               	bcf	137,0,c	;volatile
   166   003E10                     u25:
   167   003E10                     
   168                           ;Test2450.c: 32:         LATAbits.LA1 = PORTAbits.RA1 ^ 1;
   169   003E10  A280               	btfss	128,1,c	;volatile
   170   003E12  EF0D  F01F         	goto	u31
   171   003E16  EF10  F01F         	goto	u30
   172   003E1A                     u31:
   173   003E1A  8289               	bsf	137,1,c	;volatile
   174   003E1C  EF11  F01F         	goto	u45
   175   003E20                     u30:
   176   003E20  9289               	bcf	137,1,c	;volatile
   177   003E22                     u45:
   178   003E22                     
   179                           ;Test2450.c: 33:         _delay((unsigned long)((250)*(48000000UL/4000.0)));
   180   003E22  0E10               	movlw	16
   181   003E24  6E02               	movwf	(??_main+1)^0,c
   182   003E26  0E39               	movlw	57
   183   003E28  6E01               	movwf	??_main^0,c
   184   003E2A  0E0E               	movlw	14
   185   003E2C                     u57:
   186   003E2C  2EE8               	decfsz	wreg,f,c
   187   003E2E  D7FE               	bra	u57
   188   003E30  2E01               	decfsz	??_main^0,f,c
   189   003E32  D7FC               	bra	u57
   190   003E34  2E02               	decfsz	(??_main+1)^0,f,c
   191   003E36  D7FA               	bra	u57
   192   003E38  EFFF  F01E         	goto	l712
   193   003E3C  EF00  F000         	goto	start
   194   003E40                     __end_of_main:
   195                           	callstack 0
   196   000000                     
   197                           	psect	rparam
   198   000000                     
   199                           	psect	idloc
   200                           
   201                           ;Config register IDLOC0 @ 0x200000
   202                           ;	unspecified, using default values
   203   200000                     	org	2097152
   204   200000  FF                 	db	255
   205                           
   206                           ;Config register IDLOC1 @ 0x200001
   207                           ;	unspecified, using default values
   208   200001                     	org	2097153
   209   200001  FF                 	db	255
   210                           
   211                           ;Config register IDLOC2 @ 0x200002
   212                           ;	unspecified, using default values
   213   200002                     	org	2097154
   214   200002  FF                 	db	255
   215                           
   216                           ;Config register IDLOC3 @ 0x200003
   217                           ;	unspecified, using default values
   218   200003                     	org	2097155
   219   200003  FF                 	db	255
   220                           
   221                           ;Config register IDLOC4 @ 0x200004
   222                           ;	unspecified, using default values
   223   200004                     	org	2097156
   224   200004  FF                 	db	255
   225                           
   226                           ;Config register IDLOC5 @ 0x200005
   227                           ;	unspecified, using default values
   228   200005                     	org	2097157
   229   200005  FF                 	db	255
   230                           
   231                           ;Config register IDLOC6 @ 0x200006
   232                           ;	unspecified, using default values
   233   200006                     	org	2097158
   234   200006  FF                 	db	255
   235                           
   236                           ;Config register IDLOC7 @ 0x200007
   237                           ;	unspecified, using default values
   238   200007                     	org	2097159
   239   200007  FF                 	db	255
   240                           
   241                           	psect	config
   242                           
   243                           ;Config register CONFIG1L @ 0x300000
   244                           ;	PLL Prescaler Selection bits
   245                           ;	PLLDIV = 4, Divide by 4 (16 MHz oscillator input)
   246                           ;	System Clock Postscaler Selection bits
   247                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   248                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   249                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   250   300000                     	org	3145728
   251   300000  03                 	db	3
   252                           
   253                           ;Config register CONFIG1H @ 0x300001
   254                           ;	Oscillator Selection bits
   255                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
   256                           ;	Fail-Safe Clock Monitor Enable bit
   257                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   258                           ;	Internal/External Oscillator Switchover bit
   259                           ;	IESO = OFF, Oscillator Switchover mode disabled
   260   300001                     	org	3145729
   261   300001  0E                 	db	14
   262                           
   263                           ;Config register CONFIG2L @ 0x300002
   264                           ;	Power-up Timer Enable bit
   265                           ;	PWRT = ON, PWRT enabled
   266                           ;	Brown-out Reset Enable bits
   267                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   268                           ;	Brown-out Reset Voltage bits
   269                           ;	BORV = 21, 2.1V
   270                           ;	USB Voltage Regulator Enable bit
   271                           ;	VREGEN = OFF, USB voltage regulator disabled
   272   300002                     	org	3145730
   273   300002  18                 	db	24
   274                           
   275                           ;Config register CONFIG2H @ 0x300003
   276                           ;	Watchdog Timer Enable bit
   277                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   278                           ;	Watchdog Timer Postscale Select bits
   279                           ;	WDTPS = 32768, 1:32768
   280   300003                     	org	3145731
   281   300003  1E                 	db	30
   282                           
   283                           ; Padding undefined space
   284   300004                     	org	3145732
   285   300004  FF                 	db	255
   286                           
   287                           ;Config register CONFIG3H @ 0x300005
   288                           ;	PORTB A/D Enable bit
   289                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   290                           ;	Low-Power Timer 1 Oscillator Enable bit
   291                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   292                           ;	MCLR Pin Enable bit
   293                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   294   300005                     	org	3145733
   295   300005  80                 	db	128
   296                           
   297                           ;Config register CONFIG4L @ 0x300006
   298                           ;	Stack Full/Underflow Reset Enable bit
   299                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   300                           ;	Single-Supply ICSP Enable bit
   301                           ;	LVP = OFF, Single-Supply ICSP disabled
   302                           ;	Boot Block Size Select bit
   303                           ;	BBSIZ = BB1K, 1KW Boot block size
   304                           ;	Extended Instruction Set Enable bit
   305                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   306                           ;	Background Debugger Enable bit
   307                           ;	DEBUG = 0x1, unprogrammed default
   308   300006                     	org	3145734
   309   300006  80                 	db	128
   310                           
   311                           ; Padding undefined space
   312   300007                     	org	3145735
   313   300007  FF                 	db	255
   314                           
   315                           ;Config register CONFIG5L @ 0x300008
   316                           ;	Code Protection bit
   317                           ;	CP0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not code-protected
   318                           ;	Code Protection bit
   319                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   320   300008                     	org	3145736
   321   300008  03                 	db	3
   322                           
   323                           ;Config register CONFIG5H @ 0x300009
   324                           ;	Boot Block Code Protection bit
   325                           ;	CPB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not code-protected
   326   300009                     	org	3145737
   327   300009  40                 	db	64
   328                           
   329                           ;Config register CONFIG6L @ 0x30000A
   330                           ;	Write Protection bit
   331                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not write-protected
   332                           ;	Write Protection bit
   333                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   334   30000A                     	org	3145738
   335   30000A  03                 	db	3
   336                           
   337                           ;Config register CONFIG6H @ 0x30000B
   338                           ;	Configuration Register Write Protection bit
   339                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   340                           ;	Boot Block Write Protection bit
   341                           ;	WRTB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not write-protected
   342   30000B                     	org	3145739
   343   30000B  60                 	db	96
   344                           
   345                           ;Config register CONFIG7L @ 0x30000C
   346                           ;	Table Read Protection bit
   347                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) or (001000-001FFFh) is not protected from table 
      +                          reads executed in other blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350   30000C                     	org	3145740
   351   30000C  03                 	db	3
   352                           
   353                           ;Config register CONFIG7H @ 0x30000D
   354                           ;	Boot Block Table Read Protection bit
   355                           ;	EBTRB = OFF, Boot block (000000-0007FFh) or (000000-000FFFh) is not protected from tab
      +                          le reads executed in other blocks
   356   30000D                     	org	3145741
   357   30000D  40                 	db	64
   358                           tosu	equ	0xFFF
   359                           tosh	equ	0xFFE
   360                           tosl	equ	0xFFD
   361                           stkptr	equ	0xFFC
   362                           pclatu	equ	0xFFB
   363                           pclath	equ	0xFFA
   364                           pcl	equ	0xFF9
   365                           tblptru	equ	0xFF8
   366                           tblptrh	equ	0xFF7
   367                           tblptrl	equ	0xFF6
   368                           tablat	equ	0xFF5
   369                           prodh	equ	0xFF4
   370                           prodl	equ	0xFF3
   371                           indf0	equ	0xFEF
   372                           postinc0	equ	0xFEE
   373                           postdec0	equ	0xFED
   374                           preinc0	equ	0xFEC
   375                           plusw0	equ	0xFEB
   376                           fsr0h	equ	0xFEA
   377                           fsr0l	equ	0xFE9
   378                           wreg	equ	0xFE8
   379                           indf1	equ	0xFE7
   380                           postinc1	equ	0xFE6
   381                           postdec1	equ	0xFE5
   382                           preinc1	equ	0xFE4
   383                           plusw1	equ	0xFE3
   384                           fsr1h	equ	0xFE2
   385                           fsr1l	equ	0xFE1
   386                           bsr	equ	0xFE0
   387                           indf2	equ	0xFDF
   388                           postinc2	equ	0xFDE
   389                           postdec2	equ	0xFDD
   390                           preinc2	equ	0xFDC
   391                           plusw2	equ	0xFDB
   392                           fsr2h	equ	0xFDA
   393                           fsr2l	equ	0xFD9
   394                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK4           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK4

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK4           100      0       0       7        0.0%
BANK4              100      0       0       8        0.0%
BITBIGSFRhhh         D      0       0       9        0.0%
BITBIGSFRhhl        21      0       0      10        0.0%
BITBIGSFRhl          E      0       0      11        0.0%
BITBIGSFRlh         2C      0       0      12        0.0%
BITBIGSFRllh         6      0       0      13        0.0%
BITBIGSFRlllh        8      0       0      14        0.0%
BITBIGSFRllll       20      0       0      15        0.0%
ABS                  0      0       0      16        0.0%
BIGRAM_1           100      0       0      17        0.0%
BIGRAM             1FF      0       0      18        0.0%
DATA                 0      0       0      19        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Mon Jun 12 13:37:52 2023

                     u10 3E0E                       u11 3E08                       u30 3E20  
                     u31 3E1A                       u25 3E10                       u45 3E22  
                     u57 3E2C                      l710 3DF8                      l712 3DFE  
                    l714 3E10                      l716 3E22                      l708 3DDC  
                    wreg 0FE8                     _LATA 0F89                     _LATB 0F8A  
                   _LATC 0F8B                     _main 3DDC                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _TRISA 0F92  
                  _TRISB 0F93                    _TRISC 0F94          __initialization 3DD6  
           __end_of_main 3E40                   ??_main 0001            __activetblptr 0000  
                 _INTCON 0FF2                   isa$std 0001               __accesstop 0060  
__end_of__initialization 3DD6            ___rparam_used 0001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 3DD6  
                __ramtop 0500                  __ptext0 3DDC     end_of_initialization 3DD6  
              _PORTAbits 0F80      start_initialization 3DD6                 _LATAbits 0F89  
               _RCONbits 0FD0               _ADCON1bits 0FC1                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000  
