<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>pkusc.org</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_mux_A_id1_2</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_CTRL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>d0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ce0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>we0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>address0</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.MEM_SIZE">16384</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.MASTER_TYPE">BRAM_CTRL</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_CTRL.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AUX</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>d1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ce1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>we1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>address1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.MEM_SIZE">16384</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.MASTER_TYPE">OTHER</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S_AUX.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>d_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ce_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>q_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>we_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>address_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MEM_SIZE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.MEM_SIZE">16384</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.MEM_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MEM_ECC</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.MEM_ECC">NONE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.MASTER_TYPE">BRAM_CTRL</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.READ_WRITE_MODE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_LATENCY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M.READ_LATENCY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>bram_mux</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 18 15:06:18 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16749112</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16749112</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_mux_A_id1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 18 15:06:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16749112</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>bram_mux</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 18 15:06:18 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18204b02</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_mux_A_id1_2</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 18 15:06:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:18204b02</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Feb 18 15:06:37 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:16749112</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ce0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d0</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ce1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ce_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DWIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="int">
        <spirit:name>AWIDTH</spirit:name>
        <spirit:displayName>Awidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AWIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="int">
        <spirit:name>DWIDTH</spirit:name>
        <spirit:displayName>Dwidth</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DWIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0323/bram_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_mux_A_id1_2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/0323/bram_mux.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_mux_A_id1_2.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_mux_A_id1_2.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mux_A_id1_2_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mux_A_id1_2_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mux_A_id1_2_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_mux_A_id1_2_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Muxes the interface between AXI BRAM Controller and another auxilliary IP with BRAM interface.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>AWIDTH</spirit:name>
      <spirit:displayName>Address width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AWIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.AWIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DWIDTH</spirit:name>
      <spirit:displayName>Data width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DWIDTH">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.DWIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_mux_A_id1_2</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>BRAM Interface Mux</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>17</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4af9b05f_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e06e1_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f2155_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386834a6_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1751880f_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4866fae0_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53475cf9_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fb11551_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9b06a8_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e15863a_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b00606_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a998f52_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aa5e72f_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76d130b4_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387a16d6_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76971d27_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a1316c_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c652878_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f7ac78_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37393a19_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641c28ef_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435de55b_ARCHIVE_LOCATION">c:/users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755f3909_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2e85ba_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eabc08c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e37a258_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5394f73c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513217ee_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bee401c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aebb99d_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271d219f_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7a9276_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5af2c7_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d46d3f7_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275e0290_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65539f40_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c2f5098_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7617a51d_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b0fe92_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f8e1589_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ce274_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a9619fb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1059e75e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cab461a_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2600082_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63fa6f_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6271d6d8_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18780ac2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb40fb8_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db09f0e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@597a3fc7_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dba2ecd_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5490b1e2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566a1933_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3812f13_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5744fee9_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467b60cf_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6b9de4_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a289499_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508a60c8_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749e9f57_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9f5c27_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37556829_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b5fc1f_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31016b9a_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c4e059_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95f408f_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ae10aeb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78909045_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddff5c5_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b571a3e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73f3f3f7_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aff8812_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea3a649_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f7872e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229ab6af_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49768ec1_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dec3ca1_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746ae7fd_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba1eabb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60844661_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66069eca_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c8dbb22_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a73db0_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a4ed20_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4003141a_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db9759e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f01f896_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb970b8_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e998d7c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5395c210_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b88959b_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24756cab_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2715a7ee_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527150d2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2ad490_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741f1eed_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a8d0574_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642c791b_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2427e15c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6a5aa8_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9c6421_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@509dec66_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1357ca_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514465a1_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137092e3_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42768b99_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36cdb861_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1f61d6_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5998dc76_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59199b9a_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c999bb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fdbc2f0_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a2ccae_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ce49d3_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9900f5_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20aac837_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fa8be7_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4fa9d0_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d51f3be_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b8296f_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec17699_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b6ec53_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a40903c_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ba93c98_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d88939_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@572655bb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ec403a_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f48a4e2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36fc3161_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba43f98_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f46ceaf_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8760cfb_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41668938_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ae809_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e64fd0_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a08efbd_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4e5e12_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68504ac2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1c4d5d_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@204933fe_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ec2465_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6652c3f2_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3029b8e9_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e5febc_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c517176_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705c64e_ARCHIVE_LOCATION">c:/Users/jsteward/work/bram_mux/bram_mux.srcs/sources_1/imports/new</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M.MASTER_TYPE" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M.MEM_SIZE" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_AUX.MEM_SIZE" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.MASTER_TYPE" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.MEM_ECC" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.MEM_SIZE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.MEM_WIDTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.READ_LATENCY" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S_CTRL.READ_WRITE_MODE" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1_AR72944</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0e07a1d2"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c72aaf1b"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="19b46c63"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="fcebd505"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a109cdfb"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
