INFO: [VRFC 10-2263] Analyzing Verilog file "/home/san/Documents/verilog_practice/verilog_practice.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/san/Documents/verilog_practice/verilog_practice.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/san/Documents/verilog_practice/verilog_practice.srcs/sources_1/new/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/san/Documents/verilog_practice/verilog_practice.srcs/sim_1/new/test_ripple_carry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ripple_carry
