# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
# Date created = 08:56:53  April 29, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C25Q240C8
set_global_assignment -name TOP_LEVEL_ENTITY test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:56:53  APRIL 29, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE work_unity.v
set_global_assignment -name VERILOG_FILE Tempreture.v
set_global_assignment -name VERILOG_FILE pid_parameter.v
set_global_assignment -name VERILOG_FILE led_show.v
set_global_assignment -name VERILOG_FILE key_rc.v
set_global_assignment -name VERILOG_FILE heatercontrol.v
set_global_assignment -name VERILOG_FILE DS18B20_test.v
set_global_assignment -name VERILOG_FILE data_change.v
set_global_assignment -name VERILOG_FILE clk_1us.v
set_global_assignment -name VERILOG_FILE clk_1s.v
set_global_assignment -name VERILOG_FILE clk_1ms.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name BDF_FILE test.bdf
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_98 -to bu1
set_location_assignment PIN_95 -to bu2
set_location_assignment PIN_94 -to bu3
set_location_assignment PIN_171 -to changingled
set_location_assignment PIN_33 -to clock
set_location_assignment PIN_103 -to d_c
set_location_assignment PIN_233 -to dataled[7]
set_location_assignment PIN_230 -to dataled[6]
set_location_assignment PIN_232 -to dataled[5]
set_location_assignment PIN_236 -to dataled[4]
set_location_assignment PIN_235 -to dataled[3]
set_location_assignment PIN_231 -to dataled[2]
set_location_assignment PIN_226 -to dataled[1]
set_location_assignment PIN_234 -to dataled[0]
set_location_assignment PIN_148 -to dp
set_location_assignment PIN_160 -to fancon
set_location_assignment PIN_168 -to fanled
set_location_assignment PIN_164 -to finish
set_location_assignment PIN_159 -to heatercon
set_location_assignment PIN_169 -to heaterled
set_location_assignment PIN_100 -to i_c
set_location_assignment PIN_237 -to ledco[3]
set_location_assignment PIN_238 -to ledco[2]
set_location_assignment PIN_239 -to ledco[1]
set_location_assignment PIN_240 -to ledco[0]
set_location_assignment PIN_183 -to normalled
set_location_assignment PIN_99 -to p_c
set_location_assignment PIN_212 -to reset
set_location_assignment PIN_200 -to sledp1[7]
set_location_assignment PIN_224 -to sledp1[6]
set_location_assignment PIN_223 -to sledp1[5]
set_location_assignment PIN_195 -to sledp1[4]
set_location_assignment PIN_196 -to sledp1[3]
set_location_assignment PIN_197 -to sledp1[2]
set_location_assignment PIN_219 -to sledp1[1]
set_location_assignment PIN_221 -to sledp1[0]
set_location_assignment PIN_207 -to sledp2[7]
set_location_assignment PIN_218 -to sledp2[6]
set_location_assignment PIN_217 -to sledp2[5]
set_location_assignment PIN_201 -to sledp2[4]
set_location_assignment PIN_202 -to sledp2[3]
set_location_assignment PIN_203 -to sledp2[2]
set_location_assignment PIN_214 -to sledp2[1]
set_location_assignment PIN_216 -to sledp2[0]
set_location_assignment PIN_173 -to testpinpo
set_location_assignment PIN_166 -to workingled
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp2.stp
set_global_assignment -name SIGNALTAP_FILE output_files/stp2.stp
set_global_assignment -name CDF_FILE output_files/Chain7.cdf
set_global_assignment -name SLD_FILE "E:/Quartus/test/output_files/stp2_auto_stripped.stp"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top