============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = D:/English/TD5.0/bin/td.exe
   Run by =     luowei
   Run Date =   Thu Feb 24 15:23:08 2022

   Run on =     LAPTOP-90DN52SL
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db wave_vga_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1090/150 useful/useless nets, 612/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 493/12 useful/useless nets, 270/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 253/120 useful/useless nets, 138/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              225
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   9
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |107    |52     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 345/58 useful/useless nets, 280/0 useful/useless insts
SYN-1032 : 1689/3 useful/useless nets, 1266/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 285.93 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 286.00 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (3.48), #lev = 4 (2.27)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 60 (3.55), #lev = 4 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 286.06 sec
SYN-3001 : Mapper mapped 139 instances into 60 LUTs, name keeping = 68%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               778
  #lut4                   301
  #lut5                    53
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      778   out of  19600    3.97%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |354    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |60     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.272778s wall, 1.343750s user + 0.046875s system = 1.390625s CPU (109.3%)

RUN-1004 : used memory is 264 MB, reserved memory is 252 MB, peak memory is 266 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 833 instances
RUN-1001 : 342 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1539 nets
RUN-1001 : 991 nets have 2 pins
RUN-1001 : 465 nets have [3 - 5] pins
RUN-1001 : 38 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 831 instances, 342 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279391
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 831.
PHY-3001 : End clustering;  0.000049s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 169090, overlap = 4.5
PHY-3002 : Step(2): len = 145567, overlap = 4.5
PHY-3002 : Step(3): len = 90521, overlap = 4.5
PHY-3002 : Step(4): len = 82548.3, overlap = 7
PHY-3002 : Step(5): len = 58834.6, overlap = 2.25
PHY-3002 : Step(6): len = 55565.4, overlap = 3.5
PHY-3002 : Step(7): len = 44202, overlap = 27.4063
PHY-3002 : Step(8): len = 40167.5, overlap = 21.5
PHY-3002 : Step(9): len = 31669.8, overlap = 23
PHY-3002 : Step(10): len = 28932.4, overlap = 31.0313
PHY-3002 : Step(11): len = 29093.3, overlap = 37.4063
PHY-3002 : Step(12): len = 24630.2, overlap = 42.3438
PHY-3002 : Step(13): len = 24495.8, overlap = 42.4688
PHY-3002 : Step(14): len = 22799, overlap = 41.1875
PHY-3002 : Step(15): len = 22367.3, overlap = 41.0313
PHY-3002 : Step(16): len = 21809.4, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.65964e-05
PHY-3002 : Step(17): len = 21297.1, overlap = 38.375
PHY-3002 : Step(18): len = 21247.1, overlap = 40.625
PHY-3002 : Step(19): len = 20423.9, overlap = 40.5313
PHY-3002 : Step(20): len = 20291.5, overlap = 40.0313
PHY-3002 : Step(21): len = 20039.7, overlap = 42.2813
PHY-3002 : Step(22): len = 20099.9, overlap = 40.0313
PHY-3002 : Step(23): len = 20099.9, overlap = 40.0313
PHY-3002 : Step(24): len = 19646.9, overlap = 42.2813
PHY-3002 : Step(25): len = 19607.6, overlap = 42.2813
PHY-3002 : Step(26): len = 19390.3, overlap = 42.5625
PHY-3002 : Step(27): len = 19394.2, overlap = 40.8125
PHY-3002 : Step(28): len = 19305.5, overlap = 41.6875
PHY-3002 : Step(29): len = 19257, overlap = 39.5938
PHY-3002 : Step(30): len = 19234.9, overlap = 39.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000113193
PHY-3002 : Step(31): len = 19005.6, overlap = 39.375
PHY-3002 : Step(32): len = 18959.2, overlap = 39.375
PHY-3002 : Step(33): len = 18857.5, overlap = 39.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000226386
PHY-3002 : Step(34): len = 18872.2, overlap = 39.625
PHY-3002 : Step(35): len = 18857.7, overlap = 39.625
PHY-3002 : Step(36): len = 18844.3, overlap = 39.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000452771
PHY-3002 : Step(37): len = 18839.8, overlap = 39.5313
PHY-3002 : Step(38): len = 18827.2, overlap = 39.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000774208
PHY-3002 : Step(39): len = 18852.2, overlap = 39.5313
PHY-3002 : Step(40): len = 18852.2, overlap = 39.5313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008712s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (358.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.5278e-06
PHY-3002 : Step(41): len = 18886, overlap = 65.6875
PHY-3002 : Step(42): len = 18997.6, overlap = 65.3125
PHY-3002 : Step(43): len = 19190.1, overlap = 65.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.05561e-06
PHY-3002 : Step(44): len = 18612.5, overlap = 66.0313
PHY-3002 : Step(45): len = 18612.5, overlap = 66.0313
PHY-3002 : Step(46): len = 18468.3, overlap = 67.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.01112e-05
PHY-3002 : Step(47): len = 19117.3, overlap = 69.5
PHY-3002 : Step(48): len = 19117.3, overlap = 69.5
PHY-3002 : Step(49): len = 18690.3, overlap = 69.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.02224e-05
PHY-3002 : Step(50): len = 20214.7, overlap = 65.1875
PHY-3002 : Step(51): len = 20214.7, overlap = 65.1875
PHY-3002 : Step(52): len = 19526.4, overlap = 62.4375
PHY-3002 : Step(53): len = 19682.5, overlap = 61.5625
PHY-3002 : Step(54): len = 19922.3, overlap = 60.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.04449e-05
PHY-3002 : Step(55): len = 22216.5, overlap = 51.125
PHY-3002 : Step(56): len = 22449.2, overlap = 50.625
PHY-3002 : Step(57): len = 21525.7, overlap = 32.8438
PHY-3002 : Step(58): len = 21750.3, overlap = 32.6875
PHY-3002 : Step(59): len = 21249.8, overlap = 27.625
PHY-3002 : Step(60): len = 21035.2, overlap = 28.2813
PHY-3002 : Step(61): len = 20729.9, overlap = 28.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.08897e-05
PHY-3002 : Step(62): len = 20698.1, overlap = 25.3438
PHY-3002 : Step(63): len = 20698.1, overlap = 25.3438
PHY-3002 : Step(64): len = 20365.2, overlap = 23.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000161779
PHY-3002 : Step(65): len = 20538.4, overlap = 28.5938
PHY-3002 : Step(66): len = 20584.7, overlap = 28.625
PHY-3002 : Step(67): len = 20758, overlap = 29.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.10261e-06
PHY-3002 : Step(68): len = 21733.9, overlap = 68.0625
PHY-3002 : Step(69): len = 21733.9, overlap = 68.0625
PHY-3002 : Step(70): len = 21162.8, overlap = 72.7813
PHY-3002 : Step(71): len = 21194.2, overlap = 73.875
PHY-3002 : Step(72): len = 21309, overlap = 70.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.62052e-05
PHY-3002 : Step(73): len = 21400.7, overlap = 59.875
PHY-3002 : Step(74): len = 21604.9, overlap = 58.625
PHY-3002 : Step(75): len = 21766.9, overlap = 57.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.24104e-05
PHY-3002 : Step(76): len = 22546.5, overlap = 57.0313
PHY-3002 : Step(77): len = 22644.7, overlap = 57.3438
PHY-3002 : Step(78): len = 22314.5, overlap = 55.6875
PHY-3002 : Step(79): len = 22190.8, overlap = 52.5313
PHY-3002 : Step(80): len = 22190.8, overlap = 52.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.48209e-05
PHY-3002 : Step(81): len = 22341.4, overlap = 56.375
PHY-3002 : Step(82): len = 22409.1, overlap = 56.5313
PHY-3002 : Step(83): len = 22474.7, overlap = 56.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000129642
PHY-3002 : Step(84): len = 22655.3, overlap = 51.875
PHY-3002 : Step(85): len = 22691.8, overlap = 51.4688
PHY-3002 : Step(86): len = 23049.4, overlap = 46.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000259284
PHY-3002 : Step(87): len = 23172.3, overlap = 44.4688
PHY-3002 : Step(88): len = 23216, overlap = 40.375
PHY-3002 : Step(89): len = 23229.1, overlap = 40.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000446818
PHY-3002 : Step(90): len = 23376.5, overlap = 38.1875
PHY-3002 : Step(91): len = 23437.6, overlap = 38.375
PHY-3002 : Step(92): len = 23484.2, overlap = 37.5938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000876539
PHY-3002 : Step(93): len = 23607.1, overlap = 35.25
PHY-3002 : Step(94): len = 23633, overlap = 34.6875
PHY-3002 : Step(95): len = 23754.3, overlap = 33.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00151571
PHY-3002 : Step(96): len = 23771.3, overlap = 32.6875
PHY-3002 : Step(97): len = 23766.6, overlap = 34.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00279334
PHY-3002 : Step(98): len = 23813.8, overlap = 30.6875
PHY-3002 : Step(99): len = 23865.1, overlap = 30.0938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 97.31 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60632, over cnt = 57(0%), over = 99, worst = 4
PHY-1002 : len = 62136, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 62304, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 62312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051642s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (151.3%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 10.63, top10 = 3.75, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.115739s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (121.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4358, tnet num: 1009, tinst num: 831, tnode num: 4938, tedge num: 6928.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.265205s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.449323s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (107.8%)

OPT-1001 : End physical optimization;  0.460032s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (105.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 342 LUT to BLE ...
SYN-4008 : Packed 342 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 244 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 343/735 primitive instances ...
PHY-3001 : End packing;  0.042029s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 574 instances
RUN-1001 : 257 mslices, 256 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1441 nets
RUN-1001 : 893 nets have 2 pins
RUN-1001 : 465 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 572 instances, 513 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23801.2, Over = 33.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.2439e-05
PHY-3002 : Step(100): len = 22624.7, overlap = 34.5
PHY-3002 : Step(101): len = 22638.5, overlap = 34.75
PHY-3002 : Step(102): len = 22383.7, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.48779e-05
PHY-3002 : Step(103): len = 22717.3, overlap = 37.25
PHY-3002 : Step(104): len = 22717.3, overlap = 37.25
PHY-3002 : Step(105): len = 22643.5, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000128399
PHY-3002 : Step(106): len = 23332.3, overlap = 34.25
PHY-3002 : Step(107): len = 23425.7, overlap = 33.75
PHY-3002 : Step(108): len = 23603.3, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.064159s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (243.5%)

PHY-3001 : Trial Legalized: Len = 31186
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0186942
PHY-3002 : Step(109): len = 29583.7, overlap = 0.75
PHY-3002 : Step(110): len = 28951.9, overlap = 1.25
PHY-3002 : Step(111): len = 28690.3, overlap = 1.25
PHY-3002 : Step(112): len = 28100.3, overlap = 2.25
PHY-3002 : Step(113): len = 27909, overlap = 2
PHY-3002 : Step(114): len = 27717.6, overlap = 2.25
PHY-3002 : Step(115): len = 27526, overlap = 2.25
PHY-3002 : Step(116): len = 27154.3, overlap = 2.75
PHY-3002 : Step(117): len = 26637.8, overlap = 3.5
PHY-3002 : Step(118): len = 26433.8, overlap = 3.5
PHY-3002 : Step(119): len = 26378.8, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28169.7, Over = 0
PHY-3001 : End spreading;  0.004160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28169.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83800, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 83840, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 83864, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048957s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (223.4%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.132308s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (153.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4071, tnet num: 911, tinst num: 572, tnode num: 4560, tedge num: 6593.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.297207s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (105.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.510977s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (122.3%)

OPT-1001 : End physical optimization;  0.520713s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (120.0%)

RUN-1003 : finish command "place" in  3.889626s wall, 6.359375s user + 1.750000s system = 8.109375s CPU (208.5%)

RUN-1004 : used memory is 299 MB, reserved memory is 288 MB, peak memory is 313 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1004   out of  19600    5.12%
#reg                      107   out of  19600    0.55%
#le                      1005
  #lut only               898   out of   1005   89.35%
  #reg only                 1   out of   1005    0.10%
  #lut&reg                106   out of   1005   10.55%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1005  |817    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 574 instances
RUN-1001 : 257 mslices, 256 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1441 nets
RUN-1001 : 893 nets have 2 pins
RUN-1001 : 465 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 83800, over cnt = 17(0%), over = 18, worst = 2
PHY-1002 : len = 83840, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 83864, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 83784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.046216s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (202.9%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.131888s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (154.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.246829s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 12808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000022s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 147584, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.742405s wall, 1.093750s user + 0.031250s system = 1.125000s CPU (151.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147592, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147592
PHY-1001 : End DR Iter 1; 0.010576s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.956160s wall, 6.125000s user + 0.234375s system = 6.359375s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  6.211381s wall, 6.468750s user + 0.250000s system = 6.718750s CPU (108.2%)

RUN-1004 : used memory is 396 MB, reserved memory is 389 MB, peak memory is 812 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1004   out of  19600    5.12%
#reg                      107   out of  19600    0.55%
#le                      1005
  #lut only               898   out of   1005   89.35%
  #reg only                 1   out of   1005    0.10%
  #lut&reg                106   out of   1005   10.55%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1005  |817    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       843   
    #2          2       372   
    #3          3        67   
    #4          4        25   
    #5        5-10       42   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 574
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1441, pip num: 8904
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1057 valid insts, and 27629 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.595951s wall, 15.578125s user + 0.031250s system = 15.609375s CPU (601.3%)

RUN-1004 : used memory is 402 MB, reserved memory is 396 MB, peak memory is 812 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.404573s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (100.1%)

RUN-1004 : used memory is 539 MB, reserved memory is 536 MB, peak memory is 812 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.358289s wall, 0.468750s user + 0.265625s system = 0.734375s CPU (10.0%)

RUN-1004 : used memory is 567 MB, reserved memory is 566 MB, peak memory is 812 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.152409s wall, 1.984375s user + 0.343750s system = 2.328125s CPU (25.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 423 MB, peak memory is 812 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-8007 ERROR: external reference 'exp' remains unresolved in lcd_display.v(81)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1100/160 useful/useless nets, 613/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 64 better
SYN-1014 : Optimize round 2
SYN-1032 : 503/12 useful/useless nets, 271/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 263/120 useful/useless nets, 139/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              225
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   9
#MACRO_MULT                 1
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |118    |107    |53     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |105    |4      |25     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 355/58 useful/useless nets, 281/0 useful/useless insts
SYN-1032 : 1699/3 useful/useless nets, 1267/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1017.58 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1017.67 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 61 (3.51), #lev = 4 (2.29)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 59 (3.56), #lev = 4 (2.02)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1017.73 sec
SYN-3001 : Mapper mapped 139 instances into 59 LUTs, name keeping = 69%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               777
  #lut4                   301
  #lut5                    52
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      777   out of  19600    3.96%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |353    |424    |107    |3      |1      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |59     |134    |4      |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.388257s wall, 1.421875s user + 0.093750s system = 1.515625s CPU (109.2%)

RUN-1004 : used memory is 417 MB, reserved memory is 410 MB, peak memory is 812 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 833 instances
RUN-1001 : 341 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1548 nets
RUN-1001 : 1000 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 831 instances, 341 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279145
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 831.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(120): len = 164649, overlap = 9
PHY-3002 : Step(121): len = 148523, overlap = 9
PHY-3002 : Step(122): len = 98560.5, overlap = 6.75
PHY-3002 : Step(123): len = 85441.1, overlap = 6.75
PHY-3002 : Step(124): len = 64605, overlap = 5.75
PHY-3002 : Step(125): len = 60919.2, overlap = 6.75
PHY-3002 : Step(126): len = 49147.8, overlap = 4.5
PHY-3002 : Step(127): len = 42929.8, overlap = 14.25
PHY-3002 : Step(128): len = 39928.7, overlap = 23.9063
PHY-3002 : Step(129): len = 31999.1, overlap = 30.9063
PHY-3002 : Step(130): len = 31553.4, overlap = 36.3125
PHY-3002 : Step(131): len = 31326.5, overlap = 43.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000135953
PHY-3002 : Step(132): len = 30756.8, overlap = 39.2813
PHY-3002 : Step(133): len = 30442.5, overlap = 41.5313
PHY-3002 : Step(134): len = 27686.9, overlap = 35.4063
PHY-3002 : Step(135): len = 26527.8, overlap = 40.3438
PHY-3002 : Step(136): len = 26369.1, overlap = 40.3438
PHY-3002 : Step(137): len = 25810.9, overlap = 40.25
PHY-3002 : Step(138): len = 25899.2, overlap = 38
PHY-3002 : Step(139): len = 25853, overlap = 37.75
PHY-3002 : Step(140): len = 25575.7, overlap = 35.75
PHY-3002 : Step(141): len = 24321.5, overlap = 40.75
PHY-3002 : Step(142): len = 23759.5, overlap = 40.0938
PHY-3002 : Step(143): len = 23061.6, overlap = 36.7188
PHY-3002 : Step(144): len = 22598.5, overlap = 34.7188
PHY-3002 : Step(145): len = 22479.2, overlap = 35.2188
PHY-3002 : Step(146): len = 21858.9, overlap = 36.0313
PHY-3002 : Step(147): len = 21563, overlap = 36.8438
PHY-3002 : Step(148): len = 21458, overlap = 43
PHY-3002 : Step(149): len = 21431.8, overlap = 45.75
PHY-3002 : Step(150): len = 20541.1, overlap = 44.0625
PHY-3002 : Step(151): len = 20246.7, overlap = 43.4375
PHY-3002 : Step(152): len = 20140.5, overlap = 42.8125
PHY-3002 : Step(153): len = 20050.4, overlap = 42.5
PHY-3002 : Step(154): len = 19852.2, overlap = 42.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000271907
PHY-3002 : Step(155): len = 19681.5, overlap = 42.7813
PHY-3002 : Step(156): len = 19639, overlap = 42.7813
PHY-3002 : Step(157): len = 19610.6, overlap = 42.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000543814
PHY-3002 : Step(158): len = 19636.8, overlap = 42.9688
PHY-3002 : Step(159): len = 19626.7, overlap = 42.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00108763
PHY-3002 : Step(160): len = 19626.9, overlap = 42.9688
PHY-3002 : Step(161): len = 19618.4, overlap = 42.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00217526
PHY-3002 : Step(162): len = 19610.9, overlap = 43.1875
PHY-3002 : Step(163): len = 19615, overlap = 43.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010781s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (289.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.57185e-06
PHY-3002 : Step(164): len = 20004.4, overlap = 69.1563
PHY-3002 : Step(165): len = 20004.4, overlap = 69.1563
PHY-3002 : Step(166): len = 19786.5, overlap = 69
PHY-3002 : Step(167): len = 19786.5, overlap = 69
PHY-3002 : Step(168): len = 19513.6, overlap = 69.25
PHY-3002 : Step(169): len = 19575, overlap = 69.25
PHY-3002 : Step(170): len = 19767.8, overlap = 69.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.31437e-05
PHY-3002 : Step(171): len = 19458.8, overlap = 69.0313
PHY-3002 : Step(172): len = 19458.8, overlap = 69.0313
PHY-3002 : Step(173): len = 19625.9, overlap = 68.9688
PHY-3002 : Step(174): len = 19625.9, overlap = 68.9688
PHY-3002 : Step(175): len = 19462.8, overlap = 69.5
PHY-3002 : Step(176): len = 19462.8, overlap = 69.5
PHY-3002 : Step(177): len = 19783.1, overlap = 70.5313
PHY-3002 : Step(178): len = 19783.1, overlap = 70.5313
PHY-3002 : Step(179): len = 19552.2, overlap = 67.3125
PHY-3002 : Step(180): len = 19552.2, overlap = 67.3125
PHY-3002 : Step(181): len = 19732.5, overlap = 67.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.62874e-05
PHY-3002 : Step(182): len = 21143.4, overlap = 60.75
PHY-3002 : Step(183): len = 21143.4, overlap = 60.75
PHY-3002 : Step(184): len = 20632.2, overlap = 53.2813
PHY-3002 : Step(185): len = 20632.2, overlap = 53.2813
PHY-3002 : Step(186): len = 20661.8, overlap = 48.3438
PHY-3002 : Step(187): len = 20827.1, overlap = 48.1563
PHY-3002 : Step(188): len = 21107.1, overlap = 48.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.25748e-05
PHY-3002 : Step(189): len = 20697.5, overlap = 42.6875
PHY-3002 : Step(190): len = 20697.5, overlap = 42.6875
PHY-3002 : Step(191): len = 20691.9, overlap = 44.6563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00010515
PHY-3002 : Step(192): len = 20784.5, overlap = 42.125
PHY-3002 : Step(193): len = 20784.5, overlap = 42.125
PHY-3002 : Step(194): len = 20579, overlap = 43.5313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.92201e-06
PHY-3002 : Step(195): len = 21467.8, overlap = 81.6875
PHY-3002 : Step(196): len = 21467.8, overlap = 81.6875
PHY-3002 : Step(197): len = 21055.5, overlap = 85.2188
PHY-3002 : Step(198): len = 21055.5, overlap = 85.2188
PHY-3002 : Step(199): len = 21012.6, overlap = 79.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.9844e-05
PHY-3002 : Step(200): len = 21741.5, overlap = 70.3125
PHY-3002 : Step(201): len = 21741.5, overlap = 70.3125
PHY-3002 : Step(202): len = 21632.1, overlap = 66.0938
PHY-3002 : Step(203): len = 21632.1, overlap = 66.0938
PHY-3002 : Step(204): len = 21576.6, overlap = 66.1563
PHY-3002 : Step(205): len = 21576.6, overlap = 66.1563
PHY-3002 : Step(206): len = 21584, overlap = 65.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.9688e-05
PHY-3002 : Step(207): len = 21844.2, overlap = 62.3125
PHY-3002 : Step(208): len = 21844.2, overlap = 62.3125
PHY-3002 : Step(209): len = 21797.8, overlap = 64.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.67421e-05
PHY-3002 : Step(210): len = 22182.8, overlap = 62.3438
PHY-3002 : Step(211): len = 22253.5, overlap = 64.3438
PHY-3002 : Step(212): len = 22437.8, overlap = 59.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000153484
PHY-3002 : Step(213): len = 22486.5, overlap = 54.8438
PHY-3002 : Step(214): len = 22514.1, overlap = 56.1875
PHY-3002 : Step(215): len = 22784.1, overlap = 47.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000306968
PHY-3002 : Step(216): len = 22879.5, overlap = 42.875
PHY-3002 : Step(217): len = 22910.7, overlap = 43.2813
PHY-3002 : Step(218): len = 22943.2, overlap = 44.0625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000581339
PHY-3002 : Step(219): len = 23086.4, overlap = 44.6563
PHY-3002 : Step(220): len = 23146.3, overlap = 40.75
PHY-3002 : Step(221): len = 23218, overlap = 40.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000940606
PHY-3002 : Step(222): len = 23309.8, overlap = 39.5313
PHY-3002 : Step(223): len = 23367.8, overlap = 39.5313
PHY-3002 : Step(224): len = 23429.7, overlap = 39.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0015219
PHY-3002 : Step(225): len = 23509.9, overlap = 35.3125
PHY-3002 : Step(226): len = 23533.3, overlap = 33.9063
PHY-3002 : Step(227): len = 23641.9, overlap = 33.7813
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00246244
PHY-3002 : Step(228): len = 23678.2, overlap = 32.7188
PHY-3002 : Step(229): len = 23689.1, overlap = 32.75
PHY-3002 : Step(230): len = 23746.6, overlap = 33.2813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 95.75 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56424, over cnt = 72(0%), over = 129, worst = 4
PHY-1002 : len = 57448, over cnt = 43(0%), over = 72, worst = 4
PHY-1002 : len = 58208, over cnt = 19(0%), over = 33, worst = 3
PHY-1002 : len = 58608, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 58616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060187s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.00, top10 = 2.50, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.135541s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (138.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4384, tnet num: 1018, tinst num: 831, tnode num: 4964, tedge num: 7052.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.304988s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.525795s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (112.9%)

OPT-1001 : End physical optimization;  0.535946s wall, 0.546875s user + 0.046875s system = 0.593750s CPU (110.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 341 LUT to BLE ...
SYN-4008 : Packed 341 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 243 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 342/735 primitive instances ...
PHY-3001 : End packing;  0.041769s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (149.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 256 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 902 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 573 instances, 513 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23673, Over = 34
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.80703e-05
PHY-3002 : Step(231): len = 22737, overlap = 38.25
PHY-3002 : Step(232): len = 22769.6, overlap = 38.5
PHY-3002 : Step(233): len = 22668.4, overlap = 40.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.61406e-05
PHY-3002 : Step(234): len = 22891.6, overlap = 38.5
PHY-3002 : Step(235): len = 22958.3, overlap = 39
PHY-3002 : Step(236): len = 23052.4, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000152281
PHY-3002 : Step(237): len = 23493.1, overlap = 36.75
PHY-3002 : Step(238): len = 23643.4, overlap = 36.5
PHY-3002 : Step(239): len = 23643.4, overlap = 36.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.068262s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (137.3%)

PHY-3001 : Trial Legalized: Len = 31820.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.044402
PHY-3002 : Step(240): len = 30154.1, overlap = 1.5
PHY-3002 : Step(241): len = 30036.9, overlap = 1.25
PHY-3002 : Step(242): len = 29841.5, overlap = 0.5
PHY-3002 : Step(243): len = 29770.5, overlap = 0.5
PHY-3002 : Step(244): len = 28683.4, overlap = 3.25
PHY-3002 : Step(245): len = 28560.7, overlap = 3.5
PHY-3002 : Step(246): len = 28318.2, overlap = 4.25
PHY-3002 : Step(247): len = 27974, overlap = 5
PHY-3002 : Step(248): len = 27835.4, overlap = 5
PHY-3002 : Step(249): len = 27737.1, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29363.7, Over = 0
PHY-3001 : End spreading;  0.003994s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29363.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 85688, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 85816, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 85880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042138s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (148.3%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.75, top10 = 5.63, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.132051s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (106.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4099, tnet num: 920, tinst num: 573, tnode num: 4590, tedge num: 6720.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.347102s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (108.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.576290s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (105.7%)

OPT-1001 : End physical optimization;  0.586328s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (103.9%)

RUN-1003 : finish command "place" in  4.623310s wall, 6.765625s user + 2.109375s system = 8.875000s CPU (192.0%)

RUN-1004 : used memory is 444 MB, reserved memory is 439 MB, peak memory is 812 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1003   out of  19600    5.12%
#reg                      107   out of  19600    0.55%
#le                      1004
  #lut only               897   out of   1004   89.34%
  #reg only                 1   out of   1004    0.10%
  #lut&reg                106   out of   1004   10.56%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1004  |816    |187    |107    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 575 instances
RUN-1001 : 257 mslices, 256 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1450 nets
RUN-1001 : 902 nets have 2 pins
RUN-1001 : 464 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 85688, over cnt = 16(0%), over = 19, worst = 2
PHY-1002 : len = 85816, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 85880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042234s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.0%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 13.75, top10 = 5.63, top15 = 1.25.
PHY-1001 : End global routing;  0.137710s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (113.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.266478s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 140152, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.780449s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (140.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 140160, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 140160
PHY-1001 : End DR Iter 1; 0.008690s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.382540s wall, 2.531250s user + 0.203125s system = 2.734375s CPU (114.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.642683s wall, 2.828125s user + 0.218750s system = 3.046875s CPU (115.3%)

RUN-1004 : used memory is 445 MB, reserved memory is 437 MB, peak memory is 855 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1003   out of  19600    5.12%
#reg                      107   out of  19600    0.55%
#le                      1004
  #lut only               897   out of   1004   89.34%
  #reg only                 1   out of   1004    0.10%
  #lut&reg                106   out of   1004   10.56%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1004  |816    |187    |107    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       852   
    #2          2       372   
    #3          3        66   
    #4          4        25   
    #5        5-10       43   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.78            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 575
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1450, pip num: 8810
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1010 valid insts, and 27356 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.640392s wall, 15.281250s user + 0.062500s system = 15.343750s CPU (581.1%)

RUN-1004 : used memory is 458 MB, reserved memory is 451 MB, peak memory is 855 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.465125s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (100.2%)

RUN-1004 : used memory is 556 MB, reserved memory is 552 MB, peak memory is 855 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.173529s wall, 0.609375s user + 0.218750s system = 0.828125s CPU (11.5%)

RUN-1004 : used memory is 585 MB, reserved memory is 583 MB, peak memory is 855 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.023344s wall, 2.203125s user + 0.265625s system = 2.468750s CPU (27.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 466 MB, peak memory is 855 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1952/195 useful/useless nets, 1075/14 useful/useless insts
SYN-1015 : Optimize round 1, 112 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1032 : 1337/21 useful/useless nets, 715/0 useful/useless insts
SYN-1019 : Optimized 300 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 2, 312 better
SYN-1014 : Optimize round 3
SYN-1032 : 737/300 useful/useless nets, 394/11 useful/useless insts
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.091677s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (110.2%)

RUN-1004 : used memory is 445 MB, reserved memory is 448 MB, peak memory is 855 MB
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              457
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     27
  #bufif1                   0
  #MX21                   316
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 61
#MACRO_EQ                   9
#MACRO_MULT                 1
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |350    |107    |76     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |337    |4      |48     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 43 macro adder
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1032 : 972/169 useful/useless nets, 789/0 useful/useless insts
SYN-1032 : 2315/4 useful/useless nets, 1775/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 1190.63 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 1190.72 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.47), #lev = 7 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.44), #lev = 7 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 1190.78 sec
SYN-3001 : Mapper mapped 268 instances into 169 LUTs, name keeping = 89%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts              1266
  #lut4                   391
  #lut5                    72
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             803

Utilization Statistics
#lut                     1266   out of  19600    6.46%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |463    |803    |107    |3      |1      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |169    |513    |4      |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 405 adder to BLE ...
SYN-4008 : Packed 405 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.826197s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (109.5%)

RUN-1004 : used memory is 451 MB, reserved memory is 456 MB, peak memory is 855 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1109 instances
RUN-1001 : 451 luts, 99 seqs, 385 mslices, 112 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1929 nets
RUN-1001 : 1235 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 19 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1107 instances, 451 luts, 99 seqs, 497 slices, 100 macros(497 instances: 385 mslices 112 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 350787
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1107.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(250): len = 213603, overlap = 9
PHY-3002 : Step(251): len = 196554, overlap = 9
PHY-3002 : Step(252): len = 125820, overlap = 9
PHY-3002 : Step(253): len = 117577, overlap = 9
PHY-3002 : Step(254): len = 86914.7, overlap = 6.75
PHY-3002 : Step(255): len = 82649.5, overlap = 6.8125
PHY-3002 : Step(256): len = 61402.7, overlap = 13.8125
PHY-3002 : Step(257): len = 56552.8, overlap = 18.2188
PHY-3002 : Step(258): len = 53681.9, overlap = 19.6875
PHY-3002 : Step(259): len = 40042.3, overlap = 34.75
PHY-3002 : Step(260): len = 38627.9, overlap = 51.5625
PHY-3002 : Step(261): len = 37865, overlap = 55.2188
PHY-3002 : Step(262): len = 32861.7, overlap = 72.25
PHY-3002 : Step(263): len = 31082.8, overlap = 83.0313
PHY-3002 : Step(264): len = 29403, overlap = 91.8438
PHY-3002 : Step(265): len = 26714.4, overlap = 90.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.58644e-05
PHY-3002 : Step(266): len = 28915.1, overlap = 84.4688
PHY-3002 : Step(267): len = 29313.7, overlap = 81.0938
PHY-3002 : Step(268): len = 28689.6, overlap = 70.25
PHY-3002 : Step(269): len = 29018.9, overlap = 70.5938
PHY-3002 : Step(270): len = 28379.1, overlap = 65.7188
PHY-3002 : Step(271): len = 28409.8, overlap = 65.5313
PHY-3002 : Step(272): len = 28466.8, overlap = 67.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000111729
PHY-3002 : Step(273): len = 28551.9, overlap = 68.125
PHY-3002 : Step(274): len = 28592.6, overlap = 65.875
PHY-3002 : Step(275): len = 29024.2, overlap = 62.3125
PHY-3002 : Step(276): len = 29210.2, overlap = 57.375
PHY-3002 : Step(277): len = 28993.3, overlap = 54.7813
PHY-3002 : Step(278): len = 29005.2, overlap = 54.7813
PHY-3002 : Step(279): len = 28462.9, overlap = 55.5313
PHY-3002 : Step(280): len = 28426.2, overlap = 56.2813
PHY-3002 : Step(281): len = 28336.2, overlap = 57.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000223458
PHY-3002 : Step(282): len = 28500.3, overlap = 57.1875
PHY-3002 : Step(283): len = 28538.9, overlap = 57.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000446915
PHY-3002 : Step(284): len = 28785, overlap = 54.4063
PHY-3002 : Step(285): len = 28785, overlap = 54.4063
PHY-3002 : Step(286): len = 28774.8, overlap = 54.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00089383
PHY-3002 : Step(287): len = 28824.3, overlap = 54.3125
PHY-3002 : Step(288): len = 28848.3, overlap = 54.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00178766
PHY-3002 : Step(289): len = 28937.8, overlap = 54.0625
PHY-3002 : Step(290): len = 28957, overlap = 53.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.003111
PHY-3002 : Step(291): len = 28985.3, overlap = 54.0625
PHY-3002 : Step(292): len = 29006.2, overlap = 51.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45335e-06
PHY-3002 : Step(293): len = 27178.4, overlap = 107.406
PHY-3002 : Step(294): len = 27153.4, overlap = 108
PHY-3002 : Step(295): len = 26501.4, overlap = 112.563
PHY-3002 : Step(296): len = 26293.8, overlap = 116.438
PHY-3002 : Step(297): len = 26494.4, overlap = 112.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.9067e-06
PHY-3002 : Step(298): len = 26650.4, overlap = 100.281
PHY-3002 : Step(299): len = 26650.4, overlap = 100.281
PHY-3002 : Step(300): len = 26090.8, overlap = 98.5
PHY-3002 : Step(301): len = 26090.8, overlap = 98.5
PHY-3002 : Step(302): len = 26043.4, overlap = 98.125
PHY-3002 : Step(303): len = 26043.4, overlap = 98.125
PHY-3002 : Step(304): len = 25727.4, overlap = 97
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.8134e-06
PHY-3002 : Step(305): len = 27876.2, overlap = 89.1563
PHY-3002 : Step(306): len = 27876.2, overlap = 89.1563
PHY-3002 : Step(307): len = 27184.5, overlap = 89.375
PHY-3002 : Step(308): len = 27184.5, overlap = 89.375
PHY-3002 : Step(309): len = 26845.7, overlap = 89.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96268e-05
PHY-3002 : Step(310): len = 28913.2, overlap = 87.875
PHY-3002 : Step(311): len = 29124.1, overlap = 87.875
PHY-3002 : Step(312): len = 29472.2, overlap = 90.25
PHY-3002 : Step(313): len = 29800.5, overlap = 88.6875
PHY-3002 : Step(314): len = 29780.6, overlap = 75.1563
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.92536e-05
PHY-3002 : Step(315): len = 29398.7, overlap = 64.6563
PHY-3002 : Step(316): len = 29398.7, overlap = 64.6563
PHY-3002 : Step(317): len = 28965.1, overlap = 65.4688
PHY-3002 : Step(318): len = 28965.1, overlap = 65.4688
PHY-3002 : Step(319): len = 28977.9, overlap = 64.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.85072e-05
PHY-3002 : Step(320): len = 29564.2, overlap = 56
PHY-3002 : Step(321): len = 29564.2, overlap = 56
PHY-3002 : Step(322): len = 29236.8, overlap = 59.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000157014
PHY-3002 : Step(323): len = 29594.6, overlap = 54.1875
PHY-3002 : Step(324): len = 29683.8, overlap = 53.2813
PHY-3002 : Step(325): len = 29740.7, overlap = 54.0313
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000314029
PHY-3002 : Step(326): len = 29741.6, overlap = 53.75
PHY-3002 : Step(327): len = 29741.6, overlap = 53.75
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000628058
PHY-3002 : Step(328): len = 29799.5, overlap = 52.1563
PHY-3002 : Step(329): len = 29804.1, overlap = 51.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.06929e-05
PHY-3002 : Step(330): len = 29984.9, overlap = 98.6563
PHY-3002 : Step(331): len = 29984.9, overlap = 98.6563
PHY-3002 : Step(332): len = 29286.5, overlap = 99.625
PHY-3002 : Step(333): len = 29286.5, overlap = 99.625
PHY-3002 : Step(334): len = 29316.2, overlap = 93.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.13858e-05
PHY-3002 : Step(335): len = 30405.6, overlap = 82.7813
PHY-3002 : Step(336): len = 30405.6, overlap = 82.7813
PHY-3002 : Step(337): len = 30350.6, overlap = 79.25
PHY-3002 : Step(338): len = 30350.6, overlap = 79.25
PHY-3002 : Step(339): len = 30433.1, overlap = 80.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.27716e-05
PHY-3002 : Step(340): len = 31781.2, overlap = 76.5625
PHY-3002 : Step(341): len = 31957.4, overlap = 74.8438
PHY-3002 : Step(342): len = 32409.9, overlap = 73.0313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.55431e-05
PHY-3002 : Step(343): len = 32667.7, overlap = 75.9688
PHY-3002 : Step(344): len = 32754.5, overlap = 73.9688
PHY-3002 : Step(345): len = 33387.8, overlap = 63
PHY-3002 : Step(346): len = 33485.9, overlap = 62.2188
PHY-3002 : Step(347): len = 33388.4, overlap = 57
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000171086
PHY-3002 : Step(348): len = 33554.2, overlap = 57.7188
PHY-3002 : Step(349): len = 33621.2, overlap = 56.6563
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000342172
PHY-3002 : Step(350): len = 34101.3, overlap = 53.4375
PHY-3002 : Step(351): len = 34253.7, overlap = 52.8125
PHY-3002 : Step(352): len = 34619.6, overlap = 47.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000684345
PHY-3002 : Step(353): len = 34759.7, overlap = 45
PHY-3002 : Step(354): len = 34839.4, overlap = 43.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 131.09 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 78760, over cnt = 99(0%), over = 159, worst = 4
PHY-1002 : len = 80472, over cnt = 41(0%), over = 61, worst = 3
PHY-1002 : len = 80936, over cnt = 16(0%), over = 25, worst = 2
PHY-1002 : len = 81032, over cnt = 11(0%), over = 18, worst = 2
PHY-1002 : len = 81136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.066444s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (282.2%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 15.63, top10 = 6.25, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.145078s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (204.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 5626, tnet num: 1399, tinst num: 1107, tnode num: 6206, tedge num: 9222.
TMR-2508 : Levelizing timing graph completed, there are 199 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.311799s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.544912s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (131.9%)

OPT-1001 : End physical optimization;  0.558034s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (131.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 451 LUT to BLE ...
SYN-4008 : Packed 451 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 352 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 451/1010 primitive instances ...
PHY-3001 : End packing;  0.053638s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 794 instances
RUN-1001 : 385 mslices, 347 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1832 nets
RUN-1001 : 1138 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 792 instances, 732 slices, 100 macros(497 instances: 385 mslices 112 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 34783.4, Over = 45.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.49784e-05
PHY-3002 : Step(355): len = 32713.4, overlap = 52.5
PHY-3002 : Step(356): len = 32713.4, overlap = 52.5
PHY-3002 : Step(357): len = 31947.2, overlap = 56.75
PHY-3002 : Step(358): len = 31947.2, overlap = 56.75
PHY-3002 : Step(359): len = 31721.7, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.99568e-05
PHY-3002 : Step(360): len = 32483.6, overlap = 56.75
PHY-3002 : Step(361): len = 32604.3, overlap = 56.25
PHY-3002 : Step(362): len = 32832.8, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139914
PHY-3002 : Step(363): len = 33965.5, overlap = 53.25
PHY-3002 : Step(364): len = 33965.5, overlap = 53.25
PHY-3002 : Step(365): len = 33756.2, overlap = 49.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081522s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (287.5%)

PHY-3001 : Trial Legalized: Len = 45431.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00538933
PHY-3002 : Step(366): len = 42303, overlap = 3.5
PHY-3002 : Step(367): len = 41566.6, overlap = 4.25
PHY-3002 : Step(368): len = 41211.7, overlap = 6
PHY-3002 : Step(369): len = 40473, overlap = 8.25
PHY-3002 : Step(370): len = 39875.5, overlap = 8.75
PHY-3002 : Step(371): len = 39358.6, overlap = 9.75
PHY-3002 : Step(372): len = 38738.4, overlap = 9
PHY-3002 : Step(373): len = 38291.2, overlap = 9.25
PHY-3002 : Step(374): len = 38144.4, overlap = 10
PHY-3002 : Step(375): len = 37941.6, overlap = 10.5
PHY-3002 : Step(376): len = 37760.2, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (216.0%)

PHY-3001 : Legalized: Len = 40905.7, Over = 0
PHY-3001 : End spreading;  0.003850s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 40905.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 105576, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 105704, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 105728, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 105672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055479s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (309.8%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 16.88, top10 = 8.75, top15 = 3.75.
PHY-1001 : End incremental global routing;  0.146597s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (170.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 5339, tnet num: 1302, tinst num: 792, tnode num: 5827, tedge num: 8889.
TMR-2508 : Levelizing timing graph completed, there are 197 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.325480s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.577702s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (119.0%)

OPT-1001 : End physical optimization;  0.590532s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (119.1%)

RUN-1003 : finish command "place" in  4.436999s wall, 6.796875s user + 2.062500s system = 8.859375s CPU (199.7%)

RUN-1004 : used memory is 481 MB, reserved memory is 483 MB, peak memory is 855 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1445   out of  19600    7.37%
#reg                      107   out of  19600    0.55%
#le                      1445
  #lut only              1338   out of   1445   92.60%
  #reg only                 0   out of   1445    0.00%
  #lut&reg                107   out of   1445    7.40%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1445  |1092   |353    |107    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 794 instances
RUN-1001 : 385 mslices, 347 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1832 nets
RUN-1001 : 1138 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 105576, over cnt = 20(0%), over = 20, worst = 1
PHY-1002 : len = 105704, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 105728, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 105672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.055506s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (140.7%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 16.88, top10 = 8.75, top15 = 3.75.
PHY-1001 : End global routing;  0.184249s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (127.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.212272s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (132.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 13296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 51% nets.
PHY-1002 : len = 164856, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 1.030248s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (160.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 164848, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 1; 0.015674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 164896, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 164896
PHY-1001 : End DR Iter 2; 0.013000s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.679444s wall, 3.281250s user + 0.109375s system = 3.390625s CPU (126.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  3.002191s wall, 3.640625s user + 0.156250s system = 3.796875s CPU (126.5%)

RUN-1004 : used memory is 484 MB, reserved memory is 478 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1445   out of  19600    7.37%
#reg                      107   out of  19600    0.55%
#le                      1445
  #lut only              1338   out of   1445   92.60%
  #reg only                 0   out of   1445    0.00%
  #lut&reg                107   out of   1445    7.40%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1445  |1092   |353    |107    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1088  
    #2          2       422   
    #3          3       110   
    #4          4        50   
    #5        5-10       54   
    #6        11-50      45   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.67            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 794
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1832, pip num: 11297
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1116 valid insts, and 37682 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  3.264168s wall, 17.937500s user + 0.015625s system = 17.953125s CPU (550.0%)

RUN-1004 : used memory is 495 MB, reserved memory is 490 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.508080s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (99.5%)

RUN-1004 : used memory is 591 MB, reserved memory is 590 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.818404s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (7.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 621 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.670878s wall, 2.046875s user + 0.109375s system = 2.156250s CPU (24.9%)

RUN-1004 : used memory is 506 MB, reserved memory is 501 MB, peak memory is 886 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(68)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(74)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(74)
HDL-8007 ERROR: 'num' is an unknown type in lcd_display.v(68)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(73)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(73)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(74)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ';' in lcd_display.v(68)
HDL-8007 ERROR: 'num' is an unknown type in lcd_display.v(68)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(74)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(74)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(74)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near '<' in lcd_display.v(73)
HDL-5007 WARNING: empty statement in sequential block in lcd_display.v(72)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-8007 ERROR: net 'sum' is constantly driven from multiple places in lcd_display.v(70)
HDL-8007 ERROR: found another driver here in lcd_display.v(79)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-5007 WARNING: data object 'sum' is already declared in lcd_display.v(69)
HDL-1007 : previous declaration of 'sum' is from here in lcd_display.v(68)
HDL-5007 WARNING: second declaration of 'sum' ignored in lcd_display.v(69)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(74)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(74)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(75)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(75)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(76)
HDL-8007 ERROR: 'num' is not declared in lcd_display.v(84)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-8007 ERROR: net 'sum[9]' is constantly driven from multiple places in lcd_display.v(71)
HDL-8007 ERROR: found another driver here in lcd_display.v(80)
HDL-1007 : module 'lcd_display' remains a black box due to errors in its contents in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1924/538 useful/useless nets, 1071/196 useful/useless insts
SYN-1015 : Optimize round 1, 640 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 20 instances.
SYN-1015 : Optimize round 1, 106 better
SYN-1014 : Optimize round 2
SYN-1032 : 1337/21 useful/useless nets, 715/0 useful/useless insts
SYN-1019 : Optimized 300 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1015 : Optimize round 2, 312 better
SYN-1014 : Optimize round 3
SYN-1032 : 737/300 useful/useless nets, 394/11 useful/useless insts
SYN-1015 : Optimize round 3, 11 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  1.048905s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (108.7%)

RUN-1004 : used memory is 404 MB, reserved memory is 464 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              456
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     26
  #bufif1                   0
  #MX21                   316
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 61
#MACRO_EQ                   9
#MACRO_MULT                 1
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |349    |107    |76     |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |337    |4      |48     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 2 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_ADDA/U2/inst"
SYN-2541 : Reading BRAM "u_ADDA/U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 78 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 14 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 43 macro adder
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 21 instances.
SYN-1032 : 972/169 useful/useless nets, 789/0 useful/useless insts
SYN-1032 : 2288/4 useful/useless nets, 1772/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 216 (3.84), #lev = 4 (2.69)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 216 (3.59), #lev = 4 (2.69)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 376 instances into 221 LUTs, name keeping = 64%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2118.05 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.47), #lev = 7 (3.54)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 169 (3.44), #lev = 7 (3.62)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map = 2118.12 sec
SYN-3001 : Mapper mapped 268 instances into 169 LUTs, name keeping = 89%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts              1265
  #lut4                   417
  #lut5                    45
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             803

Utilization Statistics
#lut                     1265   out of  19600    6.45%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |462    |803    |107    |3      |1      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |169    |513    |4      |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 79 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 54 adder to BLE ...
SYN-4008 : Packed 54 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 9 carry chain into lslice
SYN-4007 : Packing 405 adder to BLE ...
SYN-4008 : Packed 405 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.557993s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (103.3%)

RUN-1004 : used memory is 409 MB, reserved memory is 470 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 16 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net DAC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1111 instances
RUN-1001 : 450 luts, 99 seqs, 391 mslices, 109 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1931 nets
RUN-1001 : 1239 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1109 instances, 450 luts, 99 seqs, 500 slices, 100 macros(500 instances: 391 mslices 109 lslices)
PHY-3001 : Cell area utilization is 7%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 362921
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1109.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(377): len = 220816, overlap = 9
PHY-3002 : Step(378): len = 204773, overlap = 6.75
PHY-3002 : Step(379): len = 137965, overlap = 4.5
PHY-3002 : Step(380): len = 128597, overlap = 9
PHY-3002 : Step(381): len = 93154.6, overlap = 5.25
PHY-3002 : Step(382): len = 90404, overlap = 5
PHY-3002 : Step(383): len = 71891.4, overlap = 9
PHY-3002 : Step(384): len = 67141.5, overlap = 10.1875
PHY-3002 : Step(385): len = 63330.2, overlap = 5.75
PHY-3002 : Step(386): len = 48716.4, overlap = 12.7188
PHY-3002 : Step(387): len = 46057.7, overlap = 19.1875
PHY-3002 : Step(388): len = 41075.3, overlap = 19.8438
PHY-3002 : Step(389): len = 38370.4, overlap = 36.4688
PHY-3002 : Step(390): len = 35073, overlap = 63.1563
PHY-3002 : Step(391): len = 32479.4, overlap = 87.5
PHY-3002 : Step(392): len = 30031.6, overlap = 110.813
PHY-3002 : Step(393): len = 28163.8, overlap = 114.969
PHY-3002 : Step(394): len = 27531.2, overlap = 122.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.93012e-05
PHY-3002 : Step(395): len = 29678.4, overlap = 68.75
PHY-3002 : Step(396): len = 30050.3, overlap = 67.625
PHY-3002 : Step(397): len = 29044.6, overlap = 54.8125
PHY-3002 : Step(398): len = 29101.3, overlap = 54.7188
PHY-3002 : Step(399): len = 29159.2, overlap = 53.4063
PHY-3002 : Step(400): len = 29189.3, overlap = 54.2188
PHY-3002 : Step(401): len = 28416.3, overlap = 56
PHY-3002 : Step(402): len = 28385.6, overlap = 56
PHY-3002 : Step(403): len = 28321.6, overlap = 56.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.86025e-05
PHY-3002 : Step(404): len = 28475.7, overlap = 54.625
PHY-3002 : Step(405): len = 28494.2, overlap = 54.5313
PHY-3002 : Step(406): len = 28494.2, overlap = 54.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000117205
PHY-3002 : Step(407): len = 28725.3, overlap = 52.4375
PHY-3002 : Step(408): len = 28725.3, overlap = 52.4375
PHY-3002 : Step(409): len = 28587.6, overlap = 53.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023441
PHY-3002 : Step(410): len = 28737.8, overlap = 51.6875
PHY-3002 : Step(411): len = 28764.9, overlap = 51.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00046882
PHY-3002 : Step(412): len = 28922.8, overlap = 50.3438
PHY-3002 : Step(413): len = 28965.4, overlap = 48.0938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00093764
PHY-3002 : Step(414): len = 29066.7, overlap = 49.5
PHY-3002 : Step(415): len = 29062.4, overlap = 49.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00187528
PHY-3002 : Step(416): len = 28996.7, overlap = 48.8125
PHY-3002 : Step(417): len = 28992, overlap = 48.7813
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00375056
PHY-3002 : Step(418): len = 29002.3, overlap = 48.6563
PHY-3002 : Step(419): len = 28992.2, overlap = 48.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00682602
PHY-3002 : Step(420): len = 29015.4, overlap = 48.25
PHY-3002 : Step(421): len = 29017.3, overlap = 48.125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.013652
PHY-3002 : Step(422): len = 28994.1, overlap = 47.8438
PHY-3002 : Step(423): len = 28981.7, overlap = 47.8438
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0273041
PHY-3002 : Step(424): len = 28965.8, overlap = 47.8438
PHY-3002 : Step(425): len = 28999.3, overlap = 47.8125
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0546081
PHY-3002 : Step(426): len = 28973.3, overlap = 48.0313
PHY-3002 : Step(427): len = 28973.3, overlap = 48.0313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008973s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.83254e-06
PHY-3002 : Step(428): len = 26744.9, overlap = 108.625
PHY-3002 : Step(429): len = 26784.4, overlap = 108.688
PHY-3002 : Step(430): len = 25908.5, overlap = 127.438
PHY-3002 : Step(431): len = 26225.1, overlap = 125.563
PHY-3002 : Step(432): len = 26069.3, overlap = 128.875
PHY-3002 : Step(433): len = 26159.2, overlap = 129.438
PHY-3002 : Step(434): len = 25484.9, overlap = 125.156
PHY-3002 : Step(435): len = 25165.6, overlap = 125.656
PHY-3002 : Step(436): len = 24946.7, overlap = 116.781
PHY-3002 : Step(437): len = 24607.5, overlap = 114.75
PHY-3002 : Step(438): len = 24504.7, overlap = 112.5
PHY-3002 : Step(439): len = 23986.5, overlap = 112.344
PHY-3002 : Step(440): len = 24318.8, overlap = 114.125
PHY-3002 : Step(441): len = 24420.4, overlap = 113.656
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.66507e-06
PHY-3002 : Step(442): len = 22955, overlap = 111.563
PHY-3002 : Step(443): len = 22955, overlap = 111.563
PHY-3002 : Step(444): len = 22908.1, overlap = 111.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.33014e-06
PHY-3002 : Step(445): len = 24119.6, overlap = 114.031
PHY-3002 : Step(446): len = 24404.7, overlap = 114.031
PHY-3002 : Step(447): len = 26002.8, overlap = 110.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.46603e-05
PHY-3002 : Step(448): len = 25280, overlap = 102.219
PHY-3002 : Step(449): len = 25280, overlap = 102.219
PHY-3002 : Step(450): len = 25701.3, overlap = 98.75
PHY-3002 : Step(451): len = 25701.3, overlap = 98.75
PHY-3002 : Step(452): len = 25423.3, overlap = 94.7813
PHY-3002 : Step(453): len = 25423.3, overlap = 94.7813
PHY-3002 : Step(454): len = 25441, overlap = 94.0938
PHY-3002 : Step(455): len = 25441, overlap = 94.0938
PHY-3002 : Step(456): len = 25506.9, overlap = 92.8438
PHY-3002 : Step(457): len = 25506.9, overlap = 92.8438
PHY-3002 : Step(458): len = 25346, overlap = 91.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.93206e-05
PHY-3002 : Step(459): len = 28416.1, overlap = 74.3438
PHY-3002 : Step(460): len = 28633.9, overlap = 69.5313
PHY-3002 : Step(461): len = 27899.9, overlap = 66.2813
PHY-3002 : Step(462): len = 28153.3, overlap = 65.0313
PHY-3002 : Step(463): len = 28110.4, overlap = 63.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 5.86412e-05
PHY-3002 : Step(464): len = 27227.8, overlap = 66.2813
PHY-3002 : Step(465): len = 27517.8, overlap = 66.9063
PHY-3002 : Step(466): len = 27517.8, overlap = 66.9063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000117282
PHY-3002 : Step(467): len = 27961.9, overlap = 54.3125
PHY-3002 : Step(468): len = 28182.7, overlap = 53.875
PHY-3002 : Step(469): len = 28239.5, overlap = 42.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.035e-05
PHY-3002 : Step(470): len = 29188.7, overlap = 102.844
PHY-3002 : Step(471): len = 29343.2, overlap = 103.094
PHY-3002 : Step(472): len = 28487, overlap = 90.3438
PHY-3002 : Step(473): len = 28563.1, overlap = 90.5938
PHY-3002 : Step(474): len = 28062.5, overlap = 91.6563
PHY-3002 : Step(475): len = 27900.9, overlap = 92.0625
PHY-3002 : Step(476): len = 27705.9, overlap = 90.8125
PHY-3002 : Step(477): len = 27789.5, overlap = 92.2188
PHY-3002 : Step(478): len = 27259, overlap = 95.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.07001e-05
PHY-3002 : Step(479): len = 27882, overlap = 89.1875
PHY-3002 : Step(480): len = 28170.7, overlap = 85.2188
PHY-3002 : Step(481): len = 28501.4, overlap = 83.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.14002e-05
PHY-3002 : Step(482): len = 28855.6, overlap = 73.4063
PHY-3002 : Step(483): len = 28974.6, overlap = 71.9688
PHY-3002 : Step(484): len = 29834, overlap = 67.6875
PHY-3002 : Step(485): len = 30024.8, overlap = 67.9688
PHY-3002 : Step(486): len = 29609.3, overlap = 69.5313
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.28003e-05
PHY-3002 : Step(487): len = 29929.8, overlap = 65.375
PHY-3002 : Step(488): len = 29929.8, overlap = 65.375
PHY-3002 : Step(489): len = 29938.6, overlap = 65.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000149012
PHY-3002 : Step(490): len = 30505.8, overlap = 65.4688
PHY-3002 : Step(491): len = 30582.9, overlap = 65.4688
PHY-3002 : Step(492): len = 31262.8, overlap = 61.125
PHY-3002 : Step(493): len = 31485.9, overlap = 52.7813
PHY-3002 : Step(494): len = 31719.3, overlap = 53.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000298025
PHY-3002 : Step(495): len = 31684, overlap = 51.5
PHY-3002 : Step(496): len = 31679, overlap = 52
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000569889
PHY-3002 : Step(497): len = 31893, overlap = 50.1875
PHY-3002 : Step(498): len = 31920.1, overlap = 49.7813
PHY-3002 : Step(499): len = 32218.4, overlap = 49.5625
PHY-3002 : Step(500): len = 32252.9, overlap = 49.5625
PHY-3002 : Step(501): len = 32658.4, overlap = 43.8438
PHY-3002 : Step(502): len = 32726, overlap = 42.5
PHY-3002 : Step(503): len = 32531.4, overlap = 44.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00113978
PHY-3002 : Step(504): len = 32560.4, overlap = 43.0313
PHY-3002 : Step(505): len = 32576.9, overlap = 41.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 115.75 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 75328, over cnt = 116(0%), over = 198, worst = 4
PHY-1002 : len = 77560, over cnt = 61(0%), over = 84, worst = 4
PHY-1002 : len = 78160, over cnt = 22(0%), over = 30, worst = 2
PHY-1002 : len = 78392, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 78384, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End global iterations;  0.072679s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (258.0%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 14.38, top10 = 6.88, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.149644s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (177.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 5576, tnet num: 1401, tinst num: 1109, tnode num: 6156, tedge num: 9110.
TMR-2508 : Levelizing timing graph completed, there are 199 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.293282s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.529985s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (123.8%)

OPT-1001 : End physical optimization;  0.543180s wall, 0.640625s user + 0.031250s system = 0.671875s CPU (123.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 450 LUT to BLE ...
SYN-4008 : Packed 450 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 352 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 451/1013 primitive instances ...
PHY-3001 : End packing;  0.052661s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (118.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 799 instances
RUN-1001 : 391 mslices, 346 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1834 nets
RUN-1001 : 1142 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 797 instances, 737 slices, 100 macros(500 instances: 391 mslices 109 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 32614.8, Over = 43.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.2211e-05
PHY-3002 : Step(506): len = 30580.9, overlap = 48
PHY-3002 : Step(507): len = 30474.3, overlap = 48.5
PHY-3002 : Step(508): len = 30154.5, overlap = 52.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.4422e-05
PHY-3002 : Step(509): len = 30617.2, overlap = 49
PHY-3002 : Step(510): len = 30976.7, overlap = 46.75
PHY-3002 : Step(511): len = 30976.7, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000168844
PHY-3002 : Step(512): len = 31558.4, overlap = 44.75
PHY-3002 : Step(513): len = 31835, overlap = 44.5
PHY-3002 : Step(514): len = 31835, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.088047s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (177.5%)

PHY-3001 : Trial Legalized: Len = 41280.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000966241
PHY-3002 : Step(515): len = 38458.5, overlap = 4.75
PHY-3002 : Step(516): len = 37045.7, overlap = 8.75
PHY-3002 : Step(517): len = 36248.1, overlap = 12.25
PHY-3002 : Step(518): len = 36181.2, overlap = 12.75
PHY-3002 : Step(519): len = 35553.1, overlap = 12.5
PHY-3002 : Step(520): len = 35212.7, overlap = 14
PHY-3002 : Step(521): len = 34907.5, overlap = 14
PHY-3002 : Step(522): len = 34434.6, overlap = 14.75
PHY-3002 : Step(523): len = 34233.7, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158158
PHY-3002 : Step(524): len = 34244.5, overlap = 15.75
PHY-3002 : Step(525): len = 34232.9, overlap = 15.25
PHY-3002 : Step(526): len = 34202.4, overlap = 15
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00316317
PHY-3002 : Step(527): len = 34209.7, overlap = 15.75
PHY-3002 : Step(528): len = 34198.4, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006727s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (464.6%)

PHY-3001 : Legalized: Len = 37324, Over = 0
PHY-3001 : End spreading;  0.003882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 37324, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96112, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 96232, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 96128, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 96144, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 96136, over cnt = 1(0%), over = 2, worst = 2
PHY-1001 : End global iterations;  0.064280s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (145.8%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 15.63, top10 = 8.13, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.156576s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (129.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 5296, tnet num: 1304, tinst num: 797, tnode num: 5791, tedge num: 8788.
TMR-2508 : Levelizing timing graph completed, there are 197 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.323163s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.589188s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (108.7%)

OPT-1001 : End physical optimization;  0.601904s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (106.4%)

RUN-1003 : finish command "place" in  5.151023s wall, 8.828125s user + 2.078125s system = 10.906250s CPU (211.7%)

RUN-1004 : used memory is 436 MB, reserved memory is 496 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1450   out of  19600    7.40%
#reg                      107   out of  19600    0.55%
#le                      1451
  #lut only              1344   out of   1451   92.63%
  #reg only                 1   out of   1451    0.07%
  #lut&reg                106   out of   1451    7.31%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1451  |1094   |356    |107    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 799 instances
RUN-1001 : 391 mslices, 346 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1834 nets
RUN-1001 : 1142 nets have 2 pins
RUN-1001 : 583 nets have [3 - 5] pins
RUN-1001 : 51 nets have [6 - 10] pins
RUN-1001 : 35 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96112, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 96232, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 96128, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 95664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.056097s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (306.4%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 15.63, top10 = 8.13, top15 = 2.50.
PHY-1001 : End global routing;  0.168930s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (166.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.220267s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 14992, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 51% nets.
PHY-1002 : len = 162496, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End Routed; 0.890988s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (145.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 162536, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012856s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (243.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 162544, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 162544
PHY-1001 : End DR Iter 2; 0.010007s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net DAC_CLK_pad will be routed on clock mesh
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.559697s wall, 2.828125s user + 0.156250s system = 2.984375s CPU (116.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.866644s wall, 3.234375s user + 0.156250s system = 3.390625s CPU (118.3%)

RUN-1004 : used memory is 466 MB, reserved memory is 522 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1450   out of  19600    7.40%
#reg                      107   out of  19600    0.55%
#le                      1451
  #lut only              1344   out of   1451   92.63%
  #reg only                 1   out of   1451    0.07%
  #lut&reg                106   out of   1451    7.31%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1451  |1094   |356    |107    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       1092  
    #2          2       422   
    #3          3       110   
    #4          4        50   
    #5        5-10       54   
    #6        11-50      43   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.64            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101000100000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 799
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1834, pip num: 11094
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1076 valid insts, and 37182 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101000100000000000000000" in  3.301702s wall, 17.093750s user + 0.109375s system = 17.203125s CPU (521.0%)

RUN-1004 : used memory is 459 MB, reserved memory is 508 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.435293s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (100.2%)

RUN-1004 : used memory is 568 MB, reserved memory is 623 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.137642s wall, 0.359375s user + 0.109375s system = 0.468750s CPU (6.6%)

RUN-1004 : used memory is 597 MB, reserved memory is 654 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.925735s wall, 1.890625s user + 0.156250s system = 2.046875s CPU (22.9%)

RUN-1004 : used memory is 484 MB, reserved memory is 534 MB, peak memory is 886 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1390/193 useful/useless nets, 794/14 useful/useless insts
SYN-1015 : Optimize round 1, 114 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[11]"
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[10]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1032 : 678/25 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 312/160 useful/useless nets, 174/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              247
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                   104
  #FADD                     0
  #DFF                    121
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  11
#MACRO_MULT                 1
#MACRO_MUX                151

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |121    |58     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |113    |18     |30     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 403/59 useful/useless nets, 327/0 useful/useless insts
SYN-1032 : 1745/5 useful/useless nets, 1312/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2276.16 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2276.23 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 64 (3.64), #lev = 4 (2.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.54), #lev = 4 (2.28)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2276.29 sec
SYN-3001 : Mapper mapped 164 instances into 70 LUTs, name keeping = 67%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               794
  #lut4                   312
  #lut5                    52
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             430

Utilization Statistics
#lut                      794   out of  19600    4.05%
#reg                      121   out of  19600    0.62%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |364    |430    |121    |3      |1      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |70     |140    |18     |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.480139s wall, 1.546875s user + 0.109375s system = 1.656250s CPU (111.9%)

RUN-1004 : used memory is 429 MB, reserved memory is 488 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 856 instances
RUN-1001 : 352 luts, 108 seqs, 252 mslices, 82 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1570 nets
RUN-1001 : 1008 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 854 instances, 352 luts, 108 seqs, 334 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279609
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 854.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(529): len = 168593, overlap = 9
PHY-3002 : Step(530): len = 142202, overlap = 9
PHY-3002 : Step(531): len = 88612, overlap = 6.75
PHY-3002 : Step(532): len = 83878, overlap = 8
PHY-3002 : Step(533): len = 57712.7, overlap = 4.5
PHY-3002 : Step(534): len = 55367.5, overlap = 12
PHY-3002 : Step(535): len = 42437.5, overlap = 26
PHY-3002 : Step(536): len = 39363.2, overlap = 25.3125
PHY-3002 : Step(537): len = 32345.3, overlap = 30.0938
PHY-3002 : Step(538): len = 30618.4, overlap = 33.1875
PHY-3002 : Step(539): len = 28630.9, overlap = 46.2813
PHY-3002 : Step(540): len = 26139.1, overlap = 48.25
PHY-3002 : Step(541): len = 25742.1, overlap = 45.4375
PHY-3002 : Step(542): len = 24451.8, overlap = 48.0938
PHY-3002 : Step(543): len = 23478.7, overlap = 50.5313
PHY-3002 : Step(544): len = 21204.8, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.1946e-05
PHY-3002 : Step(545): len = 21181.5, overlap = 49.8125
PHY-3002 : Step(546): len = 21222.4, overlap = 47.5
PHY-3002 : Step(547): len = 20429, overlap = 45.25
PHY-3002 : Step(548): len = 20052.1, overlap = 45.625
PHY-3002 : Step(549): len = 19608.9, overlap = 47.875
PHY-3002 : Step(550): len = 19253.8, overlap = 47
PHY-3002 : Step(551): len = 19058.6, overlap = 46.25
PHY-3002 : Step(552): len = 19036.9, overlap = 46.125
PHY-3002 : Step(553): len = 18971.2, overlap = 48.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103892
PHY-3002 : Step(554): len = 18838.3, overlap = 46.3438
PHY-3002 : Step(555): len = 18798.5, overlap = 46.3438
PHY-3002 : Step(556): len = 18760.3, overlap = 46.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207784
PHY-3002 : Step(557): len = 18786.7, overlap = 46.8438
PHY-3002 : Step(558): len = 18710.3, overlap = 47.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000415568
PHY-3002 : Step(559): len = 18758.7, overlap = 45.125
PHY-3002 : Step(560): len = 18791.4, overlap = 45.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000831136
PHY-3002 : Step(561): len = 18806.1, overlap = 45.875
PHY-3002 : Step(562): len = 18852.8, overlap = 46.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00166227
PHY-3002 : Step(563): len = 18825.6, overlap = 46.5625
PHY-3002 : Step(564): len = 18823.4, overlap = 46.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011759s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (132.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45326e-06
PHY-3002 : Step(565): len = 18683.3, overlap = 79.5313
PHY-3002 : Step(566): len = 18683.3, overlap = 79.5313
PHY-3002 : Step(567): len = 18413, overlap = 79.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90653e-06
PHY-3002 : Step(568): len = 18722.2, overlap = 80.125
PHY-3002 : Step(569): len = 18722.2, overlap = 80.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.81306e-06
PHY-3002 : Step(570): len = 19115.4, overlap = 80.5938
PHY-3002 : Step(571): len = 19115.4, overlap = 80.5938
PHY-3002 : Step(572): len = 19028.4, overlap = 81.1875
PHY-3002 : Step(573): len = 19028.4, overlap = 81.1875
PHY-3002 : Step(574): len = 19112.8, overlap = 80.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96261e-05
PHY-3002 : Step(575): len = 20718.9, overlap = 79.75
PHY-3002 : Step(576): len = 20718.9, overlap = 79.75
PHY-3002 : Step(577): len = 20201.9, overlap = 83.5
PHY-3002 : Step(578): len = 20201.9, overlap = 83.5
PHY-3002 : Step(579): len = 20518.5, overlap = 80.9375
PHY-3002 : Step(580): len = 20518.5, overlap = 80.9375
PHY-3002 : Step(581): len = 20275.4, overlap = 80.9688
PHY-3002 : Step(582): len = 20275.4, overlap = 80.9688
PHY-3002 : Step(583): len = 20540.9, overlap = 74.0938
PHY-3002 : Step(584): len = 20540.9, overlap = 74.0938
PHY-3002 : Step(585): len = 20363.1, overlap = 72.1875
PHY-3002 : Step(586): len = 20363.1, overlap = 72.1875
PHY-3002 : Step(587): len = 20368.5, overlap = 70.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.92522e-05
PHY-3002 : Step(588): len = 21621.4, overlap = 53.2188
PHY-3002 : Step(589): len = 21774, overlap = 53.2188
PHY-3002 : Step(590): len = 21399.8, overlap = 47.9688
PHY-3002 : Step(591): len = 21469.3, overlap = 46.3125
PHY-3002 : Step(592): len = 20962, overlap = 44.875
PHY-3002 : Step(593): len = 20962, overlap = 44.875
PHY-3002 : Step(594): len = 20578.1, overlap = 44.4375
PHY-3002 : Step(595): len = 20578.1, overlap = 44.4375
PHY-3002 : Step(596): len = 20402.7, overlap = 44.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.85045e-05
PHY-3002 : Step(597): len = 20640.4, overlap = 43.875
PHY-3002 : Step(598): len = 20640.4, overlap = 43.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000157009
PHY-3002 : Step(599): len = 21049.4, overlap = 38.375
PHY-3002 : Step(600): len = 21122.5, overlap = 37.25
PHY-3002 : Step(601): len = 20838.7, overlap = 38.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000314018
PHY-3002 : Step(602): len = 21055.7, overlap = 36.7188
PHY-3002 : Step(603): len = 21055.7, overlap = 36.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000628036
PHY-3002 : Step(604): len = 21089.4, overlap = 35.9063
PHY-3002 : Step(605): len = 21191.1, overlap = 33.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3282e-05
PHY-3002 : Step(606): len = 22066.3, overlap = 55.6875
PHY-3002 : Step(607): len = 22228.5, overlap = 54.0938
PHY-3002 : Step(608): len = 22443.5, overlap = 53.7813
PHY-3002 : Step(609): len = 21895.8, overlap = 54.2188
PHY-3002 : Step(610): len = 21895.8, overlap = 54.2188
PHY-3002 : Step(611): len = 21567.1, overlap = 55.5313
PHY-3002 : Step(612): len = 21567.1, overlap = 55.5313
PHY-3002 : Step(613): len = 21470.6, overlap = 58.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6564e-05
PHY-3002 : Step(614): len = 22097.9, overlap = 56.6875
PHY-3002 : Step(615): len = 22097.9, overlap = 56.6875
PHY-3002 : Step(616): len = 21923, overlap = 54.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.25202e-05
PHY-3002 : Step(617): len = 22485.7, overlap = 47.5
PHY-3002 : Step(618): len = 22709.5, overlap = 46.625
PHY-3002 : Step(619): len = 22889, overlap = 42.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00010504
PHY-3002 : Step(620): len = 23136.4, overlap = 35.2188
PHY-3002 : Step(621): len = 23280.6, overlap = 31.9688
PHY-3002 : Step(622): len = 23336.5, overlap = 33.5313
PHY-3002 : Step(623): len = 23339.3, overlap = 33.4375
PHY-3002 : Step(624): len = 23258.3, overlap = 34.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 93.06 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56624, over cnt = 107(0%), over = 210, worst = 9
PHY-1002 : len = 58920, over cnt = 38(0%), over = 64, worst = 4
PHY-1002 : len = 59608, over cnt = 14(0%), over = 25, worst = 4
PHY-1002 : len = 60088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 60128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.067983s wall, 0.296875s user + 0.046875s system = 0.343750s CPU (505.6%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 11.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.138602s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (281.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4483, tnet num: 1040, tinst num: 854, tnode num: 5111, tedge num: 7130.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.316179s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.527016s wall, 0.734375s user + 0.046875s system = 0.781250s CPU (148.2%)

OPT-1001 : End physical optimization;  0.538209s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (151.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 107 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 245 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 353/749 primitive instances ...
PHY-3001 : End packing;  0.047948s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 582 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1472 nets
RUN-1001 : 914 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 580 instances, 520 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23261.4, Over = 37.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22357e-05
PHY-3002 : Step(625): len = 22568.2, overlap = 40.75
PHY-3002 : Step(626): len = 22580.3, overlap = 40.25
PHY-3002 : Step(627): len = 22562, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.44713e-05
PHY-3002 : Step(628): len = 22732.2, overlap = 39.75
PHY-3002 : Step(629): len = 22858.7, overlap = 38.25
PHY-3002 : Step(630): len = 22922, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.89427e-05
PHY-3002 : Step(631): len = 23783.7, overlap = 34.25
PHY-3002 : Step(632): len = 23971.6, overlap = 33.75
PHY-3002 : Step(633): len = 24057.6, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.081226s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (173.1%)

PHY-3001 : Trial Legalized: Len = 32313.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00350953
PHY-3002 : Step(634): len = 31140, overlap = 0.25
PHY-3002 : Step(635): len = 29978.7, overlap = 1.5
PHY-3002 : Step(636): len = 29627.9, overlap = 3
PHY-3002 : Step(637): len = 28873.8, overlap = 4.5
PHY-3002 : Step(638): len = 28321, overlap = 6.5
PHY-3002 : Step(639): len = 27950, overlap = 8
PHY-3002 : Step(640): len = 27124.3, overlap = 8.5
PHY-3002 : Step(641): len = 26863.8, overlap = 8.25
PHY-3002 : Step(642): len = 26666.8, overlap = 9
PHY-3002 : Step(643): len = 26536.9, overlap = 9.25
PHY-3002 : Step(644): len = 26408.1, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006832s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (228.7%)

PHY-3001 : Legalized: Len = 29240.7, Over = 0
PHY-3001 : End spreading;  0.003663s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29240.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81568, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 81648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 81632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040635s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.4%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.75, top10 = 5.00, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.127708s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (122.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4178, tnet num: 942, tinst num: 580, tnode num: 4706, tedge num: 6789.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.357061s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.567938s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (104.5%)

OPT-1001 : End physical optimization;  0.576972s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (102.9%)

RUN-1003 : finish command "place" in  4.145158s wall, 6.093750s user + 1.593750s system = 7.687500s CPU (185.5%)

RUN-1004 : used memory is 436 MB, reserved memory is 494 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 582 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1472 nets
RUN-1001 : 914 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81568, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 81648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 81632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042354s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (295.1%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.75, top10 = 5.00, top15 = 1.88.
PHY-1001 : End global routing;  0.130754s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (155.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.234077s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (93.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 147088, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.836911s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (147.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147088
PHY-1001 : End DR Iter 1; 0.009644s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (162.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.412942s wall, 2.656250s user + 0.140625s system = 2.796875s CPU (115.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.665176s wall, 3.000000s user + 0.140625s system = 3.140625s CPU (117.8%)

RUN-1004 : used memory is 489 MB, reserved memory is 544 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       864   
    #2          2       378   
    #3          3        66   
    #4          4        25   
    #5        5-10       47   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 582
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1472, pip num: 9008
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1044 valid insts, and 27899 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.646443s wall, 15.593750s user + 0.093750s system = 15.687500s CPU (592.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 554 MB, peak memory is 886 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1390/193 useful/useless nets, 794/14 useful/useless insts
SYN-1015 : Optimize round 1, 114 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[11]"
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[10]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1032 : 678/25 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 312/160 useful/useless nets, 174/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              247
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                   104
  #FADD                     0
  #DFF                    121
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  11
#MACRO_MULT                 1
#MACRO_MUX                151

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |121    |58     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |113    |18     |30     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 403/59 useful/useless nets, 327/0 useful/useless insts
SYN-1032 : 1745/5 useful/useless nets, 1312/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2337.38 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 2337.46 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 64 (3.64), #lev = 4 (2.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.54), #lev = 4 (2.28)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 2337.51 sec
SYN-3001 : Mapper mapped 164 instances into 70 LUTs, name keeping = 67%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               794
  #lut4                   312
  #lut5                    52
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             430

Utilization Statistics
#lut                      794   out of  19600    4.05%
#reg                      121   out of  19600    0.62%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |364    |430    |121    |3      |1      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |70     |140    |18     |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.441817s wall, 1.437500s user + 0.109375s system = 1.546875s CPU (107.3%)

RUN-1004 : used memory is 430 MB, reserved memory is 485 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 856 instances
RUN-1001 : 352 luts, 108 seqs, 252 mslices, 82 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1570 nets
RUN-1001 : 1008 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 854 instances, 352 luts, 108 seqs, 334 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 279609
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 854.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(645): len = 168593, overlap = 9
PHY-3002 : Step(646): len = 142202, overlap = 9
PHY-3002 : Step(647): len = 88612, overlap = 6.75
PHY-3002 : Step(648): len = 83878, overlap = 8
PHY-3002 : Step(649): len = 57712.7, overlap = 4.5
PHY-3002 : Step(650): len = 55367.5, overlap = 12
PHY-3002 : Step(651): len = 42437.5, overlap = 26
PHY-3002 : Step(652): len = 39363.2, overlap = 25.3125
PHY-3002 : Step(653): len = 32345.3, overlap = 30.0938
PHY-3002 : Step(654): len = 30618.4, overlap = 33.1875
PHY-3002 : Step(655): len = 28630.9, overlap = 46.2813
PHY-3002 : Step(656): len = 26139.1, overlap = 48.25
PHY-3002 : Step(657): len = 25742.1, overlap = 45.4375
PHY-3002 : Step(658): len = 24451.8, overlap = 48.0938
PHY-3002 : Step(659): len = 23478.7, overlap = 50.5313
PHY-3002 : Step(660): len = 21204.8, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.1946e-05
PHY-3002 : Step(661): len = 21181.5, overlap = 49.8125
PHY-3002 : Step(662): len = 21222.4, overlap = 47.5
PHY-3002 : Step(663): len = 20429, overlap = 45.25
PHY-3002 : Step(664): len = 20052.1, overlap = 45.625
PHY-3002 : Step(665): len = 19608.9, overlap = 47.875
PHY-3002 : Step(666): len = 19253.8, overlap = 47
PHY-3002 : Step(667): len = 19058.6, overlap = 46.25
PHY-3002 : Step(668): len = 19036.9, overlap = 46.125
PHY-3002 : Step(669): len = 18971.2, overlap = 48.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103892
PHY-3002 : Step(670): len = 18838.3, overlap = 46.3438
PHY-3002 : Step(671): len = 18798.5, overlap = 46.3438
PHY-3002 : Step(672): len = 18760.3, overlap = 46.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207784
PHY-3002 : Step(673): len = 18786.7, overlap = 46.8438
PHY-3002 : Step(674): len = 18710.3, overlap = 47.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000415568
PHY-3002 : Step(675): len = 18758.7, overlap = 45.125
PHY-3002 : Step(676): len = 18791.4, overlap = 45.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000831136
PHY-3002 : Step(677): len = 18806.1, overlap = 45.875
PHY-3002 : Step(678): len = 18852.8, overlap = 46.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00166227
PHY-3002 : Step(679): len = 18825.6, overlap = 46.5625
PHY-3002 : Step(680): len = 18823.4, overlap = 46.5625
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011100s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.45326e-06
PHY-3002 : Step(681): len = 18683.3, overlap = 79.5313
PHY-3002 : Step(682): len = 18683.3, overlap = 79.5313
PHY-3002 : Step(683): len = 18413, overlap = 79.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.90653e-06
PHY-3002 : Step(684): len = 18722.2, overlap = 80.125
PHY-3002 : Step(685): len = 18722.2, overlap = 80.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.81306e-06
PHY-3002 : Step(686): len = 19115.4, overlap = 80.5938
PHY-3002 : Step(687): len = 19115.4, overlap = 80.5938
PHY-3002 : Step(688): len = 19028.4, overlap = 81.1875
PHY-3002 : Step(689): len = 19028.4, overlap = 81.1875
PHY-3002 : Step(690): len = 19112.8, overlap = 80.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.96261e-05
PHY-3002 : Step(691): len = 20718.9, overlap = 79.75
PHY-3002 : Step(692): len = 20718.9, overlap = 79.75
PHY-3002 : Step(693): len = 20201.9, overlap = 83.5
PHY-3002 : Step(694): len = 20201.9, overlap = 83.5
PHY-3002 : Step(695): len = 20518.5, overlap = 80.9375
PHY-3002 : Step(696): len = 20518.5, overlap = 80.9375
PHY-3002 : Step(697): len = 20275.4, overlap = 80.9688
PHY-3002 : Step(698): len = 20275.4, overlap = 80.9688
PHY-3002 : Step(699): len = 20540.9, overlap = 74.0938
PHY-3002 : Step(700): len = 20540.9, overlap = 74.0938
PHY-3002 : Step(701): len = 20363.1, overlap = 72.1875
PHY-3002 : Step(702): len = 20363.1, overlap = 72.1875
PHY-3002 : Step(703): len = 20368.5, overlap = 70.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.92522e-05
PHY-3002 : Step(704): len = 21621.4, overlap = 53.2188
PHY-3002 : Step(705): len = 21774, overlap = 53.2188
PHY-3002 : Step(706): len = 21399.8, overlap = 47.9688
PHY-3002 : Step(707): len = 21469.3, overlap = 46.3125
PHY-3002 : Step(708): len = 20962, overlap = 44.875
PHY-3002 : Step(709): len = 20962, overlap = 44.875
PHY-3002 : Step(710): len = 20578.1, overlap = 44.4375
PHY-3002 : Step(711): len = 20578.1, overlap = 44.4375
PHY-3002 : Step(712): len = 20402.7, overlap = 44.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.85045e-05
PHY-3002 : Step(713): len = 20640.4, overlap = 43.875
PHY-3002 : Step(714): len = 20640.4, overlap = 43.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000157009
PHY-3002 : Step(715): len = 21049.4, overlap = 38.375
PHY-3002 : Step(716): len = 21122.5, overlap = 37.25
PHY-3002 : Step(717): len = 20838.7, overlap = 38.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000314018
PHY-3002 : Step(718): len = 21055.7, overlap = 36.7188
PHY-3002 : Step(719): len = 21055.7, overlap = 36.7188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000628036
PHY-3002 : Step(720): len = 21089.4, overlap = 35.9063
PHY-3002 : Step(721): len = 21191.1, overlap = 33.5938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.3282e-05
PHY-3002 : Step(722): len = 22066.3, overlap = 55.6875
PHY-3002 : Step(723): len = 22228.5, overlap = 54.0938
PHY-3002 : Step(724): len = 22443.5, overlap = 53.7813
PHY-3002 : Step(725): len = 21895.8, overlap = 54.2188
PHY-3002 : Step(726): len = 21895.8, overlap = 54.2188
PHY-3002 : Step(727): len = 21567.1, overlap = 55.5313
PHY-3002 : Step(728): len = 21567.1, overlap = 55.5313
PHY-3002 : Step(729): len = 21470.6, overlap = 58.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.6564e-05
PHY-3002 : Step(730): len = 22097.9, overlap = 56.6875
PHY-3002 : Step(731): len = 22097.9, overlap = 56.6875
PHY-3002 : Step(732): len = 21923, overlap = 54.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.25202e-05
PHY-3002 : Step(733): len = 22485.7, overlap = 47.5
PHY-3002 : Step(734): len = 22709.5, overlap = 46.625
PHY-3002 : Step(735): len = 22889, overlap = 42.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00010504
PHY-3002 : Step(736): len = 23136.4, overlap = 35.2188
PHY-3002 : Step(737): len = 23280.6, overlap = 31.9688
PHY-3002 : Step(738): len = 23336.5, overlap = 33.5313
PHY-3002 : Step(739): len = 23339.3, overlap = 33.4375
PHY-3002 : Step(740): len = 23258.3, overlap = 34.7188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 93.06 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 56624, over cnt = 107(0%), over = 210, worst = 9
PHY-1002 : len = 58920, over cnt = 38(0%), over = 64, worst = 4
PHY-1002 : len = 59608, over cnt = 14(0%), over = 25, worst = 4
PHY-1002 : len = 60088, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 60128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076330s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (143.3%)

PHY-1001 : Congestion index: top1 = 27.50, top5 = 11.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.149118s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (125.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4483, tnet num: 1040, tinst num: 854, tnode num: 5111, tedge num: 7130.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.279387s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (95.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.500026s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (109.4%)

OPT-1001 : End physical optimization;  0.511541s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (106.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 107 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 245 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 353/749 primitive instances ...
PHY-3001 : End packing;  0.044378s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 582 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1472 nets
RUN-1001 : 914 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 580 instances, 520 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23261.4, Over = 37.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.22357e-05
PHY-3002 : Step(741): len = 22568.2, overlap = 40.75
PHY-3002 : Step(742): len = 22580.3, overlap = 40.25
PHY-3002 : Step(743): len = 22562, overlap = 39.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.44713e-05
PHY-3002 : Step(744): len = 22732.2, overlap = 39.75
PHY-3002 : Step(745): len = 22858.7, overlap = 38.25
PHY-3002 : Step(746): len = 22922, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.89427e-05
PHY-3002 : Step(747): len = 23783.7, overlap = 34.25
PHY-3002 : Step(748): len = 23971.6, overlap = 33.75
PHY-3002 : Step(749): len = 24057.6, overlap = 34
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.076915s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (182.8%)

PHY-3001 : Trial Legalized: Len = 32313.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00350953
PHY-3002 : Step(750): len = 31140, overlap = 0.25
PHY-3002 : Step(751): len = 29978.7, overlap = 1.5
PHY-3002 : Step(752): len = 29627.9, overlap = 3
PHY-3002 : Step(753): len = 28873.8, overlap = 4.5
PHY-3002 : Step(754): len = 28321, overlap = 6.5
PHY-3002 : Step(755): len = 27950, overlap = 8
PHY-3002 : Step(756): len = 27124.3, overlap = 8.5
PHY-3002 : Step(757): len = 26863.8, overlap = 8.25
PHY-3002 : Step(758): len = 26666.8, overlap = 9
PHY-3002 : Step(759): len = 26536.9, overlap = 9.25
PHY-3002 : Step(760): len = 26408.1, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.9%)

PHY-3001 : Legalized: Len = 29240.7, Over = 0
PHY-3001 : End spreading;  0.003821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29240.7, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81568, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 81648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 81632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045664s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (239.5%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.75, top10 = 5.00, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.138713s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (135.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4178, tnet num: 942, tinst num: 580, tnode num: 4706, tedge num: 6789.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.295818s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (105.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.519274s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (114.3%)

OPT-1001 : End physical optimization;  0.529377s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (121.0%)

RUN-1003 : finish command "place" in  3.953362s wall, 6.265625s user + 1.812500s system = 8.078125s CPU (204.3%)

RUN-1004 : used memory is 437 MB, reserved memory is 492 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 582 instances
RUN-1001 : 260 mslices, 260 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1472 nets
RUN-1001 : 914 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 81568, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 81648, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 81632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043669s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-1001 : Congestion index: top1 = 21.25, top5 = 13.75, top10 = 5.00, top15 = 1.88.
PHY-1001 : End global routing;  0.135186s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (127.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.234545s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 147088, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.852201s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (124.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 147088, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 147088
PHY-1001 : End DR Iter 1; 0.010912s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (286.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.570774s wall, 2.640625s user + 0.140625s system = 2.781250s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.835683s wall, 2.953125s user + 0.156250s system = 3.109375s CPU (109.7%)

RUN-1004 : used memory is 491 MB, reserved memory is 545 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       864   
    #2          2       378   
    #3          3        66   
    #4          4        25   
    #5        5-10       47   
    #6        11-50      29   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.77            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 582
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1472, pip num: 9008
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 1044 valid insts, and 27899 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.774885s wall, 16.125000s user + 0.093750s system = 16.218750s CPU (584.5%)

RUN-1004 : used memory is 431 MB, reserved memory is 478 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.347626s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.9%)

RUN-1004 : used memory is 554 MB, reserved memory is 608 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.149230s wall, 0.531250s user + 0.203125s system = 0.734375s CPU (10.3%)

RUN-1004 : used memory is 582 MB, reserved memory is 639 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.846453s wall, 2.015625s user + 0.218750s system = 2.234375s CPU (25.3%)

RUN-1004 : used memory is 535 MB, reserved memory is 591 MB, peak memory is 886 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file lcd_display.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1390/193 useful/useless nets, 794/14 useful/useless insts
SYN-1015 : Optimize round 1, 114 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[11]"
SYN-5011 WARNING: Undriven pin: model "lcd_display" / inst "sub0" in lcd_display.v(76) / pin "i1[10]"
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1016 : Merged 63 instances.
SYN-1015 : Optimize round 1, 193 better
SYN-1014 : Optimize round 2
SYN-1032 : 678/25 useful/useless nets, 378/0 useful/useless insts
SYN-1019 : Optimized 160 mux instances.
SYN-1016 : Merged 38 instances.
SYN-1015 : Optimize round 2, 199 better
SYN-1014 : Optimize round 3
SYN-1032 : 312/160 useful/useless nets, 174/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              247
  #and                      5
  #nand                     0
  #or                       2
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                   104
  #FADD                     0
  #DFF                    121
  #LATCH                    0
#MACRO_ADD                 41
#MACRO_EQ                  11
#MACRO_MULT                 1
#MACRO_MUX                151

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |126    |121    |58     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |113    |18     |30     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1111/6 useful/useless nets, 622/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 5 instances.
SYN-2501 : Optimize round 1, 29 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 23 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 19 instances.
SYN-1032 : 403/59 useful/useless nets, 327/0 useful/useless insts
SYN-1032 : 1739/5 useful/useless nets, 1312/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7550.75 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7550.82 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 64 (3.64), #lev = 4 (2.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (3.54), #lev = 4 (2.28)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7550.89 sec
SYN-3001 : Mapper mapped 164 instances into 70 LUTs, name keeping = 67%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               794
  #lut4                   312
  #lut5                    52
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             430

Utilization Statistics
#lut                      794   out of  19600    4.05%
#reg                      121   out of  19600    0.62%
#le                         0
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |364    |430    |121    |3      |1      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |70     |140    |18     |0      |1      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 18 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 140 adder to BLE ...
SYN-4008 : Packed 140 adder and 5 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.472193s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (111.4%)

RUN-1004 : used memory is 449 MB, reserved memory is 504 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (41 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 856 instances
RUN-1001 : 352 luts, 108 seqs, 252 mslices, 82 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1564 nets
RUN-1001 : 998 nets have 2 pins
RUN-1001 : 474 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 854 instances, 352 luts, 108 seqs, 334 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 280541
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 854.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(761): len = 168856, overlap = 9
PHY-3002 : Step(762): len = 141983, overlap = 9
PHY-3002 : Step(763): len = 88735.6, overlap = 7
PHY-3002 : Step(764): len = 82924.8, overlap = 9
PHY-3002 : Step(765): len = 59368.9, overlap = 2.25
PHY-3002 : Step(766): len = 55830.1, overlap = 16.1875
PHY-3002 : Step(767): len = 43431.8, overlap = 29.9688
PHY-3002 : Step(768): len = 41418.4, overlap = 25.5938
PHY-3002 : Step(769): len = 32344.6, overlap = 37.1563
PHY-3002 : Step(770): len = 30202.2, overlap = 37.5938
PHY-3002 : Step(771): len = 29867.8, overlap = 36.9375
PHY-3002 : Step(772): len = 25872.5, overlap = 40
PHY-3002 : Step(773): len = 25555.6, overlap = 40.4063
PHY-3002 : Step(774): len = 24596.3, overlap = 45.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17254e-05
PHY-3002 : Step(775): len = 23967.8, overlap = 37.625
PHY-3002 : Step(776): len = 23948, overlap = 38.1563
PHY-3002 : Step(777): len = 22388.1, overlap = 36.9375
PHY-3002 : Step(778): len = 22376.8, overlap = 36.9375
PHY-3002 : Step(779): len = 22477.5, overlap = 36.9063
PHY-3002 : Step(780): len = 22471.8, overlap = 37.5313
PHY-3002 : Step(781): len = 22319.5, overlap = 40.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103451
PHY-3002 : Step(782): len = 22101.6, overlap = 40.0313
PHY-3002 : Step(783): len = 22086.6, overlap = 39.0938
PHY-3002 : Step(784): len = 22051.4, overlap = 38.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206902
PHY-3002 : Step(785): len = 22195.1, overlap = 38.375
PHY-3002 : Step(786): len = 22304.1, overlap = 38.3438
PHY-3002 : Step(787): len = 22414.8, overlap = 33.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000413803
PHY-3002 : Step(788): len = 22584.4, overlap = 35.4375
PHY-3002 : Step(789): len = 22598.9, overlap = 35.4375
PHY-3002 : Step(790): len = 22405.2, overlap = 35.4375
PHY-3002 : Step(791): len = 22384.1, overlap = 35.3125
PHY-3002 : Step(792): len = 22332.8, overlap = 35.2188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010820s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.34748e-06
PHY-3002 : Step(793): len = 22218.9, overlap = 84.875
PHY-3002 : Step(794): len = 22317.3, overlap = 86.5938
PHY-3002 : Step(795): len = 21025.6, overlap = 93.4063
PHY-3002 : Step(796): len = 20892.2, overlap = 93.0938
PHY-3002 : Step(797): len = 20783.3, overlap = 86.8125
PHY-3002 : Step(798): len = 20824.2, overlap = 84.5313
PHY-3002 : Step(799): len = 20148.9, overlap = 88
PHY-3002 : Step(800): len = 19772.7, overlap = 94.125
PHY-3002 : Step(801): len = 19723.8, overlap = 93.1875
PHY-3002 : Step(802): len = 19503.4, overlap = 89.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.69495e-06
PHY-3002 : Step(803): len = 19440.9, overlap = 96.4688
PHY-3002 : Step(804): len = 19440.9, overlap = 96.4688
PHY-3002 : Step(805): len = 19035.3, overlap = 96.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.3899e-06
PHY-3002 : Step(806): len = 19806.9, overlap = 96.1875
PHY-3002 : Step(807): len = 19806.9, overlap = 96.1875
PHY-3002 : Step(808): len = 19429.6, overlap = 97.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.87798e-05
PHY-3002 : Step(809): len = 20546.3, overlap = 95.2188
PHY-3002 : Step(810): len = 20546.3, overlap = 95.2188
PHY-3002 : Step(811): len = 20029.2, overlap = 90.3125
PHY-3002 : Step(812): len = 20029.2, overlap = 90.3125
PHY-3002 : Step(813): len = 20431.6, overlap = 76.8438
PHY-3002 : Step(814): len = 20431.6, overlap = 76.8438
PHY-3002 : Step(815): len = 20302.6, overlap = 65.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.75596e-05
PHY-3002 : Step(816): len = 22595.2, overlap = 54.875
PHY-3002 : Step(817): len = 22595.2, overlap = 54.875
PHY-3002 : Step(818): len = 21740.6, overlap = 55.9063
PHY-3002 : Step(819): len = 21740.6, overlap = 55.9063
PHY-3002 : Step(820): len = 21612, overlap = 54.8125
PHY-3002 : Step(821): len = 21789.4, overlap = 55.6875
PHY-3002 : Step(822): len = 21916, overlap = 55.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.51192e-05
PHY-3002 : Step(823): len = 22146, overlap = 53.875
PHY-3002 : Step(824): len = 22347.5, overlap = 53.8438
PHY-3002 : Step(825): len = 22557.4, overlap = 50.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000150238
PHY-3002 : Step(826): len = 22460.7, overlap = 50.0313
PHY-3002 : Step(827): len = 22574.8, overlap = 49.9688
PHY-3002 : Step(828): len = 22338.9, overlap = 48.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.44825e-05
PHY-3002 : Step(829): len = 24244.9, overlap = 74.25
PHY-3002 : Step(830): len = 24244.9, overlap = 74.25
PHY-3002 : Step(831): len = 23820.8, overlap = 72.5
PHY-3002 : Step(832): len = 23940.5, overlap = 71.1563
PHY-3002 : Step(833): len = 23705.4, overlap = 68.6875
PHY-3002 : Step(834): len = 23905.2, overlap = 57.5313
PHY-3002 : Step(835): len = 23454.3, overlap = 51.2188
PHY-3002 : Step(836): len = 23524.1, overlap = 53.5313
PHY-3002 : Step(837): len = 23509.3, overlap = 51.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.8965e-05
PHY-3002 : Step(838): len = 23379.5, overlap = 57.5313
PHY-3002 : Step(839): len = 23379.5, overlap = 57.5313
PHY-3002 : Step(840): len = 23112.7, overlap = 56.4063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.793e-05
PHY-3002 : Step(841): len = 23685.7, overlap = 55.5313
PHY-3002 : Step(842): len = 23685.7, overlap = 55.5313
PHY-3002 : Step(843): len = 23601.7, overlap = 53.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000112518
PHY-3002 : Step(844): len = 24156.3, overlap = 47.8125
PHY-3002 : Step(845): len = 24156.3, overlap = 47.8125
PHY-3002 : Step(846): len = 24129.5, overlap = 49.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 103.16 peak overflow 5.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59616, over cnt = 79(0%), over = 147, worst = 6
PHY-1002 : len = 61272, over cnt = 36(0%), over = 61, worst = 4
PHY-1002 : len = 62072, over cnt = 9(0%), over = 13, worst = 2
PHY-1002 : len = 62024, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 62024, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.065663s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (214.2%)

PHY-1001 : Congestion index: top1 = 26.88, top5 = 10.00, top10 = 3.75, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.140896s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (155.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4541, tnet num: 1034, tinst num: 854, tnode num: 5169, tedge num: 7252.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.269024s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.482253s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (119.9%)

OPT-1001 : End physical optimization;  0.492926s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (117.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 352 LUT to BLE ...
SYN-4008 : Packed 352 LUT and 107 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 245 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 353/749 primitive instances ...
PHY-3001 : End packing;  0.044807s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (139.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 581 instances
RUN-1001 : 260 mslices, 259 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 904 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 579 instances, 519 slices, 79 macros(334 instances: 252 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24274.2, Over = 45.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71653e-05
PHY-3002 : Step(847): len = 23336.1, overlap = 50.5
PHY-3002 : Step(848): len = 23336.1, overlap = 50.5
PHY-3002 : Step(849): len = 22893.9, overlap = 49.25
PHY-3002 : Step(850): len = 22893.9, overlap = 49.25
PHY-3002 : Step(851): len = 22729.7, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.43306e-05
PHY-3002 : Step(852): len = 23226.7, overlap = 50.25
PHY-3002 : Step(853): len = 23226.7, overlap = 50.25
PHY-3002 : Step(854): len = 23224, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.77045e-05
PHY-3002 : Step(855): len = 23934.7, overlap = 47
PHY-3002 : Step(856): len = 24259.2, overlap = 44.5
PHY-3002 : Step(857): len = 24259.2, overlap = 44.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.075594s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (144.7%)

PHY-3001 : Trial Legalized: Len = 33243.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000419724
PHY-3002 : Step(858): len = 29812.5, overlap = 6.75
PHY-3002 : Step(859): len = 28312.5, overlap = 13.25
PHY-3002 : Step(860): len = 27888.9, overlap = 11.25
PHY-3002 : Step(861): len = 27550.1, overlap = 11.25
PHY-3002 : Step(862): len = 27228.2, overlap = 11.25
PHY-3002 : Step(863): len = 26749.1, overlap = 12.75
PHY-3002 : Step(864): len = 26506.4, overlap = 13.75
PHY-3002 : Step(865): len = 26371.3, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000839448
PHY-3002 : Step(866): len = 26542.9, overlap = 14.25
PHY-3002 : Step(867): len = 26587.9, overlap = 13.5
PHY-3002 : Step(868): len = 26614.1, overlap = 13.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0016789
PHY-3002 : Step(869): len = 26621.6, overlap = 13.5
PHY-3002 : Step(870): len = 26621.6, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006670s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (234.3%)

PHY-3001 : Legalized: Len = 29756.9, Over = 0
PHY-3001 : End spreading;  0.003809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29756.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96680, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 96728, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 96728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052977s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.5%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 14.38, top10 = 5.63, top15 = 2.50.
PHY-1001 : End incremental global routing;  0.141524s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (110.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4234, tnet num: 936, tinst num: 579, tnode num: 4760, tedge num: 6908.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.296007s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (105.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.524122s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (104.3%)

OPT-1001 : End physical optimization;  0.534588s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (108.1%)

RUN-1003 : finish command "place" in  3.796769s wall, 5.187500s user + 1.625000s system = 6.812500s CPU (179.4%)

RUN-1004 : used memory is 456 MB, reserved memory is 512 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 581 instances
RUN-1001 : 260 mslices, 259 lslices, 50 pads, 3 brams, 1 dsps
RUN-1001 : There are total 1466 nets
RUN-1001 : 904 nets have 2 pins
RUN-1001 : 470 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 96680, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 96728, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 96728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053906s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (87.0%)

PHY-1001 : Congestion index: top1 = 25.00, top5 = 14.38, top10 = 5.63, top15 = 2.50.
PHY-1001 : End global routing;  0.160774s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.241166s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 49% nets.
PHY-1002 : len = 138960, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.973668s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (113.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 138960, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 138960
PHY-1001 : End DR Iter 1; 0.008599s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.542325s wall, 2.640625s user + 0.078125s system = 2.718750s CPU (106.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.825557s wall, 2.937500s user + 0.078125s system = 3.015625s CPU (106.7%)

RUN-1004 : used memory is 507 MB, reserved memory is 566 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                     1020   out of  19600    5.20%
#reg                      121   out of  19600    0.62%
#le                      1021
  #lut only               900   out of   1021   88.15%
  #reg only                 1   out of   1021    0.10%
  #lut&reg                120   out of   1021   11.75%
#dsp                        1   out of     29    3.45%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |1021  |830    |190    |121    |3      |1      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       854   
    #2          2       378   
    #3          3        66   
    #4          4        25   
    #5        5-10       47   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.83            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 581
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1466, pip num: 8937
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 931 valid insts, and 27829 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.530565s wall, 13.671875s user + 0.031250s system = 13.703125s CPU (541.5%)

RUN-1004 : used memory is 523 MB, reserved memory is 584 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.378699s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (102.0%)

RUN-1004 : used memory is 583 MB, reserved memory is 642 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.176914s wall, 0.375000s user + 0.203125s system = 0.578125s CPU (8.1%)

RUN-1004 : used memory is 612 MB, reserved memory is 673 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.924520s wall, 1.875000s user + 0.250000s system = 2.125000s CPU (23.8%)

RUN-1004 : used memory is 504 MB, reserved memory is 558 MB, peak memory is 886 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'pixel_data' in lcd_display.v(86)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(87)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(87)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near 'pixel_data' in lcd_display.v(86)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(87)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(87)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: 'data0' is not declared in lcd_display.v(85)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/493 useful/useless nets, 610/196 useful/useless insts
SYN-1015 : Optimize round 1, 596 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1050/6 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1663/2 useful/useless nets, 1246/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7753.76 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 7753.84 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 7753.90 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.276018s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (118.8%)

RUN-1004 : used memory is 495 MB, reserved memory is 556 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1524 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262021
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(871): len = 151759, overlap = 6.75
PHY-3002 : Step(872): len = 133017, overlap = 6.75
PHY-3002 : Step(873): len = 85852.8, overlap = 9.25
PHY-3002 : Step(874): len = 79743.5, overlap = 7.5
PHY-3002 : Step(875): len = 58750.8, overlap = 2.25
PHY-3002 : Step(876): len = 56385.4, overlap = 8.875
PHY-3002 : Step(877): len = 47171.8, overlap = 11.75
PHY-3002 : Step(878): len = 43502.2, overlap = 14.0938
PHY-3002 : Step(879): len = 36565.3, overlap = 14.1563
PHY-3002 : Step(880): len = 31413, overlap = 22.5
PHY-3002 : Step(881): len = 31463.7, overlap = 22.0313
PHY-3002 : Step(882): len = 27282.6, overlap = 30.6563
PHY-3002 : Step(883): len = 26513.5, overlap = 29.375
PHY-3002 : Step(884): len = 25863.6, overlap = 40.625
PHY-3002 : Step(885): len = 24277.3, overlap = 41.0938
PHY-3002 : Step(886): len = 24128.7, overlap = 41.1875
PHY-3002 : Step(887): len = 23295, overlap = 39.7188
PHY-3002 : Step(888): len = 23570.6, overlap = 40.25
PHY-3002 : Step(889): len = 22539.4, overlap = 24.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87148e-05
PHY-3002 : Step(890): len = 22920.5, overlap = 24.2188
PHY-3002 : Step(891): len = 22905.1, overlap = 25.0938
PHY-3002 : Step(892): len = 22878.5, overlap = 22.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013743
PHY-3002 : Step(893): len = 22406.8, overlap = 22.4375
PHY-3002 : Step(894): len = 22293.1, overlap = 22.6875
PHY-3002 : Step(895): len = 21498.3, overlap = 28.5
PHY-3002 : Step(896): len = 21447.5, overlap = 28.5
PHY-3002 : Step(897): len = 21161.3, overlap = 23.2813
PHY-3002 : Step(898): len = 21161.3, overlap = 23.2813
PHY-3002 : Step(899): len = 20878.2, overlap = 28.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000274859
PHY-3002 : Step(900): len = 21014, overlap = 26.4063
PHY-3002 : Step(901): len = 21011, overlap = 26.4063
PHY-3002 : Step(902): len = 21007.9, overlap = 26.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000549719
PHY-3002 : Step(903): len = 21024.5, overlap = 26.4063
PHY-3002 : Step(904): len = 21015.7, overlap = 26.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00109944
PHY-3002 : Step(905): len = 21011.9, overlap = 26.4063
PHY-3002 : Step(906): len = 21000.3, overlap = 26.4063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00219887
PHY-3002 : Step(907): len = 20993.6, overlap = 26.4063
PHY-3002 : Step(908): len = 20982.7, overlap = 26.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00439775
PHY-3002 : Step(909): len = 20960.5, overlap = 26.4063
PHY-3002 : Step(910): len = 20944.7, overlap = 26.4063
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0087955
PHY-3002 : Step(911): len = 20935.7, overlap = 26.4063
PHY-3002 : Step(912): len = 20935.7, overlap = 26.4063
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.017591
PHY-3002 : Step(913): len = 20933.6, overlap = 26.4063
PHY-3002 : Step(914): len = 20924.8, overlap = 26.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009301s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (336.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.67161e-06
PHY-3002 : Step(915): len = 21321.9, overlap = 42.375
PHY-3002 : Step(916): len = 21360.3, overlap = 43.1563
PHY-3002 : Step(917): len = 20970.7, overlap = 45.8438
PHY-3002 : Step(918): len = 20970.7, overlap = 45.8438
PHY-3002 : Step(919): len = 20805.7, overlap = 44.9063
PHY-3002 : Step(920): len = 20805.7, overlap = 44.9063
PHY-3002 : Step(921): len = 20472.9, overlap = 47.25
PHY-3002 : Step(922): len = 20543.7, overlap = 47.25
PHY-3002 : Step(923): len = 20924.9, overlap = 49.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13432e-05
PHY-3002 : Step(924): len = 20408.4, overlap = 51.4375
PHY-3002 : Step(925): len = 20408.4, overlap = 51.4375
PHY-3002 : Step(926): len = 21279, overlap = 53.3438
PHY-3002 : Step(927): len = 21279, overlap = 53.3438
PHY-3002 : Step(928): len = 20735, overlap = 52.7813
PHY-3002 : Step(929): len = 20735, overlap = 52.7813
PHY-3002 : Step(930): len = 21322.8, overlap = 59.1563
PHY-3002 : Step(931): len = 21322.8, overlap = 59.1563
PHY-3002 : Step(932): len = 20822.9, overlap = 59.9063
PHY-3002 : Step(933): len = 20822.9, overlap = 59.9063
PHY-3002 : Step(934): len = 21107.4, overlap = 63.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26864e-05
PHY-3002 : Step(935): len = 21443.5, overlap = 57.4063
PHY-3002 : Step(936): len = 21617.9, overlap = 58.4688
PHY-3002 : Step(937): len = 22112.2, overlap = 59.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53728e-05
PHY-3002 : Step(938): len = 22500, overlap = 52.8438
PHY-3002 : Step(939): len = 22889.5, overlap = 50.125
PHY-3002 : Step(940): len = 23198.1, overlap = 47.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.07457e-05
PHY-3002 : Step(941): len = 23101.9, overlap = 41.4063
PHY-3002 : Step(942): len = 23423.1, overlap = 41.1563
PHY-3002 : Step(943): len = 23656.2, overlap = 41.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000181491
PHY-3002 : Step(944): len = 22978.7, overlap = 39.4375
PHY-3002 : Step(945): len = 23096.9, overlap = 38.5625
PHY-3002 : Step(946): len = 23217.4, overlap = 37.4063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000362983
PHY-3002 : Step(947): len = 22790.3, overlap = 34.6875
PHY-3002 : Step(948): len = 22790.3, overlap = 34.6875
PHY-3002 : Step(949): len = 22527.4, overlap = 34.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38916e-05
PHY-3002 : Step(950): len = 23200, overlap = 67.375
PHY-3002 : Step(951): len = 23200, overlap = 67.375
PHY-3002 : Step(952): len = 22510.3, overlap = 65.5625
PHY-3002 : Step(953): len = 22510.3, overlap = 65.5625
PHY-3002 : Step(954): len = 22625, overlap = 69.125
PHY-3002 : Step(955): len = 22625, overlap = 69.125
PHY-3002 : Step(956): len = 22372.1, overlap = 62.6563
PHY-3002 : Step(957): len = 22372.1, overlap = 62.6563
PHY-3002 : Step(958): len = 22375.3, overlap = 59.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.77832e-05
PHY-3002 : Step(959): len = 22966.5, overlap = 51.1875
PHY-3002 : Step(960): len = 22966.5, overlap = 51.1875
PHY-3002 : Step(961): len = 22751.4, overlap = 51.5
PHY-3002 : Step(962): len = 22751.4, overlap = 51.5
PHY-3002 : Step(963): len = 22841.2, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.55664e-05
PHY-3002 : Step(964): len = 23292.3, overlap = 43.9375
PHY-3002 : Step(965): len = 23292.3, overlap = 43.9375
PHY-3002 : Step(966): len = 23259.1, overlap = 43.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 97.41 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60088, over cnt = 112(0%), over = 201, worst = 6
PHY-1002 : len = 61512, over cnt = 69(0%), over = 117, worst = 4
PHY-1002 : len = 64008, over cnt = 22(0%), over = 34, worst = 4
PHY-1002 : len = 64672, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 64608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.082574s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (94.6%)

PHY-1001 : Congestion index: top1 = 28.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.158059s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (98.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4374, tnet num: 994, tinst num: 822, tnode num: 4954, tedge num: 6984.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.287803s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.515955s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (103.0%)

OPT-1001 : End physical optimization;  0.526973s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (100.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 235 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 334/726 primitive instances ...
PHY-3001 : End packing;  0.041133s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (189.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 565 instances, 506 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23191.2, Over = 42.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14538e-05
PHY-3002 : Step(967): len = 22691.3, overlap = 42.5
PHY-3002 : Step(968): len = 22691.3, overlap = 42.5
PHY-3002 : Step(969): len = 22289.4, overlap = 44.25
PHY-3002 : Step(970): len = 22289.4, overlap = 44.25
PHY-3002 : Step(971): len = 22114.2, overlap = 45.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29075e-05
PHY-3002 : Step(972): len = 22492.3, overlap = 44.75
PHY-3002 : Step(973): len = 22492.3, overlap = 44.75
PHY-3002 : Step(974): len = 22453.5, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58151e-05
PHY-3002 : Step(975): len = 23320.9, overlap = 41.5
PHY-3002 : Step(976): len = 23320.9, overlap = 41.5
PHY-3002 : Step(977): len = 23215.8, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061296s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (178.4%)

PHY-3001 : Trial Legalized: Len = 32077
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235833
PHY-3002 : Step(978): len = 28501.5, overlap = 5.5
PHY-3002 : Step(979): len = 27513.5, overlap = 7.75
PHY-3002 : Step(980): len = 26940.8, overlap = 8.75
PHY-3002 : Step(981): len = 26347.4, overlap = 9.5
PHY-3002 : Step(982): len = 26086.1, overlap = 10.5
PHY-3002 : Step(983): len = 26014.1, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000446706
PHY-3002 : Step(984): len = 26155.2, overlap = 11.25
PHY-3002 : Step(985): len = 26177.5, overlap = 10.75
PHY-3002 : Step(986): len = 26187.2, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000893412
PHY-3002 : Step(987): len = 26174.7, overlap = 11.25
PHY-3002 : Step(988): len = 26174.7, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28889.6, Over = 0
PHY-3001 : End spreading;  0.003611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (432.8%)

PHY-3001 : Final: Len = 28889.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89096, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 89160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 89192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052921s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (295.3%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.139453s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (168.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4085, tnet num: 896, tinst num: 565, tnode num: 4572, tedge num: 6646.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.294456s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.516186s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (118.1%)

OPT-1001 : End physical optimization;  0.526437s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (115.8%)

RUN-1003 : finish command "place" in  4.020108s wall, 6.031250s user + 1.750000s system = 7.781250s CPU (193.6%)

RUN-1004 : used memory is 503 MB, reserved memory is 561 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89096, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 89160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 89192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051562s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (151.5%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.145909s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (117.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.257474s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 136880, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.942809s wall, 1.265625s user + 0.015625s system = 1.281250s CPU (135.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 136880, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009896s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (315.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 136912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 136912
PHY-1001 : End DR Iter 2; 0.010263s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (152.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.554533s wall, 2.859375s user + 0.093750s system = 2.953125s CPU (115.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.822118s wall, 3.109375s user + 0.125000s system = 3.234375s CPU (114.6%)

RUN-1004 : used memory is 539 MB, reserved memory is 599 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 567
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1426, pip num: 8713
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 913 valid insts, and 27197 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.534956s wall, 13.203125s user + 0.062500s system = 13.265625s CPU (523.3%)

RUN-1004 : used memory is 554 MB, reserved memory is 613 MB, peak memory is 886 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.447347s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (102.6%)

RUN-1004 : used memory is 602 MB, reserved memory is 660 MB, peak memory is 886 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.202112s wall, 0.500000s user + 0.140625s system = 0.640625s CPU (8.9%)

RUN-1004 : used memory is 621 MB, reserved memory is 681 MB, peak memory is 886 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.011576s wall, 2.093750s user + 0.187500s system = 2.281250s CPU (25.3%)

RUN-1004 : used memory is 570 MB, reserved memory is 630 MB, peak memory is 886 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 10 for port 'di' in top.v(124)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1098/494 useful/useless nets, 611/196 useful/useless insts
SYN-1015 : Optimize round 1, 598 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |52     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1060/6 useful/useless nets, 585/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 4 macro adder
SYN-1016 : Merged 3 instances.
SYN-1032 : 1309/1 useful/useless nets, 842/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1666/5 useful/useless nets, 1249/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 171 (3.68), #lev = 4 (2.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 171 (3.68), #lev = 4 (2.47)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 282 instances into 174 LUTs, name keeping = 59%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8065.79 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8065.87 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8065.93 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               771
  #lut4                   296
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      771   out of  19600    3.93%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |347    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.284013s wall, 1.484375s user + 0.171875s system = 1.656250s CPU (129.0%)

RUN-1004 : used memory is 566 MB, reserved memory is 626 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 826 instances
RUN-1001 : 335 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1526 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 824 instances, 335 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264615
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 824.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(989): len = 166619, overlap = 4.5
PHY-3002 : Step(990): len = 146866, overlap = 4.5
PHY-3002 : Step(991): len = 92412.2, overlap = 6.75
PHY-3002 : Step(992): len = 86328.8, overlap = 9.25
PHY-3002 : Step(993): len = 60509.8, overlap = 8.4375
PHY-3002 : Step(994): len = 56701.8, overlap = 12.9063
PHY-3002 : Step(995): len = 44375.4, overlap = 25.25
PHY-3002 : Step(996): len = 38462.9, overlap = 29.5
PHY-3002 : Step(997): len = 34810.9, overlap = 40.2813
PHY-3002 : Step(998): len = 29018.1, overlap = 43.5938
PHY-3002 : Step(999): len = 29030.8, overlap = 47.0938
PHY-3002 : Step(1000): len = 25659.8, overlap = 55.2188
PHY-3002 : Step(1001): len = 25358.9, overlap = 60.125
PHY-3002 : Step(1002): len = 22776.7, overlap = 63.9688
PHY-3002 : Step(1003): len = 22972.8, overlap = 65.5313
PHY-3002 : Step(1004): len = 23115.8, overlap = 63.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01556e-05
PHY-3002 : Step(1005): len = 22357.9, overlap = 57.625
PHY-3002 : Step(1006): len = 22294.5, overlap = 56.875
PHY-3002 : Step(1007): len = 21409.9, overlap = 58.1875
PHY-3002 : Step(1008): len = 21634.5, overlap = 58.5
PHY-3002 : Step(1009): len = 21736.6, overlap = 57.6875
PHY-3002 : Step(1010): len = 21490.9, overlap = 55.25
PHY-3002 : Step(1011): len = 21051.9, overlap = 58.125
PHY-3002 : Step(1012): len = 20922.3, overlap = 58.375
PHY-3002 : Step(1013): len = 20493.7, overlap = 57.625
PHY-3002 : Step(1014): len = 20671.9, overlap = 60.5938
PHY-3002 : Step(1015): len = 20252.7, overlap = 58.3438
PHY-3002 : Step(1016): len = 20252.7, overlap = 58.3438
PHY-3002 : Step(1017): len = 19904.7, overlap = 57.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03113e-05
PHY-3002 : Step(1018): len = 19845.3, overlap = 58.5
PHY-3002 : Step(1019): len = 19845.3, overlap = 58.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120623
PHY-3002 : Step(1020): len = 19924.6, overlap = 56.9375
PHY-3002 : Step(1021): len = 19924.6, overlap = 56.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000241245
PHY-3002 : Step(1022): len = 20207.7, overlap = 52
PHY-3002 : Step(1023): len = 20207.7, overlap = 52
PHY-3002 : Step(1024): len = 20267.4, overlap = 51.75
PHY-3002 : Step(1025): len = 20306.2, overlap = 49.25
PHY-3002 : Step(1026): len = 20409, overlap = 46.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000399869
PHY-3002 : Step(1027): len = 20517.5, overlap = 48.8125
PHY-3002 : Step(1028): len = 20664.5, overlap = 51.0625
PHY-3002 : Step(1029): len = 20571.8, overlap = 47.9375
PHY-3002 : Step(1030): len = 20571.8, overlap = 47.9375
PHY-3002 : Step(1031): len = 20609.6, overlap = 47.9375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000799738
PHY-3002 : Step(1032): len = 20644.8, overlap = 47.9375
PHY-3002 : Step(1033): len = 20655.8, overlap = 47.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00129398
PHY-3002 : Step(1034): len = 20680.9, overlap = 47.9375
PHY-3002 : Step(1035): len = 20694.3, overlap = 48.4375
PHY-3002 : Step(1036): len = 20704.9, overlap = 48.4375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007727s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23867e-06
PHY-3002 : Step(1037): len = 20609.6, overlap = 76.75
PHY-3002 : Step(1038): len = 20609.6, overlap = 76.75
PHY-3002 : Step(1039): len = 19564.2, overlap = 76.625
PHY-3002 : Step(1040): len = 19573.1, overlap = 76.625
PHY-3002 : Step(1041): len = 19678.8, overlap = 76.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47733e-06
PHY-3002 : Step(1042): len = 19591.3, overlap = 81.6563
PHY-3002 : Step(1043): len = 19591.3, overlap = 81.6563
PHY-3002 : Step(1044): len = 19456.3, overlap = 81.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.95466e-06
PHY-3002 : Step(1045): len = 20381.9, overlap = 82.4688
PHY-3002 : Step(1046): len = 20381.9, overlap = 82.4688
PHY-3002 : Step(1047): len = 20005, overlap = 81.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.79093e-05
PHY-3002 : Step(1048): len = 22072, overlap = 73.9375
PHY-3002 : Step(1049): len = 22072, overlap = 73.9375
PHY-3002 : Step(1050): len = 21226, overlap = 72.4063
PHY-3002 : Step(1051): len = 21209.2, overlap = 72.75
PHY-3002 : Step(1052): len = 21276.6, overlap = 68.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.58187e-05
PHY-3002 : Step(1053): len = 22235.6, overlap = 49.5313
PHY-3002 : Step(1054): len = 22235.6, overlap = 49.5313
PHY-3002 : Step(1055): len = 21898.9, overlap = 46.2188
PHY-3002 : Step(1056): len = 22015.3, overlap = 41.625
PHY-3002 : Step(1057): len = 22260.2, overlap = 37.0938
PHY-3002 : Step(1058): len = 22292.7, overlap = 36.9688
PHY-3002 : Step(1059): len = 21795.9, overlap = 35.75
PHY-3002 : Step(1060): len = 21894.7, overlap = 36.0313
PHY-3002 : Step(1061): len = 22026.9, overlap = 37.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.16373e-05
PHY-3002 : Step(1062): len = 21339.8, overlap = 35.2813
PHY-3002 : Step(1063): len = 21468.3, overlap = 35.2813
PHY-3002 : Step(1064): len = 21468.3, overlap = 35.2813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000143275
PHY-3002 : Step(1065): len = 21564, overlap = 35.2188
PHY-3002 : Step(1066): len = 21564, overlap = 35.2188
PHY-3002 : Step(1067): len = 21380.7, overlap = 35.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.92334e-06
PHY-3002 : Step(1068): len = 22331.6, overlap = 76.9375
PHY-3002 : Step(1069): len = 22331.6, overlap = 76.9375
PHY-3002 : Step(1070): len = 21271.9, overlap = 77.5625
PHY-3002 : Step(1071): len = 21271.9, overlap = 77.5625
PHY-3002 : Step(1072): len = 21502.2, overlap = 79.0938
PHY-3002 : Step(1073): len = 21502.2, overlap = 79.0938
PHY-3002 : Step(1074): len = 21092.1, overlap = 82.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.78467e-05
PHY-3002 : Step(1075): len = 21970.4, overlap = 73.7813
PHY-3002 : Step(1076): len = 21970.4, overlap = 73.7813
PHY-3002 : Step(1077): len = 21719.3, overlap = 70.8438
PHY-3002 : Step(1078): len = 21719.3, overlap = 70.8438
PHY-3002 : Step(1079): len = 21799.8, overlap = 63.9688
PHY-3002 : Step(1080): len = 21799.8, overlap = 63.9688
PHY-3002 : Step(1081): len = 21773.9, overlap = 66.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.56933e-05
PHY-3002 : Step(1082): len = 22120.7, overlap = 66.5625
PHY-3002 : Step(1083): len = 22259.3, overlap = 65.8438
PHY-3002 : Step(1084): len = 22545.9, overlap = 64.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.13867e-05
PHY-3002 : Step(1085): len = 22704.4, overlap = 65.5625
PHY-3002 : Step(1086): len = 22704.4, overlap = 65.5625
PHY-3002 : Step(1087): len = 22568.3, overlap = 63.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000141932
PHY-3002 : Step(1088): len = 22924, overlap = 61.625
PHY-3002 : Step(1089): len = 22998.3, overlap = 60.625
PHY-3002 : Step(1090): len = 23164.2, overlap = 58.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000283865
PHY-3002 : Step(1091): len = 23249.1, overlap = 58.4688
PHY-3002 : Step(1092): len = 23249.1, overlap = 58.4688
PHY-3002 : Step(1093): len = 23269.7, overlap = 57.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000567541
PHY-3002 : Step(1094): len = 23480.9, overlap = 56.7188
PHY-3002 : Step(1095): len = 23561.6, overlap = 56.2813
PHY-3002 : Step(1096): len = 23775.8, overlap = 53.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00113508
PHY-3002 : Step(1097): len = 23794.7, overlap = 52.9688
PHY-3002 : Step(1098): len = 23794.7, overlap = 52.9688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00183656
PHY-3002 : Step(1099): len = 23857.4, overlap = 53.375
PHY-3002 : Step(1100): len = 23866.5, overlap = 52.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00297156
PHY-3002 : Step(1101): len = 23959.8, overlap = 49.5
PHY-3002 : Step(1102): len = 23959.8, overlap = 49.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00480798
PHY-3002 : Step(1103): len = 24016, overlap = 49.625
PHY-3002 : Step(1104): len = 24016, overlap = 49.625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 106.03 peak overflow 5.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 55616, over cnt = 115(0%), over = 210, worst = 8
PHY-1002 : len = 58024, over cnt = 63(0%), over = 96, worst = 7
PHY-1002 : len = 59400, over cnt = 30(0%), over = 40, worst = 3
PHY-1002 : len = 61080, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 61040, over cnt = 4(0%), over = 5, worst = 2
PHY-1001 : End global iterations;  0.077485s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (121.0%)

PHY-1001 : Congestion index: top1 = 28.13, top5 = 10.63, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.152134s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (113.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4379, tnet num: 996, tinst num: 824, tnode num: 4959, tedge num: 6990.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.266580s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.489724s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.1%)

OPT-1001 : End physical optimization;  0.500254s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (103.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 335 LUT to BLE ...
SYN-4008 : Packed 335 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 237 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 336/728 primitive instances ...
PHY-3001 : End packing;  0.047999s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 571 instances
RUN-1001 : 255 mslices, 255 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1428 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 569 instances, 510 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23808.6, Over = 47
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.69446e-05
PHY-3002 : Step(1105): len = 22850.9, overlap = 42.5
PHY-3002 : Step(1106): len = 22877.9, overlap = 42.75
PHY-3002 : Step(1107): len = 22680.5, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.38892e-05
PHY-3002 : Step(1108): len = 22937.9, overlap = 46
PHY-3002 : Step(1109): len = 23010.5, overlap = 46
PHY-3002 : Step(1110): len = 23083.8, overlap = 46
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000147778
PHY-3002 : Step(1111): len = 23697.3, overlap = 40.25
PHY-3002 : Step(1112): len = 23697.3, overlap = 40.25
PHY-3002 : Step(1113): len = 23492.2, overlap = 43.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078731s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (138.9%)

PHY-3001 : Trial Legalized: Len = 32058.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00133346
PHY-3002 : Step(1114): len = 28643.4, overlap = 3.5
PHY-3002 : Step(1115): len = 28208.4, overlap = 4.75
PHY-3002 : Step(1116): len = 28030.1, overlap = 4.25
PHY-3002 : Step(1117): len = 27602.8, overlap = 5.25
PHY-3002 : Step(1118): len = 26854.4, overlap = 7.5
PHY-3002 : Step(1119): len = 26633.5, overlap = 8.25
PHY-3002 : Step(1120): len = 26527.1, overlap = 8.5
PHY-3002 : Step(1121): len = 26354.3, overlap = 9.25
PHY-3002 : Step(1122): len = 26304.7, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006499s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 29016.9, Over = 0
PHY-3001 : End spreading;  0.004161s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 29016.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87144, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 87184, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 87200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 87200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 87200, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.058311s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.150519s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (135.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4094, tnet num: 898, tinst num: 569, tnode num: 4585, tedge num: 6658.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.287094s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.520523s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (108.1%)

OPT-1001 : End physical optimization;  0.531085s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (108.9%)

RUN-1003 : finish command "place" in  4.445558s wall, 6.765625s user + 1.687500s system = 8.453125s CPU (190.1%)

RUN-1004 : used memory is 567 MB, reserved memory is 626 MB, peak memory is 886 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      997   out of  19600    5.09%
#reg                      107   out of  19600    0.55%
#le                       998
  #lut only               891   out of    998   89.28%
  #reg only                 1   out of    998    0.10%
  #lut&reg                106   out of    998   10.62%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |998   |810    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 571 instances
RUN-1001 : 255 mslices, 255 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1428 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87144, over cnt = 11(0%), over = 11, worst = 1
PHY-1002 : len = 87184, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 87200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 87200, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 87200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057500s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (135.9%)

PHY-1001 : Congestion index: top1 = 23.75, top5 = 13.13, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.163254s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (114.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.237266s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (98.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 15136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 128472, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End Routed; 0.915868s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (134.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 128168, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.033527s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 128168, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 128168
PHY-1001 : End DR Iter 2; 0.009782s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.492517s wall, 2.671875s user + 0.156250s system = 2.828125s CPU (113.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.777205s wall, 2.968750s user + 0.171875s system = 3.140625s CPU (113.1%)

RUN-1004 : used memory is 575 MB, reserved memory is 632 MB, peak memory is 909 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      997   out of  19600    5.09%
#reg                      107   out of  19600    0.55%
#le                       998
  #lut only               891   out of    998   89.28%
  #reg only                 1   out of    998    0.10%
  #lut&reg                106   out of    998   10.62%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |998   |810    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       374   
    #3          3        64   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 571
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1428, pip num: 8622
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 882 valid insts, and 27058 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.648482s wall, 13.468750s user + 0.046875s system = 13.515625s CPU (510.3%)

RUN-1004 : used memory is 576 MB, reserved memory is 632 MB, peak memory is 909 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.516136s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (100.0%)

RUN-1004 : used memory is 617 MB, reserved memory is 669 MB, peak memory is 909 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.274373s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (9.7%)

RUN-1004 : used memory is 629 MB, reserved memory is 682 MB, peak memory is 909 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.184570s wall, 2.218750s user + 0.203125s system = 2.421875s CPU (26.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 636 MB, peak memory is 909 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 24 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1088/493 useful/useless nets, 610/196 useful/useless insts
SYN-1015 : Optimize round 1, 596 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 491/12 useful/useless nets, 268/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 251/120 useful/useless nets, 136/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              224
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     15
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    107
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                143

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |117    |107    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |104    |4      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1050/6 useful/useless nets, 584/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 324/58 useful/useless nets, 259/0 useful/useless insts
SYN-1032 : 1664/2 useful/useless nets, 1247/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 280 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8258.60 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8258.67 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 53 (3.58), #lev = 3 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.53), #lev = 3 (1.90)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8258.74 sec
SYN-3001 : Mapper mapped 119 instances into 51 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               769
  #lut4                   294
  #lut5                    51
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      769   out of  19600    3.92%
#reg                      107   out of  19600    0.55%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |345    |424    |107    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |134    |4      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 4 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.354771s wall, 1.390625s user + 0.140625s system = 1.531250s CPU (113.0%)

RUN-1004 : used memory is 581 MB, reserved memory is 634 MB, peak memory is 909 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 18 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 824 instances
RUN-1001 : 333 luts, 99 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1524 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 822 instances, 333 luts, 99 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262021
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 822.
PHY-3001 : End clustering;  0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1123): len = 151759, overlap = 6.75
PHY-3002 : Step(1124): len = 133017, overlap = 6.75
PHY-3002 : Step(1125): len = 85852.8, overlap = 9.25
PHY-3002 : Step(1126): len = 79743.5, overlap = 7.5
PHY-3002 : Step(1127): len = 58750.8, overlap = 2.25
PHY-3002 : Step(1128): len = 56385.4, overlap = 8.875
PHY-3002 : Step(1129): len = 47171.8, overlap = 11.75
PHY-3002 : Step(1130): len = 43502.2, overlap = 14.0938
PHY-3002 : Step(1131): len = 36565.3, overlap = 14.1563
PHY-3002 : Step(1132): len = 31413, overlap = 22.5
PHY-3002 : Step(1133): len = 31463.7, overlap = 22.0313
PHY-3002 : Step(1134): len = 27282.6, overlap = 30.6563
PHY-3002 : Step(1135): len = 26513.5, overlap = 29.375
PHY-3002 : Step(1136): len = 25863.6, overlap = 40.625
PHY-3002 : Step(1137): len = 24277.3, overlap = 41.0938
PHY-3002 : Step(1138): len = 24128.7, overlap = 41.1875
PHY-3002 : Step(1139): len = 23295, overlap = 39.7188
PHY-3002 : Step(1140): len = 23570.6, overlap = 40.25
PHY-3002 : Step(1141): len = 22539.4, overlap = 24.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.87148e-05
PHY-3002 : Step(1142): len = 22920.5, overlap = 24.2188
PHY-3002 : Step(1143): len = 22905.1, overlap = 25.0938
PHY-3002 : Step(1144): len = 22878.5, overlap = 22.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00013743
PHY-3002 : Step(1145): len = 22406.8, overlap = 22.4375
PHY-3002 : Step(1146): len = 22293.1, overlap = 22.6875
PHY-3002 : Step(1147): len = 21498.3, overlap = 28.5
PHY-3002 : Step(1148): len = 21447.5, overlap = 28.5
PHY-3002 : Step(1149): len = 21161.3, overlap = 23.2813
PHY-3002 : Step(1150): len = 21161.3, overlap = 23.2813
PHY-3002 : Step(1151): len = 20878.2, overlap = 28.6563
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000274859
PHY-3002 : Step(1152): len = 21014, overlap = 26.4063
PHY-3002 : Step(1153): len = 21011, overlap = 26.4063
PHY-3002 : Step(1154): len = 21007.9, overlap = 26.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000549719
PHY-3002 : Step(1155): len = 21024.5, overlap = 26.4063
PHY-3002 : Step(1156): len = 21015.7, overlap = 26.4063
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00109944
PHY-3002 : Step(1157): len = 21011.9, overlap = 26.4063
PHY-3002 : Step(1158): len = 21000.3, overlap = 26.4063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00219887
PHY-3002 : Step(1159): len = 20993.6, overlap = 26.4063
PHY-3002 : Step(1160): len = 20982.7, overlap = 26.4063
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00439775
PHY-3002 : Step(1161): len = 20960.5, overlap = 26.4063
PHY-3002 : Step(1162): len = 20944.7, overlap = 26.4063
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0087955
PHY-3002 : Step(1163): len = 20935.7, overlap = 26.4063
PHY-3002 : Step(1164): len = 20935.7, overlap = 26.4063
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.017591
PHY-3002 : Step(1165): len = 20933.6, overlap = 26.4063
PHY-3002 : Step(1166): len = 20924.8, overlap = 26.4063
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.67161e-06
PHY-3002 : Step(1167): len = 21321.9, overlap = 42.375
PHY-3002 : Step(1168): len = 21360.3, overlap = 43.1563
PHY-3002 : Step(1169): len = 20970.7, overlap = 45.8438
PHY-3002 : Step(1170): len = 20970.7, overlap = 45.8438
PHY-3002 : Step(1171): len = 20805.7, overlap = 44.9063
PHY-3002 : Step(1172): len = 20805.7, overlap = 44.9063
PHY-3002 : Step(1173): len = 20472.9, overlap = 47.25
PHY-3002 : Step(1174): len = 20543.7, overlap = 47.25
PHY-3002 : Step(1175): len = 20924.9, overlap = 49.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.13432e-05
PHY-3002 : Step(1176): len = 20408.4, overlap = 51.4375
PHY-3002 : Step(1177): len = 20408.4, overlap = 51.4375
PHY-3002 : Step(1178): len = 21279, overlap = 53.3438
PHY-3002 : Step(1179): len = 21279, overlap = 53.3438
PHY-3002 : Step(1180): len = 20735, overlap = 52.7813
PHY-3002 : Step(1181): len = 20735, overlap = 52.7813
PHY-3002 : Step(1182): len = 21322.8, overlap = 59.1563
PHY-3002 : Step(1183): len = 21322.8, overlap = 59.1563
PHY-3002 : Step(1184): len = 20822.9, overlap = 59.9063
PHY-3002 : Step(1185): len = 20822.9, overlap = 59.9063
PHY-3002 : Step(1186): len = 21107.4, overlap = 63.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.26864e-05
PHY-3002 : Step(1187): len = 21443.5, overlap = 57.4063
PHY-3002 : Step(1188): len = 21617.9, overlap = 58.4688
PHY-3002 : Step(1189): len = 22112.2, overlap = 59.9063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.53728e-05
PHY-3002 : Step(1190): len = 22500, overlap = 52.8438
PHY-3002 : Step(1191): len = 22889.5, overlap = 50.125
PHY-3002 : Step(1192): len = 23198.1, overlap = 47.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.07457e-05
PHY-3002 : Step(1193): len = 23101.9, overlap = 41.4063
PHY-3002 : Step(1194): len = 23423.1, overlap = 41.1563
PHY-3002 : Step(1195): len = 23656.2, overlap = 41.5625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000181491
PHY-3002 : Step(1196): len = 22978.7, overlap = 39.4375
PHY-3002 : Step(1197): len = 23096.9, overlap = 38.5625
PHY-3002 : Step(1198): len = 23217.4, overlap = 37.4063
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000362983
PHY-3002 : Step(1199): len = 22790.3, overlap = 34.6875
PHY-3002 : Step(1200): len = 22790.3, overlap = 34.6875
PHY-3002 : Step(1201): len = 22527.4, overlap = 34.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.38916e-05
PHY-3002 : Step(1202): len = 23200, overlap = 67.375
PHY-3002 : Step(1203): len = 23200, overlap = 67.375
PHY-3002 : Step(1204): len = 22510.3, overlap = 65.5625
PHY-3002 : Step(1205): len = 22510.3, overlap = 65.5625
PHY-3002 : Step(1206): len = 22625, overlap = 69.125
PHY-3002 : Step(1207): len = 22625, overlap = 69.125
PHY-3002 : Step(1208): len = 22372.1, overlap = 62.6563
PHY-3002 : Step(1209): len = 22372.1, overlap = 62.6563
PHY-3002 : Step(1210): len = 22375.3, overlap = 59.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.77832e-05
PHY-3002 : Step(1211): len = 22966.5, overlap = 51.1875
PHY-3002 : Step(1212): len = 22966.5, overlap = 51.1875
PHY-3002 : Step(1213): len = 22751.4, overlap = 51.5
PHY-3002 : Step(1214): len = 22751.4, overlap = 51.5
PHY-3002 : Step(1215): len = 22841.2, overlap = 48
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.55664e-05
PHY-3002 : Step(1216): len = 23292.3, overlap = 43.9375
PHY-3002 : Step(1217): len = 23292.3, overlap = 43.9375
PHY-3002 : Step(1218): len = 23259.1, overlap = 43.9688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 97.41 peak overflow 5.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 60088, over cnt = 112(0%), over = 201, worst = 6
PHY-1002 : len = 61512, over cnt = 69(0%), over = 117, worst = 4
PHY-1002 : len = 64008, over cnt = 22(0%), over = 34, worst = 4
PHY-1002 : len = 64672, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 64608, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.085506s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (73.1%)

PHY-1001 : Congestion index: top1 = 28.75, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.161935s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (86.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4374, tnet num: 994, tinst num: 822, tnode num: 4954, tedge num: 6984.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.265630s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.497840s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (97.3%)

OPT-1001 : End physical optimization;  0.508531s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (95.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 333 LUT to BLE ...
SYN-4008 : Packed 333 LUT and 98 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 235 single LUT's are left
SYN-4006 : 1 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 334/726 primitive instances ...
PHY-3001 : End packing;  0.041105s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 565 instances, 506 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23191.2, Over = 42.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14538e-05
PHY-3002 : Step(1219): len = 22691.3, overlap = 42.5
PHY-3002 : Step(1220): len = 22691.3, overlap = 42.5
PHY-3002 : Step(1221): len = 22289.4, overlap = 44.25
PHY-3002 : Step(1222): len = 22289.4, overlap = 44.25
PHY-3002 : Step(1223): len = 22114.2, overlap = 45.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.29075e-05
PHY-3002 : Step(1224): len = 22492.3, overlap = 44.75
PHY-3002 : Step(1225): len = 22492.3, overlap = 44.75
PHY-3002 : Step(1226): len = 22453.5, overlap = 44.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.58151e-05
PHY-3002 : Step(1227): len = 23320.9, overlap = 41.5
PHY-3002 : Step(1228): len = 23320.9, overlap = 41.5
PHY-3002 : Step(1229): len = 23215.8, overlap = 42
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061841s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (202.1%)

PHY-3001 : Trial Legalized: Len = 32077
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235833
PHY-3002 : Step(1230): len = 28501.5, overlap = 5.5
PHY-3002 : Step(1231): len = 27513.5, overlap = 7.75
PHY-3002 : Step(1232): len = 26940.8, overlap = 8.75
PHY-3002 : Step(1233): len = 26347.4, overlap = 9.5
PHY-3002 : Step(1234): len = 26086.1, overlap = 10.5
PHY-3002 : Step(1235): len = 26014.1, overlap = 11
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000446706
PHY-3002 : Step(1236): len = 26155.2, overlap = 11.25
PHY-3002 : Step(1237): len = 26177.5, overlap = 10.75
PHY-3002 : Step(1238): len = 26187.2, overlap = 10.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000893412
PHY-3002 : Step(1239): len = 26174.7, overlap = 11.25
PHY-3002 : Step(1240): len = 26174.7, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008267s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (189.0%)

PHY-3001 : Legalized: Len = 28889.6, Over = 0
PHY-3001 : End spreading;  0.004598s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28889.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89096, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 89160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 89192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052373s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (358.0%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.145058s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (183.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4085, tnet num: 896, tinst num: 565, tnode num: 4572, tedge num: 6646.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.289716s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.517160s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (123.9%)

OPT-1001 : End physical optimization;  0.527908s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (124.3%)

RUN-1003 : finish command "place" in  4.016074s wall, 6.187500s user + 1.625000s system = 7.812500s CPU (194.5%)

RUN-1004 : used memory is 582 MB, reserved memory is 634 MB, peak memory is 909 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 567 instances
RUN-1001 : 253 mslices, 253 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1426 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 461 nets have [3 - 5] pins
RUN-1001 : 41 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 89096, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 89160, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 89192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051702s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.7%)

PHY-1001 : Congestion index: top1 = 23.13, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.150318s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (114.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.258607s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (90.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16064, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 136880, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.962504s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (123.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 136880, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.009792s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 136912, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 136912
PHY-1001 : End DR Iter 2; 0.010012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.572343s wall, 2.671875s user + 0.171875s system = 2.843750s CPU (110.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.844908s wall, 2.968750s user + 0.171875s system = 3.140625s CPU (110.4%)

RUN-1004 : used memory is 590 MB, reserved memory is 642 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      995   out of  19600    5.08%
#reg                      107   out of  19600    0.55%
#le                       996
  #lut only               889   out of    996   89.26%
  #reg only                 1   out of    996    0.10%
  #lut&reg                106   out of    996   10.64%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |996   |808    |187    |107    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        63   
    #4          4        24   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 567
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1426, pip num: 8711
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 913 valid insts, and 27193 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.488971s wall, 13.062500s user + 0.078125s system = 13.140625s CPU (528.0%)

RUN-1004 : used memory is 591 MB, reserved memory is 642 MB, peak memory is 925 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.351345s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.4%)

RUN-1004 : used memory is 622 MB, reserved memory is 676 MB, peak memory is 925 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.248418s wall, 0.546875s user + 0.218750s system = 0.765625s CPU (10.6%)

RUN-1004 : used memory is 638 MB, reserved memory is 693 MB, peak memory is 925 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.956443s wall, 2.000000s user + 0.265625s system = 2.265625s CPU (25.3%)

RUN-1004 : used memory is 585 MB, reserved memory is 640 MB, peak memory is 925 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 22 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1085/479 useful/useless nets, 607/196 useful/useless insts
SYN-1015 : Optimize round 1, 596 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 62 better
SYN-1014 : Optimize round 2
SYN-1032 : 488/12 useful/useless nets, 265/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 248/120 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              222
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    106
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |106    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |3      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1047/6 useful/useless nets, 581/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 321/58 useful/useless nets, 256/0 useful/useless insts
SYN-1032 : 1661/2 useful/useless nets, 1244/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 280 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8428.02 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8428.10 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.49), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8428.16 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               768
  #lut4                   295
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      768   out of  19600    3.92%
#reg                      106   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |344    |424    |106    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |3      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 3 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.275529s wall, 1.312500s user + 0.078125s system = 1.390625s CPU (109.0%)

RUN-1004 : used memory is 586 MB, reserved memory is 640 MB, peak memory is 925 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 19 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (27 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 821 instances
RUN-1001 : 331 luts, 98 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1521 nets
RUN-1001 : 975 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 23 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 819 instances, 331 luts, 98 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 263522
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 819.
PHY-3001 : End clustering;  0.000038s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1241): len = 152655, overlap = 6.75
PHY-3002 : Step(1242): len = 133092, overlap = 6.75
PHY-3002 : Step(1243): len = 87208.2, overlap = 5
PHY-3002 : Step(1244): len = 82535.4, overlap = 7.75
PHY-3002 : Step(1245): len = 58474.1, overlap = 5
PHY-3002 : Step(1246): len = 55769.9, overlap = 10.1875
PHY-3002 : Step(1247): len = 46736, overlap = 14.2188
PHY-3002 : Step(1248): len = 44454.3, overlap = 13.5938
PHY-3002 : Step(1249): len = 35619, overlap = 12.0938
PHY-3002 : Step(1250): len = 33945.4, overlap = 11.1563
PHY-3002 : Step(1251): len = 32601.9, overlap = 20.4063
PHY-3002 : Step(1252): len = 29270, overlap = 23.8438
PHY-3002 : Step(1253): len = 28510.8, overlap = 24.875
PHY-3002 : Step(1254): len = 26788.5, overlap = 27.8438
PHY-3002 : Step(1255): len = 25946.8, overlap = 35.5625
PHY-3002 : Step(1256): len = 25376.1, overlap = 39.125
PHY-3002 : Step(1257): len = 24283.8, overlap = 39.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.46277e-05
PHY-3002 : Step(1258): len = 24373.7, overlap = 36.9063
PHY-3002 : Step(1259): len = 24338.7, overlap = 37.1563
PHY-3002 : Step(1260): len = 23692.6, overlap = 37.25
PHY-3002 : Step(1261): len = 23587.6, overlap = 37.25
PHY-3002 : Step(1262): len = 22744, overlap = 39.8438
PHY-3002 : Step(1263): len = 22231.4, overlap = 37.25
PHY-3002 : Step(1264): len = 22101.5, overlap = 34.75
PHY-3002 : Step(1265): len = 22034.3, overlap = 34.75
PHY-3002 : Step(1266): len = 21269, overlap = 36.2188
PHY-3002 : Step(1267): len = 21019.7, overlap = 36.5625
PHY-3002 : Step(1268): len = 21144.4, overlap = 36.7188
PHY-3002 : Step(1269): len = 20968.9, overlap = 36.7188
PHY-3002 : Step(1270): len = 20919.9, overlap = 34.4688
PHY-3002 : Step(1271): len = 20873.3, overlap = 34.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000169255
PHY-3002 : Step(1272): len = 20569.3, overlap = 34.9688
PHY-3002 : Step(1273): len = 20569.3, overlap = 34.9688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000338511
PHY-3002 : Step(1274): len = 20565.2, overlap = 34.2188
PHY-3002 : Step(1275): len = 20547.4, overlap = 34.2188
PHY-3002 : Step(1276): len = 20521.5, overlap = 34.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000677021
PHY-3002 : Step(1277): len = 20369.2, overlap = 36.7188
PHY-3002 : Step(1278): len = 20324.7, overlap = 36.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00135404
PHY-3002 : Step(1279): len = 20349, overlap = 36.7188
PHY-3002 : Step(1280): len = 20287.7, overlap = 36.7188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00270809
PHY-3002 : Step(1281): len = 20288.9, overlap = 36.7188
PHY-3002 : Step(1282): len = 20288.9, overlap = 36.7188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00541617
PHY-3002 : Step(1283): len = 20289.3, overlap = 36.7188
PHY-3002 : Step(1284): len = 20274.7, overlap = 36.7188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009559s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (163.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.83466e-06
PHY-3002 : Step(1285): len = 20949, overlap = 64.5313
PHY-3002 : Step(1286): len = 21181.4, overlap = 63.3125
PHY-3002 : Step(1287): len = 20946.5, overlap = 62.2813
PHY-3002 : Step(1288): len = 20371.1, overlap = 60
PHY-3002 : Step(1289): len = 20301.4, overlap = 52.7188
PHY-3002 : Step(1290): len = 20666.7, overlap = 53.3125
PHY-3002 : Step(1291): len = 20381.9, overlap = 68.625
PHY-3002 : Step(1292): len = 20323.4, overlap = 66.1563
PHY-3002 : Step(1293): len = 18877, overlap = 63.0313
PHY-3002 : Step(1294): len = 18912.9, overlap = 61.4063
PHY-3002 : Step(1295): len = 18826.6, overlap = 55.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.66932e-06
PHY-3002 : Step(1296): len = 19162.4, overlap = 55.375
PHY-3002 : Step(1297): len = 19162.4, overlap = 55.375
PHY-3002 : Step(1298): len = 18772, overlap = 55.25
PHY-3002 : Step(1299): len = 18772, overlap = 55.25
PHY-3002 : Step(1300): len = 18764.5, overlap = 56.7813
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.93386e-05
PHY-3002 : Step(1301): len = 19874.7, overlap = 55.3438
PHY-3002 : Step(1302): len = 20006.3, overlap = 55.4063
PHY-3002 : Step(1303): len = 20369.6, overlap = 34.6875
PHY-3002 : Step(1304): len = 19869, overlap = 35.1875
PHY-3002 : Step(1305): len = 19869, overlap = 35.1875
PHY-3002 : Step(1306): len = 19427.9, overlap = 33.0313
PHY-3002 : Step(1307): len = 19427.9, overlap = 33.0313
PHY-3002 : Step(1308): len = 19222.8, overlap = 33.1563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.35433e-06
PHY-3002 : Step(1309): len = 20169.8, overlap = 79.75
PHY-3002 : Step(1310): len = 20169.8, overlap = 79.75
PHY-3002 : Step(1311): len = 19503.6, overlap = 77.6563
PHY-3002 : Step(1312): len = 19503.6, overlap = 77.6563
PHY-3002 : Step(1313): len = 19541.4, overlap = 73.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.27087e-05
PHY-3002 : Step(1314): len = 20367, overlap = 69.0313
PHY-3002 : Step(1315): len = 20367, overlap = 69.0313
PHY-3002 : Step(1316): len = 20125.8, overlap = 70.5625
PHY-3002 : Step(1317): len = 20125.8, overlap = 70.5625
PHY-3002 : Step(1318): len = 20247.2, overlap = 70.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.54173e-05
PHY-3002 : Step(1319): len = 21007.2, overlap = 74.5
PHY-3002 : Step(1320): len = 21123.2, overlap = 73.9375
PHY-3002 : Step(1321): len = 21368.9, overlap = 74.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.08346e-05
PHY-3002 : Step(1322): len = 21743, overlap = 69.7813
PHY-3002 : Step(1323): len = 21743, overlap = 69.7813
PHY-3002 : Step(1324): len = 21498.4, overlap = 65.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000101669
PHY-3002 : Step(1325): len = 21984.6, overlap = 57.9063
PHY-3002 : Step(1326): len = 22086.5, overlap = 56.1563
PHY-3002 : Step(1327): len = 22424.7, overlap = 49.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000203338
PHY-3002 : Step(1328): len = 22581.5, overlap = 44.9688
PHY-3002 : Step(1329): len = 22581.5, overlap = 44.9688
PHY-3002 : Step(1330): len = 22588.9, overlap = 43.6875
PHY-3002 : Step(1331): len = 22588.9, overlap = 43.6875
PHY-3002 : Step(1332): len = 22605, overlap = 42.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000387839
PHY-3002 : Step(1333): len = 22999.3, overlap = 41.125
PHY-3002 : Step(1334): len = 22999.3, overlap = 41.125
PHY-3002 : Step(1335): len = 23032, overlap = 40.9375
PHY-3002 : Step(1336): len = 23035.9, overlap = 41.0938
PHY-3002 : Step(1337): len = 23088.5, overlap = 42.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000627524
PHY-3002 : Step(1338): len = 23213.5, overlap = 44.25
PHY-3002 : Step(1339): len = 23213.5, overlap = 44.25
PHY-3002 : Step(1340): len = 23316.7, overlap = 43.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00101533
PHY-3002 : Step(1341): len = 23470.2, overlap = 41.5
PHY-3002 : Step(1342): len = 23503.6, overlap = 41.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00164281
PHY-3002 : Step(1343): len = 23652.7, overlap = 42.5625
PHY-3002 : Step(1344): len = 23687.8, overlap = 42.3438
PHY-3002 : Step(1345): len = 24070.8, overlap = 41.6563
PHY-3002 : Step(1346): len = 24245.6, overlap = 41.5625
PHY-3002 : Step(1347): len = 24324.8, overlap = 41.2813
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00328562
PHY-3002 : Step(1348): len = 24328.1, overlap = 41.1563
PHY-3002 : Step(1349): len = 24324.5, overlap = 41.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00549427
PHY-3002 : Step(1350): len = 24344.6, overlap = 40.375
PHY-3002 : Step(1351): len = 24372, overlap = 40.375
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00888972
PHY-3002 : Step(1352): len = 24433.5, overlap = 40.375
PHY-3002 : Step(1353): len = 24450.2, overlap = 40.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 96.13 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 58248, over cnt = 74(0%), over = 129, worst = 6
PHY-1002 : len = 59592, over cnt = 32(0%), over = 53, worst = 4
PHY-1002 : len = 59912, over cnt = 15(0%), over = 25, worst = 4
PHY-1002 : len = 60296, over cnt = 5(0%), over = 10, worst = 4
PHY-1002 : len = 60488, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.063405s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (295.7%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 11.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.140474s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (189.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4360, tnet num: 991, tinst num: 819, tnode num: 4937, tedge num: 6962.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.286550s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (109.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.498248s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (128.6%)

OPT-1001 : End physical optimization;  0.510007s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (128.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 331 LUT to BLE ...
SYN-4008 : Packed 331 LUT and 97 SEQ to BLE.
SYN-4003 : Packing 1 remaining SEQ's ...
SYN-4005 : Packed 1 SEQ with LUT/SLICE
SYN-4006 : 234 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 331/723 primitive instances ...
PHY-3001 : End packing;  0.044394s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (105.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 569 instances
RUN-1001 : 254 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 567 instances, 508 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 24079.8, Over = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.14053e-05
PHY-3002 : Step(1354): len = 22746.8, overlap = 39.25
PHY-3002 : Step(1355): len = 22746.8, overlap = 39.25
PHY-3002 : Step(1356): len = 22269.9, overlap = 41.5
PHY-3002 : Step(1357): len = 22278.5, overlap = 41.5
PHY-3002 : Step(1358): len = 22280.1, overlap = 41.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.28105e-05
PHY-3002 : Step(1359): len = 22871.8, overlap = 39.75
PHY-3002 : Step(1360): len = 22967.2, overlap = 39.25
PHY-3002 : Step(1361): len = 23119.7, overlap = 38.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000165621
PHY-3002 : Step(1362): len = 23724.7, overlap = 38
PHY-3002 : Step(1363): len = 23894.4, overlap = 38
PHY-3002 : Step(1364): len = 23894.4, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.067122s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (209.5%)

PHY-3001 : Trial Legalized: Len = 32336.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1365): len = 26356, overlap = 11.75
PHY-3002 : Step(1366): len = 25627.6, overlap = 16.75
PHY-3002 : Step(1367): len = 24799.6, overlap = 18.5
PHY-3002 : Step(1368): len = 24589.8, overlap = 18.75
PHY-3002 : Step(1369): len = 24572.2, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.30932e-05
PHY-3002 : Step(1370): len = 24172.5, overlap = 17.75
PHY-3002 : Step(1371): len = 24172.5, overlap = 17.75
PHY-3002 : Step(1372): len = 24153.5, overlap = 15.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.61865e-05
PHY-3002 : Step(1373): len = 24265.6, overlap = 15
PHY-3002 : Step(1374): len = 24265.6, overlap = 15
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006623s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28085.2, Over = 0
PHY-3001 : End spreading;  0.003824s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (408.6%)

PHY-3001 : Final: Len = 28085.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87016, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 87032, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 86944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049722s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (125.7%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.140091s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4079, tnet num: 894, tinst num: 567, tnode num: 4569, tedge num: 6635.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.285879s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.508135s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.5%)

OPT-1001 : End physical optimization;  0.518972s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.4%)

RUN-1003 : finish command "place" in  4.493403s wall, 6.546875s user + 2.156250s system = 8.703125s CPU (193.7%)

RUN-1004 : used memory is 586 MB, reserved memory is 640 MB, peak memory is 925 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      993   out of  19600    5.07%
#reg                      106   out of  19600    0.54%
#le                       993
  #lut only               887   out of    993   89.33%
  #reg only                 0   out of    993    0.00%
  #lut&reg                106   out of    993   10.67%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |993   |806    |187    |106    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 569 instances
RUN-1001 : 254 mslices, 254 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1424 nets
RUN-1001 : 878 nets have 2 pins
RUN-1001 : 456 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 87016, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 87032, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 86928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047675s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (262.2%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 13.75, top10 = 5.00, top15 = 1.25.
PHY-1001 : End global routing;  0.140400s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (166.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.265304s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 19% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 48% nets.
PHY-1002 : len = 131704, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 1.048221s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (119.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 131696, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 131696
PHY-1001 : End DR Iter 1; 0.010122s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.4%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.629921s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (108.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.893289s wall, 3.203125s user + 0.031250s system = 3.234375s CPU (111.8%)

RUN-1004 : used memory is 589 MB, reserved memory is 642 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      993   out of  19600    5.07%
#reg                      106   out of  19600    0.54%
#le                       993
  #lut only               887   out of    993   89.33%
  #reg only                 0   out of    993    0.00%
  #lut&reg                106   out of    993   10.67%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |993   |806    |187    |106    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       828   
    #2          2       373   
    #3          3        62   
    #4          4        20   
    #5        5-10       45   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 569
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1424, pip num: 8547
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 895 valid insts, and 26837 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.525884s wall, 12.953125s user + 0.062500s system = 13.015625s CPU (515.3%)

RUN-1004 : used memory is 590 MB, reserved memory is 642 MB, peak memory is 930 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.369391s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.3%)

RUN-1004 : used memory is 622 MB, reserved memory is 676 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.257621s wall, 0.593750s user + 0.234375s system = 0.828125s CPU (11.4%)

RUN-1004 : used memory is 636 MB, reserved memory is 691 MB, peak memory is 930 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.992038s wall, 2.078125s user + 0.265625s system = 2.343750s CPU (26.1%)

RUN-1004 : used memory is 592 MB, reserved memory is 647 MB, peak memory is 930 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.366899s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.6%)

RUN-1004 : used memory is 626 MB, reserved memory is 681 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/479 useful/useless nets, 606/196 useful/useless insts
SYN-1015 : Optimize round 1, 596 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              221
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1046/6 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1660/2 useful/useless nets, 1243/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 280 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8513.22 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 8513.29 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 8513.36 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               768
  #lut4                   294
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      768   out of  19600    3.92%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |344    |424    |105    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.314311s wall, 1.437500s user + 0.093750s system = 1.531250s CPU (116.5%)

RUN-1004 : used memory is 630 MB, reserved memory is 685 MB, peak memory is 930 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (26 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 819 instances
RUN-1001 : 330 luts, 97 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1519 nets
RUN-1001 : 974 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 817 instances, 330 luts, 97 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 817.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1375): len = 153680, overlap = 6.75
PHY-3002 : Step(1376): len = 133127, overlap = 6.75
PHY-3002 : Step(1377): len = 86843.6, overlap = 4.5
PHY-3002 : Step(1378): len = 82659.8, overlap = 7.25
PHY-3002 : Step(1379): len = 58835.3, overlap = 3.5
PHY-3002 : Step(1380): len = 55980.6, overlap = 4.875
PHY-3002 : Step(1381): len = 49016.5, overlap = 9.4375
PHY-3002 : Step(1382): len = 45687.2, overlap = 12.3438
PHY-3002 : Step(1383): len = 35943.4, overlap = 10.4375
PHY-3002 : Step(1384): len = 33046, overlap = 17.3125
PHY-3002 : Step(1385): len = 32343.6, overlap = 21.2813
PHY-3002 : Step(1386): len = 27590.4, overlap = 24.2188
PHY-3002 : Step(1387): len = 26610.9, overlap = 25.5313
PHY-3002 : Step(1388): len = 26376, overlap = 35.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015251
PHY-3002 : Step(1389): len = 26490.8, overlap = 35.7813
PHY-3002 : Step(1390): len = 26346.8, overlap = 36.8438
PHY-3002 : Step(1391): len = 26294.2, overlap = 37.375
PHY-3002 : Step(1392): len = 24672.4, overlap = 38.625
PHY-3002 : Step(1393): len = 23946.8, overlap = 39.25
PHY-3002 : Step(1394): len = 23849.7, overlap = 39.25
PHY-3002 : Step(1395): len = 23424.9, overlap = 40.4063
PHY-3002 : Step(1396): len = 23169.6, overlap = 41.6875
PHY-3002 : Step(1397): len = 22972.1, overlap = 41.6875
PHY-3002 : Step(1398): len = 23412.9, overlap = 40.0313
PHY-3002 : Step(1399): len = 24111.5, overlap = 39.0625
PHY-3002 : Step(1400): len = 22882.5, overlap = 36.5
PHY-3002 : Step(1401): len = 22643.4, overlap = 41
PHY-3002 : Step(1402): len = 22097.3, overlap = 41.1563
PHY-3002 : Step(1403): len = 21879.6, overlap = 41.0938
PHY-3002 : Step(1404): len = 21750.1, overlap = 41.0938
PHY-3002 : Step(1405): len = 21665.5, overlap = 41.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305019
PHY-3002 : Step(1406): len = 21482.2, overlap = 38.7813
PHY-3002 : Step(1407): len = 21447.8, overlap = 38.7813
PHY-3002 : Step(1408): len = 21253.8, overlap = 38.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000610038
PHY-3002 : Step(1409): len = 21268.3, overlap = 38.125
PHY-3002 : Step(1410): len = 21252.4, overlap = 37.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00122008
PHY-3002 : Step(1411): len = 21206.9, overlap = 37.5313
PHY-3002 : Step(1412): len = 21184.7, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00244015
PHY-3002 : Step(1413): len = 21179.4, overlap = 37.5313
PHY-3002 : Step(1414): len = 21165.2, overlap = 37.5313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007562s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.81125e-06
PHY-3002 : Step(1415): len = 21364.5, overlap = 67.5938
PHY-3002 : Step(1416): len = 21461, overlap = 67.9688
PHY-3002 : Step(1417): len = 20621.2, overlap = 69.6875
PHY-3002 : Step(1418): len = 20881.3, overlap = 68.1875
PHY-3002 : Step(1419): len = 21968.7, overlap = 52.5625
PHY-3002 : Step(1420): len = 22361.9, overlap = 55.0625
PHY-3002 : Step(1421): len = 19423.6, overlap = 61.3438
PHY-3002 : Step(1422): len = 19406.6, overlap = 60.125
PHY-3002 : Step(1423): len = 19538.2, overlap = 58.9375
PHY-3002 : Step(1424): len = 18987.4, overlap = 57.1563
PHY-3002 : Step(1425): len = 18950.1, overlap = 54.5938
PHY-3002 : Step(1426): len = 18580.1, overlap = 52.5938
PHY-3002 : Step(1427): len = 18537.2, overlap = 50.7188
PHY-3002 : Step(1428): len = 18073, overlap = 41.625
PHY-3002 : Step(1429): len = 18038, overlap = 43.1563
PHY-3002 : Step(1430): len = 18044.9, overlap = 43.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16225e-05
PHY-3002 : Step(1431): len = 18663.3, overlap = 43.2813
PHY-3002 : Step(1432): len = 18663.3, overlap = 43.2813
PHY-3002 : Step(1433): len = 18229, overlap = 43.7813
PHY-3002 : Step(1434): len = 18229, overlap = 43.7813
PHY-3002 : Step(1435): len = 18210, overlap = 42.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3245e-05
PHY-3002 : Step(1436): len = 19696.5, overlap = 38.2188
PHY-3002 : Step(1437): len = 19696.5, overlap = 38.2188
PHY-3002 : Step(1438): len = 18952.9, overlap = 36.7813
PHY-3002 : Step(1439): len = 18948.5, overlap = 36.7813
PHY-3002 : Step(1440): len = 18969.4, overlap = 37
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00314e-05
PHY-3002 : Step(1441): len = 19744, overlap = 72.4375
PHY-3002 : Step(1442): len = 19744, overlap = 72.4375
PHY-3002 : Step(1443): len = 19498.6, overlap = 69.25
PHY-3002 : Step(1444): len = 19498.6, overlap = 69.25
PHY-3002 : Step(1445): len = 19390, overlap = 67.9688
PHY-3002 : Step(1446): len = 19390, overlap = 67.9688
PHY-3002 : Step(1447): len = 19363.2, overlap = 67.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00627e-05
PHY-3002 : Step(1448): len = 20181.2, overlap = 66.875
PHY-3002 : Step(1449): len = 20181.2, overlap = 66.875
PHY-3002 : Step(1450): len = 19963.2, overlap = 69.7813
PHY-3002 : Step(1451): len = 19963.2, overlap = 69.7813
PHY-3002 : Step(1452): len = 19971.3, overlap = 70.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01255e-05
PHY-3002 : Step(1453): len = 20718, overlap = 68.3125
PHY-3002 : Step(1454): len = 20718, overlap = 68.3125
PHY-3002 : Step(1455): len = 20458.4, overlap = 64.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.1267e-05
PHY-3002 : Step(1456): len = 20934.3, overlap = 65.3125
PHY-3002 : Step(1457): len = 21166.4, overlap = 62.4375
PHY-3002 : Step(1458): len = 21166.4, overlap = 62.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000142534
PHY-3002 : Step(1459): len = 21747.5, overlap = 56.7188
PHY-3002 : Step(1460): len = 21846.1, overlap = 55.0313
PHY-3002 : Step(1461): len = 21869.5, overlap = 54.0625
PHY-3002 : Step(1462): len = 21875.7, overlap = 53.9375
PHY-3002 : Step(1463): len = 21812.2, overlap = 50.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000285068
PHY-3002 : Step(1464): len = 21918.3, overlap = 50.2813
PHY-3002 : Step(1465): len = 21929.6, overlap = 50.1563
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.573988s wall, 7.593750s user + 1.703125s system = 9.296875s CPU (141.4%)

RUN-1004 : used memory is 639 MB, reserved memory is 693 MB, peak memory is 930 MB
PHY-3002 : Step(1466): len = 22075.2, overlap = 49.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00046124
PHY-3002 : Step(1467): len = 22193.5, overlap = 49.0625
PHY-3002 : Step(1468): len = 22245.1, overlap = 48.3125
PHY-3002 : Step(1469): len = 22299, overlap = 47.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000746286
PHY-3002 : Step(1470): len = 22431.7, overlap = 46.4375
PHY-3002 : Step(1471): len = 22495.4, overlap = 46.0625
PHY-3002 : Step(1472): len = 22855.2, overlap = 48.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00120749
PHY-3002 : Step(1473): len = 22911.2, overlap = 43.0313
PHY-3002 : Step(1474): len = 22928.4, overlap = 41.5938
PHY-3002 : Step(1475): len = 22961.4, overlap = 41.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 97.75 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.301756s wall, 9.375000s user + 1.921875s system = 11.296875s CPU (136.1%)

RUN-1004 : used memory is 537 MB, reserved memory is 592 MB, peak memory is 930 MB
GUI-1001 : Download success!
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59864, over cnt = 68(0%), over = 120, worst = 4
PHY-1002 : len = 61120, over cnt = 30(0%), over = 46, worst = 3
PHY-1002 : len = 61360, over cnt = 12(0%), over = 17, worst = 3
PHY-1002 : len = 61712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 61712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.068526s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (273.6%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.146115s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (192.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4355, tnet num: 989, tinst num: 817, tnode num: 4930, tedge num: 6956.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.267349s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (105.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.483554s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (129.3%)

OPT-1001 : End physical optimization;  0.494246s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (129.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 330 LUT to BLE ...
SYN-4008 : Packed 330 LUT and 97 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 233 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 330/722 primitive instances ...
PHY-3001 : End packing;  0.041396s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (75.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1422 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 563 instances, 504 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 22789.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12114e-05
PHY-3002 : Step(1476): len = 21728.6, overlap = 44.75
PHY-3002 : Step(1477): len = 21728.6, overlap = 44.75
PHY-3002 : Step(1478): len = 21342.3, overlap = 46.25
PHY-3002 : Step(1479): len = 21342.3, overlap = 46.25
PHY-3002 : Step(1480): len = 21148.8, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.24227e-05
PHY-3002 : Step(1481): len = 21789.8, overlap = 45.25
PHY-3002 : Step(1482): len = 21963.9, overlap = 45.25
PHY-3002 : Step(1483): len = 21963.9, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164845
PHY-3002 : Step(1484): len = 22726.2, overlap = 40.75
PHY-3002 : Step(1485): len = 22726.2, overlap = 40.75
PHY-3002 : Step(1486): len = 22624.8, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059994s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (208.4%)

PHY-3001 : Trial Legalized: Len = 31554
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0290272
PHY-3002 : Step(1487): len = 30879.3, overlap = 0.25
PHY-3002 : Step(1488): len = 30373.2, overlap = 0.75
PHY-3002 : Step(1489): len = 30121.4, overlap = 1
PHY-3002 : Step(1490): len = 29565.3, overlap = 2
PHY-3002 : Step(1491): len = 29231.6, overlap = 2.25
PHY-3002 : Step(1492): len = 27986.2, overlap = 4.5
PHY-3002 : Step(1493): len = 27448.5, overlap = 5.25
PHY-3002 : Step(1494): len = 27144.9, overlap = 4.75
PHY-3002 : Step(1495): len = 26991.8, overlap = 5
PHY-3002 : Step(1496): len = 26689.5, overlap = 7
PHY-3002 : Step(1497): len = 26521.4, overlap = 6.75
PHY-3002 : Step(1498): len = 26275.7, overlap = 8
PHY-3002 : Step(1499): len = 26228.3, overlap = 7.75
PHY-3002 : Step(1500): len = 26112, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007379s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (211.8%)

PHY-3001 : Legalized: Len = 28627.4, Over = 0
PHY-3001 : End spreading;  0.003936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 28627.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93400, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 93448, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.056750s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (275.3%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 14.38, top10 = 5.00, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.145290s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (161.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4072, tnet num: 892, tinst num: 563, tnode num: 4558, tedge num: 6626.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.289444s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.517748s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (117.7%)

OPT-1001 : End physical optimization;  0.528172s wall, 0.703125s user + 0.031250s system = 0.734375s CPU (139.0%)

RUN-1003 : finish command "place" in  4.276875s wall, 6.812500s user + 2.093750s system = 8.906250s CPU (208.2%)

RUN-1004 : used memory is 515 MB, reserved memory is 563 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      992   out of  19600    5.06%
#reg                      105   out of  19600    0.54%
#le                       992
  #lut only               887   out of    992   89.42%
  #reg only                 0   out of    992    0.00%
  #lut&reg                105   out of    992   10.58%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |992   |805    |187    |105    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1422 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93400, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 93448, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054777s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (199.7%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 14.38, top10 = 5.00, top15 = 1.88.
PHY-1001 : End global routing;  0.148640s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (157.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.268309s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 141776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.894684s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (151.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141712
PHY-1001 : End DR Iter 1; 0.010566s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.492517s wall, 2.812500s user + 0.140625s system = 2.953125s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.773887s wall, 3.156250s user + 0.171875s system = 3.328125s CPU (120.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 618 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      992   out of  19600    5.06%
#reg                      105   out of  19600    0.54%
#le                       992
  #lut only               887   out of    992   89.42%
  #reg only                 0   out of    992    0.00%
  #lut&reg                105   out of    992   10.58%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |992   |805    |187    |105    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        61   
    #4          4        22   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 565
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1422, pip num: 8720
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 964 valid insts, and 27183 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.725077s wall, 14.015625s user + 0.000000s system = 14.015625s CPU (514.3%)

RUN-1004 : used memory is 564 MB, reserved memory is 620 MB, peak memory is 930 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.344912s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 619 MB, reserved memory is 678 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.207034s wall, 0.468750s user + 0.171875s system = 0.640625s CPU (8.9%)

RUN-1004 : used memory is 629 MB, reserved memory is 689 MB, peak memory is 930 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.897780s wall, 1.906250s user + 0.187500s system = 2.093750s CPU (23.5%)

RUN-1004 : used memory is 587 MB, reserved memory is 648 MB, peak memory is 930 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.345108s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.9%)

RUN-1004 : used memory is 621 MB, reserved memory is 682 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.281538s wall, 0.609375s user + 0.187500s system = 0.796875s CPU (10.9%)

RUN-1004 : used memory is 630 MB, reserved memory is 690 MB, peak memory is 930 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.979589s wall, 2.062500s user + 0.234375s system = 2.296875s CPU (25.6%)

RUN-1004 : used memory is 586 MB, reserved memory is 646 MB, peak memory is 930 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module DRAM in al_ip/DRAM.v(14)
HDL-1007 : elaborate module EG_LOGIC_DRAM(DATA_WIDTH_W=10,DATA_WIDTH_R=10,ADDR_WIDTH_W=8,ADDR_WIDTH_R=8,DATA_DEPTH_W=256,DATA_DEPTH_R=256,INIT_FILE="../../../mif_coe/kk256.mif") in D:/English/TD5.0/arch/eagle_macro.v(176)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "DRAM"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model DRAM
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 1 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/479 useful/useless nets, 606/196 useful/useless insts
SYN-1015 : Optimize round 1, 596 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              221
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     14
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |116    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2531 : Dram(dram/dram) write 256x10, read 256x10
SYN-2531 : Reading DRAM "dram/dram" init file "E:/mif_coe\kk256.mif"
SYN-2532 : Parsing .mif init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1046/6 useful/useless nets, 580/0 useful/useless insts
SYN-1016 : Merged 11 instances.
SYN-2571 : Optimize after map_dsp, round 1, 11 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 48 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1659/2 useful/useless nets, 1242/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 170 (3.69), #lev = 4 (2.53)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 279 instances into 172 LUTs, name keeping = 58%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9043.30 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 9043.37 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 9043.43 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               768
  #lut4                   294
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      768   out of  19600    3.92%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#dram                      48
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |344    |424    |105    |3      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 48 DRAM and 0 SEQ.
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.263738s wall, 1.328125s user + 0.031250s system = 1.359375s CPU (107.6%)

RUN-1004 : used memory is 585 MB, reserved memory is 645 MB, peak memory is 930 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (26 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 58 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 819 instances
RUN-1001 : 330 luts, 97 seqs, 249 mslices, 82 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1519 nets
RUN-1001 : 974 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 39 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 18 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 817 instances, 330 luts, 97 seqs, 331 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 264978
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 817.
PHY-3001 : End clustering;  0.000042s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1501): len = 153680, overlap = 6.75
PHY-3002 : Step(1502): len = 133127, overlap = 6.75
PHY-3002 : Step(1503): len = 86843.6, overlap = 4.5
PHY-3002 : Step(1504): len = 82659.8, overlap = 7.25
PHY-3002 : Step(1505): len = 58835.3, overlap = 3.5
PHY-3002 : Step(1506): len = 55980.6, overlap = 4.875
PHY-3002 : Step(1507): len = 49016.5, overlap = 9.4375
PHY-3002 : Step(1508): len = 45687.2, overlap = 12.3438
PHY-3002 : Step(1509): len = 35943.4, overlap = 10.4375
PHY-3002 : Step(1510): len = 33046, overlap = 17.3125
PHY-3002 : Step(1511): len = 32343.6, overlap = 21.2813
PHY-3002 : Step(1512): len = 27590.4, overlap = 24.2188
PHY-3002 : Step(1513): len = 26610.9, overlap = 25.5313
PHY-3002 : Step(1514): len = 26376, overlap = 35.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00015251
PHY-3002 : Step(1515): len = 26490.8, overlap = 35.7813
PHY-3002 : Step(1516): len = 26346.8, overlap = 36.8438
PHY-3002 : Step(1517): len = 26294.2, overlap = 37.375
PHY-3002 : Step(1518): len = 24672.4, overlap = 38.625
PHY-3002 : Step(1519): len = 23946.8, overlap = 39.25
PHY-3002 : Step(1520): len = 23849.7, overlap = 39.25
PHY-3002 : Step(1521): len = 23424.9, overlap = 40.4063
PHY-3002 : Step(1522): len = 23169.6, overlap = 41.6875
PHY-3002 : Step(1523): len = 22972.1, overlap = 41.6875
PHY-3002 : Step(1524): len = 23412.9, overlap = 40.0313
PHY-3002 : Step(1525): len = 24111.5, overlap = 39.0625
PHY-3002 : Step(1526): len = 22882.5, overlap = 36.5
PHY-3002 : Step(1527): len = 22643.4, overlap = 41
PHY-3002 : Step(1528): len = 22097.3, overlap = 41.1563
PHY-3002 : Step(1529): len = 21879.6, overlap = 41.0938
PHY-3002 : Step(1530): len = 21750.1, overlap = 41.0938
PHY-3002 : Step(1531): len = 21665.5, overlap = 41.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000305019
PHY-3002 : Step(1532): len = 21482.2, overlap = 38.7813
PHY-3002 : Step(1533): len = 21447.8, overlap = 38.7813
PHY-3002 : Step(1534): len = 21253.8, overlap = 38.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000610038
PHY-3002 : Step(1535): len = 21268.3, overlap = 38.125
PHY-3002 : Step(1536): len = 21252.4, overlap = 37.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00122008
PHY-3002 : Step(1537): len = 21206.9, overlap = 37.5313
PHY-3002 : Step(1538): len = 21184.7, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00244015
PHY-3002 : Step(1539): len = 21179.4, overlap = 37.5313
PHY-3002 : Step(1540): len = 21165.2, overlap = 37.5313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007605s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.81125e-06
PHY-3002 : Step(1541): len = 21364.5, overlap = 67.5938
PHY-3002 : Step(1542): len = 21461, overlap = 67.9688
PHY-3002 : Step(1543): len = 20621.2, overlap = 69.6875
PHY-3002 : Step(1544): len = 20881.3, overlap = 68.1875
PHY-3002 : Step(1545): len = 21968.7, overlap = 52.5625
PHY-3002 : Step(1546): len = 22361.9, overlap = 55.0625
PHY-3002 : Step(1547): len = 19423.6, overlap = 61.3438
PHY-3002 : Step(1548): len = 19406.6, overlap = 60.125
PHY-3002 : Step(1549): len = 19538.2, overlap = 58.9375
PHY-3002 : Step(1550): len = 18987.4, overlap = 57.1563
PHY-3002 : Step(1551): len = 18950.1, overlap = 54.5938
PHY-3002 : Step(1552): len = 18580.1, overlap = 52.5938
PHY-3002 : Step(1553): len = 18537.2, overlap = 50.7188
PHY-3002 : Step(1554): len = 18073, overlap = 41.625
PHY-3002 : Step(1555): len = 18038, overlap = 43.1563
PHY-3002 : Step(1556): len = 18044.9, overlap = 43.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.16225e-05
PHY-3002 : Step(1557): len = 18663.3, overlap = 43.2813
PHY-3002 : Step(1558): len = 18663.3, overlap = 43.2813
PHY-3002 : Step(1559): len = 18229, overlap = 43.7813
PHY-3002 : Step(1560): len = 18229, overlap = 43.7813
PHY-3002 : Step(1561): len = 18210, overlap = 42.5313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.3245e-05
PHY-3002 : Step(1562): len = 19696.5, overlap = 38.2188
PHY-3002 : Step(1563): len = 19696.5, overlap = 38.2188
PHY-3002 : Step(1564): len = 18952.9, overlap = 36.7813
PHY-3002 : Step(1565): len = 18948.5, overlap = 36.7813
PHY-3002 : Step(1566): len = 18969.4, overlap = 37
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.00314e-05
PHY-3002 : Step(1567): len = 19744, overlap = 72.4375
PHY-3002 : Step(1568): len = 19744, overlap = 72.4375
PHY-3002 : Step(1569): len = 19498.6, overlap = 69.25
PHY-3002 : Step(1570): len = 19498.6, overlap = 69.25
PHY-3002 : Step(1571): len = 19390, overlap = 67.9688
PHY-3002 : Step(1572): len = 19390, overlap = 67.9688
PHY-3002 : Step(1573): len = 19363.2, overlap = 67.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.00627e-05
PHY-3002 : Step(1574): len = 20181.2, overlap = 66.875
PHY-3002 : Step(1575): len = 20181.2, overlap = 66.875
PHY-3002 : Step(1576): len = 19963.2, overlap = 69.7813
PHY-3002 : Step(1577): len = 19963.2, overlap = 69.7813
PHY-3002 : Step(1578): len = 19971.3, overlap = 70.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.01255e-05
PHY-3002 : Step(1579): len = 20718, overlap = 68.3125
PHY-3002 : Step(1580): len = 20718, overlap = 68.3125
PHY-3002 : Step(1581): len = 20458.4, overlap = 64.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.1267e-05
PHY-3002 : Step(1582): len = 20934.3, overlap = 65.3125
PHY-3002 : Step(1583): len = 21166.4, overlap = 62.4375
PHY-3002 : Step(1584): len = 21166.4, overlap = 62.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000142534
PHY-3002 : Step(1585): len = 21747.5, overlap = 56.7188
PHY-3002 : Step(1586): len = 21846.1, overlap = 55.0313
PHY-3002 : Step(1587): len = 21869.5, overlap = 54.0625
PHY-3002 : Step(1588): len = 21875.7, overlap = 53.9375
PHY-3002 : Step(1589): len = 21812.2, overlap = 50.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000285068
PHY-3002 : Step(1590): len = 21918.3, overlap = 50.2813
PHY-3002 : Step(1591): len = 21929.6, overlap = 50.1563
PHY-3002 : Step(1592): len = 22075.2, overlap = 49.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00046124
PHY-3002 : Step(1593): len = 22193.5, overlap = 49.0625
PHY-3002 : Step(1594): len = 22245.1, overlap = 48.3125
PHY-3002 : Step(1595): len = 22299, overlap = 47.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000746286
PHY-3002 : Step(1596): len = 22431.7, overlap = 46.4375
PHY-3002 : Step(1597): len = 22495.4, overlap = 46.0625
PHY-3002 : Step(1598): len = 22855.2, overlap = 48.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00120749
PHY-3002 : Step(1599): len = 22911.2, overlap = 43.0313
PHY-3002 : Step(1600): len = 22928.4, overlap = 41.5938
PHY-3002 : Step(1601): len = 22961.4, overlap = 41.9375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 97.75 peak overflow 4.56
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 59864, over cnt = 68(0%), over = 120, worst = 4
PHY-1002 : len = 61120, over cnt = 30(0%), over = 46, worst = 3
PHY-1002 : len = 61360, over cnt = 12(0%), over = 17, worst = 3
PHY-1002 : len = 61712, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 61712, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.067400s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (231.8%)

PHY-1001 : Congestion index: top1 = 25.63, top5 = 10.00, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.144933s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (172.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4355, tnet num: 989, tinst num: 817, tnode num: 4930, tedge num: 6956.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.264366s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (106.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.479488s wall, 0.515625s user + 0.093750s system = 0.609375s CPU (127.1%)

OPT-1001 : End physical optimization;  0.489886s wall, 0.515625s user + 0.093750s system = 0.609375s CPU (124.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 330 LUT to BLE ...
SYN-4008 : Packed 330 LUT and 97 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 233 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 330/722 primitive instances ...
PHY-3001 : End packing;  0.042592s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (146.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1422 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 563 instances, 504 slices, 78 macros(331 instances: 249 mslices 82 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 22789.4, Over = 37.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.12114e-05
PHY-3002 : Step(1602): len = 21728.6, overlap = 44.75
PHY-3002 : Step(1603): len = 21728.6, overlap = 44.75
PHY-3002 : Step(1604): len = 21342.3, overlap = 46.25
PHY-3002 : Step(1605): len = 21342.3, overlap = 46.25
PHY-3002 : Step(1606): len = 21148.8, overlap = 46.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.24227e-05
PHY-3002 : Step(1607): len = 21789.8, overlap = 45.25
PHY-3002 : Step(1608): len = 21963.9, overlap = 45.25
PHY-3002 : Step(1609): len = 21963.9, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164845
PHY-3002 : Step(1610): len = 22726.2, overlap = 40.75
PHY-3002 : Step(1611): len = 22726.2, overlap = 40.75
PHY-3002 : Step(1612): len = 22624.8, overlap = 41
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059755s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (156.9%)

PHY-3001 : Trial Legalized: Len = 31554
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0290272
PHY-3002 : Step(1613): len = 30879.3, overlap = 0.25
PHY-3002 : Step(1614): len = 30373.2, overlap = 0.75
PHY-3002 : Step(1615): len = 30121.4, overlap = 1
PHY-3002 : Step(1616): len = 29565.3, overlap = 2
PHY-3002 : Step(1617): len = 29231.6, overlap = 2.25
PHY-3002 : Step(1618): len = 27986.2, overlap = 4.5
PHY-3002 : Step(1619): len = 27448.5, overlap = 5.25
PHY-3002 : Step(1620): len = 27144.9, overlap = 4.75
PHY-3002 : Step(1621): len = 26991.8, overlap = 5
PHY-3002 : Step(1622): len = 26689.5, overlap = 7
PHY-3002 : Step(1623): len = 26521.4, overlap = 6.75
PHY-3002 : Step(1624): len = 26275.7, overlap = 8
PHY-3002 : Step(1625): len = 26228.3, overlap = 7.75
PHY-3002 : Step(1626): len = 26112, overlap = 8.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006750s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 28627.4, Over = 0
PHY-3001 : End spreading;  0.003985s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (784.2%)

PHY-3001 : Final: Len = 28627.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93400, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 93448, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.054919s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 14.38, top10 = 5.00, top15 = 1.88.
PHY-1001 : End incremental global routing;  0.144166s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (130.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 4072, tnet num: 892, tinst num: 563, tnode num: 4558, tedge num: 6626.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.286132s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (109.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.511903s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (112.9%)

OPT-1001 : End physical optimization;  0.522247s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (110.7%)

RUN-1003 : finish command "place" in  4.258788s wall, 6.171875s user + 1.765625s system = 7.937500s CPU (186.4%)

RUN-1004 : used memory is 586 MB, reserved memory is 645 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      992   out of  19600    5.06%
#reg                      105   out of  19600    0.54%
#le                       992
  #lut only               887   out of    992   89.42%
  #reg only                 0   out of    992    0.00%
  #lut&reg                105   out of    992   10.58%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |992   |805    |187    |105    |3      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 565 instances
RUN-1001 : 252 mslices, 252 lslices, 50 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1422 nets
RUN-1001 : 877 nets have 2 pins
RUN-1001 : 457 nets have [3 - 5] pins
RUN-1001 : 40 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 17 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 93400, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 93448, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 93464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.053780s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (145.3%)

PHY-1001 : Congestion index: top1 = 22.50, top5 = 14.38, top10 = 5.00, top15 = 1.88.
PHY-1001 : End global routing;  0.146957s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (117.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.271433s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 16072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 47% nets.
PHY-1002 : len = 141776, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.897022s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (116.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 141712, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 141712
PHY-1001 : End DR Iter 1; 0.010781s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (144.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.464344s wall, 2.515625s user + 0.140625s system = 2.656250s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.733841s wall, 2.828125s user + 0.140625s system = 2.968750s CPU (108.6%)

RUN-1004 : used memory is 590 MB, reserved memory is 648 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      992   out of  19600    5.06%
#reg                      105   out of  19600    0.54%
#le                       992
  #lut only               887   out of    992   89.42%
  #reg only                 0   out of    992    0.00%
  #lut&reg                105   out of    992   10.58%
#dsp                        0   out of     29    0.00%
#bram                       3   out of     64    4.69%
  #bram9k                   2
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |992   |805    |187    |105    |3      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       827   
    #2          2       373   
    #3          3        61   
    #4          4        22   
    #5        5-10       43   
    #6        11-50      33   
    #7       51-100      2    
    #8       101-500     4    
  Average     2.84            

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 565
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 1422, pip num: 8721
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 964 valid insts, and 27185 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:100010010000000000000000" in  2.738077s wall, 14.140625s user + 0.015625s system = 14.156250s CPU (517.0%)

RUN-1004 : used memory is 591 MB, reserved memory is 648 MB, peak memory is 930 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1292, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.340170s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.3%)

RUN-1004 : used memory is 634 MB, reserved memory is 688 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.234398s wall, 0.578125s user + 0.171875s system = 0.750000s CPU (10.4%)

RUN-1004 : used memory is 642 MB, reserved memory is 697 MB, peak memory is 930 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.940530s wall, 2.078125s user + 0.187500s system = 2.265625s CPU (25.3%)

RUN-1004 : used memory is 598 MB, reserved memory is 652 MB, peak memory is 930 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: extra comma in port association list is not allowed in top.v(134)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-5007 WARNING: input port 'dib[9]' remains unconnected for this instance in top.v(122)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[0]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[0]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[1]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[1]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[2]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[2]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[3]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[3]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[4]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[4]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[5]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[5]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[6]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[6]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[7]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[7]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[8]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[8]" in al_ip/waveram.v(62)
SYN-5013 WARNING: Undriven net: model "top" / net "u_wave_ram/dib[9]" in al_ip/waveram.v(36)
SYN-5014 WARNING: the net's pin: pin "dib[9]" in al_ip/waveram.v(62)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 10374.91 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 10374.97 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 10375.03 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.138474s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (111.2%)

RUN-1004 : used memory is 586 MB, reserved memory is 639 MB, peak memory is 930 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1627): len = 122686, overlap = 9
PHY-3002 : Step(1628): len = 111595, overlap = 11.25
PHY-3002 : Step(1629): len = 75240, overlap = 9
PHY-3002 : Step(1630): len = 65900.3, overlap = 6.75
PHY-3002 : Step(1631): len = 54284.2, overlap = 4.5
PHY-3002 : Step(1632): len = 41795.3, overlap = 11.25
PHY-3002 : Step(1633): len = 35542.4, overlap = 11.25
PHY-3002 : Step(1634): len = 31913.1, overlap = 11.25
PHY-3002 : Step(1635): len = 27641.7, overlap = 9
PHY-3002 : Step(1636): len = 25944.5, overlap = 12
PHY-3002 : Step(1637): len = 23059.1, overlap = 12.25
PHY-3002 : Step(1638): len = 23009, overlap = 13.5
PHY-3002 : Step(1639): len = 21282.3, overlap = 17.625
PHY-3002 : Step(1640): len = 20667.8, overlap = 16.125
PHY-3002 : Step(1641): len = 18761.2, overlap = 14.875
PHY-3002 : Step(1642): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(1643): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(1644): len = 17993, overlap = 19.875
PHY-3002 : Step(1645): len = 17851.8, overlap = 13
PHY-3002 : Step(1646): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(1647): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(1648): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(1649): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(1650): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(1651): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(1652): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013090s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (238.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(1653): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(1654): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(1655): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(1656): len = 19931, overlap = 16.0625
PHY-3002 : Step(1657): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(1658): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(1659): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(1660): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(1661): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(1662): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(1663): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(1664): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(1665): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(1666): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(1667): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(1668): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(1669): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(1670): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(1671): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1672): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1673): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(1674): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1675): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1676): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(1677): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(1678): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(1679): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(1680): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(1681): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(1682): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(1683): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(1684): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(1685): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(1686): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(1687): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(1688): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(1689): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(1690): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(1691): len = 17757.6, overlap = 21.625
PHY-3002 : Step(1692): len = 17842.2, overlap = 21.625
PHY-3002 : Step(1693): len = 17744.1, overlap = 18.25
PHY-3002 : Step(1694): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(1695): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1696): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1697): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(1698): len = 17012.4, overlap = 23.75
PHY-3002 : Step(1699): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(1700): len = 17119.1, overlap = 23.25
PHY-3002 : Step(1701): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.041146s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (227.8%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.112454s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (138.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.295257s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.444917s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (108.9%)

OPT-1001 : End physical optimization;  0.452798s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (124.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.030289s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (154.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(1702): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1703): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1704): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(1705): len = 16799, overlap = 27.75
PHY-3002 : Step(1706): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(1707): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1708): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1709): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040552s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (154.1%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(1710): len = 21901.6, overlap = 0.75
PHY-3002 : Step(1711): len = 20887.8, overlap = 3.75
PHY-3002 : Step(1712): len = 20698.7, overlap = 4.75
PHY-3002 : Step(1713): len = 19998.3, overlap = 5.5
PHY-3002 : Step(1714): len = 19805, overlap = 5.75
PHY-3002 : Step(1715): len = 19689.8, overlap = 6.75
PHY-3002 : Step(1716): len = 19494.9, overlap = 7.25
PHY-3002 : Step(1717): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006107s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003602s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041296s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (302.7%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.122933s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (165.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.257047s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.419137s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (119.3%)

OPT-1001 : End physical optimization;  0.427272s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (117.0%)

RUN-1003 : finish command "place" in  3.095771s wall, 4.437500s user + 1.453125s system = 5.890625s CPU (190.3%)

RUN-1004 : used memory is 587 MB, reserved memory is 639 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036503s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.4%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.117586s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (132.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204162s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.528650s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (147.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.006691s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.878964s wall, 2.078125s user + 0.093750s system = 2.171875s CPU (115.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.103443s wall, 2.343750s user + 0.093750s system = 2.437500s CPU (115.9%)

RUN-1004 : used memory is 597 MB, reserved memory is 649 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4548
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16038 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.081486s wall, 11.203125s user + 0.078125s system = 11.281250s CPU (542.0%)

RUN-1004 : used memory is 598 MB, reserved memory is 650 MB, peak memory is 930 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near ''' in top.v(132)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-8007 ERROR: syntax error near ''' in top.v(132)
HDL-8007 ERROR: ignore module module due to previous errors in top.v(2)
HDL-1007 : Verilog file 'top.v' ignored due to errors
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 10950.62 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 10950.68 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 10950.75 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.107826s wall, 1.156250s user + 0.125000s system = 1.281250s CPU (115.7%)

RUN-1004 : used memory is 587 MB, reserved memory is 650 MB, peak memory is 930 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1718): len = 122686, overlap = 9
PHY-3002 : Step(1719): len = 111595, overlap = 11.25
PHY-3002 : Step(1720): len = 75240, overlap = 9
PHY-3002 : Step(1721): len = 65900.3, overlap = 6.75
PHY-3002 : Step(1722): len = 54284.2, overlap = 4.5
PHY-3002 : Step(1723): len = 41795.3, overlap = 11.25
PHY-3002 : Step(1724): len = 35542.4, overlap = 11.25
PHY-3002 : Step(1725): len = 31913.1, overlap = 11.25
PHY-3002 : Step(1726): len = 27641.7, overlap = 9
PHY-3002 : Step(1727): len = 25944.5, overlap = 12
PHY-3002 : Step(1728): len = 23059.1, overlap = 12.25
PHY-3002 : Step(1729): len = 23009, overlap = 13.5
PHY-3002 : Step(1730): len = 21282.3, overlap = 17.625
PHY-3002 : Step(1731): len = 20667.8, overlap = 16.125
PHY-3002 : Step(1732): len = 18761.2, overlap = 14.875
PHY-3002 : Step(1733): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(1734): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(1735): len = 17993, overlap = 19.875
PHY-3002 : Step(1736): len = 17851.8, overlap = 13
PHY-3002 : Step(1737): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(1738): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(1739): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(1740): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(1741): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(1742): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(1743): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013002s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (120.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(1744): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(1745): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(1746): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(1747): len = 19931, overlap = 16.0625
PHY-3002 : Step(1748): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(1749): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(1750): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(1751): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(1752): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(1753): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(1754): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(1755): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(1756): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(1757): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(1758): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(1759): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(1760): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(1761): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(1762): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1763): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1764): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(1765): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1766): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1767): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(1768): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(1769): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(1770): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(1771): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(1772): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(1773): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(1774): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(1775): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(1776): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(1777): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(1778): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(1779): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(1780): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(1781): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(1782): len = 17757.6, overlap = 21.625
PHY-3002 : Step(1783): len = 17842.2, overlap = 21.625
PHY-3002 : Step(1784): len = 17744.1, overlap = 18.25
PHY-3002 : Step(1785): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(1786): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1787): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1788): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(1789): len = 17012.4, overlap = 23.75
PHY-3002 : Step(1790): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(1791): len = 17119.1, overlap = 23.25
PHY-3002 : Step(1792): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.041207s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (151.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.111438s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (112.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242037s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (109.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.391755s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (107.7%)

OPT-1001 : End physical optimization;  0.400901s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (113.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.031722s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(1793): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1794): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1795): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(1796): len = 16799, overlap = 27.75
PHY-3002 : Step(1797): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(1798): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1799): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1800): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042232s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (185.0%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(1801): len = 21901.6, overlap = 0.75
PHY-3002 : Step(1802): len = 20887.8, overlap = 3.75
PHY-3002 : Step(1803): len = 20698.7, overlap = 4.75
PHY-3002 : Step(1804): len = 19998.3, overlap = 5.5
PHY-3002 : Step(1805): len = 19805, overlap = 5.75
PHY-3002 : Step(1806): len = 19689.8, overlap = 6.75
PHY-3002 : Step(1807): len = 19494.9, overlap = 7.25
PHY-3002 : Step(1808): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006146s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003082s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039210s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (239.1%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.120347s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (142.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255200s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.417724s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (116.0%)

OPT-1001 : End physical optimization;  0.425464s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (113.8%)

RUN-1003 : finish command "place" in  3.045331s wall, 4.281250s user + 1.234375s system = 5.515625s CPU (181.1%)

RUN-1004 : used memory is 592 MB, reserved memory is 650 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035625s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (350.9%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.115785s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (161.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204709s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.523007s wall, 0.750000s user + 0.046875s system = 0.796875s CPU (152.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.007732s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.854884s wall, 1.937500s user + 0.171875s system = 2.109375s CPU (113.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.075348s wall, 2.234375s user + 0.171875s system = 2.406250s CPU (115.9%)

RUN-1004 : used memory is 598 MB, reserved memory is 651 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4538
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16018 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.014903s wall, 11.250000s user + 0.015625s system = 11.265625s CPU (559.1%)

RUN-1004 : used memory is 598 MB, reserved memory is 651 MB, peak memory is 930 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.372214s wall, 1.406250s user + 0.046875s system = 1.453125s CPU (105.9%)

RUN-1004 : used memory is 652 MB, reserved memory is 704 MB, peak memory is 930 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.346750s wall, 0.859375s user + 0.187500s system = 1.046875s CPU (14.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 713 MB, peak memory is 930 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.081284s wall, 2.390625s user + 0.265625s system = 2.656250s CPU (29.2%)

RUN-1004 : used memory is 614 MB, reserved memory is 668 MB, peak memory is 930 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11112.68 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11112.74 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 11112.81 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.115677s wall, 1.203125s user + 0.109375s system = 1.312500s CPU (117.6%)

RUN-1004 : used memory is 615 MB, reserved memory is 668 MB, peak memory is 930 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1809): len = 122686, overlap = 9
PHY-3002 : Step(1810): len = 111595, overlap = 11.25
PHY-3002 : Step(1811): len = 75240, overlap = 9
PHY-3002 : Step(1812): len = 65900.3, overlap = 6.75
PHY-3002 : Step(1813): len = 54284.2, overlap = 4.5
PHY-3002 : Step(1814): len = 41795.3, overlap = 11.25
PHY-3002 : Step(1815): len = 35542.4, overlap = 11.25
PHY-3002 : Step(1816): len = 31913.1, overlap = 11.25
PHY-3002 : Step(1817): len = 27641.7, overlap = 9
PHY-3002 : Step(1818): len = 25944.5, overlap = 12
PHY-3002 : Step(1819): len = 23059.1, overlap = 12.25
PHY-3002 : Step(1820): len = 23009, overlap = 13.5
PHY-3002 : Step(1821): len = 21282.3, overlap = 17.625
PHY-3002 : Step(1822): len = 20667.8, overlap = 16.125
PHY-3002 : Step(1823): len = 18761.2, overlap = 14.875
PHY-3002 : Step(1824): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(1825): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(1826): len = 17993, overlap = 19.875
PHY-3002 : Step(1827): len = 17851.8, overlap = 13
PHY-3002 : Step(1828): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(1829): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(1830): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(1831): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(1832): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(1833): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(1834): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013344s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (234.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(1835): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(1836): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(1837): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(1838): len = 19931, overlap = 16.0625
PHY-3002 : Step(1839): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(1840): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(1841): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(1842): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(1843): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(1844): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(1845): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(1846): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(1847): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(1848): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(1849): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(1850): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(1851): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(1852): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(1853): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1854): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1855): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(1856): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1857): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1858): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(1859): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(1860): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(1861): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(1862): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(1863): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(1864): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(1865): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(1866): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(1867): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(1868): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(1869): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(1870): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(1871): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(1872): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(1873): len = 17757.6, overlap = 21.625
PHY-3002 : Step(1874): len = 17842.2, overlap = 21.625
PHY-3002 : Step(1875): len = 17744.1, overlap = 18.25
PHY-3002 : Step(1876): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(1877): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1878): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1879): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(1880): len = 17012.4, overlap = 23.75
PHY-3002 : Step(1881): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(1882): len = 17119.1, overlap = 23.25
PHY-3002 : Step(1883): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.040426s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.0%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.117025s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.256839s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.411070s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.8%)

OPT-1001 : End physical optimization;  0.420282s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.029265s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (160.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(1884): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1885): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1886): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(1887): len = 16799, overlap = 27.75
PHY-3002 : Step(1888): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(1889): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1890): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1891): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039696s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (196.8%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(1892): len = 21901.6, overlap = 0.75
PHY-3002 : Step(1893): len = 20887.8, overlap = 3.75
PHY-3002 : Step(1894): len = 20698.7, overlap = 4.75
PHY-3002 : Step(1895): len = 19998.3, overlap = 5.5
PHY-3002 : Step(1896): len = 19805, overlap = 5.75
PHY-3002 : Step(1897): len = 19689.8, overlap = 6.75
PHY-3002 : Step(1898): len = 19494.9, overlap = 7.25
PHY-3002 : Step(1899): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006130s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003118s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (501.2%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039357s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.1%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.122680s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (127.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.259814s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.427172s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (109.7%)

OPT-1001 : End physical optimization;  0.434870s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (111.4%)

RUN-1003 : finish command "place" in  3.079185s wall, 4.281250s user + 1.468750s system = 5.750000s CPU (186.7%)

RUN-1004 : used memory is 615 MB, reserved memory is 668 MB, peak memory is 930 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037165s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (84.1%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.118452s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (105.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204262s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.529705s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (141.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.006701s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (233.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.864782s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.089409s wall, 2.265625s user + 0.093750s system = 2.359375s CPU (112.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 677 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4542
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16026 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.022096s wall, 11.093750s user + 0.046875s system = 11.140625s CPU (550.9%)

RUN-1004 : used memory is 625 MB, reserved memory is 677 MB, peak memory is 957 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.349899s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 657 MB, reserved memory is 711 MB, peak memory is 957 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.334840s wall, 0.453125s user + 0.171875s system = 0.625000s CPU (8.5%)

RUN-1004 : used memory is 666 MB, reserved memory is 720 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.057190s wall, 1.906250s user + 0.218750s system = 2.125000s CPU (23.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 677 MB, peak memory is 957 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11511.67 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11511.74 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 11511.79 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.114530s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (106.5%)

RUN-1004 : used memory is 606 MB, reserved memory is 660 MB, peak memory is 957 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1900): len = 122686, overlap = 9
PHY-3002 : Step(1901): len = 111595, overlap = 11.25
PHY-3002 : Step(1902): len = 75240, overlap = 9
PHY-3002 : Step(1903): len = 65900.3, overlap = 6.75
PHY-3002 : Step(1904): len = 54284.2, overlap = 4.5
PHY-3002 : Step(1905): len = 41795.3, overlap = 11.25
PHY-3002 : Step(1906): len = 35542.4, overlap = 11.25
PHY-3002 : Step(1907): len = 31913.1, overlap = 11.25
PHY-3002 : Step(1908): len = 27641.7, overlap = 9
PHY-3002 : Step(1909): len = 25944.5, overlap = 12
PHY-3002 : Step(1910): len = 23059.1, overlap = 12.25
PHY-3002 : Step(1911): len = 23009, overlap = 13.5
PHY-3002 : Step(1912): len = 21282.3, overlap = 17.625
PHY-3002 : Step(1913): len = 20667.8, overlap = 16.125
PHY-3002 : Step(1914): len = 18761.2, overlap = 14.875
PHY-3002 : Step(1915): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(1916): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(1917): len = 17993, overlap = 19.875
PHY-3002 : Step(1918): len = 17851.8, overlap = 13
PHY-3002 : Step(1919): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(1920): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(1921): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(1922): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(1923): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(1924): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(1925): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012687s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (246.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(1926): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(1927): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(1928): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(1929): len = 19931, overlap = 16.0625
PHY-3002 : Step(1930): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(1931): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(1932): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(1933): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(1934): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(1935): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(1936): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(1937): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(1938): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(1939): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(1940): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(1941): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(1942): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(1943): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(1944): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1945): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(1946): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(1947): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1948): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(1949): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(1950): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(1951): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(1952): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(1953): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(1954): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(1955): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(1956): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(1957): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(1958): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(1959): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(1960): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(1961): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(1962): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(1963): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(1964): len = 17757.6, overlap = 21.625
PHY-3002 : Step(1965): len = 17842.2, overlap = 21.625
PHY-3002 : Step(1966): len = 17744.1, overlap = 18.25
PHY-3002 : Step(1967): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(1968): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1969): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(1970): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(1971): len = 17012.4, overlap = 23.75
PHY-3002 : Step(1972): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(1973): len = 17119.1, overlap = 23.25
PHY-3002 : Step(1974): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.038700s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (161.5%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110558s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (127.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.241515s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (110.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.384717s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (113.7%)

OPT-1001 : End physical optimization;  0.392660s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (111.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.028515s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(1975): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1976): len = 16739.5, overlap = 26.75
PHY-3002 : Step(1977): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(1978): len = 16799, overlap = 27.75
PHY-3002 : Step(1979): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(1980): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1981): len = 17424.1, overlap = 27.5
PHY-3002 : Step(1982): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039976s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (156.3%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(1983): len = 21901.6, overlap = 0.75
PHY-3002 : Step(1984): len = 20887.8, overlap = 3.75
PHY-3002 : Step(1985): len = 20698.7, overlap = 4.75
PHY-3002 : Step(1986): len = 19998.3, overlap = 5.5
PHY-3002 : Step(1987): len = 19805, overlap = 5.75
PHY-3002 : Step(1988): len = 19689.8, overlap = 6.75
PHY-3002 : Step(1989): len = 19494.9, overlap = 7.25
PHY-3002 : Step(1990): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006148s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (508.3%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003179s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041400s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (113.2%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.123240s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.254304s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.416707s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (97.5%)

OPT-1001 : End physical optimization;  0.425014s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (132.3%)

RUN-1003 : finish command "place" in  3.086590s wall, 4.203125s user + 1.250000s system = 5.453125s CPU (176.7%)

RUN-1004 : used memory is 607 MB, reserved memory is 660 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042214s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (148.1%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.142468s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (109.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.202161s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.523478s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (155.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.007007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (223.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.863590s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (116.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.112155s wall, 2.328125s user + 0.125000s system = 2.453125s CPU (116.1%)

RUN-1004 : used memory is 609 MB, reserved memory is 662 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4542
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16026 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.017602s wall, 11.140625s user + 0.015625s system = 11.156250s CPU (552.9%)

RUN-1004 : used memory is 610 MB, reserved memory is 662 MB, peak memory is 957 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.370108s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (99.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 713 MB, peak memory is 957 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.376110s wall, 0.531250s user + 0.187500s system = 0.718750s CPU (9.7%)

RUN-1004 : used memory is 667 MB, reserved memory is 722 MB, peak memory is 957 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.116611s wall, 2.031250s user + 0.265625s system = 2.296875s CPU (25.2%)

RUN-1004 : used memory is 624 MB, reserved memory is 679 MB, peak memory is 957 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11568.22 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 11568.28 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 11568.34 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.107260s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (111.5%)

RUN-1004 : used memory is 625 MB, reserved memory is 679 MB, peak memory is 957 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1991): len = 122686, overlap = 9
PHY-3002 : Step(1992): len = 111595, overlap = 11.25
PHY-3002 : Step(1993): len = 75240, overlap = 9
PHY-3002 : Step(1994): len = 65900.3, overlap = 6.75
PHY-3002 : Step(1995): len = 54284.2, overlap = 4.5
PHY-3002 : Step(1996): len = 41795.3, overlap = 11.25
PHY-3002 : Step(1997): len = 35542.4, overlap = 11.25
PHY-3002 : Step(1998): len = 31913.1, overlap = 11.25
PHY-3002 : Step(1999): len = 27641.7, overlap = 9
PHY-3002 : Step(2000): len = 25944.5, overlap = 12
PHY-3002 : Step(2001): len = 23059.1, overlap = 12.25
PHY-3002 : Step(2002): len = 23009, overlap = 13.5
PHY-3002 : Step(2003): len = 21282.3, overlap = 17.625
PHY-3002 : Step(2004): len = 20667.8, overlap = 16.125
PHY-3002 : Step(2005): len = 18761.2, overlap = 14.875
PHY-3002 : Step(2006): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(2007): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(2008): len = 17993, overlap = 19.875
PHY-3002 : Step(2009): len = 17851.8, overlap = 13
PHY-3002 : Step(2010): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(2011): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(2012): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(2013): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(2014): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(2015): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(2016): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012641s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(2017): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(2018): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(2019): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(2020): len = 19931, overlap = 16.0625
PHY-3002 : Step(2021): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(2022): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(2023): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(2024): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(2025): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(2026): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(2027): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(2028): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(2029): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(2030): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(2031): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(2032): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(2033): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(2034): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(2035): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(2036): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(2037): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(2038): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(2039): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(2040): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(2041): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(2042): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(2043): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(2044): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(2045): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(2046): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(2047): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(2048): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(2049): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(2050): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(2051): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(2052): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(2053): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(2054): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(2055): len = 17757.6, overlap = 21.625
PHY-3002 : Step(2056): len = 17842.2, overlap = 21.625
PHY-3002 : Step(2057): len = 17744.1, overlap = 18.25
PHY-3002 : Step(2058): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(2059): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(2060): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(2061): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(2062): len = 17012.4, overlap = 23.75
PHY-3002 : Step(2063): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(2064): len = 17119.1, overlap = 23.25
PHY-3002 : Step(2065): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.044559s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (140.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.113437s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (124.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.276268s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.422769s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.8%)

OPT-1001 : End physical optimization;  0.431105s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (101.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.028079s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(2066): len = 16739.5, overlap = 26.75
PHY-3002 : Step(2067): len = 16739.5, overlap = 26.75
PHY-3002 : Step(2068): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(2069): len = 16799, overlap = 27.75
PHY-3002 : Step(2070): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(2071): len = 17424.1, overlap = 27.5
PHY-3002 : Step(2072): len = 17424.1, overlap = 27.5
PHY-3002 : Step(2073): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039220s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (159.4%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(2074): len = 21901.6, overlap = 0.75
PHY-3002 : Step(2075): len = 20887.8, overlap = 3.75
PHY-3002 : Step(2076): len = 20698.7, overlap = 4.75
PHY-3002 : Step(2077): len = 19998.3, overlap = 5.5
PHY-3002 : Step(2078): len = 19805, overlap = 5.75
PHY-3002 : Step(2079): len = 19689.8, overlap = 6.75
PHY-3002 : Step(2080): len = 19494.9, overlap = 7.25
PHY-3002 : Step(2081): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014212s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.9%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003091s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040619s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (269.3%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.136425s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (148.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.260108s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.436325s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (114.6%)

OPT-1001 : End physical optimization;  0.444385s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (116.0%)

RUN-1003 : finish command "place" in  3.115414s wall, 4.046875s user + 1.093750s system = 5.140625s CPU (165.0%)

RUN-1004 : used memory is 625 MB, reserved memory is 679 MB, peak memory is 957 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037370s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (83.6%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.118844s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204230s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.560657s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (150.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.006742s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.916014s wall, 2.140625s user + 0.156250s system = 2.296875s CPU (119.9%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.141154s wall, 2.406250s user + 0.156250s system = 2.562500s CPU (119.7%)

RUN-1004 : used memory is 631 MB, reserved memory is 683 MB, peak memory is 962 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4538
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16018 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.041196s wall, 11.203125s user + 0.078125s system = 11.281250s CPU (552.7%)

RUN-1004 : used memory is 631 MB, reserved memory is 684 MB, peak memory is 962 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.339635s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (100.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 718 MB, peak memory is 962 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.117519s wall, 0.515625s user + 0.140625s system = 0.656250s CPU (9.2%)

RUN-1004 : used memory is 673 MB, reserved memory is 727 MB, peak memory is 962 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.818118s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (24.6%)

RUN-1004 : used memory is 627 MB, reserved memory is 680 MB, peak memory is 962 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/489 useful/useless nets, 605/196 useful/useless insts
SYN-1015 : Optimize round 1, 606 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 840/6 useful/useless nets, 478/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1018/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 101 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 12144.31 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 12144.37 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 12144.43 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.128799s wall, 1.156250s user + 0.140625s system = 1.296875s CPU (114.9%)

RUN-1004 : used memory is 627 MB, reserved memory is 680 MB, peak memory is 962 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 724 nets
RUN-1001 : 541 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 191963
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2082): len = 122686, overlap = 9
PHY-3002 : Step(2083): len = 111595, overlap = 11.25
PHY-3002 : Step(2084): len = 75240, overlap = 9
PHY-3002 : Step(2085): len = 65900.3, overlap = 6.75
PHY-3002 : Step(2086): len = 54284.2, overlap = 4.5
PHY-3002 : Step(2087): len = 41795.3, overlap = 11.25
PHY-3002 : Step(2088): len = 35542.4, overlap = 11.25
PHY-3002 : Step(2089): len = 31913.1, overlap = 11.25
PHY-3002 : Step(2090): len = 27641.7, overlap = 9
PHY-3002 : Step(2091): len = 25944.5, overlap = 12
PHY-3002 : Step(2092): len = 23059.1, overlap = 12.25
PHY-3002 : Step(2093): len = 23009, overlap = 13.5
PHY-3002 : Step(2094): len = 21282.3, overlap = 17.625
PHY-3002 : Step(2095): len = 20667.8, overlap = 16.125
PHY-3002 : Step(2096): len = 18761.2, overlap = 14.875
PHY-3002 : Step(2097): len = 18365.5, overlap = 15.5625
PHY-3002 : Step(2098): len = 17910.7, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.77874e-05
PHY-3002 : Step(2099): len = 17993, overlap = 19.875
PHY-3002 : Step(2100): len = 17851.8, overlap = 13
PHY-3002 : Step(2101): len = 17557.1, overlap = 12.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.55748e-05
PHY-3002 : Step(2102): len = 17597.2, overlap = 15.1875
PHY-3002 : Step(2103): len = 17608.8, overlap = 17.4375
PHY-3002 : Step(2104): len = 17370.6, overlap = 18.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.11496e-05
PHY-3002 : Step(2105): len = 17565.9, overlap = 16.5625
PHY-3002 : Step(2106): len = 17590.7, overlap = 14.3125
PHY-3002 : Step(2107): len = 17606.1, overlap = 14.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012760s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (122.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.0869e-06
PHY-3002 : Step(2108): len = 19050.1, overlap = 22.2813
PHY-3002 : Step(2109): len = 19187.2, overlap = 21.9375
PHY-3002 : Step(2110): len = 19511.2, overlap = 15.5313
PHY-3002 : Step(2111): len = 19931, overlap = 16.0625
PHY-3002 : Step(2112): len = 19439.1, overlap = 15.6563
PHY-3002 : Step(2113): len = 19416.3, overlap = 14.6563
PHY-3002 : Step(2114): len = 18389.8, overlap = 11.9063
PHY-3002 : Step(2115): len = 18278.9, overlap = 12.5625
PHY-3002 : Step(2116): len = 17707.5, overlap = 17.6875
PHY-3002 : Step(2117): len = 17576.8, overlap = 20.4688
PHY-3002 : Step(2118): len = 17589.5, overlap = 21.6563
PHY-3002 : Step(2119): len = 17359.8, overlap = 29.0938
PHY-3002 : Step(2120): len = 16969.9, overlap = 31.4688
PHY-3002 : Step(2121): len = 16980.7, overlap = 31.4688
PHY-3002 : Step(2122): len = 16942.2, overlap = 33.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21738e-05
PHY-3002 : Step(2123): len = 16540.2, overlap = 36.3438
PHY-3002 : Step(2124): len = 16562.8, overlap = 36.7813
PHY-3002 : Step(2125): len = 16598.6, overlap = 37.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43476e-05
PHY-3002 : Step(2126): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(2127): len = 16571.3, overlap = 38.0938
PHY-3002 : Step(2128): len = 16492.5, overlap = 39.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86952e-05
PHY-3002 : Step(2129): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(2130): len = 16735.2, overlap = 37.5313
PHY-3002 : Step(2131): len = 16584.8, overlap = 38.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73904e-05
PHY-3002 : Step(2132): len = 16772.8, overlap = 37.5313
PHY-3002 : Step(2133): len = 16772.8, overlap = 37.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194781
PHY-3002 : Step(2134): len = 16733.8, overlap = 36.7813
PHY-3002 : Step(2135): len = 16762.8, overlap = 36.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.32703e-06
PHY-3002 : Step(2136): len = 17292.4, overlap = 43.0625
PHY-3002 : Step(2137): len = 17384.8, overlap = 41.4375
PHY-3002 : Step(2138): len = 17621.5, overlap = 35.0938
PHY-3002 : Step(2139): len = 17620.7, overlap = 31.9688
PHY-3002 : Step(2140): len = 17142.7, overlap = 36.6563
PHY-3002 : Step(2141): len = 17177.6, overlap = 37.2813
PHY-3002 : Step(2142): len = 17205.3, overlap = 37.4063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.66541e-05
PHY-3002 : Step(2143): len = 17327.2, overlap = 37.0313
PHY-3002 : Step(2144): len = 17431.2, overlap = 34.0313
PHY-3002 : Step(2145): len = 17578.3, overlap = 30.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.33081e-05
PHY-3002 : Step(2146): len = 17757.6, overlap = 21.625
PHY-3002 : Step(2147): len = 17842.2, overlap = 21.625
PHY-3002 : Step(2148): len = 17744.1, overlap = 18.25
PHY-3002 : Step(2149): len = 17678.8, overlap = 20.5313
PHY-3002 : Step(2150): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(2151): len = 17035.7, overlap = 22.7813
PHY-3002 : Step(2152): len = 16849.2, overlap = 21.7813
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.66162e-05
PHY-3002 : Step(2153): len = 17012.4, overlap = 23.75
PHY-3002 : Step(2154): len = 17012.4, overlap = 23.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000133232
PHY-3002 : Step(2155): len = 17119.1, overlap = 23.25
PHY-3002 : Step(2156): len = 17119.1, overlap = 23.25
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.38 peak overflow 4.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 24336, over cnt = 30(0%), over = 54, worst = 2
PHY-1002 : len = 24712, over cnt = 18(0%), over = 32, worst = 2
PHY-1002 : len = 24688, over cnt = 12(0%), over = 21, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 24960, over cnt = 2(0%), over = 3, worst = 2
PHY-1001 : End global iterations;  0.040996s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.2%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.13, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.111609s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2454, tnet num: 722, tinst num: 558, tnode num: 2797, tedge num: 3869.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242023s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (103.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.386291s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (105.2%)

OPT-1001 : End physical optimization;  0.394914s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.029501s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 361 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17091.2, Over = 24.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.35768e-05
PHY-3002 : Step(2157): len = 16739.5, overlap = 26.75
PHY-3002 : Step(2158): len = 16739.5, overlap = 26.75
PHY-3002 : Step(2159): len = 16573.4, overlap = 27
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.71536e-05
PHY-3002 : Step(2160): len = 16799, overlap = 27.75
PHY-3002 : Step(2161): len = 16899.1, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.43071e-05
PHY-3002 : Step(2162): len = 17424.1, overlap = 27.5
PHY-3002 : Step(2163): len = 17424.1, overlap = 27.5
PHY-3002 : Step(2164): len = 17302.9, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040080s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (155.9%)

PHY-3001 : Trial Legalized: Len = 22626.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00427655
PHY-3002 : Step(2165): len = 21901.6, overlap = 0.75
PHY-3002 : Step(2166): len = 20887.8, overlap = 3.75
PHY-3002 : Step(2167): len = 20698.7, overlap = 4.75
PHY-3002 : Step(2168): len = 19998.3, overlap = 5.5
PHY-3002 : Step(2169): len = 19805, overlap = 5.75
PHY-3002 : Step(2170): len = 19689.8, overlap = 6.75
PHY-3002 : Step(2171): len = 19494.9, overlap = 7.25
PHY-3002 : Step(2172): len = 19494.9, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005974s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21098.3, Over = 0
PHY-3001 : End spreading;  0.003007s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (519.6%)

PHY-3001 : Final: Len = 21098.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35848, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039233s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (159.3%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.122262s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (115.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2177, tnet num: 626, tinst num: 361, tnode num: 2435, tedge num: 3547.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.253592s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.414894s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (105.4%)

OPT-1001 : End physical optimization;  0.422319s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (103.6%)

RUN-1003 : finish command "place" in  3.039801s wall, 4.062500s user + 1.500000s system = 5.562500s CPU (183.0%)

RUN-1004 : used memory is 627 MB, reserved memory is 680 MB, peak memory is 962 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 363 instances
RUN-1001 : 153 mslices, 147 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 628 nets
RUN-1001 : 445 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35792, over cnt = 9(0%), over = 11, worst = 2
PHY-1002 : len = 35816, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 35832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037431s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 18.75, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.122928s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (127.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.206464s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000032s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58064, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.526268s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (145.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58096, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58096
PHY-1001 : End DR Iter 1; 0.006632s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.884987s wall, 2.062500s user + 0.078125s system = 2.140625s CPU (113.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.114586s wall, 2.328125s user + 0.109375s system = 2.437500s CPU (115.3%)

RUN-1004 : used memory is 630 MB, reserved memory is 681 MB, peak memory is 962 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       395   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 363
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 628, pip num: 4538
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 785 valid insts, and 16018 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.941840s wall, 10.765625s user + 0.015625s system = 10.781250s CPU (555.2%)

RUN-1004 : used memory is 630 MB, reserved memory is 681 MB, peak memory is 962 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.328369s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 662 MB, reserved memory is 715 MB, peak memory is 962 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.291018s wall, 0.562500s user + 0.171875s system = 0.734375s CPU (10.1%)

RUN-1004 : used memory is 670 MB, reserved memory is 723 MB, peak memory is 962 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.990703s wall, 2.015625s user + 0.203125s system = 2.218750s CPU (24.7%)

RUN-1004 : used memory is 628 MB, reserved memory is 681 MB, peak memory is 962 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1183/456 useful/useless nets, 674/196 useful/useless insts
SYN-1015 : Optimize round 1, 641 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              253
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    138
  #LATCH                    0
#MACRO_ADD                 40
#MACRO_EQ                   9
#MACRO_MUX                174

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |138    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 939/6 useful/useless nets, 546/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1528/2 useful/useless nets, 1184/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.13), #lev = 4 (3.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.13), #lev = 3 (2.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 167 instances into 98 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 12624.44 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 12624.50 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 12624.57 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               761
  #lut4                   220
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             491

Utilization Statistics
#lut                      761   out of  19600    3.88%
#reg                      138   out of  19600    0.70%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |270    |491    |138    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 76 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.266022s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (114.8%)

RUN-1004 : used memory is 628 MB, reserved memory is 681 MB, peak memory is 962 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (59 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 661 instances
RUN-1001 : 256 luts, 128 seqs, 170 mslices, 43 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 856 nets
RUN-1001 : 638 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 659 instances, 256 luts, 128 seqs, 213 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215685
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 659.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2173): len = 131794, overlap = 11.25
PHY-3002 : Step(2174): len = 112439, overlap = 11.25
PHY-3002 : Step(2175): len = 74918.7, overlap = 9
PHY-3002 : Step(2176): len = 62630.1, overlap = 11.25
PHY-3002 : Step(2177): len = 48889.2, overlap = 6.75
PHY-3002 : Step(2178): len = 42007.5, overlap = 9
PHY-3002 : Step(2179): len = 33996.8, overlap = 9
PHY-3002 : Step(2180): len = 29563.9, overlap = 11.25
PHY-3002 : Step(2181): len = 24977.1, overlap = 9
PHY-3002 : Step(2182): len = 22932.3, overlap = 5
PHY-3002 : Step(2183): len = 22058, overlap = 5.5
PHY-3002 : Step(2184): len = 20322.9, overlap = 15.25
PHY-3002 : Step(2185): len = 20010.2, overlap = 16
PHY-3002 : Step(2186): len = 19273.4, overlap = 17.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18877e-05
PHY-3002 : Step(2187): len = 18925, overlap = 13.25
PHY-3002 : Step(2188): len = 19041.3, overlap = 11
PHY-3002 : Step(2189): len = 18831.3, overlap = 11.125
PHY-3002 : Step(2190): len = 18648.2, overlap = 11.75
PHY-3002 : Step(2191): len = 17856, overlap = 16.4375
PHY-3002 : Step(2192): len = 17782.9, overlap = 16.5
PHY-3002 : Step(2193): len = 17709.2, overlap = 16.5
PHY-3002 : Step(2194): len = 17523.4, overlap = 11.9375
PHY-3002 : Step(2195): len = 17526.8, overlap = 9.375
PHY-3002 : Step(2196): len = 17369.7, overlap = 12.25
PHY-3002 : Step(2197): len = 17197.9, overlap = 12.9375
PHY-3002 : Step(2198): len = 16538.1, overlap = 8
PHY-3002 : Step(2199): len = 16509.4, overlap = 12.5
PHY-3002 : Step(2200): len = 16616.5, overlap = 12.125
PHY-3002 : Step(2201): len = 16284.8, overlap = 8.25
PHY-3002 : Step(2202): len = 16310.3, overlap = 8.25
PHY-3002 : Step(2203): len = 16105, overlap = 6
PHY-3002 : Step(2204): len = 15986, overlap = 6
PHY-3002 : Step(2205): len = 15745.3, overlap = 5.5
PHY-3002 : Step(2206): len = 15785.9, overlap = 8
PHY-3002 : Step(2207): len = 15585.2, overlap = 15.1875
PHY-3002 : Step(2208): len = 15533.3, overlap = 7.875
PHY-3002 : Step(2209): len = 14721, overlap = 7.5625
PHY-3002 : Step(2210): len = 14391.9, overlap = 8.6875
PHY-3002 : Step(2211): len = 14159.7, overlap = 11
PHY-3002 : Step(2212): len = 13840.1, overlap = 11.125
PHY-3002 : Step(2213): len = 14060.6, overlap = 14
PHY-3002 : Step(2214): len = 13605.8, overlap = 9.25
PHY-3002 : Step(2215): len = 13355.1, overlap = 10.0625
PHY-3002 : Step(2216): len = 13261.8, overlap = 9.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103775
PHY-3002 : Step(2217): len = 13236.8, overlap = 9.0625
PHY-3002 : Step(2218): len = 13185.8, overlap = 9.25
PHY-3002 : Step(2219): len = 13106.2, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207551
PHY-3002 : Step(2220): len = 12945, overlap = 9.25
PHY-3002 : Step(2221): len = 12902.9, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011294s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (276.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33452e-05
PHY-3002 : Step(2222): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2223): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2224): len = 13393.5, overlap = 18.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66904e-05
PHY-3002 : Step(2225): len = 13592.7, overlap = 18.375
PHY-3002 : Step(2226): len = 13592.7, overlap = 18.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33808e-05
PHY-3002 : Step(2227): len = 13501.9, overlap = 17.6563
PHY-3002 : Step(2228): len = 13501.9, overlap = 17.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42638e-05
PHY-3002 : Step(2229): len = 15116.6, overlap = 60.125
PHY-3002 : Step(2230): len = 15310, overlap = 59.8125
PHY-3002 : Step(2231): len = 15372.6, overlap = 44.6875
PHY-3002 : Step(2232): len = 15746.8, overlap = 41.6875
PHY-3002 : Step(2233): len = 15683.5, overlap = 42.2188
PHY-3002 : Step(2234): len = 15724, overlap = 40.9375
PHY-3002 : Step(2235): len = 15665.7, overlap = 39.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85276e-05
PHY-3002 : Step(2236): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2237): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2238): len = 15014.7, overlap = 43.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70553e-05
PHY-3002 : Step(2239): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2240): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2241): len = 15202.3, overlap = 36.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114111
PHY-3002 : Step(2242): len = 15475.3, overlap = 32.1875
PHY-3002 : Step(2243): len = 15511.8, overlap = 32
PHY-3002 : Step(2244): len = 15692.4, overlap = 30.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000228221
PHY-3002 : Step(2245): len = 15764.4, overlap = 30.375
PHY-3002 : Step(2246): len = 15764.4, overlap = 30.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00041792
PHY-3002 : Step(2247): len = 15887, overlap = 28.0313
PHY-3002 : Step(2248): len = 15887, overlap = 28.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000676195
PHY-3002 : Step(2249): len = 16112, overlap = 24.8125
PHY-3002 : Step(2250): len = 16362.7, overlap = 23.5313
PHY-3002 : Step(2251): len = 16516.1, overlap = 24.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.84 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26448, over cnt = 52(0%), over = 85, worst = 2
PHY-1002 : len = 27376, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 27408, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 27432, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 27432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043530s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.8%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 5.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.123142s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (114.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2909, tnet num: 854, tinst num: 659, tnode num: 3351, tedge num: 4633.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.263166s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.424945s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (106.6%)

OPT-1001 : End physical optimization;  0.433692s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (104.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 256 LUT to BLE ...
SYN-4008 : Packed 256 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 256/533 primitive instances ...
PHY-3001 : End packing;  0.036398s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 412 instances, 350 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 16212, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38066e-05
PHY-3002 : Step(2252): len = 15349.3, overlap = 31
PHY-3002 : Step(2253): len = 15349.3, overlap = 31
PHY-3002 : Step(2254): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2255): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2256): len = 14804.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76132e-05
PHY-3002 : Step(2257): len = 15271.2, overlap = 32.5
PHY-3002 : Step(2258): len = 15352.8, overlap = 32.25
PHY-3002 : Step(2259): len = 15492.2, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52265e-05
PHY-3002 : Step(2260): len = 16039.9, overlap = 27
PHY-3002 : Step(2261): len = 16039.9, overlap = 27
PHY-3002 : Step(2262): len = 15884.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053906s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (260.9%)

PHY-3001 : Trial Legalized: Len = 22660.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.026443
PHY-3002 : Step(2263): len = 22523.1, overlap = 0
PHY-3002 : Step(2264): len = 21937.6, overlap = 0.5
PHY-3002 : Step(2265): len = 21812.6, overlap = 0.75
PHY-3002 : Step(2266): len = 21660.7, overlap = 1
PHY-3002 : Step(2267): len = 20696.6, overlap = 3.5
PHY-3002 : Step(2268): len = 19866.5, overlap = 5.25
PHY-3002 : Step(2269): len = 19782.9, overlap = 5.5
PHY-3002 : Step(2270): len = 19671.9, overlap = 6
PHY-3002 : Step(2271): len = 19558.4, overlap = 6.25
PHY-3002 : Step(2272): len = 19272.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006604s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21080.1, Over = 0
PHY-3001 : End spreading;  0.003668s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (852.0%)

PHY-3001 : Final: Len = 21080.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (143.9%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.129269s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (120.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2537, tnet num: 726, tinst num: 412, tnode num: 2863, tedge num: 4200.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.294063s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (106.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.469086s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (109.9%)

OPT-1001 : End physical optimization;  0.477174s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (108.1%)

RUN-1003 : finish command "place" in  3.450263s wall, 4.671875s user + 1.531250s system = 6.203125s CPU (179.8%)

RUN-1004 : used memory is 628 MB, reserved memory is 681 MB, peak memory is 962 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.059603s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.141922s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.280755s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 62616, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.515167s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (145.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 62648
PHY-1001 : End DR Iter 1; 0.007232s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.961593s wall, 2.062500s user + 0.140625s system = 2.203125s CPU (112.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.213274s wall, 2.328125s user + 0.140625s system = 2.468750s CPU (111.5%)

RUN-1004 : used memory is 634 MB, reserved memory is 686 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       460   
    #2         2        34   
    #3         3        77   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      14   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 414
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 728, pip num: 5189
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 848 valid insts, and 18459 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.261707s wall, 12.437500s user + 0.437500s system = 12.875000s CPU (569.3%)

RUN-1004 : used memory is 635 MB, reserved memory is 688 MB, peak memory is 971 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.348216s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.8%)

RUN-1004 : used memory is 668 MB, reserved memory is 720 MB, peak memory is 971 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.182267s wall, 0.484375s user + 0.218750s system = 0.703125s CPU (9.8%)

RUN-1004 : used memory is 676 MB, reserved memory is 728 MB, peak memory is 971 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.912955s wall, 1.984375s user + 0.265625s system = 2.250000s CPU (25.2%)

RUN-1004 : used memory is 634 MB, reserved memory is 686 MB, peak memory is 971 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1183/456 useful/useless nets, 674/196 useful/useless insts
SYN-1015 : Optimize round 1, 641 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              253
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    138
  #LATCH                    0
#MACRO_ADD                 40
#MACRO_EQ                   9
#MACRO_MUX                174

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |138    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 939/6 useful/useless nets, 546/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1524/2 useful/useless nets, 1180/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.13), #lev = 4 (3.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.13), #lev = 3 (2.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 163 instances into 98 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 12745.16 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 12745.22 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 12745.28 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               761
  #lut4                   220
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             491

Utilization Statistics
#lut                      761   out of  19600    3.88%
#reg                      138   out of  19600    0.70%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |270    |491    |138    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 76 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.257373s wall, 1.265625s user + 0.093750s system = 1.359375s CPU (108.1%)

RUN-1004 : used memory is 634 MB, reserved memory is 686 MB, peak memory is 971 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (59 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 661 instances
RUN-1001 : 256 luts, 128 seqs, 170 mslices, 43 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 856 nets
RUN-1001 : 638 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 659 instances, 256 luts, 128 seqs, 213 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215685
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 659.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2273): len = 131794, overlap = 11.25
PHY-3002 : Step(2274): len = 112439, overlap = 11.25
PHY-3002 : Step(2275): len = 74918.7, overlap = 9
PHY-3002 : Step(2276): len = 62630.1, overlap = 11.25
PHY-3002 : Step(2277): len = 48889.2, overlap = 6.75
PHY-3002 : Step(2278): len = 42007.5, overlap = 9
PHY-3002 : Step(2279): len = 33996.8, overlap = 9
PHY-3002 : Step(2280): len = 29563.9, overlap = 11.25
PHY-3002 : Step(2281): len = 24977.1, overlap = 9
PHY-3002 : Step(2282): len = 22932.3, overlap = 5
PHY-3002 : Step(2283): len = 22058, overlap = 5.5
PHY-3002 : Step(2284): len = 20322.9, overlap = 15.25
PHY-3002 : Step(2285): len = 20010.2, overlap = 16
PHY-3002 : Step(2286): len = 19273.4, overlap = 17.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18877e-05
PHY-3002 : Step(2287): len = 18925, overlap = 13.25
PHY-3002 : Step(2288): len = 19041.3, overlap = 11
PHY-3002 : Step(2289): len = 18831.3, overlap = 11.125
PHY-3002 : Step(2290): len = 18648.2, overlap = 11.75
PHY-3002 : Step(2291): len = 17856, overlap = 16.4375
PHY-3002 : Step(2292): len = 17782.9, overlap = 16.5
PHY-3002 : Step(2293): len = 17709.2, overlap = 16.5
PHY-3002 : Step(2294): len = 17523.4, overlap = 11.9375
PHY-3002 : Step(2295): len = 17526.8, overlap = 9.375
PHY-3002 : Step(2296): len = 17369.7, overlap = 12.25
PHY-3002 : Step(2297): len = 17197.9, overlap = 12.9375
PHY-3002 : Step(2298): len = 16538.1, overlap = 8
PHY-3002 : Step(2299): len = 16509.4, overlap = 12.5
PHY-3002 : Step(2300): len = 16616.5, overlap = 12.125
PHY-3002 : Step(2301): len = 16284.8, overlap = 8.25
PHY-3002 : Step(2302): len = 16310.3, overlap = 8.25
PHY-3002 : Step(2303): len = 16105, overlap = 6
PHY-3002 : Step(2304): len = 15986, overlap = 6
PHY-3002 : Step(2305): len = 15745.3, overlap = 5.5
PHY-3002 : Step(2306): len = 15785.9, overlap = 8
PHY-3002 : Step(2307): len = 15585.2, overlap = 15.1875
PHY-3002 : Step(2308): len = 15533.3, overlap = 7.875
PHY-3002 : Step(2309): len = 14721, overlap = 7.5625
PHY-3002 : Step(2310): len = 14391.9, overlap = 8.6875
PHY-3002 : Step(2311): len = 14159.7, overlap = 11
PHY-3002 : Step(2312): len = 13840.1, overlap = 11.125
PHY-3002 : Step(2313): len = 14060.6, overlap = 14
PHY-3002 : Step(2314): len = 13605.8, overlap = 9.25
PHY-3002 : Step(2315): len = 13355.1, overlap = 10.0625
PHY-3002 : Step(2316): len = 13261.8, overlap = 9.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103775
PHY-3002 : Step(2317): len = 13236.8, overlap = 9.0625
PHY-3002 : Step(2318): len = 13185.8, overlap = 9.25
PHY-3002 : Step(2319): len = 13106.2, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207551
PHY-3002 : Step(2320): len = 12945, overlap = 9.25
PHY-3002 : Step(2321): len = 12902.9, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011474s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (272.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33452e-05
PHY-3002 : Step(2322): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2323): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2324): len = 13393.5, overlap = 18.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66904e-05
PHY-3002 : Step(2325): len = 13592.7, overlap = 18.375
PHY-3002 : Step(2326): len = 13592.7, overlap = 18.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33808e-05
PHY-3002 : Step(2327): len = 13501.9, overlap = 17.6563
PHY-3002 : Step(2328): len = 13501.9, overlap = 17.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42638e-05
PHY-3002 : Step(2329): len = 15116.6, overlap = 60.125
PHY-3002 : Step(2330): len = 15310, overlap = 59.8125
PHY-3002 : Step(2331): len = 15372.6, overlap = 44.6875
PHY-3002 : Step(2332): len = 15746.8, overlap = 41.6875
PHY-3002 : Step(2333): len = 15683.5, overlap = 42.2188
PHY-3002 : Step(2334): len = 15724, overlap = 40.9375
PHY-3002 : Step(2335): len = 15665.7, overlap = 39.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85276e-05
PHY-3002 : Step(2336): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2337): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2338): len = 15014.7, overlap = 43.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70553e-05
PHY-3002 : Step(2339): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2340): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2341): len = 15202.3, overlap = 36.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114111
PHY-3002 : Step(2342): len = 15475.3, overlap = 32.1875
PHY-3002 : Step(2343): len = 15511.8, overlap = 32
PHY-3002 : Step(2344): len = 15692.4, overlap = 30.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000228221
PHY-3002 : Step(2345): len = 15764.4, overlap = 30.375
PHY-3002 : Step(2346): len = 15764.4, overlap = 30.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00041792
PHY-3002 : Step(2347): len = 15887, overlap = 28.0313
PHY-3002 : Step(2348): len = 15887, overlap = 28.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000676195
PHY-3002 : Step(2349): len = 16112, overlap = 24.8125
PHY-3002 : Step(2350): len = 16362.7, overlap = 23.5313
PHY-3002 : Step(2351): len = 16516.1, overlap = 24.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.84 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26448, over cnt = 52(0%), over = 85, worst = 2
PHY-1002 : len = 27376, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 27408, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 27432, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 27432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045717s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.5%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 5.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.117581s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2909, tnet num: 854, tinst num: 659, tnode num: 3351, tedge num: 4633.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.249180s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.407330s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (103.6%)

OPT-1001 : End physical optimization;  0.416939s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (101.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 256 LUT to BLE ...
SYN-4008 : Packed 256 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 256/533 primitive instances ...
PHY-3001 : End packing;  0.036372s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (128.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 412 instances, 350 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 16212, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38066e-05
PHY-3002 : Step(2352): len = 15349.3, overlap = 31
PHY-3002 : Step(2353): len = 15349.3, overlap = 31
PHY-3002 : Step(2354): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2355): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2356): len = 14804.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76132e-05
PHY-3002 : Step(2357): len = 15271.2, overlap = 32.5
PHY-3002 : Step(2358): len = 15352.8, overlap = 32.25
PHY-3002 : Step(2359): len = 15492.2, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52265e-05
PHY-3002 : Step(2360): len = 16039.9, overlap = 27
PHY-3002 : Step(2361): len = 16039.9, overlap = 27
PHY-3002 : Step(2362): len = 15884.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053047s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (206.2%)

PHY-3001 : Trial Legalized: Len = 22660.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.026443
PHY-3002 : Step(2363): len = 22523.1, overlap = 0
PHY-3002 : Step(2364): len = 21937.6, overlap = 0.5
PHY-3002 : Step(2365): len = 21812.6, overlap = 0.75
PHY-3002 : Step(2366): len = 21660.7, overlap = 1
PHY-3002 : Step(2367): len = 20696.6, overlap = 3.5
PHY-3002 : Step(2368): len = 19866.5, overlap = 5.25
PHY-3002 : Step(2369): len = 19782.9, overlap = 5.5
PHY-3002 : Step(2370): len = 19671.9, overlap = 6
PHY-3002 : Step(2371): len = 19558.4, overlap = 6.25
PHY-3002 : Step(2372): len = 19272.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006583s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21080.1, Over = 0
PHY-3001 : End spreading;  0.003118s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21080.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042986s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (181.7%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.125490s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (149.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2537, tnet num: 726, tinst num: 412, tnode num: 2863, tedge num: 4200.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.263735s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (106.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.436050s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (118.2%)

OPT-1001 : End physical optimization;  0.444949s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (119.4%)

RUN-1003 : finish command "place" in  3.414348s wall, 4.921875s user + 1.562500s system = 6.484375s CPU (189.9%)

RUN-1004 : used memory is 634 MB, reserved memory is 686 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039248s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (278.7%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.121541s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (167.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.283431s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 62616, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.480916s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (133.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 62648
PHY-1001 : End DR Iter 1; 0.008315s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (375.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.905002s wall, 1.968750s user + 0.109375s system = 2.078125s CPU (109.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.136742s wall, 2.281250s user + 0.140625s system = 2.421875s CPU (113.3%)

RUN-1004 : used memory is 640 MB, reserved memory is 691 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       460   
    #2         2        34   
    #3         3        77   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      14   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 414
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 728, pip num: 5193
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 848 valid insts, and 18467 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.209675s wall, 11.859375s user + 0.015625s system = 11.875000s CPU (537.4%)

RUN-1004 : used memory is 640 MB, reserved memory is 691 MB, peak memory is 971 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.400649s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.3%)

RUN-1004 : used memory is 673 MB, reserved memory is 725 MB, peak memory is 971 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.284914s wall, 0.531250s user + 0.203125s system = 0.734375s CPU (10.1%)

RUN-1004 : used memory is 681 MB, reserved memory is 734 MB, peak memory is 971 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.068456s wall, 2.078125s user + 0.218750s system = 2.296875s CPU (25.3%)

RUN-1004 : used memory is 638 MB, reserved memory is 690 MB, peak memory is 971 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.449913s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.2%)

RUN-1004 : used memory is 670 MB, reserved memory is 722 MB, peak memory is 971 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.270544s wall, 0.546875s user + 0.156250s system = 0.703125s CPU (9.7%)

RUN-1004 : used memory is 678 MB, reserved memory is 731 MB, peak memory is 971 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.112036s wall, 2.140625s user + 0.203125s system = 2.343750s CPU (25.7%)

RUN-1004 : used memory is 635 MB, reserved memory is 688 MB, peak memory is 971 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1183/456 useful/useless nets, 674/196 useful/useless insts
SYN-1015 : Optimize round 1, 641 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              253
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    138
  #LATCH                    0
#MACRO_ADD                 40
#MACRO_EQ                   9
#MACRO_MUX                174

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |138    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 939/6 useful/useless nets, 546/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1524/2 useful/useless nets, 1180/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.13), #lev = 4 (3.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.13), #lev = 3 (2.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 163 instances into 98 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13004.48 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13004.55 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13004.61 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               761
  #lut4                   220
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             491

Utilization Statistics
#lut                      761   out of  19600    3.88%
#reg                      138   out of  19600    0.70%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |270    |491    |138    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 76 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.260995s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (109.0%)

RUN-1004 : used memory is 636 MB, reserved memory is 689 MB, peak memory is 971 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (59 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 661 instances
RUN-1001 : 256 luts, 128 seqs, 170 mslices, 43 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 856 nets
RUN-1001 : 638 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 659 instances, 256 luts, 128 seqs, 213 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215685
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 659.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2373): len = 131794, overlap = 11.25
PHY-3002 : Step(2374): len = 112439, overlap = 11.25
PHY-3002 : Step(2375): len = 74918.7, overlap = 9
PHY-3002 : Step(2376): len = 62630.1, overlap = 11.25
PHY-3002 : Step(2377): len = 48889.2, overlap = 6.75
PHY-3002 : Step(2378): len = 42007.5, overlap = 9
PHY-3002 : Step(2379): len = 33996.8, overlap = 9
PHY-3002 : Step(2380): len = 29563.9, overlap = 11.25
PHY-3002 : Step(2381): len = 24977.1, overlap = 9
PHY-3002 : Step(2382): len = 22932.3, overlap = 5
PHY-3002 : Step(2383): len = 22058, overlap = 5.5
PHY-3002 : Step(2384): len = 20322.9, overlap = 15.25
PHY-3002 : Step(2385): len = 20010.2, overlap = 16
PHY-3002 : Step(2386): len = 19273.4, overlap = 17.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18877e-05
PHY-3002 : Step(2387): len = 18925, overlap = 13.25
PHY-3002 : Step(2388): len = 19041.3, overlap = 11
PHY-3002 : Step(2389): len = 18831.3, overlap = 11.125
PHY-3002 : Step(2390): len = 18648.2, overlap = 11.75
PHY-3002 : Step(2391): len = 17856, overlap = 16.4375
PHY-3002 : Step(2392): len = 17782.9, overlap = 16.5
PHY-3002 : Step(2393): len = 17709.2, overlap = 16.5
PHY-3002 : Step(2394): len = 17523.4, overlap = 11.9375
PHY-3002 : Step(2395): len = 17526.8, overlap = 9.375
PHY-3002 : Step(2396): len = 17369.7, overlap = 12.25
PHY-3002 : Step(2397): len = 17197.9, overlap = 12.9375
PHY-3002 : Step(2398): len = 16538.1, overlap = 8
PHY-3002 : Step(2399): len = 16509.4, overlap = 12.5
PHY-3002 : Step(2400): len = 16616.5, overlap = 12.125
PHY-3002 : Step(2401): len = 16284.8, overlap = 8.25
PHY-3002 : Step(2402): len = 16310.3, overlap = 8.25
PHY-3002 : Step(2403): len = 16105, overlap = 6
PHY-3002 : Step(2404): len = 15986, overlap = 6
PHY-3002 : Step(2405): len = 15745.3, overlap = 5.5
PHY-3002 : Step(2406): len = 15785.9, overlap = 8
PHY-3002 : Step(2407): len = 15585.2, overlap = 15.1875
PHY-3002 : Step(2408): len = 15533.3, overlap = 7.875
PHY-3002 : Step(2409): len = 14721, overlap = 7.5625
PHY-3002 : Step(2410): len = 14391.9, overlap = 8.6875
PHY-3002 : Step(2411): len = 14159.7, overlap = 11
PHY-3002 : Step(2412): len = 13840.1, overlap = 11.125
PHY-3002 : Step(2413): len = 14060.6, overlap = 14
PHY-3002 : Step(2414): len = 13605.8, overlap = 9.25
PHY-3002 : Step(2415): len = 13355.1, overlap = 10.0625
PHY-3002 : Step(2416): len = 13261.8, overlap = 9.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103775
PHY-3002 : Step(2417): len = 13236.8, overlap = 9.0625
PHY-3002 : Step(2418): len = 13185.8, overlap = 9.25
PHY-3002 : Step(2419): len = 13106.2, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207551
PHY-3002 : Step(2420): len = 12945, overlap = 9.25
PHY-3002 : Step(2421): len = 12902.9, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011489s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33452e-05
PHY-3002 : Step(2422): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2423): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2424): len = 13393.5, overlap = 18.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66904e-05
PHY-3002 : Step(2425): len = 13592.7, overlap = 18.375
PHY-3002 : Step(2426): len = 13592.7, overlap = 18.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33808e-05
PHY-3002 : Step(2427): len = 13501.9, overlap = 17.6563
PHY-3002 : Step(2428): len = 13501.9, overlap = 17.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42638e-05
PHY-3002 : Step(2429): len = 15116.6, overlap = 60.125
PHY-3002 : Step(2430): len = 15310, overlap = 59.8125
PHY-3002 : Step(2431): len = 15372.6, overlap = 44.6875
PHY-3002 : Step(2432): len = 15746.8, overlap = 41.6875
PHY-3002 : Step(2433): len = 15683.5, overlap = 42.2188
PHY-3002 : Step(2434): len = 15724, overlap = 40.9375
PHY-3002 : Step(2435): len = 15665.7, overlap = 39.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85276e-05
PHY-3002 : Step(2436): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2437): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2438): len = 15014.7, overlap = 43.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70553e-05
PHY-3002 : Step(2439): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2440): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2441): len = 15202.3, overlap = 36.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114111
PHY-3002 : Step(2442): len = 15475.3, overlap = 32.1875
PHY-3002 : Step(2443): len = 15511.8, overlap = 32
PHY-3002 : Step(2444): len = 15692.4, overlap = 30.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000228221
PHY-3002 : Step(2445): len = 15764.4, overlap = 30.375
PHY-3002 : Step(2446): len = 15764.4, overlap = 30.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00041792
PHY-3002 : Step(2447): len = 15887, overlap = 28.0313
PHY-3002 : Step(2448): len = 15887, overlap = 28.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000676195
PHY-3002 : Step(2449): len = 16112, overlap = 24.8125
PHY-3002 : Step(2450): len = 16362.7, overlap = 23.5313
PHY-3002 : Step(2451): len = 16516.1, overlap = 24.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.84 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26448, over cnt = 52(0%), over = 85, worst = 2
PHY-1002 : len = 27376, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 27408, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 27432, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 27432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043220s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (144.6%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 5.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.114326s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (150.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2909, tnet num: 854, tinst num: 659, tnode num: 3351, tedge num: 4633.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.251047s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (105.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.404517s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (123.6%)

OPT-1001 : End physical optimization;  0.413799s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (120.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 256 LUT to BLE ...
SYN-4008 : Packed 256 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 256/533 primitive instances ...
PHY-3001 : End packing;  0.036043s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (130.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 412 instances, 350 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 16212, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38066e-05
PHY-3002 : Step(2452): len = 15349.3, overlap = 31
PHY-3002 : Step(2453): len = 15349.3, overlap = 31
PHY-3002 : Step(2454): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2455): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2456): len = 14804.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76132e-05
PHY-3002 : Step(2457): len = 15271.2, overlap = 32.5
PHY-3002 : Step(2458): len = 15352.8, overlap = 32.25
PHY-3002 : Step(2459): len = 15492.2, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52265e-05
PHY-3002 : Step(2460): len = 16039.9, overlap = 27
PHY-3002 : Step(2461): len = 16039.9, overlap = 27
PHY-3002 : Step(2462): len = 15884.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.051837s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (211.0%)

PHY-3001 : Trial Legalized: Len = 22660.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.026443
PHY-3002 : Step(2463): len = 22523.1, overlap = 0
PHY-3002 : Step(2464): len = 21937.6, overlap = 0.5
PHY-3002 : Step(2465): len = 21812.6, overlap = 0.75
PHY-3002 : Step(2466): len = 21660.7, overlap = 1
PHY-3002 : Step(2467): len = 20696.6, overlap = 3.5
PHY-3002 : Step(2468): len = 19866.5, overlap = 5.25
PHY-3002 : Step(2469): len = 19782.9, overlap = 5.5
PHY-3002 : Step(2470): len = 19671.9, overlap = 6
PHY-3002 : Step(2471): len = 19558.4, overlap = 6.25
PHY-3002 : Step(2472): len = 19272.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006604s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (236.6%)

PHY-3001 : Legalized: Len = 21080.1, Over = 0
PHY-3001 : End spreading;  0.003221s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21080.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042262s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (332.7%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.134666s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (162.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2537, tnet num: 726, tinst num: 412, tnode num: 2863, tedge num: 4200.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.269199s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (110.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.449270s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (121.7%)

OPT-1001 : End physical optimization;  0.457468s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (153.7%)

RUN-1003 : finish command "place" in  3.421365s wall, 5.437500s user + 1.609375s system = 7.046875s CPU (206.0%)

RUN-1004 : used memory is 637 MB, reserved memory is 689 MB, peak memory is 971 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039282s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (278.4%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.120189s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (169.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.283225s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 62616, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.487695s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (157.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 62648
PHY-1001 : End DR Iter 1; 0.007492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (208.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.915681s wall, 2.125000s user + 0.093750s system = 2.218750s CPU (115.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.145904s wall, 2.421875s user + 0.140625s system = 2.562500s CPU (119.4%)

RUN-1004 : used memory is 642 MB, reserved memory is 693 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       460   
    #2         2        34   
    #3         3        77   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      14   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 414
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 728, pip num: 5193
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 848 valid insts, and 18467 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.249476s wall, 12.046875s user + 0.062500s system = 12.109375s CPU (538.3%)

RUN-1004 : used memory is 642 MB, reserved memory is 693 MB, peak memory is 972 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.410109s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (100.8%)

RUN-1004 : used memory is 675 MB, reserved memory is 726 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.993603s wall, 0.578125s user + 0.140625s system = 0.718750s CPU (10.3%)

RUN-1004 : used memory is 683 MB, reserved memory is 735 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.786769s wall, 2.125000s user + 0.156250s system = 2.281250s CPU (26.0%)

RUN-1004 : used memory is 641 MB, reserved memory is 693 MB, peak memory is 972 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.347880s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.7%)

RUN-1004 : used memory is 675 MB, reserved memory is 727 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.296099s wall, 0.578125s user + 0.203125s system = 0.781250s CPU (10.7%)

RUN-1004 : used memory is 683 MB, reserved memory is 735 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.033111s wall, 2.093750s user + 0.218750s system = 2.312500s CPU (25.6%)

RUN-1004 : used memory is 641 MB, reserved memory is 693 MB, peak memory is 972 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.378149s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (102.0%)

RUN-1004 : used memory is 673 MB, reserved memory is 725 MB, peak memory is 972 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.140499s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (8.3%)

RUN-1004 : used memory is 681 MB, reserved memory is 733 MB, peak memory is 972 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.900962s wall, 2.015625s user + 0.156250s system = 2.171875s CPU (24.4%)

RUN-1004 : used memory is 639 MB, reserved memory is 691 MB, peak memory is 972 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1183/456 useful/useless nets, 674/196 useful/useless insts
SYN-1015 : Optimize round 1, 641 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              253
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    138
  #LATCH                    0
#MACRO_ADD                 40
#MACRO_EQ                   9
#MACRO_MUX                174

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |138    |54     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 939/6 useful/useless nets, 546/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 74 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 5 macro adder
SYN-1016 : Merged 3 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1524/2 useful/useless nets, 1180/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 97 (3.13), #lev = 4 (3.71)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 97 (3.13), #lev = 3 (2.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 163 instances into 98 LUTs, name keeping = 77%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13876.39 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 13876.47 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 13876.53 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               761
  #lut4                   220
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             491

Utilization Statistics
#lut                      761   out of  19600    3.88%
#reg                      138   out of  19600    0.70%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |270    |491    |138    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 76 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 2 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.465207s wall, 1.468750s user + 0.140625s system = 1.609375s CPU (109.8%)

RUN-1004 : used memory is 647 MB, reserved memory is 693 MB, peak memory is 972 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (59 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4024 : Net "clk_read[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net clk_read[0] as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_read[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 661 instances
RUN-1001 : 256 luts, 128 seqs, 170 mslices, 43 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 856 nets
RUN-1001 : 638 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 659 instances, 256 luts, 128 seqs, 213 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215685
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 659.
PHY-3001 : End clustering;  0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2473): len = 131794, overlap = 11.25
PHY-3002 : Step(2474): len = 112439, overlap = 11.25
PHY-3002 : Step(2475): len = 74918.7, overlap = 9
PHY-3002 : Step(2476): len = 62630.1, overlap = 11.25
PHY-3002 : Step(2477): len = 48889.2, overlap = 6.75
PHY-3002 : Step(2478): len = 42007.5, overlap = 9
PHY-3002 : Step(2479): len = 33996.8, overlap = 9
PHY-3002 : Step(2480): len = 29563.9, overlap = 11.25
PHY-3002 : Step(2481): len = 24977.1, overlap = 9
PHY-3002 : Step(2482): len = 22932.3, overlap = 5
PHY-3002 : Step(2483): len = 22058, overlap = 5.5
PHY-3002 : Step(2484): len = 20322.9, overlap = 15.25
PHY-3002 : Step(2485): len = 20010.2, overlap = 16
PHY-3002 : Step(2486): len = 19273.4, overlap = 17.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.18877e-05
PHY-3002 : Step(2487): len = 18925, overlap = 13.25
PHY-3002 : Step(2488): len = 19041.3, overlap = 11
PHY-3002 : Step(2489): len = 18831.3, overlap = 11.125
PHY-3002 : Step(2490): len = 18648.2, overlap = 11.75
PHY-3002 : Step(2491): len = 17856, overlap = 16.4375
PHY-3002 : Step(2492): len = 17782.9, overlap = 16.5
PHY-3002 : Step(2493): len = 17709.2, overlap = 16.5
PHY-3002 : Step(2494): len = 17523.4, overlap = 11.9375
PHY-3002 : Step(2495): len = 17526.8, overlap = 9.375
PHY-3002 : Step(2496): len = 17369.7, overlap = 12.25
PHY-3002 : Step(2497): len = 17197.9, overlap = 12.9375
PHY-3002 : Step(2498): len = 16538.1, overlap = 8
PHY-3002 : Step(2499): len = 16509.4, overlap = 12.5
PHY-3002 : Step(2500): len = 16616.5, overlap = 12.125
PHY-3002 : Step(2501): len = 16284.8, overlap = 8.25
PHY-3002 : Step(2502): len = 16310.3, overlap = 8.25
PHY-3002 : Step(2503): len = 16105, overlap = 6
PHY-3002 : Step(2504): len = 15986, overlap = 6
PHY-3002 : Step(2505): len = 15745.3, overlap = 5.5
PHY-3002 : Step(2506): len = 15785.9, overlap = 8
PHY-3002 : Step(2507): len = 15585.2, overlap = 15.1875
PHY-3002 : Step(2508): len = 15533.3, overlap = 7.875
PHY-3002 : Step(2509): len = 14721, overlap = 7.5625
PHY-3002 : Step(2510): len = 14391.9, overlap = 8.6875
PHY-3002 : Step(2511): len = 14159.7, overlap = 11
PHY-3002 : Step(2512): len = 13840.1, overlap = 11.125
PHY-3002 : Step(2513): len = 14060.6, overlap = 14
PHY-3002 : Step(2514): len = 13605.8, overlap = 9.25
PHY-3002 : Step(2515): len = 13355.1, overlap = 10.0625
PHY-3002 : Step(2516): len = 13261.8, overlap = 9.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103775
PHY-3002 : Step(2517): len = 13236.8, overlap = 9.0625
PHY-3002 : Step(2518): len = 13185.8, overlap = 9.25
PHY-3002 : Step(2519): len = 13106.2, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000207551
PHY-3002 : Step(2520): len = 12945, overlap = 9.25
PHY-3002 : Step(2521): len = 12902.9, overlap = 9.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012343s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.33452e-05
PHY-3002 : Step(2522): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2523): len = 13701.4, overlap = 18.2813
PHY-3002 : Step(2524): len = 13393.5, overlap = 18.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.66904e-05
PHY-3002 : Step(2525): len = 13592.7, overlap = 18.375
PHY-3002 : Step(2526): len = 13592.7, overlap = 18.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.33808e-05
PHY-3002 : Step(2527): len = 13501.9, overlap = 17.6563
PHY-3002 : Step(2528): len = 13501.9, overlap = 17.6563
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42638e-05
PHY-3002 : Step(2529): len = 15116.6, overlap = 60.125
PHY-3002 : Step(2530): len = 15310, overlap = 59.8125
PHY-3002 : Step(2531): len = 15372.6, overlap = 44.6875
PHY-3002 : Step(2532): len = 15746.8, overlap = 41.6875
PHY-3002 : Step(2533): len = 15683.5, overlap = 42.2188
PHY-3002 : Step(2534): len = 15724, overlap = 40.9375
PHY-3002 : Step(2535): len = 15665.7, overlap = 39.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85276e-05
PHY-3002 : Step(2536): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2537): len = 15155.8, overlap = 40.8438
PHY-3002 : Step(2538): len = 15014.7, overlap = 43.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.70553e-05
PHY-3002 : Step(2539): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2540): len = 15305.7, overlap = 36.2813
PHY-3002 : Step(2541): len = 15202.3, overlap = 36.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000114111
PHY-3002 : Step(2542): len = 15475.3, overlap = 32.1875
PHY-3002 : Step(2543): len = 15511.8, overlap = 32
PHY-3002 : Step(2544): len = 15692.4, overlap = 30.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000228221
PHY-3002 : Step(2545): len = 15764.4, overlap = 30.375
PHY-3002 : Step(2546): len = 15764.4, overlap = 30.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00041792
PHY-3002 : Step(2547): len = 15887, overlap = 28.0313
PHY-3002 : Step(2548): len = 15887, overlap = 28.0313
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000676195
PHY-3002 : Step(2549): len = 16112, overlap = 24.8125
PHY-3002 : Step(2550): len = 16362.7, overlap = 23.5313
PHY-3002 : Step(2551): len = 16516.1, overlap = 24.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.84 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26448, over cnt = 52(0%), over = 85, worst = 2
PHY-1002 : len = 27376, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 27408, over cnt = 3(0%), over = 5, worst = 2
PHY-1002 : len = 27432, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 27432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047452s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (131.7%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 5.63, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.126275s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (111.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2909, tnet num: 854, tinst num: 659, tnode num: 3351, tedge num: 4633.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.278867s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (106.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.445797s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.1%)

OPT-1001 : End physical optimization;  0.455311s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (109.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 256 LUT to BLE ...
SYN-4008 : Packed 256 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 256/533 primitive instances ...
PHY-3001 : End packing;  0.038070s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 412 instances, 350 slices, 32 macros(213 instances: 170 mslices 43 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 16212, Over = 31.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.38066e-05
PHY-3002 : Step(2552): len = 15349.3, overlap = 31
PHY-3002 : Step(2553): len = 15349.3, overlap = 31
PHY-3002 : Step(2554): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2555): len = 15050.3, overlap = 30.25
PHY-3002 : Step(2556): len = 14804.8, overlap = 33
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.76132e-05
PHY-3002 : Step(2557): len = 15271.2, overlap = 32.5
PHY-3002 : Step(2558): len = 15352.8, overlap = 32.25
PHY-3002 : Step(2559): len = 15492.2, overlap = 29.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.52265e-05
PHY-3002 : Step(2560): len = 16039.9, overlap = 27
PHY-3002 : Step(2561): len = 16039.9, overlap = 27
PHY-3002 : Step(2562): len = 15884.6, overlap = 27.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.058257s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (268.2%)

PHY-3001 : Trial Legalized: Len = 22660.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.026443
PHY-3002 : Step(2563): len = 22523.1, overlap = 0
PHY-3002 : Step(2564): len = 21937.6, overlap = 0.5
PHY-3002 : Step(2565): len = 21812.6, overlap = 0.75
PHY-3002 : Step(2566): len = 21660.7, overlap = 1
PHY-3002 : Step(2567): len = 20696.6, overlap = 3.5
PHY-3002 : Step(2568): len = 19866.5, overlap = 5.25
PHY-3002 : Step(2569): len = 19782.9, overlap = 5.5
PHY-3002 : Step(2570): len = 19671.9, overlap = 6
PHY-3002 : Step(2571): len = 19558.4, overlap = 6.25
PHY-3002 : Step(2572): len = 19272.8, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 21080.1, Over = 0
PHY-3001 : End spreading;  0.003942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 21080.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043001s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (254.4%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.134602s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (150.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2537, tnet num: 726, tinst num: 412, tnode num: 2863, tedge num: 4200.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.319229s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (102.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.506529s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (114.1%)

OPT-1001 : End physical optimization;  0.515988s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (115.1%)

RUN-1003 : finish command "place" in  4.014939s wall, 6.265625s user + 1.734375s system = 8.000000s CPU (199.3%)

RUN-1004 : used memory is 648 MB, reserved memory is 693 MB, peak memory is 972 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 414 instances
RUN-1001 : 175 mslices, 175 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 728 nets
RUN-1001 : 510 nets have 2 pins
RUN-1001 : 145 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39648, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 39696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 39712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042455s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (220.8%)

PHY-1001 : Congestion index: top1 = 19.38, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.136886s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (159.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.316832s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (98.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 62616, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End Routed; 0.573363s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (119.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 62648, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 62648
PHY-1001 : End DR Iter 1; 0.007815s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : clock net clk_read[0]_gclk_net will be merged with clock clk_read[0]
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.145016s wall, 2.140625s user + 0.171875s system = 2.312500s CPU (107.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.423534s wall, 2.515625s user + 0.218750s system = 2.734375s CPU (112.8%)

RUN-1004 : used memory is 653 MB, reserved memory is 697 MB, peak memory is 988 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      682   out of  19600    3.48%
#reg                      138   out of  19600    0.70%
#le                       682
  #lut only               544   out of    682   79.77%
  #reg only                 0   out of    682    0.00%
  #lut&reg                138   out of    682   20.23%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       6   out of     16   37.50%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |682   |469    |213    |138    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       460   
    #2         2        34   
    #3         3        77   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      14   
    #7       51-100     1    
  Average     2.49           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 414
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 728, pip num: 5198
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 848 valid insts, and 18477 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.464627s wall, 13.343750s user + 0.046875s system = 13.390625s CPU (543.3%)

RUN-1004 : used memory is 653 MB, reserved memory is 697 MB, peak memory is 988 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.510156s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.3%)

RUN-1004 : used memory is 687 MB, reserved memory is 732 MB, peak memory is 988 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.438126s wall, 0.359375s user + 0.218750s system = 0.578125s CPU (9.0%)

RUN-1004 : used memory is 695 MB, reserved memory is 740 MB, peak memory is 988 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.306021s wall, 2.000000s user + 0.234375s system = 2.234375s CPU (26.9%)

RUN-1004 : used memory is 653 MB, reserved memory is 698 MB, peak memory is 988 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.498002s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

RUN-1004 : used memory is 686 MB, reserved memory is 731 MB, peak memory is 988 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.430857s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (6.6%)

RUN-1004 : used memory is 694 MB, reserved memory is 739 MB, peak memory is 988 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.264249s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (24.8%)

RUN-1004 : used memory is 651 MB, reserved memory is 696 MB, peak memory is 988 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,WRITEMODE_A="WRITETHROUGH",WRITEMODE_B="READBEFOREWRITE",INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/687 useful/useless nets, 514/356 useful/useless insts
SYN-1015 : Optimize round 1, 952 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              177
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     62
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |62     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 710/6 useful/useless nets, 388/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1070/2 useful/useless nets, 797/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14031.81 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14031.87 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14031.94 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               519
  #lut4                   123
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      519   out of  19600    2.65%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |173    |346    |62     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 433 instances
RUN-1001 : 159 luts, 54 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 557 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 431 instances, 159 luts, 54 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132503
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 431.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2573): len = 93181.9, overlap = 11.25
PHY-3002 : Step(2574): len = 82960.4, overlap = 9
PHY-3002 : Step(2575): len = 60261.5, overlap = 6.75
PHY-3002 : Step(2576): len = 57139.2, overlap = 9
PHY-3002 : Step(2577): len = 34865.8, overlap = 9
PHY-3002 : Step(2578): len = 31652.4, overlap = 9
PHY-3002 : Step(2579): len = 30585.1, overlap = 6.75
PHY-3002 : Step(2580): len = 25629.8, overlap = 11.25
PHY-3002 : Step(2581): len = 24318.7, overlap = 12
PHY-3002 : Step(2582): len = 21591.8, overlap = 9
PHY-3002 : Step(2583): len = 20896.2, overlap = 10.6875
PHY-3002 : Step(2584): len = 19507.6, overlap = 22.375
PHY-3002 : Step(2585): len = 18983.4, overlap = 24.9688
PHY-3002 : Step(2586): len = 18193.8, overlap = 26.8438
PHY-3002 : Step(2587): len = 17722.4, overlap = 23.9063
PHY-3002 : Step(2588): len = 16876.2, overlap = 20.4688
PHY-3002 : Step(2589): len = 16234.9, overlap = 22.7188
PHY-3002 : Step(2590): len = 15907.4, overlap = 24.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21674e-05
PHY-3002 : Step(2591): len = 15737.1, overlap = 22.3438
PHY-3002 : Step(2592): len = 15831.5, overlap = 22.3438
PHY-3002 : Step(2593): len = 15858.3, overlap = 22.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43348e-05
PHY-3002 : Step(2594): len = 15464.5, overlap = 24.6875
PHY-3002 : Step(2595): len = 15464.5, overlap = 24.6875
PHY-3002 : Step(2596): len = 15515.7, overlap = 25.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86696e-05
PHY-3002 : Step(2597): len = 15567.6, overlap = 25.3125
PHY-3002 : Step(2598): len = 15567.8, overlap = 25.75
PHY-3002 : Step(2599): len = 15557, overlap = 22.25
PHY-3002 : Step(2600): len = 15591.8, overlap = 20.2813
PHY-3002 : Step(2601): len = 15267.5, overlap = 19.4375
PHY-3002 : Step(2602): len = 15247.9, overlap = 18.375
PHY-3002 : Step(2603): len = 15217.3, overlap = 17.625
PHY-3002 : Step(2604): len = 15255.4, overlap = 14.5
PHY-3002 : Step(2605): len = 14956.2, overlap = 16.6875
PHY-3002 : Step(2606): len = 14936.2, overlap = 16.5938
PHY-3002 : Step(2607): len = 14786, overlap = 14.4375
PHY-3002 : Step(2608): len = 14972, overlap = 14.6875
PHY-3002 : Step(2609): len = 14884.5, overlap = 14.75
PHY-3002 : Step(2610): len = 14866.1, overlap = 14.8125
PHY-3002 : Step(2611): len = 14792.1, overlap = 12.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73393e-05
PHY-3002 : Step(2612): len = 14598.1, overlap = 18
PHY-3002 : Step(2613): len = 14580.4, overlap = 18
PHY-3002 : Step(2614): len = 14519.9, overlap = 16.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194679
PHY-3002 : Step(2615): len = 14618.5, overlap = 16.3125
PHY-3002 : Step(2616): len = 14646.7, overlap = 15.6875
PHY-3002 : Step(2617): len = 14646.7, overlap = 15.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010884s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (143.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15767e-06
PHY-3002 : Step(2618): len = 15263.3, overlap = 20.4375
PHY-3002 : Step(2619): len = 15263.3, overlap = 20.4375
PHY-3002 : Step(2620): len = 15209.6, overlap = 19.9063
PHY-3002 : Step(2621): len = 15209.6, overlap = 19.9063
PHY-3002 : Step(2622): len = 15130.4, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.31534e-06
PHY-3002 : Step(2623): len = 15435.5, overlap = 20.2188
PHY-3002 : Step(2624): len = 15435.5, overlap = 20.2188
PHY-3002 : Step(2625): len = 15230.9, overlap = 20.4688
PHY-3002 : Step(2626): len = 15230.9, overlap = 20.4688
PHY-3002 : Step(2627): len = 15302.2, overlap = 19.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66307e-05
PHY-3002 : Step(2628): len = 15546.2, overlap = 17.5625
PHY-3002 : Step(2629): len = 15546.2, overlap = 17.5625
PHY-3002 : Step(2630): len = 15404.9, overlap = 16.4063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10851e-05
PHY-3002 : Step(2631): len = 15879.1, overlap = 34.75
PHY-3002 : Step(2632): len = 15991, overlap = 33.3125
PHY-3002 : Step(2633): len = 16201.3, overlap = 33.7188
PHY-3002 : Step(2634): len = 16201.3, overlap = 36.7188
PHY-3002 : Step(2635): len = 16237.4, overlap = 36.5
PHY-3002 : Step(2636): len = 16035.5, overlap = 34.7188
PHY-3002 : Step(2637): len = 16128.5, overlap = 35.7813
PHY-3002 : Step(2638): len = 16297.6, overlap = 28.75
PHY-3002 : Step(2639): len = 16297.6, overlap = 28.75
PHY-3002 : Step(2640): len = 15858.8, overlap = 34.0625
PHY-3002 : Step(2641): len = 15858.8, overlap = 34.0625
PHY-3002 : Step(2642): len = 15643.7, overlap = 37.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21703e-05
PHY-3002 : Step(2643): len = 16016.3, overlap = 33.125
PHY-3002 : Step(2644): len = 16016.3, overlap = 33.125
PHY-3002 : Step(2645): len = 15810, overlap = 33.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43406e-05
PHY-3002 : Step(2646): len = 16065.4, overlap = 28.25
PHY-3002 : Step(2647): len = 16065.4, overlap = 28.25
PHY-3002 : Step(2648): len = 16002.9, overlap = 27.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.86811e-05
PHY-3002 : Step(2649): len = 16209.6, overlap = 26.3125
PHY-3002 : Step(2650): len = 16209.6, overlap = 26.3125
PHY-3002 : Step(2651): len = 16246.7, overlap = 26.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177362
PHY-3002 : Step(2652): len = 16479.1, overlap = 22.2813
PHY-3002 : Step(2653): len = 16479.1, overlap = 22.2813
PHY-3002 : Step(2654): len = 16475.9, overlap = 22.2813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.09 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23456, over cnt = 26(0%), over = 40, worst = 2
PHY-1002 : len = 23952, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 23952, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.049152s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (127.2%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.144859s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1890, tnet num: 555, tinst num: 431, tnode num: 2104, tedge num: 2928.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.284568s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (109.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.457535s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (105.9%)

OPT-1001 : End physical optimization;  0.464773s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (110.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 159 LUT to BLE ...
SYN-4008 : Packed 159 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/379 primitive instances ...
PHY-3001 : End packing;  0.024273s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 108 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 503 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 304 instances, 244 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16503.4, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45673e-05
PHY-3002 : Step(2655): len = 16036.1, overlap = 21.75
PHY-3002 : Step(2656): len = 16036.1, overlap = 21.75
PHY-3002 : Step(2657): len = 16053.6, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.91345e-05
PHY-3002 : Step(2658): len = 16309.4, overlap = 22.75
PHY-3002 : Step(2659): len = 16309.4, overlap = 22.75
PHY-3002 : Step(2660): len = 16306.3, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170636
PHY-3002 : Step(2661): len = 16493, overlap = 21
PHY-3002 : Step(2662): len = 16529.7, overlap = 20.75
PHY-3002 : Step(2663): len = 16598.8, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043954s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (71.1%)

PHY-3001 : Trial Legalized: Len = 20137.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2664): len = 17819.4, overlap = 4.25
PHY-3002 : Step(2665): len = 17575, overlap = 5.25
PHY-3002 : Step(2666): len = 17298.8, overlap = 6.75
PHY-3002 : Step(2667): len = 17304.5, overlap = 6.25
PHY-3002 : Step(2668): len = 17238, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93382e-05
PHY-3002 : Step(2669): len = 17208.3, overlap = 6
PHY-3002 : Step(2670): len = 17208.3, overlap = 6
PHY-3002 : Step(2671): len = 17205.2, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158676
PHY-3002 : Step(2672): len = 17234.6, overlap = 5.75
PHY-3002 : Step(2673): len = 17234.6, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007584s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (206.0%)

PHY-3001 : Legalized: Len = 18907.4, Over = 0
PHY-3001 : End spreading;  0.003936s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 18907.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30848, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.043965s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (142.2%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.131024s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (107.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1731, tnet num: 501, tinst num: 304, tnode num: 1894, tedge num: 2741.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.293961s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.456606s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (102.7%)

OPT-1001 : End physical optimization;  0.463583s wall, 0.500000s user + 0.046875s system = 0.546875s CPU (118.0%)

RUN-1003 : finish command "place" in  3.777361s wall, 5.609375s user + 1.500000s system = 7.109375s CPU (188.2%)

RUN-1004 : used memory is 651 MB, reserved memory is 696 MB, peak memory is 988 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       62   out of  19600    0.32%
#le                       475
  #lut only               413   out of    475   86.95%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |62     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 108 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 503 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30848, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044464s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (70.3%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.131006s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (107.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.154116s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 45416, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.581747s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (142.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45424
PHY-1001 : End DR Iter 1; 0.006897s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.026196s wall, 2.171875s user + 0.125000s system = 2.296875s CPU (113.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.266090s wall, 2.421875s user + 0.156250s system = 2.578125s CPU (113.8%)

RUN-1004 : used memory is 654 MB, reserved memory is 698 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       62   out of  19600    0.32%
#le                       475
  #lut only               413   out of    475   86.95%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |62     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        13   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      12   
  Average     2.53           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 306
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 503, pip num: 3579
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 696 valid insts, and 12693 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.099046s wall, 10.500000s user + 0.093750s system = 10.593750s CPU (504.7%)

RUN-1004 : used memory is 654 MB, reserved memory is 698 MB, peak memory is 989 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.547149s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (100.0%)

RUN-1004 : used memory is 688 MB, reserved memory is 732 MB, peak memory is 989 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.388895s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (3.2%)

RUN-1004 : used memory is 695 MB, reserved memory is 741 MB, peak memory is 989 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.268283s wall, 1.906250s user + 0.046875s system = 1.953125s CPU (23.6%)

RUN-1004 : used memory is 653 MB, reserved memory is 699 MB, peak memory is 989 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.571739s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (97.4%)

RUN-1004 : used memory is 685 MB, reserved memory is 731 MB, peak memory is 989 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.412820s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (5.1%)

RUN-1004 : used memory is 693 MB, reserved memory is 739 MB, peak memory is 989 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.312202s wall, 1.968750s user + 0.031250s system = 2.000000s CPU (24.1%)

RUN-1004 : used memory is 651 MB, reserved memory is 697 MB, peak memory is 989 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 952/687 useful/useless nets, 514/356 useful/useless insts
SYN-1015 : Optimize round 1, 952 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              177
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     62
  #LATCH                    0
#MACRO_ADD                 35
#MACRO_EQ                   6
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |62     |46     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 710/6 useful/useless nets, 388/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1070/2 useful/useless nets, 797/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14208.01 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14208.08 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14208.15 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               519
  #lut4                   123
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             346

Utilization Statistics
#lut                      519   out of  19600    2.65%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |173    |346    |62     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 433 instances
RUN-1001 : 159 luts, 54 seqs, 136 mslices, 22 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 557 nets
RUN-1001 : 420 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 431 instances, 159 luts, 54 seqs, 158 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 132503
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 431.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2674): len = 93181.9, overlap = 11.25
PHY-3002 : Step(2675): len = 82960.4, overlap = 9
PHY-3002 : Step(2676): len = 60261.5, overlap = 6.75
PHY-3002 : Step(2677): len = 57139.2, overlap = 9
PHY-3002 : Step(2678): len = 34865.8, overlap = 9
PHY-3002 : Step(2679): len = 31652.4, overlap = 9
PHY-3002 : Step(2680): len = 30585.1, overlap = 6.75
PHY-3002 : Step(2681): len = 25629.8, overlap = 11.25
PHY-3002 : Step(2682): len = 24318.7, overlap = 12
PHY-3002 : Step(2683): len = 21591.8, overlap = 9
PHY-3002 : Step(2684): len = 20896.2, overlap = 10.6875
PHY-3002 : Step(2685): len = 19507.6, overlap = 22.375
PHY-3002 : Step(2686): len = 18983.4, overlap = 24.9688
PHY-3002 : Step(2687): len = 18193.8, overlap = 26.8438
PHY-3002 : Step(2688): len = 17722.4, overlap = 23.9063
PHY-3002 : Step(2689): len = 16876.2, overlap = 20.4688
PHY-3002 : Step(2690): len = 16234.9, overlap = 22.7188
PHY-3002 : Step(2691): len = 15907.4, overlap = 24.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.21674e-05
PHY-3002 : Step(2692): len = 15737.1, overlap = 22.3438
PHY-3002 : Step(2693): len = 15831.5, overlap = 22.3438
PHY-3002 : Step(2694): len = 15858.3, overlap = 22.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.43348e-05
PHY-3002 : Step(2695): len = 15464.5, overlap = 24.6875
PHY-3002 : Step(2696): len = 15464.5, overlap = 24.6875
PHY-3002 : Step(2697): len = 15515.7, overlap = 25.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.86696e-05
PHY-3002 : Step(2698): len = 15567.6, overlap = 25.3125
PHY-3002 : Step(2699): len = 15567.8, overlap = 25.75
PHY-3002 : Step(2700): len = 15557, overlap = 22.25
PHY-3002 : Step(2701): len = 15591.8, overlap = 20.2813
PHY-3002 : Step(2702): len = 15267.5, overlap = 19.4375
PHY-3002 : Step(2703): len = 15247.9, overlap = 18.375
PHY-3002 : Step(2704): len = 15217.3, overlap = 17.625
PHY-3002 : Step(2705): len = 15255.4, overlap = 14.5
PHY-3002 : Step(2706): len = 14956.2, overlap = 16.6875
PHY-3002 : Step(2707): len = 14936.2, overlap = 16.5938
PHY-3002 : Step(2708): len = 14786, overlap = 14.4375
PHY-3002 : Step(2709): len = 14972, overlap = 14.6875
PHY-3002 : Step(2710): len = 14884.5, overlap = 14.75
PHY-3002 : Step(2711): len = 14866.1, overlap = 14.8125
PHY-3002 : Step(2712): len = 14792.1, overlap = 12.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.73393e-05
PHY-3002 : Step(2713): len = 14598.1, overlap = 18
PHY-3002 : Step(2714): len = 14580.4, overlap = 18
PHY-3002 : Step(2715): len = 14519.9, overlap = 16.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000194679
PHY-3002 : Step(2716): len = 14618.5, overlap = 16.3125
PHY-3002 : Step(2717): len = 14646.7, overlap = 15.6875
PHY-3002 : Step(2718): len = 14646.7, overlap = 15.6875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010094s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (154.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.15767e-06
PHY-3002 : Step(2719): len = 15263.3, overlap = 20.4375
PHY-3002 : Step(2720): len = 15263.3, overlap = 20.4375
PHY-3002 : Step(2721): len = 15209.6, overlap = 19.9063
PHY-3002 : Step(2722): len = 15209.6, overlap = 19.9063
PHY-3002 : Step(2723): len = 15130.4, overlap = 20.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.31534e-06
PHY-3002 : Step(2724): len = 15435.5, overlap = 20.2188
PHY-3002 : Step(2725): len = 15435.5, overlap = 20.2188
PHY-3002 : Step(2726): len = 15230.9, overlap = 20.4688
PHY-3002 : Step(2727): len = 15230.9, overlap = 20.4688
PHY-3002 : Step(2728): len = 15302.2, overlap = 19.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.66307e-05
PHY-3002 : Step(2729): len = 15546.2, overlap = 17.5625
PHY-3002 : Step(2730): len = 15546.2, overlap = 17.5625
PHY-3002 : Step(2731): len = 15404.9, overlap = 16.4063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.10851e-05
PHY-3002 : Step(2732): len = 15879.1, overlap = 34.75
PHY-3002 : Step(2733): len = 15991, overlap = 33.3125
PHY-3002 : Step(2734): len = 16201.3, overlap = 33.7188
PHY-3002 : Step(2735): len = 16201.3, overlap = 36.7188
PHY-3002 : Step(2736): len = 16237.4, overlap = 36.5
PHY-3002 : Step(2737): len = 16035.5, overlap = 34.7188
PHY-3002 : Step(2738): len = 16128.5, overlap = 35.7813
PHY-3002 : Step(2739): len = 16297.6, overlap = 28.75
PHY-3002 : Step(2740): len = 16297.6, overlap = 28.75
PHY-3002 : Step(2741): len = 15858.8, overlap = 34.0625
PHY-3002 : Step(2742): len = 15858.8, overlap = 34.0625
PHY-3002 : Step(2743): len = 15643.7, overlap = 37.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.21703e-05
PHY-3002 : Step(2744): len = 16016.3, overlap = 33.125
PHY-3002 : Step(2745): len = 16016.3, overlap = 33.125
PHY-3002 : Step(2746): len = 15810, overlap = 33.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.43406e-05
PHY-3002 : Step(2747): len = 16065.4, overlap = 28.25
PHY-3002 : Step(2748): len = 16065.4, overlap = 28.25
PHY-3002 : Step(2749): len = 16002.9, overlap = 27.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.86811e-05
PHY-3002 : Step(2750): len = 16209.6, overlap = 26.3125
PHY-3002 : Step(2751): len = 16209.6, overlap = 26.3125
PHY-3002 : Step(2752): len = 16246.7, overlap = 26.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000177362
PHY-3002 : Step(2753): len = 16479.1, overlap = 22.2813
PHY-3002 : Step(2754): len = 16479.1, overlap = 22.2813
PHY-3002 : Step(2755): len = 16475.9, overlap = 22.2813
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 48.09 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23456, over cnt = 26(0%), over = 40, worst = 2
PHY-1002 : len = 23952, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 23952, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 23960, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 23992, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.043745s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (142.9%)

PHY-1001 : Congestion index: top1 = 13.13, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.120095s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (117.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1890, tnet num: 555, tinst num: 431, tnode num: 2104, tedge num: 2928.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.240397s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390688s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.0%)

OPT-1001 : End physical optimization;  0.398052s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (106.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 159 LUT to BLE ...
SYN-4008 : Packed 159 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 105 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 159/379 primitive instances ...
PHY-3001 : End packing;  0.023466s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 108 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 503 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 304 instances, 244 slices, 27 macros(158 instances: 136 mslices 22 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 16503.4, Over = 21
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.45673e-05
PHY-3002 : Step(2756): len = 16036.1, overlap = 21.75
PHY-3002 : Step(2757): len = 16036.1, overlap = 21.75
PHY-3002 : Step(2758): len = 16053.6, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.91345e-05
PHY-3002 : Step(2759): len = 16309.4, overlap = 22.75
PHY-3002 : Step(2760): len = 16309.4, overlap = 22.75
PHY-3002 : Step(2761): len = 16306.3, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000170636
PHY-3002 : Step(2762): len = 16493, overlap = 21
PHY-3002 : Step(2763): len = 16529.7, overlap = 20.75
PHY-3002 : Step(2764): len = 16598.8, overlap = 20.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.037287s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (167.6%)

PHY-3001 : Trial Legalized: Len = 20137.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2765): len = 17819.4, overlap = 4.25
PHY-3002 : Step(2766): len = 17575, overlap = 5.25
PHY-3002 : Step(2767): len = 17298.8, overlap = 6.75
PHY-3002 : Step(2768): len = 17304.5, overlap = 6.25
PHY-3002 : Step(2769): len = 17238, overlap = 6.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.93382e-05
PHY-3002 : Step(2770): len = 17208.3, overlap = 6
PHY-3002 : Step(2771): len = 17208.3, overlap = 6
PHY-3002 : Step(2772): len = 17205.2, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000158676
PHY-3002 : Step(2773): len = 17234.6, overlap = 5.75
PHY-3002 : Step(2774): len = 17234.6, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006405s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 18907.4, Over = 0
PHY-3001 : End spreading;  0.002812s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (555.7%)

PHY-3001 : Final: Len = 18907.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30848, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.045877s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (204.3%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.132490s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (129.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1731, tnet num: 501, tinst num: 304, tnode num: 1894, tedge num: 2741.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.270775s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (109.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.435015s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (114.9%)

OPT-1001 : End physical optimization;  0.441825s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (113.2%)

RUN-1003 : finish command "place" in  3.564718s wall, 5.093750s user + 1.656250s system = 6.750000s CPU (189.4%)

RUN-1004 : used memory is 653 MB, reserved memory is 698 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       62   out of  19600    0.32%
#le                       475
  #lut only               413   out of    475   86.95%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |62     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 306 instances
RUN-1001 : 136 mslices, 108 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 503 nets
RUN-1001 : 366 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30848, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 30816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.050045s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (124.9%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 3.75, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.146991s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (116.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.150923s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 45416, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.529460s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (135.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 45424, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 45424
PHY-1001 : End DR Iter 1; 0.007959s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (196.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.897907s wall, 1.921875s user + 0.187500s system = 2.109375s CPU (111.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.164162s wall, 2.250000s user + 0.218750s system = 2.468750s CPU (114.1%)

RUN-1004 : used memory is 657 MB, reserved memory is 702 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      475   out of  19600    2.42%
#reg                       62   out of  19600    0.32%
#le                       475
  #lut only               413   out of    475   86.95%
  #reg only                 0   out of    475    0.00%
  #lut&reg                 62   out of    475   13.05%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |475   |317    |158    |62     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       316   
    #2         2        34   
    #3         3        13   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      12   
  Average     2.53           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 306
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 503, pip num: 3579
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 696 valid insts, and 12689 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.109342s wall, 10.406250s user + 0.031250s system = 10.437500s CPU (494.8%)

RUN-1004 : used memory is 657 MB, reserved memory is 701 MB, peak memory is 989 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.438027s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (100.0%)

RUN-1004 : used memory is 690 MB, reserved memory is 734 MB, peak memory is 989 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.395276s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (7.3%)

RUN-1004 : used memory is 698 MB, reserved memory is 743 MB, peak memory is 989 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.161450s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (25.3%)

RUN-1004 : used memory is 656 MB, reserved memory is 701 MB, peak memory is 989 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 963/687 useful/useless nets, 515/356 useful/useless insts
SYN-1015 : Optimize round 1, 952 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 498/12 useful/useless nets, 265/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/120 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              177
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     62
  #LATCH                    0
#MACRO_ADD                 36
#MACRO_EQ                   6
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |62     |47     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 721/6 useful/useless nets, 389/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 343/58 useful/useless nets, 268/0 useful/useless insts
SYN-1032 : 1093/2 useful/useless nets, 810/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14365.62 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14365.69 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.49), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.47), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14365.75 sec
SYN-3001 : Mapper mapped 118 instances into 51 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               532
  #lut4                   125
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                      532   out of  19600    2.71%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |358    |62     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |146    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 437 instances
RUN-1001 : 160 luts, 54 seqs, 136 mslices, 25 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 571 nets
RUN-1001 : 434 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 435 instances, 160 luts, 54 seqs, 161 slices, 28 macros(161 instances: 136 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 130238
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 435.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2775): len = 95537.8, overlap = 11.25
PHY-3002 : Step(2776): len = 79530.1, overlap = 4.5
PHY-3002 : Step(2777): len = 60302.8, overlap = 9
PHY-3002 : Step(2778): len = 50014, overlap = 9
PHY-3002 : Step(2779): len = 41505.4, overlap = 9
PHY-3002 : Step(2780): len = 36455.8, overlap = 9
PHY-3002 : Step(2781): len = 30636.9, overlap = 11.25
PHY-3002 : Step(2782): len = 26341.4, overlap = 12.25
PHY-3002 : Step(2783): len = 23920.9, overlap = 9.25
PHY-3002 : Step(2784): len = 21064.2, overlap = 9.75
PHY-3002 : Step(2785): len = 20144.9, overlap = 19.0313
PHY-3002 : Step(2786): len = 19453.3, overlap = 25.0625
PHY-3002 : Step(2787): len = 18351.3, overlap = 23.8125
PHY-3002 : Step(2788): len = 18269.4, overlap = 24.0938
PHY-3002 : Step(2789): len = 16621.1, overlap = 26.875
PHY-3002 : Step(2790): len = 16393.7, overlap = 31.125
PHY-3002 : Step(2791): len = 16140.3, overlap = 30.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50406e-05
PHY-3002 : Step(2792): len = 16174.4, overlap = 28.4375
PHY-3002 : Step(2793): len = 16262.6, overlap = 26.1875
PHY-3002 : Step(2794): len = 16066.9, overlap = 26.375
PHY-3002 : Step(2795): len = 15819.7, overlap = 29.9375
PHY-3002 : Step(2796): len = 15648.3, overlap = 32.7188
PHY-3002 : Step(2797): len = 15492.9, overlap = 34.0625
PHY-3002 : Step(2798): len = 15268.8, overlap = 34.6875
PHY-3002 : Step(2799): len = 15232.7, overlap = 32.8125
PHY-3002 : Step(2800): len = 15257.4, overlap = 31
PHY-3002 : Step(2801): len = 15110.5, overlap = 30.2188
PHY-3002 : Step(2802): len = 14925, overlap = 29.875
PHY-3002 : Step(2803): len = 14831.7, overlap = 32.8438
PHY-3002 : Step(2804): len = 14768.8, overlap = 32.8438
PHY-3002 : Step(2805): len = 14918.5, overlap = 32.5
PHY-3002 : Step(2806): len = 14746.7, overlap = 30.1563
PHY-3002 : Step(2807): len = 14781.3, overlap = 30.4688
PHY-3002 : Step(2808): len = 14832.2, overlap = 27.8438
PHY-3002 : Step(2809): len = 14810.8, overlap = 26.25
PHY-3002 : Step(2810): len = 14131.6, overlap = 25.7813
PHY-3002 : Step(2811): len = 14054.9, overlap = 27.8438
PHY-3002 : Step(2812): len = 14062.1, overlap = 27.6563
PHY-3002 : Step(2813): len = 13007.4, overlap = 27.9063
PHY-3002 : Step(2814): len = 12966.4, overlap = 26.0938
PHY-3002 : Step(2815): len = 12903.3, overlap = 23.8438
PHY-3002 : Step(2816): len = 12371.1, overlap = 26
PHY-3002 : Step(2817): len = 12321.9, overlap = 26
PHY-3002 : Step(2818): len = 12198.3, overlap = 30.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00811e-05
PHY-3002 : Step(2819): len = 12103.4, overlap = 28.25
PHY-3002 : Step(2820): len = 12100.8, overlap = 28.25
PHY-3002 : Step(2821): len = 12100.8, overlap = 28.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.01623e-05
PHY-3002 : Step(2822): len = 12174.8, overlap = 28.25
PHY-3002 : Step(2823): len = 12174.8, overlap = 28.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000120325
PHY-3002 : Step(2824): len = 12256.9, overlap = 25.8125
PHY-3002 : Step(2825): len = 12268.6, overlap = 25.625
PHY-3002 : Step(2826): len = 12424.4, overlap = 18
PHY-3002 : Step(2827): len = 12482.4, overlap = 19.625
PHY-3002 : Step(2828): len = 12337.2, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (308.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.87452e-06
PHY-3002 : Step(2829): len = 13209.9, overlap = 32.9688
PHY-3002 : Step(2830): len = 13209.9, overlap = 32.9688
PHY-3002 : Step(2831): len = 13107.2, overlap = 32.5938
PHY-3002 : Step(2832): len = 13108.7, overlap = 32.5938
PHY-3002 : Step(2833): len = 13224.7, overlap = 32.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.74903e-06
PHY-3002 : Step(2834): len = 13132.4, overlap = 32.1563
PHY-3002 : Step(2835): len = 13132.4, overlap = 32.1563
PHY-3002 : Step(2836): len = 13300.7, overlap = 29.0313
PHY-3002 : Step(2837): len = 13300.7, overlap = 29.0313
PHY-3002 : Step(2838): len = 13240.7, overlap = 28.5938
PHY-3002 : Step(2839): len = 13245.5, overlap = 28.5938
PHY-3002 : Step(2840): len = 13245.5, overlap = 28.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54981e-05
PHY-3002 : Step(2841): len = 13710.9, overlap = 19.9375
PHY-3002 : Step(2842): len = 13710.9, overlap = 19.9375
PHY-3002 : Step(2843): len = 13596.9, overlap = 19.0938
PHY-3002 : Step(2844): len = 13595, overlap = 19.5
PHY-3002 : Step(2845): len = 13595, overlap = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71227e-05
PHY-3002 : Step(2846): len = 14306.1, overlap = 30.4063
PHY-3002 : Step(2847): len = 14306.1, overlap = 30.4063
PHY-3002 : Step(2848): len = 14177.7, overlap = 30.625
PHY-3002 : Step(2849): len = 14177.7, overlap = 30.625
PHY-3002 : Step(2850): len = 14155.4, overlap = 33.9063
PHY-3002 : Step(2851): len = 14155.4, overlap = 33.9063
PHY-3002 : Step(2852): len = 14132, overlap = 33.6563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.42454e-05
PHY-3002 : Step(2853): len = 14624.2, overlap = 26.4375
PHY-3002 : Step(2854): len = 14624.2, overlap = 26.4375
PHY-3002 : Step(2855): len = 14487.7, overlap = 28.4688
PHY-3002 : Step(2856): len = 14485.9, overlap = 28.4688
PHY-3002 : Step(2857): len = 14466.5, overlap = 26.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.84908e-05
PHY-3002 : Step(2858): len = 14743.5, overlap = 25.625
PHY-3002 : Step(2859): len = 14768.2, overlap = 25.625
PHY-3002 : Step(2860): len = 14835.4, overlap = 21.3438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 47.81 peak overflow 3.22
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 20224, over cnt = 24(0%), over = 35, worst = 2
PHY-1002 : len = 20496, over cnt = 13(0%), over = 16, worst = 2
PHY-1002 : len = 20464, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 20528, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043241s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (252.9%)

PHY-1001 : Congestion index: top1 = 13.75, top5 = 2.50, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.118150s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (158.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1918, tnet num: 569, tinst num: 435, tnode num: 2132, tedge num: 2982.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.269663s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.418694s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (115.7%)

OPT-1001 : End physical optimization;  0.426593s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (113.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 160 LUT to BLE ...
SYN-4008 : Packed 160 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 160/383 primitive instances ...
PHY-3001 : End packing;  0.025572s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (122.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 311 instances
RUN-1001 : 136 mslices, 113 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 517 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 309 instances, 249 slices, 28 macros(161 instances: 136 mslices 25 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 14689.2, Over = 21.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.23682e-05
PHY-3002 : Step(2861): len = 14118.1, overlap = 22.75
PHY-3002 : Step(2862): len = 14118.1, overlap = 22.75
PHY-3002 : Step(2863): len = 13983.3, overlap = 23.5
PHY-3002 : Step(2864): len = 13983.3, overlap = 23.5
PHY-3002 : Step(2865): len = 13889.3, overlap = 23.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47364e-05
PHY-3002 : Step(2866): len = 14102.5, overlap = 23.75
PHY-3002 : Step(2867): len = 14102.5, overlap = 23.75
PHY-3002 : Step(2868): len = 14056.3, overlap = 23.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.94728e-05
PHY-3002 : Step(2869): len = 14357.9, overlap = 24
PHY-3002 : Step(2870): len = 14357.9, overlap = 24
PHY-3002 : Step(2871): len = 14291.7, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040968s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (152.6%)

PHY-3001 : Trial Legalized: Len = 18104.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0031043
PHY-3002 : Step(2872): len = 16566.2, overlap = 4
PHY-3002 : Step(2873): len = 16398.8, overlap = 3.75
PHY-3002 : Step(2874): len = 15992.9, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006497s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 17302.2, Over = 0
PHY-3001 : End spreading;  0.003029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 17302.2, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26920, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 27024, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 27056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037600s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.7%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.123749s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (126.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1759, tnet num: 515, tinst num: 309, tnode num: 1922, tedge num: 2795.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.295846s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (105.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.452257s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (110.6%)

OPT-1001 : End physical optimization;  0.459451s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (108.8%)

RUN-1003 : finish command "place" in  3.658124s wall, 5.406250s user + 1.796875s system = 7.203125s CPU (196.9%)

RUN-1004 : used memory is 656 MB, reserved memory is 701 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                 0   out of    482    0.00%
  #lut&reg                 62   out of    482   12.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |321    |161    |62     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 311 instances
RUN-1001 : 136 mslices, 113 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 517 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 69 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 26920, over cnt = 8(0%), over = 9, worst = 2
PHY-1002 : len = 27024, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 27056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036619s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (128.0%)

PHY-1001 : Congestion index: top1 = 15.63, top5 = 4.38, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.122770s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.148266s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 9072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 63% nets.
PHY-1002 : len = 47016, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47016
PHY-1001 : End Routed; 0.427513s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (157.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.740586s wall, 1.937500s user + 0.093750s system = 2.031250s CPU (116.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.972821s wall, 2.171875s user + 0.156250s system = 2.328125s CPU (118.0%)

RUN-1004 : used memory is 659 MB, reserved memory is 703 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                 0   out of    482    0.00%
  #lut&reg                 62   out of    482   12.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |321    |161    |62     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       330   
    #2         2        34   
    #3         3        13   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      12   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 311
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 517, pip num: 3608
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 707 valid insts, and 12860 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.257240s wall, 10.937500s user + 0.109375s system = 11.046875s CPU (489.4%)

RUN-1004 : used memory is 660 MB, reserved memory is 703 MB, peak memory is 989 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.417219s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (100.3%)

RUN-1004 : used memory is 693 MB, reserved memory is 737 MB, peak memory is 989 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.383940s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 701 MB, reserved memory is 746 MB, peak memory is 989 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.127085s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (22.3%)

RUN-1004 : used memory is 659 MB, reserved memory is 704 MB, peak memory is 989 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 963/687 useful/useless nets, 515/356 useful/useless insts
SYN-1015 : Optimize round 1, 952 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 498/12 useful/useless nets, 265/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/120 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              177
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     62
  #LATCH                    0
#MACRO_ADD                 36
#MACRO_EQ                   6
#MACRO_MUX                100

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |62     |47     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 343/58 useful/useless nets, 268/0 useful/useless insts
SYN-1032 : 1099/2 useful/useless nets, 810/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=0, #lut = 0 (0.00), #lev = 0 (0.00)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 1 instances into 1 LUTs, name keeping = 100%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14473.32 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14473.38 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.49), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.47), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14473.44 sec
SYN-3001 : Mapper mapped 118 instances into 51 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               532
  #lut4                   125
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             358

Utilization Statistics
#lut                      532   out of  19600    2.71%
#reg                       62   out of  19600    0.32%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |174    |358    |62     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |146    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 0 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (30 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 437 instances
RUN-1001 : 160 luts, 54 seqs, 136 mslices, 25 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 577 nets
RUN-1001 : 434 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 435 instances, 160 luts, 54 seqs, 161 slices, 28 macros(161 instances: 136 mslices 25 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 131200
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 435.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2875): len = 98343, overlap = 9
PHY-3002 : Step(2876): len = 85876.2, overlap = 11.25
PHY-3002 : Step(2877): len = 63312.9, overlap = 11.25
PHY-3002 : Step(2878): len = 51774.6, overlap = 9
PHY-3002 : Step(2879): len = 45174.4, overlap = 9
PHY-3002 : Step(2880): len = 38755.7, overlap = 9
PHY-3002 : Step(2881): len = 31753.3, overlap = 11.25
PHY-3002 : Step(2882): len = 27788.9, overlap = 10.25
PHY-3002 : Step(2883): len = 26033.4, overlap = 6.75
PHY-3002 : Step(2884): len = 23493.6, overlap = 13.1875
PHY-3002 : Step(2885): len = 22525, overlap = 15.625
PHY-3002 : Step(2886): len = 21696.1, overlap = 24.0938
PHY-3002 : Step(2887): len = 20392.8, overlap = 23.6563
PHY-3002 : Step(2888): len = 20266.4, overlap = 24.0938
PHY-3002 : Step(2889): len = 19683.3, overlap = 24.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.37621e-05
PHY-3002 : Step(2890): len = 19487.3, overlap = 22.7813
PHY-3002 : Step(2891): len = 19471.8, overlap = 24.7813
PHY-3002 : Step(2892): len = 19387.3, overlap = 24.5313
PHY-3002 : Step(2893): len = 19369.9, overlap = 22.1875
PHY-3002 : Step(2894): len = 19211.1, overlap = 26.6875
PHY-3002 : Step(2895): len = 19005.7, overlap = 26.25
PHY-3002 : Step(2896): len = 18911.7, overlap = 26.8438
PHY-3002 : Step(2897): len = 18896.5, overlap = 26.1875
PHY-3002 : Step(2898): len = 18166.4, overlap = 25.5
PHY-3002 : Step(2899): len = 18082.8, overlap = 27.4688
PHY-3002 : Step(2900): len = 17871.2, overlap = 27.0938
PHY-3002 : Step(2901): len = 17792.4, overlap = 24.3125
PHY-3002 : Step(2902): len = 17873.6, overlap = 24.2188
PHY-3002 : Step(2903): len = 18039.7, overlap = 23.5
PHY-3002 : Step(2904): len = 17857, overlap = 20.625
PHY-3002 : Step(2905): len = 17913.1, overlap = 20.3125
PHY-3002 : Step(2906): len = 17717.7, overlap = 17.875
PHY-3002 : Step(2907): len = 17397.1, overlap = 14.125
PHY-3002 : Step(2908): len = 16878, overlap = 20.2813
PHY-3002 : Step(2909): len = 16734.9, overlap = 25.3438
PHY-3002 : Step(2910): len = 16691.1, overlap = 24
PHY-3002 : Step(2911): len = 16350.4, overlap = 24.625
PHY-3002 : Step(2912): len = 16083.7, overlap = 20.75
PHY-3002 : Step(2913): len = 15979.6, overlap = 25.1875
PHY-3002 : Step(2914): len = 15716.9, overlap = 30.2188
PHY-3002 : Step(2915): len = 15660.5, overlap = 30.3125
PHY-3002 : Step(2916): len = 15654, overlap = 30.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.75241e-05
PHY-3002 : Step(2917): len = 15706.3, overlap = 30.4063
PHY-3002 : Step(2918): len = 15721.9, overlap = 30.4063
PHY-3002 : Step(2919): len = 15721.9, overlap = 30.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000135048
PHY-3002 : Step(2920): len = 15663.5, overlap = 29.2813
PHY-3002 : Step(2921): len = 15663.5, overlap = 29.2813
PHY-3002 : Step(2922): len = 15754.3, overlap = 27.0938
PHY-3002 : Step(2923): len = 15763.6, overlap = 27.0938
PHY-3002 : Step(2924): len = 15763.6, overlap = 27.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000270097
PHY-3002 : Step(2925): len = 15941.5, overlap = 20.7188
PHY-3002 : Step(2926): len = 15941.5, overlap = 20.7188
PHY-3002 : Step(2927): len = 15952.4, overlap = 24.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013595s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (114.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.93012e-06
PHY-3002 : Step(2928): len = 16470.7, overlap = 35.875
PHY-3002 : Step(2929): len = 16469.9, overlap = 36.0625
PHY-3002 : Step(2930): len = 16461.3, overlap = 38.5313
PHY-3002 : Step(2931): len = 16487.1, overlap = 38.3125
PHY-3002 : Step(2932): len = 16340.1, overlap = 35.0625
PHY-3002 : Step(2933): len = 16351.8, overlap = 35.25
PHY-3002 : Step(2934): len = 16368.4, overlap = 34.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.86024e-06
PHY-3002 : Step(2935): len = 16346, overlap = 31.9375
PHY-3002 : Step(2936): len = 16346, overlap = 31.9375
PHY-3002 : Step(2937): len = 16395.7, overlap = 29.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.57205e-05
PHY-3002 : Step(2938): len = 16842.6, overlap = 28.0313
PHY-3002 : Step(2939): len = 16842.6, overlap = 28.0313
PHY-3002 : Step(2940): len = 16798.4, overlap = 27.0938
PHY-3002 : Step(2941): len = 16807.9, overlap = 27.1875
PHY-3002 : Step(2942): len = 16856.9, overlap = 26.7813
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31442e-05
PHY-3002 : Step(2943): len = 17558.6, overlap = 38.5625
PHY-3002 : Step(2944): len = 17558.6, overlap = 38.5625
PHY-3002 : Step(2945): len = 17514.6, overlap = 37.2813
PHY-3002 : Step(2946): len = 17529.6, overlap = 37.375
PHY-3002 : Step(2947): len = 17615.4, overlap = 34.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.62883e-05
PHY-3002 : Step(2948): len = 18038.9, overlap = 26.625
PHY-3002 : Step(2949): len = 18038.9, overlap = 26.625
PHY-3002 : Step(2950): len = 17974.2, overlap = 26.2188
PHY-3002 : Step(2951): len = 17977.2, overlap = 26.2188
PHY-3002 : Step(2952): len = 18000.6, overlap = 20.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.25766e-05
PHY-3002 : Step(2953): len = 18226.8, overlap = 20.6875
PHY-3002 : Step(2954): len = 18250.2, overlap = 20.125
PHY-3002 : Step(2955): len = 18349.9, overlap = 17.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 36.16 peak overflow 2.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25056, over cnt = 31(0%), over = 48, worst = 3
PHY-1002 : len = 25336, over cnt = 18(0%), over = 25, worst = 3
PHY-1002 : len = 25376, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 25376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038448s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (203.2%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 3.13, top10 = 1.25, top15 = 0.63.
PHY-1001 : End incremental global routing;  0.107408s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (130.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1936, tnet num: 575, tinst num: 435, tnode num: 2154, tedge num: 3012.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.270621s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.406533s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (111.5%)

OPT-1001 : End physical optimization;  0.414544s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (135.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 160 LUT to BLE ...
SYN-4008 : Packed 160 LUT and 54 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 106 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 160/383 primitive instances ...
PHY-3001 : End packing;  0.022462s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (139.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 307 instances, 247 slices, 28 macros(161 instances: 136 mslices 25 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 18296.4, Over = 19.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.97267e-05
PHY-3002 : Step(2956): len = 17750.2, overlap = 19.75
PHY-3002 : Step(2957): len = 17750.2, overlap = 19.75
PHY-3002 : Step(2958): len = 17637, overlap = 20.75
PHY-3002 : Step(2959): len = 17637, overlap = 20.75
PHY-3002 : Step(2960): len = 17487.7, overlap = 20.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.94534e-05
PHY-3002 : Step(2961): len = 17732.8, overlap = 20.25
PHY-3002 : Step(2962): len = 17732.8, overlap = 20.25
PHY-3002 : Step(2963): len = 17729.3, overlap = 19.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.89067e-05
PHY-3002 : Step(2964): len = 18151, overlap = 17
PHY-3002 : Step(2965): len = 18151, overlap = 17
PHY-3002 : Step(2966): len = 18041.4, overlap = 16.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038009s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.2%)

PHY-3001 : Trial Legalized: Len = 20822.4
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2967): len = 18803.3, overlap = 5.25
PHY-3002 : Step(2968): len = 18632.8, overlap = 5.75
PHY-3002 : Step(2969): len = 18324.7, overlap = 6.25
PHY-3002 : Step(2970): len = 18261.9, overlap = 6.5
PHY-3002 : Step(2971): len = 18261.9, overlap = 6.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.75572e-05
PHY-3002 : Step(2972): len = 18235.1, overlap = 6.5
PHY-3002 : Step(2973): len = 18235.1, overlap = 6.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.51144e-05
PHY-3002 : Step(2974): len = 18264.9, overlap = 6.25
PHY-3002 : Step(2975): len = 18264.9, overlap = 6.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006211s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19908.4, Over = 0
PHY-3001 : End spreading;  0.002834s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19908.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30208, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 30256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.026665s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (234.4%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.107463s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (130.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 1779, tnet num: 521, tinst num: 307, tnode num: 1948, tedge num: 2828.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.257611s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.400542s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (109.2%)

OPT-1001 : End physical optimization;  0.407166s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (107.5%)

RUN-1003 : finish command "place" in  3.332272s wall, 5.281250s user + 1.328125s system = 6.609375s CPU (198.3%)

RUN-1004 : used memory is 659 MB, reserved memory is 703 MB, peak memory is 989 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                 0   out of    482    0.00%
  #lut&reg                 62   out of    482   12.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |321    |161    |62     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 309 instances
RUN-1001 : 136 mslices, 111 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 523 nets
RUN-1001 : 380 nets have 2 pins
RUN-1001 : 75 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30208, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 30256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.028231s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.7%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End global routing;  0.116526s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (120.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.138633s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (90.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 8208, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 64% nets.
PHY-1002 : len = 47352, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End Routed; 0.534338s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (146.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 47344, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 47344
PHY-1001 : End DR Iter 1; 0.007731s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.850433s wall, 2.062500s user + 0.109375s system = 2.171875s CPU (117.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.069242s wall, 2.312500s user + 0.125000s system = 2.437500s CPU (117.8%)

RUN-1004 : used memory is 666 MB, reserved memory is 710 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      482   out of  19600    2.46%
#reg                       62   out of  19600    0.32%
#le                       482
  #lut only               420   out of    482   87.14%
  #reg only                 0   out of    482    0.00%
  #lut&reg                 62   out of    482   12.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       4   out of     16   25.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |482   |321    |161    |62     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       330   
    #2         2        40   
    #3         3        13   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      12   
  Average     2.48           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 309
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 523, pip num: 3670
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 684 valid insts, and 12975 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.703726s wall, 9.250000s user + 0.046875s system = 9.296875s CPU (545.7%)

RUN-1004 : used memory is 666 MB, reserved memory is 710 MB, peak memory is 990 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.343163s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (100.0%)

RUN-1004 : used memory is 700 MB, reserved memory is 744 MB, peak memory is 990 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.101392s wall, 0.484375s user + 0.078125s system = 0.562500s CPU (7.9%)

RUN-1004 : used memory is 707 MB, reserved memory is 752 MB, peak memory is 990 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.849645s wall, 2.031250s user + 0.093750s system = 2.125000s CPU (24.0%)

RUN-1004 : used memory is 663 MB, reserved memory is 708 MB, peak memory is 990 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1063/587 useful/useless nets, 584/287 useful/useless insts
SYN-1015 : Optimize round 1, 818 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 498/12 useful/useless nets, 265/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/120 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              210
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                     95
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   7
#MACRO_MUX                132

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |95     |50     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 1 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 343/58 useful/useless nets, 268/0 useful/useless insts
SYN-1032 : 1302/2 useful/useless nets, 982/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 42 (3.24), #lev = 4 (3.66)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 42 (3.24), #lev = 3 (2.74)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 73 instances into 43 LUTs, name keeping = 76%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14548.82 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14548.88 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.49), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.47), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14548.94 sec
SYN-3001 : Mapper mapped 118 instances into 51 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               641
  #lut4                   167
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             425

Utilization Statistics
#lut                      641   out of  19600    3.27%
#reg                       95   out of  19600    0.48%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |216    |425    |95     |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |146    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 33 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.071481s wall, 1.156250s user + 0.078125s system = 1.234375s CPU (115.2%)

RUN-1004 : used memory is 662 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 538 instances
RUN-1001 : 202 luts, 86 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 709 nets
RUN-1001 : 537 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 42 nets have [6 - 10] pins
RUN-1001 : 15 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 536 instances, 202 luts, 86 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 173137
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 536.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2976): len = 113614, overlap = 9
PHY-3002 : Step(2977): len = 92147.8, overlap = 4.5
PHY-3002 : Step(2978): len = 63947.6, overlap = 6.75
PHY-3002 : Step(2979): len = 55767.2, overlap = 6.75
PHY-3002 : Step(2980): len = 44511.5, overlap = 9
PHY-3002 : Step(2981): len = 40794.3, overlap = 9
PHY-3002 : Step(2982): len = 33142.6, overlap = 12
PHY-3002 : Step(2983): len = 28951.5, overlap = 11.5
PHY-3002 : Step(2984): len = 27615.4, overlap = 6.75
PHY-3002 : Step(2985): len = 23895.7, overlap = 9
PHY-3002 : Step(2986): len = 22704.5, overlap = 10.5
PHY-3002 : Step(2987): len = 22479, overlap = 9.75
PHY-3002 : Step(2988): len = 20237.7, overlap = 9.75
PHY-3002 : Step(2989): len = 19948.7, overlap = 9
PHY-3002 : Step(2990): len = 19706.2, overlap = 8.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000185347
PHY-3002 : Step(2991): len = 19234.1, overlap = 2
PHY-3002 : Step(2992): len = 18861, overlap = 4
PHY-3002 : Step(2993): len = 18591.9, overlap = 6
PHY-3002 : Step(2994): len = 18494.9, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000370693
PHY-3002 : Step(2995): len = 18447.6, overlap = 1.75
PHY-3002 : Step(2996): len = 18357.6, overlap = 1.5
PHY-3002 : Step(2997): len = 17860.5, overlap = 5.25
PHY-3002 : Step(2998): len = 17840, overlap = 5.25
PHY-3002 : Step(2999): len = 17532.3, overlap = 7.3125
PHY-3002 : Step(3000): len = 17532.3, overlap = 7.3125
PHY-3002 : Step(3001): len = 17543, overlap = 5.0625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000741387
PHY-3002 : Step(3002): len = 17400.1, overlap = 3.0625
PHY-3002 : Step(3003): len = 17400.1, overlap = 3.0625
PHY-3002 : Step(3004): len = 17322.3, overlap = 5.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011657s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (402.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.68801e-06
PHY-3002 : Step(3005): len = 17035.8, overlap = 16.375
PHY-3002 : Step(3006): len = 17043, overlap = 15.9375
PHY-3002 : Step(3007): len = 16447.5, overlap = 18.1563
PHY-3002 : Step(3008): len = 16470.1, overlap = 18.125
PHY-3002 : Step(3009): len = 16642.1, overlap = 20.0625
PHY-3002 : Step(3010): len = 16898.7, overlap = 18
PHY-3002 : Step(3011): len = 16654.8, overlap = 17.5625
PHY-3002 : Step(3012): len = 16577.4, overlap = 18.125
PHY-3002 : Step(3013): len = 16570.6, overlap = 16
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1376e-05
PHY-3002 : Step(3014): len = 16383.7, overlap = 16.3125
PHY-3002 : Step(3015): len = 16383.7, overlap = 16.3125
PHY-3002 : Step(3016): len = 16263.1, overlap = 17.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.2752e-05
PHY-3002 : Step(3017): len = 16427.2, overlap = 19.5938
PHY-3002 : Step(3018): len = 16427.2, overlap = 19.5938
PHY-3002 : Step(3019): len = 16340.7, overlap = 20.0313
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0432e-05
PHY-3002 : Step(3020): len = 16711.3, overlap = 39.8125
PHY-3002 : Step(3021): len = 16711.3, overlap = 39.8125
PHY-3002 : Step(3022): len = 16538.6, overlap = 41.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.08641e-05
PHY-3002 : Step(3023): len = 16942.6, overlap = 32.875
PHY-3002 : Step(3024): len = 16942.6, overlap = 32.875
PHY-3002 : Step(3025): len = 16832.6, overlap = 33.0938
PHY-3002 : Step(3026): len = 16832.6, overlap = 33.0938
PHY-3002 : Step(3027): len = 16834.8, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.17282e-05
PHY-3002 : Step(3028): len = 17272.8, overlap = 21.3125
PHY-3002 : Step(3029): len = 17272.8, overlap = 21.3125
PHY-3002 : Step(3030): len = 17241.6, overlap = 18.8438
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 43.34 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 25472, over cnt = 40(0%), over = 61, worst = 2
PHY-1002 : len = 25904, over cnt = 16(0%), over = 21, worst = 2
PHY-1002 : len = 26104, over cnt = 5(0%), over = 6, worst = 2
PHY-1002 : len = 26152, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 26152, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.046293s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (236.3%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 2.50, top10 = 1.32, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.117210s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (173.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2385, tnet num: 707, tinst num: 536, tnode num: 2700, tedge num: 3764.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.243917s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (108.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.393988s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (126.9%)

OPT-1001 : End physical optimization;  0.402336s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (124.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 202 LUT to BLE ...
SYN-4008 : Packed 202 LUT and 86 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 202/452 primitive instances ...
PHY-3001 : End packing;  0.027766s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (112.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 355 instances
RUN-1001 : 153 mslices, 139 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 623 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 353 instances, 292 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 17229.2, Over = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.29856e-05
PHY-3002 : Step(3031): len = 16775.7, overlap = 24.25
PHY-3002 : Step(3032): len = 16775.7, overlap = 24.25
PHY-3002 : Step(3033): len = 16711.5, overlap = 26
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.59712e-05
PHY-3002 : Step(3034): len = 16810.3, overlap = 26.75
PHY-3002 : Step(3035): len = 16810.3, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.19423e-05
PHY-3002 : Step(3036): len = 17440.8, overlap = 22.25
PHY-3002 : Step(3037): len = 17440.8, overlap = 22.25
PHY-3002 : Step(3038): len = 17367.3, overlap = 20.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027247s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (229.4%)

PHY-3001 : Trial Legalized: Len = 21958.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0294173
PHY-3002 : Step(3039): len = 21629.3, overlap = 0
PHY-3002 : Step(3040): len = 21500.3, overlap = 0
PHY-3002 : Step(3041): len = 20971.4, overlap = 2.25
PHY-3002 : Step(3042): len = 20743.5, overlap = 2.25
PHY-3002 : Step(3043): len = 20480.7, overlap = 2.75
PHY-3002 : Step(3044): len = 20354.6, overlap = 3.5
PHY-3002 : Step(3045): len = 20088.1, overlap = 4.75
PHY-3002 : Step(3046): len = 19763, overlap = 5.25
PHY-3002 : Step(3047): len = 19763, overlap = 5.25
PHY-3002 : Step(3048): len = 19558.1, overlap = 5.25
PHY-3002 : Step(3049): len = 19543.2, overlap = 5.25
PHY-3002 : Step(3050): len = 19533.6, overlap = 5.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006398s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (244.2%)

PHY-3001 : Legalized: Len = 20733.1, Over = 0
PHY-3001 : End spreading;  0.003469s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 20733.1, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35408, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 35424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 35448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.037705s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.119277s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2129, tnet num: 621, tinst num: 353, tnode num: 2360, tedge num: 3463.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255413s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (110.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.413782s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (102.0%)

OPT-1001 : End physical optimization;  0.420816s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (107.7%)

RUN-1003 : finish command "place" in  2.759237s wall, 3.640625s user + 1.390625s system = 5.031250s CPU (182.3%)

RUN-1004 : used memory is 662 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      576   out of  19600    2.94%
#reg                       95   out of  19600    0.48%
#le                       576
  #lut only               481   out of    576   83.51%
  #reg only                 0   out of    576    0.00%
  #lut&reg                 95   out of    576   16.49%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |576   |389    |187    |95     |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 355 instances
RUN-1001 : 153 mslices, 139 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 623 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 102 nets have [3 - 5] pins
RUN-1001 : 43 nets have [6 - 10] pins
RUN-1001 : 16 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35408, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 35424, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 35448, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.036861s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (296.7%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.116293s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (174.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.215068s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 65% nets.
PHY-1002 : len = 54088, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.464814s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (161.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54104, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54104
PHY-1001 : End DR Iter 1; 0.006420s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (486.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.810407s wall, 2.031250s user + 0.078125s system = 2.109375s CPU (116.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.046192s wall, 2.328125s user + 0.093750s system = 2.421875s CPU (118.4%)

RUN-1004 : used memory is 664 MB, reserved memory is 708 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      576   out of  19600    2.94%
#reg                       95   out of  19600    0.48%
#le                       576
  #lut only               481   out of    576   83.51%
  #reg only                 0   out of    576    0.00%
  #lut&reg                 95   out of    576   16.49%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |576   |389    |187    |95     |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        21   
    #5        5-10      51   
    #6       11-50      13   
    #7       51-100     1    
  Average     2.46           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 355
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 623, pip num: 4279
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 747 valid insts, and 15361 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.831641s wall, 10.109375s user + 0.062500s system = 10.171875s CPU (555.3%)

RUN-1004 : used memory is 665 MB, reserved memory is 708 MB, peak memory is 990 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1094/556 useful/useless nets, 606/265 useful/useless insts
SYN-1015 : Optimize round 1, 775 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 63 better
SYN-1014 : Optimize round 2
SYN-1032 : 498/12 useful/useless nets, 265/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 258/120 useful/useless nets, 133/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 39
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |52     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |24     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 13 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 21 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 343/58 useful/useless nets, 268/0 useful/useless insts
SYN-1032 : 1356/2 useful/useless nets, 1027/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14612.63 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14612.69 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.49), #lev = 4 (2.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 51 (3.47), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14612.75 sec
SYN-3001 : Mapper mapped 118 instances into 51 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               665
  #lut4                   180
  #lut5                    49
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             436

Utilization Statistics
#lut                      665   out of  19600    3.39%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |229    |436    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |51     |146    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.170152s wall, 1.187500s user + 0.062500s system = 1.250000s CPU (106.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 564 instances
RUN-1001 : 215 luts, 96 seqs, 153 mslices, 37 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 744 nets
RUN-1001 : 561 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 47 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 562 instances, 215 luts, 96 seqs, 190 slices, 31 macros(190 instances: 153 mslices 37 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 178658
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 562.
PHY-3001 : End clustering;  0.000033s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3051): len = 123482, overlap = 9
PHY-3002 : Step(3052): len = 113128, overlap = 9
PHY-3002 : Step(3053): len = 76846.8, overlap = 6.75
PHY-3002 : Step(3054): len = 66062.5, overlap = 9
PHY-3002 : Step(3055): len = 55353.6, overlap = 2.25
PHY-3002 : Step(3056): len = 46255, overlap = 9
PHY-3002 : Step(3057): len = 41254.9, overlap = 9
PHY-3002 : Step(3058): len = 33588.4, overlap = 11.25
PHY-3002 : Step(3059): len = 32404.8, overlap = 6.75
PHY-3002 : Step(3060): len = 28686.3, overlap = 11.25
PHY-3002 : Step(3061): len = 27814.6, overlap = 11.75
PHY-3002 : Step(3062): len = 25677.3, overlap = 13
PHY-3002 : Step(3063): len = 24582.8, overlap = 12.75
PHY-3002 : Step(3064): len = 23416.2, overlap = 13.8125
PHY-3002 : Step(3065): len = 22149.3, overlap = 13.9375
PHY-3002 : Step(3066): len = 20938.9, overlap = 13.625
PHY-3002 : Step(3067): len = 20185.6, overlap = 13.75
PHY-3002 : Step(3068): len = 20081.2, overlap = 13.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.67355e-05
PHY-3002 : Step(3069): len = 20178.6, overlap = 11.5
PHY-3002 : Step(3070): len = 20234.3, overlap = 11.5
PHY-3002 : Step(3071): len = 20138.7, overlap = 9
PHY-3002 : Step(3072): len = 20027.8, overlap = 11.5
PHY-3002 : Step(3073): len = 19500.9, overlap = 10.1875
PHY-3002 : Step(3074): len = 19439.7, overlap = 12.5625
PHY-3002 : Step(3075): len = 19045.5, overlap = 14.875
PHY-3002 : Step(3076): len = 18836, overlap = 15
PHY-3002 : Step(3077): len = 18641, overlap = 15.4375
PHY-3002 : Step(3078): len = 18700.2, overlap = 15.1875
PHY-3002 : Step(3079): len = 18315, overlap = 11.875
PHY-3002 : Step(3080): len = 18147.1, overlap = 12.1875
PHY-3002 : Step(3081): len = 18352.4, overlap = 12.5
PHY-3002 : Step(3082): len = 18559.7, overlap = 12.8125
PHY-3002 : Step(3083): len = 18490, overlap = 13.5625
PHY-3002 : Step(3084): len = 18066.9, overlap = 14.125
PHY-3002 : Step(3085): len = 18003.4, overlap = 12.3125
PHY-3002 : Step(3086): len = 17814.7, overlap = 8.3125
PHY-3002 : Step(3087): len = 17249.5, overlap = 14.125
PHY-3002 : Step(3088): len = 16433, overlap = 16.25
PHY-3002 : Step(3089): len = 15816.8, overlap = 17
PHY-3002 : Step(3090): len = 15776.6, overlap = 17.875
PHY-3002 : Step(3091): len = 15482.1, overlap = 16.4688
PHY-3002 : Step(3092): len = 15394.9, overlap = 23.2188
PHY-3002 : Step(3093): len = 15238.5, overlap = 26.4688
PHY-3002 : Step(3094): len = 14971.9, overlap = 24.2188
PHY-3002 : Step(3095): len = 14693, overlap = 27.1875
PHY-3002 : Step(3096): len = 14692.2, overlap = 22.8438
PHY-3002 : Step(3097): len = 14511.7, overlap = 28.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.34709e-05
PHY-3002 : Step(3098): len = 14480.7, overlap = 24.0938
PHY-3002 : Step(3099): len = 14480.7, overlap = 24.0938
PHY-3002 : Step(3100): len = 14390.7, overlap = 26.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000146942
PHY-3002 : Step(3101): len = 14401.4, overlap = 26.7813
PHY-3002 : Step(3102): len = 14401.4, overlap = 26.7813
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000293884
PHY-3002 : Step(3103): len = 14212.8, overlap = 22.375
PHY-3002 : Step(3104): len = 14212.8, overlap = 22.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010943s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (285.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.26212e-06
PHY-3002 : Step(3105): len = 14561.2, overlap = 32.3125
PHY-3002 : Step(3106): len = 14594, overlap = 31.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.52423e-06
PHY-3002 : Step(3107): len = 14579.5, overlap = 30.5
PHY-3002 : Step(3108): len = 14615.6, overlap = 30.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.30485e-05
PHY-3002 : Step(3109): len = 14809.4, overlap = 30.1563
PHY-3002 : Step(3110): len = 14809.4, overlap = 30.1563
PHY-3002 : Step(3111): len = 14696.6, overlap = 29.6563
PHY-3002 : Step(3112): len = 14696.6, overlap = 29.6563
PHY-3002 : Step(3113): len = 14768.8, overlap = 28.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.60969e-05
PHY-3002 : Step(3114): len = 14952.4, overlap = 27.5313
PHY-3002 : Step(3115): len = 14952.4, overlap = 27.5313
PHY-3002 : Step(3116): len = 14857, overlap = 26.4375
PHY-3002 : Step(3117): len = 14857, overlap = 26.4375
PHY-3002 : Step(3118): len = 14851.7, overlap = 24.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.30181e-06
PHY-3002 : Step(3119): len = 15630.2, overlap = 39.7188
PHY-3002 : Step(3120): len = 15630.2, overlap = 39.7188
PHY-3002 : Step(3121): len = 15297.7, overlap = 40.0938
PHY-3002 : Step(3122): len = 15297.7, overlap = 40.0938
PHY-3002 : Step(3123): len = 15320.8, overlap = 40.6875
PHY-3002 : Step(3124): len = 15338.5, overlap = 40.6875
PHY-3002 : Step(3125): len = 15478.1, overlap = 36.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.86036e-05
PHY-3002 : Step(3126): len = 15326.6, overlap = 33.5
PHY-3002 : Step(3127): len = 15365.1, overlap = 33.0938
PHY-3002 : Step(3128): len = 15365.1, overlap = 33.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.72073e-05
PHY-3002 : Step(3129): len = 16458.6, overlap = 24.625
PHY-3002 : Step(3130): len = 16458.6, overlap = 24.625
PHY-3002 : Step(3131): len = 16084.5, overlap = 23.5938
PHY-3002 : Step(3132): len = 16084.5, overlap = 23.5938
PHY-3002 : Step(3133): len = 16103.7, overlap = 23.1875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.03 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 22400, over cnt = 40(0%), over = 64, worst = 2
PHY-1002 : len = 23016, over cnt = 15(0%), over = 20, worst = 2
PHY-1002 : len = 23080, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23080, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 23112, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042399s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (184.3%)

PHY-1001 : Congestion index: top1 = 15.00, top5 = 2.50, top10 = 1.97, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.114019s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (137.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2494, tnet num: 742, tinst num: 562, tnode num: 2839, tedge num: 3941.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.243171s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.390500s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (108.0%)

OPT-1001 : End physical optimization;  0.398293s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (109.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 215 LUT to BLE ...
SYN-4008 : Packed 215 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 119 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 215/468 primitive instances ...
PHY-3001 : End packing;  0.029508s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (158.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 367 instances
RUN-1001 : 153 mslices, 151 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 465 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 365 instances, 304 slices, 31 macros(190 instances: 153 mslices 37 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15899.2, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45139e-05
PHY-3002 : Step(3134): len = 15330.8, overlap = 26.25
PHY-3002 : Step(3135): len = 15324.5, overlap = 26.25
PHY-3002 : Step(3136): len = 15158.5, overlap = 28.25
PHY-3002 : Step(3137): len = 15127.8, overlap = 31.25
PHY-3002 : Step(3138): len = 14892.8, overlap = 28.5
PHY-3002 : Step(3139): len = 14892.8, overlap = 28.5
PHY-3002 : Step(3140): len = 14746.3, overlap = 31
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.90278e-05
PHY-3002 : Step(3141): len = 15208.6, overlap = 27.25
PHY-3002 : Step(3142): len = 15208.6, overlap = 27.25
PHY-3002 : Step(3143): len = 15127.9, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.80557e-05
PHY-3002 : Step(3144): len = 15699.4, overlap = 27.5
PHY-3002 : Step(3145): len = 15699.4, overlap = 27.5
PHY-3002 : Step(3146): len = 15624.4, overlap = 28.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039929s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (195.7%)

PHY-3001 : Trial Legalized: Len = 21553.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00880222
PHY-3002 : Step(3147): len = 21311.6, overlap = 0
PHY-3002 : Step(3148): len = 20320, overlap = 1.25
PHY-3002 : Step(3149): len = 20286.8, overlap = 1.5
PHY-3002 : Step(3150): len = 19373.1, overlap = 3.25
PHY-3002 : Step(3151): len = 18940.6, overlap = 3.75
PHY-3002 : Step(3152): len = 18939.8, overlap = 3.75
PHY-3002 : Step(3153): len = 18135, overlap = 5.75
PHY-3002 : Step(3154): len = 18026.4, overlap = 6.5
PHY-3002 : Step(3155): len = 18019.8, overlap = 7
PHY-3002 : Step(3156): len = 18043.1, overlap = 6.75
PHY-3002 : Step(3157): len = 18043.1, overlap = 6.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0176044
PHY-3002 : Step(3158): len = 18048.8, overlap = 7.25
PHY-3002 : Step(3159): len = 18048.8, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006249s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19721.3, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.002980s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (524.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 1, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 19765.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32656, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 32728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030247s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (309.9%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.112420s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (152.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2212, tnet num: 646, tinst num: 365, tnode num: 2467, tedge num: 3611.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255105s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (104.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.406990s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (115.2%)

OPT-1001 : End physical optimization;  0.414172s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (113.2%)

RUN-1003 : finish command "place" in  3.471651s wall, 5.296875s user + 1.562500s system = 6.859375s CPU (197.6%)

RUN-1004 : used memory is 664 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      595   out of  19600    3.04%
#reg                      105   out of  19600    0.54%
#le                       595
  #lut only               490   out of    595   82.35%
  #reg only                 0   out of    595    0.00%
  #lut&reg                105   out of    595   17.65%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |595   |405    |190    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 367 instances
RUN-1001 : 153 mslices, 151 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 648 nets
RUN-1001 : 465 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 32656, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 32728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029970s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.88, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.116710s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.204096s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 11368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 58288, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.432248s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (144.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 58296, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.007734s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 58288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 58288
PHY-1001 : End DR Iter 2; 0.007280s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.767954s wall, 1.843750s user + 0.109375s system = 1.953125s CPU (110.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.990942s wall, 2.078125s user + 0.109375s system = 2.187500s CPU (109.9%)

RUN-1004 : used memory is 665 MB, reserved memory is 708 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      595   out of  19600    3.04%
#reg                      105   out of  19600    0.54%
#le                       595
  #lut only               490   out of    595   82.35%
  #reg only                 0   out of    595    0.00%
  #lut&reg                105   out of    595   17.65%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |595   |405    |190    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       415   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.44           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 367
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 648, pip num: 4523
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 772 valid insts, and 16087 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.842543s wall, 10.968750s user + 0.015625s system = 10.984375s CPU (596.2%)

RUN-1004 : used memory is 665 MB, reserved memory is 708 MB, peak memory is 990 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.362479s wall, 1.359375s user + 0.046875s system = 1.406250s CPU (103.2%)

RUN-1004 : used memory is 698 MB, reserved memory is 742 MB, peak memory is 990 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.388971s wall, 0.640625s user + 0.218750s system = 0.859375s CPU (11.6%)

RUN-1004 : used memory is 705 MB, reserved memory is 750 MB, peak memory is 990 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.105478s wall, 2.140625s user + 0.296875s system = 2.437500s CPU (26.8%)

RUN-1004 : used memory is 662 MB, reserved memory is 707 MB, peak memory is 990 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ')' in lcd_display.v(85)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(87)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(87)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-8007 ERROR: syntax error near ')' in lcd_display.v(85)
HDL-8007 ERROR: syntax error near 'else' in lcd_display.v(87)
HDL-8007 ERROR: Verilog 2000 keyword else used in incorrect context in lcd_display.v(87)
HDL-8007 ERROR: ignore module module due to previous errors in lcd_display.v(1)
HDL-1007 : Verilog file 'lcd_display.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/556 useful/useless nets, 605/265 useful/useless insts
SYN-1015 : Optimize round 1, 775 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 97 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14795.10 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 14795.16 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 14795.22 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.108025s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (107.2%)

RUN-1004 : used memory is 662 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 547 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192926
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3160): len = 126982, overlap = 9
PHY-3002 : Step(3161): len = 115138, overlap = 11.25
PHY-3002 : Step(3162): len = 79673.8, overlap = 9
PHY-3002 : Step(3163): len = 69663, overlap = 6.75
PHY-3002 : Step(3164): len = 56058.7, overlap = 2.25
PHY-3002 : Step(3165): len = 47837.4, overlap = 4.5
PHY-3002 : Step(3166): len = 41335.7, overlap = 11.25
PHY-3002 : Step(3167): len = 33379.8, overlap = 11.25
PHY-3002 : Step(3168): len = 31295.2, overlap = 6.75
PHY-3002 : Step(3169): len = 29621.4, overlap = 12.75
PHY-3002 : Step(3170): len = 26781.9, overlap = 11
PHY-3002 : Step(3171): len = 26054.1, overlap = 13.75
PHY-3002 : Step(3172): len = 23943, overlap = 14.6875
PHY-3002 : Step(3173): len = 22670, overlap = 15.9375
PHY-3002 : Step(3174): len = 21820, overlap = 17.75
PHY-3002 : Step(3175): len = 21279.4, overlap = 16.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74624e-05
PHY-3002 : Step(3176): len = 21598.7, overlap = 14
PHY-3002 : Step(3177): len = 21580.6, overlap = 14
PHY-3002 : Step(3178): len = 20884.8, overlap = 15.8125
PHY-3002 : Step(3179): len = 20348.6, overlap = 15.9375
PHY-3002 : Step(3180): len = 19580.1, overlap = 18.4375
PHY-3002 : Step(3181): len = 19373.2, overlap = 16.5
PHY-3002 : Step(3182): len = 19531.1, overlap = 16.125
PHY-3002 : Step(3183): len = 19500.1, overlap = 13.875
PHY-3002 : Step(3184): len = 19495, overlap = 14
PHY-3002 : Step(3185): len = 19085.4, overlap = 13.25
PHY-3002 : Step(3186): len = 18684.6, overlap = 15.5625
PHY-3002 : Step(3187): len = 18664.7, overlap = 13
PHY-3002 : Step(3188): len = 18921.6, overlap = 12.75
PHY-3002 : Step(3189): len = 18958.2, overlap = 12.75
PHY-3002 : Step(3190): len = 18863.9, overlap = 10.5
PHY-3002 : Step(3191): len = 18796.7, overlap = 10.5
PHY-3002 : Step(3192): len = 18424.5, overlap = 12.75
PHY-3002 : Step(3193): len = 18378.1, overlap = 12.75
PHY-3002 : Step(3194): len = 18324.3, overlap = 12.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114925
PHY-3002 : Step(3195): len = 18628.4, overlap = 12.75
PHY-3002 : Step(3196): len = 18668.5, overlap = 12.75
PHY-3002 : Step(3197): len = 18678.6, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022985
PHY-3002 : Step(3198): len = 18767.1, overlap = 12.8125
PHY-3002 : Step(3199): len = 18780.5, overlap = 12.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010939s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (285.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82342e-06
PHY-3002 : Step(3200): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3201): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3202): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3203): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3204): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3205): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3206): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3207): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3208): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3209): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3210): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3211): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3212): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3213): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3214): len = 19555.4, overlap = 22.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64684e-06
PHY-3002 : Step(3215): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3216): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3217): len = 19433.5, overlap = 26.5
PHY-3002 : Step(3218): len = 19637.3, overlap = 26.125
PHY-3002 : Step(3219): len = 19637.3, overlap = 26.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52937e-05
PHY-3002 : Step(3220): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3221): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3222): len = 19566.5, overlap = 23.0313
PHY-3002 : Step(3223): len = 19672.3, overlap = 23.0313
PHY-3002 : Step(3224): len = 19929.1, overlap = 22.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16082e-05
PHY-3002 : Step(3225): len = 20522.7, overlap = 35.9375
PHY-3002 : Step(3226): len = 20809.9, overlap = 36.1875
PHY-3002 : Step(3227): len = 21289.1, overlap = 29.75
PHY-3002 : Step(3228): len = 21144.3, overlap = 20.0625
PHY-3002 : Step(3229): len = 21498, overlap = 19.5313
PHY-3002 : Step(3230): len = 21632.9, overlap = 15.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32164e-05
PHY-3002 : Step(3231): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3232): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3233): len = 20695.3, overlap = 17.75
PHY-3002 : Step(3234): len = 20787.6, overlap = 17.6875
PHY-3002 : Step(3235): len = 20883, overlap = 19.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64327e-05
PHY-3002 : Step(3236): len = 20629.9, overlap = 17.7188
PHY-3002 : Step(3237): len = 20776.3, overlap = 17.4063
PHY-3002 : Step(3238): len = 20776.3, overlap = 17.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 50.00 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30032, over cnt = 20(0%), over = 31, worst = 2
PHY-1002 : len = 30288, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 30328, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 30408, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 30352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.047533s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (98.6%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.120606s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (103.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2466, tnet num: 728, tinst num: 558, tnode num: 2811, tedge num: 3887.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242150s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (109.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.395761s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (106.6%)

OPT-1001 : End physical optimization;  0.403939s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (104.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.028731s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (108.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 301 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 20545.4, Over = 21.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46005e-05
PHY-3002 : Step(3239): len = 20239.7, overlap = 21.75
PHY-3002 : Step(3240): len = 20261.5, overlap = 21.25
PHY-3002 : Step(3241): len = 20143.7, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9201e-05
PHY-3002 : Step(3242): len = 20065, overlap = 21.5
PHY-3002 : Step(3243): len = 20121.9, overlap = 22.75
PHY-3002 : Step(3244): len = 20175, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84019e-05
PHY-3002 : Step(3245): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3246): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3247): len = 20425.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039951s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (273.8%)

PHY-3001 : Trial Legalized: Len = 24599.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000792488
PHY-3002 : Step(3248): len = 23218.7, overlap = 1.75
PHY-3002 : Step(3249): len = 22670.1, overlap = 5.75
PHY-3002 : Step(3250): len = 22601.6, overlap = 6.25
PHY-3002 : Step(3251): len = 22058.1, overlap = 7.25
PHY-3002 : Step(3252): len = 21888, overlap = 8.5
PHY-3002 : Step(3253): len = 21847.3, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158498
PHY-3002 : Step(3254): len = 21922.5, overlap = 8.25
PHY-3002 : Step(3255): len = 21925, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00316995
PHY-3002 : Step(3256): len = 21831.3, overlap = 8.5
PHY-3002 : Step(3257): len = 21831.3, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006793s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (230.0%)

PHY-3001 : Legalized: Len = 23490.8, Over = 0
PHY-3001 : End spreading;  0.003137s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 23490.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032608s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (335.4%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.112801s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (166.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2184, tnet num: 632, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.259892s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.413513s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (117.1%)

OPT-1001 : End physical optimization;  0.420902s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (122.5%)

RUN-1003 : finish command "place" in  3.248528s wall, 4.328125s user + 1.437500s system = 5.765625s CPU (177.5%)

RUN-1004 : used memory is 662 MB, reserved memory is 707 MB, peak memory is 990 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033281s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (375.6%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End global routing;  0.112964s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (166.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.209934s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 60256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.693659s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (153.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60272, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60272
PHY-1001 : End DR Iter 1; 0.006456s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.038164s wall, 2.234375s user + 0.187500s system = 2.421875s CPU (118.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.258258s wall, 2.453125s user + 0.265625s system = 2.718750s CPU (120.4%)

RUN-1004 : used memory is 671 MB, reserved memory is 716 MB, peak memory is 997 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 634, pip num: 4626
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 850 valid insts, and 16196 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.138081s wall, 11.828125s user + 0.031250s system = 11.859375s CPU (554.7%)

RUN-1004 : used memory is 672 MB, reserved memory is 716 MB, peak memory is 997 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.460088s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (99.5%)

RUN-1004 : used memory is 705 MB, reserved memory is 750 MB, peak memory is 997 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.259021s wall, 0.515625s user + 0.312500s system = 0.828125s CPU (11.4%)

RUN-1004 : used memory is 713 MB, reserved memory is 758 MB, peak memory is 997 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.116431s wall, 2.078125s user + 0.359375s system = 2.437500s CPU (26.7%)

RUN-1004 : used memory is 666 MB, reserved memory is 711 MB, peak memory is 997 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.327965s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.0%)

RUN-1004 : used memory is 700 MB, reserved memory is 745 MB, peak memory is 997 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.400075s wall, 0.765625s user + 0.234375s system = 1.000000s CPU (13.5%)

RUN-1004 : used memory is 708 MB, reserved memory is 753 MB, peak memory is 997 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.101738s wall, 2.234375s user + 0.265625s system = 2.500000s CPU (27.5%)

RUN-1004 : used memory is 666 MB, reserved memory is 711 MB, peak memory is 997 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/556 useful/useless nets, 605/265 useful/useless insts
SYN-1015 : Optimize round 1, 775 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1331/2 useful/useless nets, 1012/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 95 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15416.49 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 15416.55 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 15416.61 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.125661s wall, 1.140625s user + 0.109375s system = 1.250000s CPU (111.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 710 MB, peak memory is 997 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 547 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192926
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3258): len = 126982, overlap = 9
PHY-3002 : Step(3259): len = 115138, overlap = 11.25
PHY-3002 : Step(3260): len = 79673.8, overlap = 9
PHY-3002 : Step(3261): len = 69663, overlap = 6.75
PHY-3002 : Step(3262): len = 56058.7, overlap = 2.25
PHY-3002 : Step(3263): len = 47837.4, overlap = 4.5
PHY-3002 : Step(3264): len = 41335.7, overlap = 11.25
PHY-3002 : Step(3265): len = 33379.8, overlap = 11.25
PHY-3002 : Step(3266): len = 31295.2, overlap = 6.75
PHY-3002 : Step(3267): len = 29621.4, overlap = 12.75
PHY-3002 : Step(3268): len = 26781.9, overlap = 11
PHY-3002 : Step(3269): len = 26054.1, overlap = 13.75
PHY-3002 : Step(3270): len = 23943, overlap = 14.6875
PHY-3002 : Step(3271): len = 22670, overlap = 15.9375
PHY-3002 : Step(3272): len = 21820, overlap = 17.75
PHY-3002 : Step(3273): len = 21279.4, overlap = 16.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74624e-05
PHY-3002 : Step(3274): len = 21598.7, overlap = 14
PHY-3002 : Step(3275): len = 21580.6, overlap = 14
PHY-3002 : Step(3276): len = 20884.8, overlap = 15.8125
PHY-3002 : Step(3277): len = 20348.6, overlap = 15.9375
PHY-3002 : Step(3278): len = 19580.1, overlap = 18.4375
PHY-3002 : Step(3279): len = 19373.2, overlap = 16.5
PHY-3002 : Step(3280): len = 19531.1, overlap = 16.125
PHY-3002 : Step(3281): len = 19500.1, overlap = 13.875
PHY-3002 : Step(3282): len = 19495, overlap = 14
PHY-3002 : Step(3283): len = 19085.4, overlap = 13.25
PHY-3002 : Step(3284): len = 18684.6, overlap = 15.5625
PHY-3002 : Step(3285): len = 18664.7, overlap = 13
PHY-3002 : Step(3286): len = 18921.6, overlap = 12.75
PHY-3002 : Step(3287): len = 18958.2, overlap = 12.75
PHY-3002 : Step(3288): len = 18863.9, overlap = 10.5
PHY-3002 : Step(3289): len = 18796.7, overlap = 10.5
PHY-3002 : Step(3290): len = 18424.5, overlap = 12.75
PHY-3002 : Step(3291): len = 18378.1, overlap = 12.75
PHY-3002 : Step(3292): len = 18324.3, overlap = 12.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114925
PHY-3002 : Step(3293): len = 18628.4, overlap = 12.75
PHY-3002 : Step(3294): len = 18668.5, overlap = 12.75
PHY-3002 : Step(3295): len = 18678.6, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022985
PHY-3002 : Step(3296): len = 18767.1, overlap = 12.8125
PHY-3002 : Step(3297): len = 18780.5, overlap = 12.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011358s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82342e-06
PHY-3002 : Step(3298): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3299): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3300): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3301): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3302): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3303): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3304): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3305): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3306): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3307): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3308): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3309): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3310): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3311): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3312): len = 19555.4, overlap = 22.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64684e-06
PHY-3002 : Step(3313): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3314): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3315): len = 19433.5, overlap = 26.5
PHY-3002 : Step(3316): len = 19637.3, overlap = 26.125
PHY-3002 : Step(3317): len = 19637.3, overlap = 26.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52937e-05
PHY-3002 : Step(3318): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3319): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3320): len = 19566.5, overlap = 23.0313
PHY-3002 : Step(3321): len = 19672.3, overlap = 23.0313
PHY-3002 : Step(3322): len = 19929.1, overlap = 22.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16082e-05
PHY-3002 : Step(3323): len = 20522.7, overlap = 35.9375
PHY-3002 : Step(3324): len = 20809.9, overlap = 36.1875
PHY-3002 : Step(3325): len = 21289.1, overlap = 29.75
PHY-3002 : Step(3326): len = 21144.3, overlap = 20.0625
PHY-3002 : Step(3327): len = 21498, overlap = 19.5313
PHY-3002 : Step(3328): len = 21632.9, overlap = 15.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32164e-05
PHY-3002 : Step(3329): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3330): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3331): len = 20695.3, overlap = 17.75
PHY-3002 : Step(3332): len = 20787.6, overlap = 17.6875
PHY-3002 : Step(3333): len = 20883, overlap = 19.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64327e-05
PHY-3002 : Step(3334): len = 20629.9, overlap = 17.7188
PHY-3002 : Step(3335): len = 20776.3, overlap = 17.4063
PHY-3002 : Step(3336): len = 20776.3, overlap = 17.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 50.00 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30032, over cnt = 20(0%), over = 31, worst = 2
PHY-1002 : len = 30288, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 30328, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 30408, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 30352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045485s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (103.1%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.118174s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (119.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2466, tnet num: 728, tinst num: 558, tnode num: 2811, tedge num: 3887.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.242596s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (109.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.393714s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (111.1%)

OPT-1001 : End physical optimization;  0.402933s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (108.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.028103s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (111.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 301 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 20545.4, Over = 21.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46005e-05
PHY-3002 : Step(3337): len = 20239.7, overlap = 21.75
PHY-3002 : Step(3338): len = 20261.5, overlap = 21.25
PHY-3002 : Step(3339): len = 20143.7, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9201e-05
PHY-3002 : Step(3340): len = 20065, overlap = 21.5
PHY-3002 : Step(3341): len = 20121.9, overlap = 22.75
PHY-3002 : Step(3342): len = 20175, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84019e-05
PHY-3002 : Step(3343): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3344): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3345): len = 20425.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040112s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.9%)

PHY-3001 : Trial Legalized: Len = 24599.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000792488
PHY-3002 : Step(3346): len = 23218.7, overlap = 1.75
PHY-3002 : Step(3347): len = 22670.1, overlap = 5.75
PHY-3002 : Step(3348): len = 22601.6, overlap = 6.25
PHY-3002 : Step(3349): len = 22058.1, overlap = 7.25
PHY-3002 : Step(3350): len = 21888, overlap = 8.5
PHY-3002 : Step(3351): len = 21847.3, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158498
PHY-3002 : Step(3352): len = 21922.5, overlap = 8.25
PHY-3002 : Step(3353): len = 21925, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00316995
PHY-3002 : Step(3354): len = 21831.3, overlap = 8.5
PHY-3002 : Step(3355): len = 21831.3, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006167s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (253.4%)

PHY-3001 : Legalized: Len = 23490.8, Over = 0
PHY-3001 : End spreading;  0.003020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 23490.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038424s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (325.3%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.129701s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (156.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2184, tnet num: 632, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.277075s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.495291s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (116.7%)

OPT-1001 : End physical optimization;  0.503757s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (114.8%)

RUN-1003 : finish command "place" in  3.332234s wall, 4.375000s user + 1.328125s system = 5.703125s CPU (171.2%)

RUN-1004 : used memory is 660 MB, reserved memory is 710 MB, peak memory is 997 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033909s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End global routing;  0.116010s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (148.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.221640s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000031s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 60256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.732917s wall, 1.000000s user + 0.046875s system = 1.046875s CPU (142.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60272, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60272
PHY-1001 : End DR Iter 1; 0.006499s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (721.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.175495s wall, 2.343750s user + 0.234375s system = 2.578125s CPU (118.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.400678s wall, 2.640625s user + 0.250000s system = 2.890625s CPU (120.4%)

RUN-1004 : used memory is 666 MB, reserved memory is 711 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 634, pip num: 4628
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 850 valid insts, and 16200 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.105876s wall, 12.281250s user + 0.093750s system = 12.375000s CPU (587.6%)

RUN-1004 : used memory is 667 MB, reserved memory is 711 MB, peak memory is 999 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.327337s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.1%)

RUN-1004 : used memory is 702 MB, reserved memory is 745 MB, peak memory is 999 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.176559s wall, 0.453125s user + 0.093750s system = 0.546875s CPU (7.6%)

RUN-1004 : used memory is 710 MB, reserved memory is 754 MB, peak memory is 999 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.868295s wall, 1.890625s user + 0.156250s system = 2.046875s CPU (23.1%)

RUN-1004 : used memory is 668 MB, reserved memory is 712 MB, peak memory is 999 MB
GUI-1001 : Download success!
KIT-1001 : EgGetBRAMList: start....BRAM Vec size = 198248.
RUN-1002 : start command "program -spd 1 -cable 0"
GUI-1001 : User opens BRAM Editor ...
GUI-1001 : User closes BRAM Editor ...
GUI-1001 : User opens ChipProbe ...
GUI-1001 : User closes ChipProbe ...
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 3 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1083/556 useful/useless nets, 605/265 useful/useless insts
SYN-1015 : Optimize round 1, 775 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 50 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1332/2 useful/useless nets, 1013/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18013.90 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 18013.97 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 18014.03 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.130677s wall, 1.171875s user + 0.078125s system = 1.250000s CPU (110.6%)

RUN-1004 : used memory is 654 MB, reserved memory is 704 MB, peak memory is 999 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 560 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 730 nets
RUN-1001 : 547 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 558 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 192926
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 558.
PHY-3001 : End clustering;  0.000043s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3356): len = 126982, overlap = 9
PHY-3002 : Step(3357): len = 115138, overlap = 11.25
PHY-3002 : Step(3358): len = 79673.8, overlap = 9
PHY-3002 : Step(3359): len = 69663, overlap = 6.75
PHY-3002 : Step(3360): len = 56058.7, overlap = 2.25
PHY-3002 : Step(3361): len = 47837.4, overlap = 4.5
PHY-3002 : Step(3362): len = 41335.7, overlap = 11.25
PHY-3002 : Step(3363): len = 33379.8, overlap = 11.25
PHY-3002 : Step(3364): len = 31295.2, overlap = 6.75
PHY-3002 : Step(3365): len = 29621.4, overlap = 12.75
PHY-3002 : Step(3366): len = 26781.9, overlap = 11
PHY-3002 : Step(3367): len = 26054.1, overlap = 13.75
PHY-3002 : Step(3368): len = 23943, overlap = 14.6875
PHY-3002 : Step(3369): len = 22670, overlap = 15.9375
PHY-3002 : Step(3370): len = 21820, overlap = 17.75
PHY-3002 : Step(3371): len = 21279.4, overlap = 16.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.74624e-05
PHY-3002 : Step(3372): len = 21598.7, overlap = 14
PHY-3002 : Step(3373): len = 21580.6, overlap = 14
PHY-3002 : Step(3374): len = 20884.8, overlap = 15.8125
PHY-3002 : Step(3375): len = 20348.6, overlap = 15.9375
PHY-3002 : Step(3376): len = 19580.1, overlap = 18.4375
PHY-3002 : Step(3377): len = 19373.2, overlap = 16.5
PHY-3002 : Step(3378): len = 19531.1, overlap = 16.125
PHY-3002 : Step(3379): len = 19500.1, overlap = 13.875
PHY-3002 : Step(3380): len = 19495, overlap = 14
PHY-3002 : Step(3381): len = 19085.4, overlap = 13.25
PHY-3002 : Step(3382): len = 18684.6, overlap = 15.5625
PHY-3002 : Step(3383): len = 18664.7, overlap = 13
PHY-3002 : Step(3384): len = 18921.6, overlap = 12.75
PHY-3002 : Step(3385): len = 18958.2, overlap = 12.75
PHY-3002 : Step(3386): len = 18863.9, overlap = 10.5
PHY-3002 : Step(3387): len = 18796.7, overlap = 10.5
PHY-3002 : Step(3388): len = 18424.5, overlap = 12.75
PHY-3002 : Step(3389): len = 18378.1, overlap = 12.75
PHY-3002 : Step(3390): len = 18324.3, overlap = 12.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114925
PHY-3002 : Step(3391): len = 18628.4, overlap = 12.75
PHY-3002 : Step(3392): len = 18668.5, overlap = 12.75
PHY-3002 : Step(3393): len = 18678.6, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022985
PHY-3002 : Step(3394): len = 18767.1, overlap = 12.8125
PHY-3002 : Step(3395): len = 18780.5, overlap = 12.8125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011534s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (135.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.82342e-06
PHY-3002 : Step(3396): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3397): len = 20231.4, overlap = 21.625
PHY-3002 : Step(3398): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3399): len = 19880.8, overlap = 23.8125
PHY-3002 : Step(3400): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3401): len = 19822.7, overlap = 23.75
PHY-3002 : Step(3402): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3403): len = 19751.8, overlap = 24.5625
PHY-3002 : Step(3404): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3405): len = 19694.6, overlap = 24.25
PHY-3002 : Step(3406): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3407): len = 19659.3, overlap = 24.125
PHY-3002 : Step(3408): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3409): len = 19614.6, overlap = 24.9688
PHY-3002 : Step(3410): len = 19555.4, overlap = 22.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.64684e-06
PHY-3002 : Step(3411): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3412): len = 19658.6, overlap = 26.1875
PHY-3002 : Step(3413): len = 19433.5, overlap = 26.5
PHY-3002 : Step(3414): len = 19637.3, overlap = 26.125
PHY-3002 : Step(3415): len = 19637.3, overlap = 26.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52937e-05
PHY-3002 : Step(3416): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3417): len = 19694.2, overlap = 23.6563
PHY-3002 : Step(3418): len = 19566.5, overlap = 23.0313
PHY-3002 : Step(3419): len = 19672.3, overlap = 23.0313
PHY-3002 : Step(3420): len = 19929.1, overlap = 22.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.16082e-05
PHY-3002 : Step(3421): len = 20522.7, overlap = 35.9375
PHY-3002 : Step(3422): len = 20809.9, overlap = 36.1875
PHY-3002 : Step(3423): len = 21289.1, overlap = 29.75
PHY-3002 : Step(3424): len = 21144.3, overlap = 20.0625
PHY-3002 : Step(3425): len = 21498, overlap = 19.5313
PHY-3002 : Step(3426): len = 21632.9, overlap = 15.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.32164e-05
PHY-3002 : Step(3427): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3428): len = 21020.2, overlap = 17.8438
PHY-3002 : Step(3429): len = 20695.3, overlap = 17.75
PHY-3002 : Step(3430): len = 20787.6, overlap = 17.6875
PHY-3002 : Step(3431): len = 20883, overlap = 19.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.64327e-05
PHY-3002 : Step(3432): len = 20629.9, overlap = 17.7188
PHY-3002 : Step(3433): len = 20776.3, overlap = 17.4063
PHY-3002 : Step(3434): len = 20776.3, overlap = 17.4063
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 50.00 peak overflow 2.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 30032, over cnt = 20(0%), over = 31, worst = 2
PHY-1002 : len = 30288, over cnt = 9(0%), over = 12, worst = 2
PHY-1002 : len = 30328, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 30408, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 30352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045047s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (138.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 1.32.
PHY-1001 : End incremental global routing;  0.118770s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (118.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2466, tnet num: 728, tinst num: 558, tnode num: 2811, tedge num: 3887.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.248017s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (107.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.401312s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (109.0%)

OPT-1001 : End physical optimization;  0.409645s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (106.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/464 primitive instances ...
PHY-3001 : End packing;  0.028961s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 301 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 20545.4, Over = 21.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46005e-05
PHY-3002 : Step(3435): len = 20239.7, overlap = 21.75
PHY-3002 : Step(3436): len = 20261.5, overlap = 21.25
PHY-3002 : Step(3437): len = 20143.7, overlap = 23
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.9201e-05
PHY-3002 : Step(3438): len = 20065, overlap = 21.5
PHY-3002 : Step(3439): len = 20121.9, overlap = 22.75
PHY-3002 : Step(3440): len = 20175, overlap = 22
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84019e-05
PHY-3002 : Step(3441): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3442): len = 20523.3, overlap = 20.5
PHY-3002 : Step(3443): len = 20425.6, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039327s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (158.9%)

PHY-3001 : Trial Legalized: Len = 24599.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000792488
PHY-3002 : Step(3444): len = 23218.7, overlap = 1.75
PHY-3002 : Step(3445): len = 22670.1, overlap = 5.75
PHY-3002 : Step(3446): len = 22601.6, overlap = 6.25
PHY-3002 : Step(3447): len = 22058.1, overlap = 7.25
PHY-3002 : Step(3448): len = 21888, overlap = 8.5
PHY-3002 : Step(3449): len = 21847.3, overlap = 8
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00158498
PHY-3002 : Step(3450): len = 21922.5, overlap = 8.25
PHY-3002 : Step(3451): len = 21925, overlap = 8
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00316995
PHY-3002 : Step(3452): len = 21831.3, overlap = 8.5
PHY-3002 : Step(3453): len = 21831.3, overlap = 8.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006167s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 23490.8, Over = 0
PHY-3001 : End spreading;  0.003264s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 23490.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.035472s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.1%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.117213s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 14, tpin num: 2184, tnet num: 632, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.259616s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.416094s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (105.1%)

OPT-1001 : End physical optimization;  0.423876s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (103.2%)

RUN-1003 : finish command "place" in  3.277964s wall, 5.031250s user + 1.312500s system = 6.343750s CPU (193.5%)

RUN-1004 : used memory is 658 MB, reserved memory is 704 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 148 lslices, 50 pads, 5 brams, 0 dsps
RUN-1001 : There are total 634 nets
RUN-1001 : 451 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 9 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 40712, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 40768, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.039231s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (119.5%)

PHY-1001 : Congestion index: top1 = 17.50, top5 = 6.25, top10 = 2.50, top15 = 1.25.
PHY-1001 : End global routing;  0.127411s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (110.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.215396s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 46% nets.
GUI-1001 : User closes ChipWatcher ...
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 60256, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.713300s wall, 1.078125s user + 0.078125s system = 1.156250s CPU (162.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 60272, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 60272
PHY-1001 : End DR Iter 1; 0.006508s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  2.106079s wall, 2.375000s user + 0.218750s system = 2.593750s CPU (123.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.356239s wall, 2.656250s user + 0.250000s system = 2.906250s CPU (123.3%)

RUN-1004 : used memory is 663 MB, reserved memory is 703 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        50
  #input                   19
  #output                  31
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       50   out of    188   26.60%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 634, pip num: 4628
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 850 valid insts, and 16200 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  2.250722s wall, 12.656250s user + 0.078125s system = 12.734375s CPU (565.8%)

RUN-1004 : used memory is 664 MB, reserved memory is 703 MB, peak memory is 999 MB
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-5007 WARNING: instantiate unknown module clk_div in top.v(20)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-8007 ERROR: clk_div(CNTMAX=32'b01110111001101011001001111111) is a black box
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file clk1000HZ.v
HDL-1007 : analyze verilog file clk1000HZ.v
HDL-8007 ERROR: syntax error near ';' in clk1000HZ.v(2)
HDL-1007 : Verilog file 'clk1000HZ.v' ignored due to errors
HDL-1007 : analyze verilog file clk1000HZ.v
HDL-8007 ERROR: 'rst_n' is not declared in clk1000HZ.v(4)
HDL-8007 ERROR: 'clk_cnt' is not declared in clk1000HZ.v(6)
HDL-8007 ERROR: 'clk_cnt' is not declared in clk1000HZ.v(6)
HDL-8007 ERROR: 'clk_cnt' is not declared in clk1000HZ.v(7)
HDL-8007 ERROR: 'clk_cnt' is not declared in clk1000HZ.v(7)
HDL-8007 ERROR: 'clk_cnt' is not declared in clk1000HZ.v(8)
HDL-8007 ERROR: 'clk_div' is not declared in clk1000HZ.v(8)
HDL-8007 ERROR: 'clk_div' is not declared in clk1000HZ.v(9)
HDL-8007 ERROR: ignore module module due to previous errors in clk1000HZ.v(1)
HDL-1007 : Verilog file 'clk1000HZ.v' ignored due to errors
HDL-1007 : analyze verilog file clk1000HZ.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file top.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: cannot find port 'clk100hz' on this module in top.v(23)
HDL-1007 : 'clk1000HZ' is declared here in clk1000HZ.v(1)
HDL-5007 WARNING: port 'clk1000HZ' remains unconnected for this instance in top.v(21)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: cannot find port 'clk100hz' on this module in top.v(23)
HDL-1007 : 'clk1000HZ' is declared here in clk1000HZ.v(1)
HDL-5007 WARNING: port 'clk1000HZ' remains unconnected for this instance in top.v(21)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-8007 ERROR: cannot find port 'clk1000hz' on this module in top.v(23)
HDL-1007 : 'clk1000HZ' is declared here in clk1000HZ.v(1)
HDL-5007 WARNING: port 'clk1000HZ' remains unconnected for this instance in top.v(21)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-5007 WARNING: module instantiation should have an instance name in top.v(22)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin clk_1000HZ has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     i4/clk_div_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19422.06 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19422.13 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19422.19 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.133379s wall, 1.171875s user + 0.078125s system = 1.250000s CPU (110.3%)

RUN-1004 : used memory is 663 MB, reserved memory is 702 MB, peak memory is 999 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3454): len = 122161, overlap = 11.25
PHY-3002 : Step(3455): len = 108213, overlap = 11.25
PHY-3002 : Step(3456): len = 74562.2, overlap = 4.5
PHY-3002 : Step(3457): len = 65018.9, overlap = 4.5
PHY-3002 : Step(3458): len = 52638.4, overlap = 4.5
PHY-3002 : Step(3459): len = 44331.3, overlap = 6.75
PHY-3002 : Step(3460): len = 38714.3, overlap = 11.25
PHY-3002 : Step(3461): len = 31576.2, overlap = 11.25
PHY-3002 : Step(3462): len = 30316.3, overlap = 9
PHY-3002 : Step(3463): len = 27690.5, overlap = 11.25
PHY-3002 : Step(3464): len = 26472.4, overlap = 12
PHY-3002 : Step(3465): len = 24452.5, overlap = 11.75
PHY-3002 : Step(3466): len = 23831.4, overlap = 9.5
PHY-3002 : Step(3467): len = 22401.1, overlap = 11.25
PHY-3002 : Step(3468): len = 21076.2, overlap = 15
PHY-3002 : Step(3469): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(3470): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(3471): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(3472): len = 19877.9, overlap = 17.25
PHY-3002 : Step(3473): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(3474): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(3475): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(3476): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(3477): len = 18687.1, overlap = 20.375
PHY-3002 : Step(3478): len = 18400.5, overlap = 20
PHY-3002 : Step(3479): len = 18447, overlap = 20.8125
PHY-3002 : Step(3480): len = 18502.2, overlap = 21
PHY-3002 : Step(3481): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(3482): len = 18127.9, overlap = 18.625
PHY-3002 : Step(3483): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(3484): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(3485): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(3486): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(3487): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(3488): len = 16908.4, overlap = 14.125
PHY-3002 : Step(3489): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(3490): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(3491): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(3492): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(3493): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(3494): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3495): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3496): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(3497): len = 16032.7, overlap = 15.125
PHY-3002 : Step(3498): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(3499): len = 16088.6, overlap = 15.125
PHY-3002 : Step(3500): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (170.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(3501): len = 16725.3, overlap = 26.125
PHY-3002 : Step(3502): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(3503): len = 16988.2, overlap = 23.75
PHY-3002 : Step(3504): len = 17048.1, overlap = 21.125
PHY-3002 : Step(3505): len = 16515.8, overlap = 19.25
PHY-3002 : Step(3506): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(3507): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(3508): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(3509): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(3510): len = 16245, overlap = 24.5625
PHY-3002 : Step(3511): len = 15875, overlap = 17.5938
PHY-3002 : Step(3512): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(3513): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(3514): len = 15226, overlap = 21.4375
PHY-3002 : Step(3515): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(3516): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(3517): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(3518): len = 15095.3, overlap = 21.25
PHY-3002 : Step(3519): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(3520): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(3521): len = 16070.2, overlap = 42.25
PHY-3002 : Step(3522): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(3523): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(3524): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(3525): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(3526): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3527): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3528): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3529): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3530): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(3531): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(3532): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038497s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.8%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.108775s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.261591s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.403133s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.6%)

OPT-1001 : End physical optimization;  0.411639s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (102.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.028397s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (110.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(3533): len = 15548.5, overlap = 25
PHY-3002 : Step(3534): len = 15548.5, overlap = 25
PHY-3002 : Step(3535): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(3536): len = 15661.7, overlap = 25
PHY-3002 : Step(3537): len = 15661.7, overlap = 25
PHY-3002 : Step(3538): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(3539): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3540): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3541): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041916s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (111.8%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3542): len = 17496.5, overlap = 9.75
PHY-3002 : Step(3543): len = 17060.8, overlap = 9.25
PHY-3002 : Step(3544): len = 16533.3, overlap = 9.75
PHY-3002 : Step(3545): len = 16411.5, overlap = 10.5
PHY-3002 : Step(3546): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(3547): len = 16315.8, overlap = 9.75
PHY-3002 : Step(3548): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(3549): len = 16505.4, overlap = 9.5
PHY-3002 : Step(3550): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.003367s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030998s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (252.0%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.112548s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (138.8%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.264395s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (106.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.417006s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (116.2%)

OPT-1001 : End physical optimization;  0.423988s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (114.2%)

RUN-1003 : finish command "place" in  3.156480s wall, 4.359375s user + 1.234375s system = 5.593750s CPU (177.2%)

RUN-1004 : used memory is 663 MB, reserved memory is 702 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030031s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (156.1%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.122253s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.202588s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (92.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.460410s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (145.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.006418s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.813309s wall, 1.890625s user + 0.109375s system = 2.000000s CPU (110.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.044069s wall, 2.140625s user + 0.109375s system = 2.250000s CPU (110.1%)

RUN-1004 : used memory is 667 MB, reserved memory is 707 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 747 valid insts, and 15714 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.763413s wall, 10.406250s user + 0.078125s system = 10.484375s CPU (594.6%)

RUN-1004 : used memory is 667 MB, reserved memory is 707 MB, peak memory is 999 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin clk_1000HZ has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19454.96 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19455.02 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19455.08 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.146208s wall, 1.203125s user + 0.093750s system = 1.296875s CPU (113.1%)

RUN-1004 : used memory is 667 MB, reserved memory is 707 MB, peak memory is 999 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000044s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3551): len = 122161, overlap = 11.25
PHY-3002 : Step(3552): len = 108213, overlap = 11.25
PHY-3002 : Step(3553): len = 74562.2, overlap = 4.5
PHY-3002 : Step(3554): len = 65018.9, overlap = 4.5
PHY-3002 : Step(3555): len = 52638.4, overlap = 4.5
PHY-3002 : Step(3556): len = 44331.3, overlap = 6.75
PHY-3002 : Step(3557): len = 38714.3, overlap = 11.25
PHY-3002 : Step(3558): len = 31576.2, overlap = 11.25
PHY-3002 : Step(3559): len = 30316.3, overlap = 9
PHY-3002 : Step(3560): len = 27690.5, overlap = 11.25
PHY-3002 : Step(3561): len = 26472.4, overlap = 12
PHY-3002 : Step(3562): len = 24452.5, overlap = 11.75
PHY-3002 : Step(3563): len = 23831.4, overlap = 9.5
PHY-3002 : Step(3564): len = 22401.1, overlap = 11.25
PHY-3002 : Step(3565): len = 21076.2, overlap = 15
PHY-3002 : Step(3566): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(3567): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(3568): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(3569): len = 19877.9, overlap = 17.25
PHY-3002 : Step(3570): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(3571): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(3572): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(3573): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(3574): len = 18687.1, overlap = 20.375
PHY-3002 : Step(3575): len = 18400.5, overlap = 20
PHY-3002 : Step(3576): len = 18447, overlap = 20.8125
PHY-3002 : Step(3577): len = 18502.2, overlap = 21
PHY-3002 : Step(3578): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(3579): len = 18127.9, overlap = 18.625
PHY-3002 : Step(3580): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(3581): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(3582): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(3583): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(3584): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(3585): len = 16908.4, overlap = 14.125
PHY-3002 : Step(3586): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(3587): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(3588): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(3589): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(3590): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(3591): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3592): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3593): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(3594): len = 16032.7, overlap = 15.125
PHY-3002 : Step(3595): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(3596): len = 16088.6, overlap = 15.125
PHY-3002 : Step(3597): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009588s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (325.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(3598): len = 16725.3, overlap = 26.125
PHY-3002 : Step(3599): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(3600): len = 16988.2, overlap = 23.75
PHY-3002 : Step(3601): len = 17048.1, overlap = 21.125
PHY-3002 : Step(3602): len = 16515.8, overlap = 19.25
PHY-3002 : Step(3603): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(3604): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(3605): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(3606): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(3607): len = 16245, overlap = 24.5625
PHY-3002 : Step(3608): len = 15875, overlap = 17.5938
PHY-3002 : Step(3609): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(3610): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(3611): len = 15226, overlap = 21.4375
PHY-3002 : Step(3612): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(3613): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(3614): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(3615): len = 15095.3, overlap = 21.25
PHY-3002 : Step(3616): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(3617): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(3618): len = 16070.2, overlap = 42.25
PHY-3002 : Step(3619): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(3620): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(3621): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(3622): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(3623): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3624): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3625): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3626): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3627): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(3628): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(3629): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040065s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (195.0%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.114297s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (136.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.247839s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (100.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.395475s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (110.6%)

OPT-1001 : End physical optimization;  0.403978s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (108.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.028611s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (163.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(3630): len = 15548.5, overlap = 25
PHY-3002 : Step(3631): len = 15548.5, overlap = 25
PHY-3002 : Step(3632): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(3633): len = 15661.7, overlap = 25
PHY-3002 : Step(3634): len = 15661.7, overlap = 25
PHY-3002 : Step(3635): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(3636): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3637): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3638): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041821s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (112.1%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3639): len = 17496.5, overlap = 9.75
PHY-3002 : Step(3640): len = 17060.8, overlap = 9.25
PHY-3002 : Step(3641): len = 16533.3, overlap = 9.75
PHY-3002 : Step(3642): len = 16411.5, overlap = 10.5
PHY-3002 : Step(3643): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(3644): len = 16315.8, overlap = 9.75
PHY-3002 : Step(3645): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(3646): len = 16505.4, overlap = 9.5
PHY-3002 : Step(3647): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006559s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.002936s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (532.3%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032629s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (239.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113256s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (138.0%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.293029s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.455220s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (109.8%)

OPT-1001 : End physical optimization;  0.463291s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (107.9%)

RUN-1003 : finish command "place" in  3.223837s wall, 4.218750s user + 1.437500s system = 5.656250s CPU (175.5%)

RUN-1004 : used memory is 667 MB, reserved memory is 707 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034098s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (91.6%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.131250s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.208174s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (97.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.470083s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (166.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.005906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (264.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.809527s wall, 2.062500s user + 0.078125s system = 2.140625s CPU (118.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.049892s wall, 2.328125s user + 0.078125s system = 2.406250s CPU (117.4%)

RUN-1004 : used memory is 674 MB, reserved memory is 714 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 747 valid insts, and 15714 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.810446s wall, 10.656250s user + 0.046875s system = 10.703125s CPU (591.2%)

RUN-1004 : used memory is 674 MB, reserved memory is 714 MB, peak memory is 999 MB
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file top.v
HDL-1007 : analyze verilog file Driver.v
HDL-1007 : analyze verilog file pic_disp_rom.v
HDL-1007 : analyze verilog file lcd_display.v
HDL-1007 : analyze verilog file al_ip/clk_vga.v
HDL-1007 : analyze verilog file al_ip/muddr.v
HDL-1007 : analyze verilog file al_ip/waveram.v
HDL-1007 : analyze verilog file ADDA.v
HDL-1007 : analyze verilog file Phase_Acc.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/FIFO.v
HDL-1007 : analyze verilog file al_ip/Sine_ROM.v
HDL-1007 : analyze verilog file al_ip/DRAM.v
HDL-1007 : analyze verilog file save_xywave.v
HDL-1007 : analyze verilog file al_ip/y_rom.v
HDL-1007 : analyze verilog file clk1000HZ.v
RUN-1002 : start command "elaborate -top top"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-1007 : elaborate module top in top.v(2)
HDL-1007 : elaborate module clk1000HZ in clk1000HZ.v(1)
HDL-1007 : elaborate module clk_vga in al_ip/clk_vga.v(22)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/English/TD5.0/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC0_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module ADDA in ADDA.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",REFCLK_DIV=5,FBCLK_DIV=4,CLKC0_DIV=25,CLKC1_DIV=25,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=24,CLKC1_CPHASE=24,GMC_GAIN=0,ICP_CURRENT=9,KVCO=2,LPF_CAPACITOR=2,LPF_RESISTOR=8,SYNC_ENABLE="DISABLE") in D:/English/TD5.0/arch/eagle_macro.v(930)
HDL-1007 : elaborate module FIFO in al_ip/FIFO.v(14)
HDL-1007 : elaborate module EG_LOGIC_FIFO(DATA_WIDTH_W=10,DATA_WIDTH_R=10,DATA_DEPTH_W=512,DATA_DEPTH_R=512,F=512,ENDIAN="BIG") in D:/English/TD5.0/arch/eagle_macro.v(142)
HDL-1007 : elaborate module Phase_Acc in Phase_Acc.v(1)
HDL-1007 : elaborate module Sine_ROM in al_ip/Sine_ROM.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=1024,DATA_DEPTH_B=1024,MODE="SP",INIT_FILE="../../../mif_coe/sin.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module wave_ram in al_ip/waveram.v(14)
HDL-1007 : elaborate module EG_LOGIC_BRAM(DATA_WIDTH_A=10,DATA_WIDTH_B=10,ADDR_WIDTH_B=10,DATA_DEPTH_A=600,DATA_DEPTH_B=600,INIT_FILE="../../../mif_coe/kk600.mif") in D:/English/TD5.0/arch/eagle_macro.v(1032)
HDL-1007 : elaborate module lcd_display in lcd_display.v(1)
HDL-1007 : elaborate module Driver in Driver.v(11)
HDL-1200 : Current top model is top
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc vga.adc"
RUN-1002 : start command "set_pin_assignment  ADC_CLK   LOCATION = R5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[0]   LOCATION = N5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[1]   LOCATION = T12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[2]   LOCATION = R12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[3]   LOCATION = T9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[4]   LOCATION = R9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[5]   LOCATION = T7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[6]   LOCATION = T8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[7]   LOCATION = T5; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[8]   LOCATION = T6; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  ADC_DATA[9]   LOCATION = T4; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  DAC_CLK   LOCATION = T15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[0]   LOCATION = T13; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[1]   LOCATION = M6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[2]   LOCATION = P5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[3]   LOCATION = P6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[4]   LOCATION = N6; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[5]   LOCATION = M7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[6]   LOCATION = L7; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[7]   LOCATION = R14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[8]   LOCATION = T14; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  DAC_DATA[9]   LOCATION = R15; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  SW1   LOCATION = A10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  VGA_B[0]   LOCATION = D1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[1]   LOCATION = M5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[2]   LOCATION = E1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[3]   LOCATION = E2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_B[4]   LOCATION = F1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[0]   LOCATION = F2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[1]   LOCATION = H2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[2]   LOCATION = G1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[3]   LOCATION = J1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[4]   LOCATION = H1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_G[5]   LOCATION = K2; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[0]   LOCATION = K1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[1]   LOCATION = L5; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[2]   LOCATION = L1; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[3]   LOCATION = M4; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  VGA_R[4]   LOCATION = N3; IOSTANDARD = LVCMOS33; SLEWRATE = FAST; "
RUN-1002 : start command "set_pin_assignment  clk_50m   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[0]   LOCATION = B10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[1]   LOCATION = A11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[2]   LOCATION = A12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[3]   LOCATION = B12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[4]   LOCATION = A13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  data_hand[5]   LOCATION = A14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  rst_n   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_clk   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  vga_hsync   LOCATION = M2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  vga_vsync   LOCATION = M3; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin clk_1000HZ has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "clk1000HZ"
SYN-1012 : SanityCheck: Model "clk_vga"
SYN-1012 : SanityCheck: Model "ADDA"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "Phase_Acc"
SYN-1012 : SanityCheck: Model "Sine_ROM"
SYN-1012 : SanityCheck: Model "Driver"
SYN-1012 : SanityCheck: Model "lcd_display"
SYN-1012 : SanityCheck: Model "wave_ram"
SYN-1043 : Mark PLL as IO macro for instance bufg_feedback
SYN-1043 : Mark ADDA as IO macro for instance PLL_inst
SYN-1043 : Mark clk_vga as IO macro for instance bufg_feedback
SYN-1016 : Merged 38 instances.
SYN-1016 : Merged 28 instances.
SYN-1011 : Flatten model top
SYN-1011 : Flatten model clk1000HZ
SYN-1011 : Flatten model clk_vga
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model FIFO
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model Phase_Acc
SYN-1011 : Flatten model Sine_ROM
SYN-1016 : Merged 8 instances.
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1011 : Flatten model wave_ram
SYN-1016 : Merged 5 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1084/558 useful/useless nets, 606/267 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     clk1000/clk_div_reg
SYN-1015 : Optimize round 1, 780 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 44 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 40 better
SYN-1014 : Optimize round 2
SYN-1015 : Optimize round 2, 0 better
SYN-1014 : Optimize round 1
SYN-1016 : Merged 11 instances.
SYN-1015 : Optimize round 1, 61 better
SYN-1014 : Optimize round 2
SYN-1032 : 487/12 useful/useless nets, 264/0 useful/useless insts
SYN-1019 : Optimized 120 mux instances.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 2, 127 better
SYN-1014 : Optimize round 3
SYN-1032 : 247/120 useful/useless nets, 132/6 useful/useless insts
SYN-1015 : Optimize round 3, 6 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1002 : start command "report_area -file wave_vga_rtl.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Gate Statistics
#Basic gates              220
  #and                      5
  #nand                     0
  #or                       1
  #nor                      0
  #xor                      0
  #xnor                     0
  #buf                      0
  #not                     13
  #bufif1                   0
  #MX21                    96
  #FADD                     0
  #DFF                    105
  #LATCH                    0
#MACRO_ADD                 38
#MACRO_EQ                   8
#MACRO_MUX                142

Report Hierarchy Area:
+-----------------------------------------------------+
|Instance        |Module      |gates  |seq    |macros |
+-----------------------------------------------------+
|top             |top         |115    |105    |51     |
|  u_ADDA        |ADDA        |2      |36     |6      |
|  u_cam_vga_out |Driver      |9      |24     |15     |
|  u_lcd_display |lcd_display |103    |2      |23     |
+-----------------------------------------------------+

RUN-1002 : start command "export_db wave_vga_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea wave_vga_gate.area"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 51 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2595 : bram inst: u_wave_ram/inst is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "u_wave_ram/inst"
SYN-2541 : Reading BRAM "u_wave_ram/inst" init file "E:/mif_coe\kk600.mif"
SYN-2542 : Parsing MIF init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 42 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 3 macro adder
SYN-1016 : Merged 2 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2501 : 1 BUFG to GCLK
SYN-2512 : LOGIC BRAM "U2/inst"
SYN-2541 : Reading BRAM "U2/inst" init file "E:/mif_coe\sin.mif"
SYN-2542 : Parsing MIF init file
SYN-2541 : Write 512x10, read 512x10.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 30 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 2 macro adder
SYN-1016 : Merged 2 instances.
SYN-1032 : 246/1 useful/useless nets, 179/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 24 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 13 macro adder
SYN-1016 : Merged 4 instances.
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 12 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 50 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 320/58 useful/useless nets, 255/0 useful/useless insts
SYN-1032 : 1333/2 useful/useless nets, 1014/2 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.05), #lev = 4 (3.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=4, #lut = 55 (3.05), #lev = 3 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 96 instances into 56 LUTs, name keeping = 78%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 47 (4.32), #lev = 3 (2.19)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19621.36 sec
SYN-3001 : Mapper mapped 97 instances into 50 LUTs, name keeping = 82%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 70 (2.73), #lev = 2 (1.68)
SYN-3001 : Logic optimization runtime opt =   0.00 sec, map = 19621.43 sec
SYN-3001 : Mapper mapped 103 instances into 72 LUTs, name keeping = 90%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.48), #lev = 3 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 50 (3.50), #lev = 3 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map = 19621.49 sec
SYN-3001 : Mapper mapped 117 instances into 50 LUTs, name keeping = 78%.
RUN-1002 : start command "report_area -file wave_vga_gate.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

LUT Statistics
#Total_luts               652
  #lut4                   178
  #lut5                    50
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             424

Utilization Statistics
#lut                      652   out of  19600    3.33%
#reg                      105   out of  19600    0.54%
#le                         0
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%

Report Hierarchy Area:
+---------------------------------------------------------------------+
|Instance        |Module      |lut    |ripple |seq    |bram   |dsp    |
+---------------------------------------------------------------------+
|top             |top         |228    |424    |105    |5      |0      |
|  u_ADDA        |ADDA        |50     |38     |36     |3      |0      |
|  u_cam_vga_out |Driver      |72     |174    |24     |0      |0      |
|  u_lcd_display |lcd_display |50     |134    |2      |0      |0      |
+---------------------------------------------------------------------+

SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 43 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 34 adder to BLE ...
SYN-4008 : Packed 34 adder and 1 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "ADDA" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 36 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 9 adder to BLE ...
SYN-4008 : Packed 9 adder and 8 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "Driver" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 24 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 126 adder to BLE ...
SYN-4008 : Packed 126 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "lcd_display" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 134 adder to BLE ...
SYN-4008 : Packed 134 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea wave_vga_gate.area" in  1.146265s wall, 1.171875s user + 0.125000s system = 1.296875s CPU (113.1%)

RUN-1004 : used memory is 683 MB, reserved memory is 723 MB, peak memory is 999 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-1011 : Flatten model ADDA
SYN-1011 : Flatten model Driver
SYN-1011 : Flatten model lcd_display
SYN-1016 : Merged 20 instances.
RUN-1002 : start command "export_db wave_vga_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000037s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3648): len = 122161, overlap = 11.25
PHY-3002 : Step(3649): len = 108213, overlap = 11.25
PHY-3002 : Step(3650): len = 74562.2, overlap = 4.5
PHY-3002 : Step(3651): len = 65018.9, overlap = 4.5
GUI-1001 : User closes ChipWatcher ...
PHY-3002 : Step(3652): len = 52638.4, overlap = 4.5
PHY-3002 : Step(3653): len = 44331.3, overlap = 6.75
PHY-3002 : Step(3654): len = 38714.3, overlap = 11.25
PHY-3002 : Step(3655): len = 31576.2, overlap = 11.25
PHY-3002 : Step(3656): len = 30316.3, overlap = 9
PHY-3002 : Step(3657): len = 27690.5, overlap = 11.25
PHY-3002 : Step(3658): len = 26472.4, overlap = 12
PHY-3002 : Step(3659): len = 24452.5, overlap = 11.75
PHY-3002 : Step(3660): len = 23831.4, overlap = 9.5
PHY-3002 : Step(3661): len = 22401.1, overlap = 11.25
PHY-3002 : Step(3662): len = 21076.2, overlap = 15
PHY-3002 : Step(3663): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(3664): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(3665): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(3666): len = 19877.9, overlap = 17.25
PHY-3002 : Step(3667): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(3668): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(3669): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(3670): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(3671): len = 18687.1, overlap = 20.375
PHY-3002 : Step(3672): len = 18400.5, overlap = 20
PHY-3002 : Step(3673): len = 18447, overlap = 20.8125
PHY-3002 : Step(3674): len = 18502.2, overlap = 21
PHY-3002 : Step(3675): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(3676): len = 18127.9, overlap = 18.625
PHY-3002 : Step(3677): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(3678): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(3679): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(3680): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(3681): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(3682): len = 16908.4, overlap = 14.125
PHY-3002 : Step(3683): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(3684): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(3685): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(3686): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(3687): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(3688): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3689): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3690): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(3691): len = 16032.7, overlap = 15.125
PHY-3002 : Step(3692): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(3693): len = 16088.6, overlap = 15.125
PHY-3002 : Step(3694): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010102s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(3695): len = 16725.3, overlap = 26.125
PHY-3002 : Step(3696): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(3697): len = 16988.2, overlap = 23.75
PHY-3002 : Step(3698): len = 17048.1, overlap = 21.125
PHY-3002 : Step(3699): len = 16515.8, overlap = 19.25
PHY-3002 : Step(3700): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(3701): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(3702): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(3703): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(3704): len = 16245, overlap = 24.5625
PHY-3002 : Step(3705): len = 15875, overlap = 17.5938
PHY-3002 : Step(3706): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(3707): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(3708): len = 15226, overlap = 21.4375
PHY-3002 : Step(3709): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(3710): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(3711): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(3712): len = 15095.3, overlap = 21.25
PHY-3002 : Step(3713): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(3714): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(3715): len = 16070.2, overlap = 42.25
PHY-3002 : Step(3716): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(3717): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(3718): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(3719): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(3720): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3721): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3722): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3723): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3724): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(3725): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(3726): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.038837s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.7%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.109078s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (114.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.245855s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.387664s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (104.8%)

OPT-1001 : End physical optimization;  0.395721s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (102.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.030652s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(3727): len = 15548.5, overlap = 25
PHY-3002 : Step(3728): len = 15548.5, overlap = 25
PHY-3002 : Step(3729): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(3730): len = 15661.7, overlap = 25
PHY-3002 : Step(3731): len = 15661.7, overlap = 25
PHY-3002 : Step(3732): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(3733): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3734): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3735): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042138s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.2%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3736): len = 17496.5, overlap = 9.75
PHY-3002 : Step(3737): len = 17060.8, overlap = 9.25
PHY-3002 : Step(3738): len = 16533.3, overlap = 9.75
PHY-3002 : Step(3739): len = 16411.5, overlap = 10.5
PHY-3002 : Step(3740): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(3741): len = 16315.8, overlap = 9.75
PHY-3002 : Step(3742): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(3743): len = 16505.4, overlap = 9.5
PHY-3002 : Step(3744): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006285s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (248.6%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.003009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.034056s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (183.5%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.119297s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (117.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.285865s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (103.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.445653s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (105.2%)

OPT-1001 : End physical optimization;  0.453133s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (131.0%)

RUN-1003 : finish command "place" in  3.255331s wall, 4.328125s user + 1.359375s system = 5.687500s CPU (174.7%)

RUN-1004 : used memory is 679 MB, reserved memory is 718 MB, peak memory is 999 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.030639s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (102.0%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.125620s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (99.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.208073s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (112.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.465097s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (161.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.005926s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (527.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.825525s wall, 2.000000s user + 0.171875s system = 2.171875s CPU (119.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.060263s wall, 2.234375s user + 0.203125s system = 2.437500s CPU (118.3%)

RUN-1004 : used memory is 684 MB, reserved memory is 724 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 747 valid insts, and 15714 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.764556s wall, 10.546875s user + 0.031250s system = 10.578125s CPU (599.5%)

RUN-1004 : used memory is 684 MB, reserved memory is 724 MB, peak memory is 1005 MB
KIT-1001 : EgGetBRAMList: start....BRAM Vec size = 198248.
RUN-1002 : start command "program -spd 1 -cable 0"
GUI-1001 : User opens BRAM Editor ...
GUI-1001 : User closes BRAM Editor ...
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4016 : Net clk_lcd driven by BUFG (28 clock/control pins, 2 other pins).
SYN-4016 : Net ADC_CLK_pad driven by BUFG (1 clock/control pins, 2 other pins).
SYN-4019 : Net clk_50m_pad is refclk of pll pll_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll pll_inst/pll_inst.
SYN-4027 : Net u_ADDA/DAC_CLK_pad is clkc1 of pll u_ADDA/PLL_inst/pll_inst.
SYN-4019 : Net clk_50m_pad is refclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4020 : Net clk_50m_pad is fbclk of pll u_ADDA/PLL_inst/pll_inst.
SYN-4024 : Net "clk_div[0]" drive clk pins.
SYN-4025 : Tag rtl::Net ADC_CLK_pad as clock net
SYN-4025 : Tag rtl::Net clk_50m_pad as clock net
SYN-4025 : Tag rtl::Net clk_div[0] as clock net
SYN-4025 : Tag rtl::Net clk_lcd as clock net
SYN-4025 : Tag rtl::Net u_ADDA/DAC_CLK_pad as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_div[0] to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 561 instances
RUN-1001 : 214 luts, 96 seqs, 153 mslices, 34 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 731 nets
RUN-1001 : 548 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 10 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 559 instances, 214 luts, 96 seqs, 187 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 2%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 186894
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 559.
PHY-3001 : End clustering;  0.000028s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3745): len = 122161, overlap = 11.25
PHY-3002 : Step(3746): len = 108213, overlap = 11.25
PHY-3002 : Step(3747): len = 74562.2, overlap = 4.5
PHY-3002 : Step(3748): len = 65018.9, overlap = 4.5
PHY-3002 : Step(3749): len = 52638.4, overlap = 4.5
PHY-3002 : Step(3750): len = 44331.3, overlap = 6.75
PHY-3002 : Step(3751): len = 38714.3, overlap = 11.25
PHY-3002 : Step(3752): len = 31576.2, overlap = 11.25
PHY-3002 : Step(3753): len = 30316.3, overlap = 9
PHY-3002 : Step(3754): len = 27690.5, overlap = 11.25
PHY-3002 : Step(3755): len = 26472.4, overlap = 12
PHY-3002 : Step(3756): len = 24452.5, overlap = 11.75
PHY-3002 : Step(3757): len = 23831.4, overlap = 9.5
PHY-3002 : Step(3758): len = 22401.1, overlap = 11.25
PHY-3002 : Step(3759): len = 21076.2, overlap = 15
PHY-3002 : Step(3760): len = 20435.3, overlap = 16.5625
PHY-3002 : Step(3761): len = 19974.7, overlap = 18.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.39704e-05
PHY-3002 : Step(3762): len = 19834.6, overlap = 16.4375
PHY-3002 : Step(3763): len = 19877.9, overlap = 17.25
PHY-3002 : Step(3764): len = 19694.3, overlap = 17.3125
PHY-3002 : Step(3765): len = 19593.9, overlap = 15.0625
PHY-3002 : Step(3766): len = 19338.7, overlap = 15.4375
PHY-3002 : Step(3767): len = 19183.1, overlap = 18.0625
PHY-3002 : Step(3768): len = 18687.1, overlap = 20.375
PHY-3002 : Step(3769): len = 18400.5, overlap = 20
PHY-3002 : Step(3770): len = 18447, overlap = 20.8125
PHY-3002 : Step(3771): len = 18502.2, overlap = 21
PHY-3002 : Step(3772): len = 18166.5, overlap = 17.0625
PHY-3002 : Step(3773): len = 18127.9, overlap = 18.625
PHY-3002 : Step(3774): len = 18190.2, overlap = 17.8125
PHY-3002 : Step(3775): len = 17686.2, overlap = 19.8125
PHY-3002 : Step(3776): len = 17697.8, overlap = 19.5625
PHY-3002 : Step(3777): len = 17887.6, overlap = 14.6875
PHY-3002 : Step(3778): len = 17792.5, overlap = 13.1875
PHY-3002 : Step(3779): len = 16908.4, overlap = 14.125
PHY-3002 : Step(3780): len = 16853.8, overlap = 15.6875
PHY-3002 : Step(3781): len = 16603.3, overlap = 15.9375
PHY-3002 : Step(3782): len = 16595.9, overlap = 15.9375
PHY-3002 : Step(3783): len = 16403.6, overlap = 15.5625
PHY-3002 : Step(3784): len = 16383.9, overlap = 15.4375
PHY-3002 : Step(3785): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3786): len = 15987.1, overlap = 15.125
PHY-3002 : Step(3787): len = 15971.3, overlap = 15.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.79407e-05
PHY-3002 : Step(3788): len = 16032.7, overlap = 15.125
PHY-3002 : Step(3789): len = 16032.7, overlap = 15.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.58814e-05
PHY-3002 : Step(3790): len = 16088.6, overlap = 15.125
PHY-3002 : Step(3791): len = 16088.6, overlap = 15.125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009414s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (331.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.35059e-06
PHY-3002 : Step(3792): len = 16725.3, overlap = 26.125
PHY-3002 : Step(3793): len = 16776.9, overlap = 26.0313
PHY-3002 : Step(3794): len = 16988.2, overlap = 23.75
PHY-3002 : Step(3795): len = 17048.1, overlap = 21.125
PHY-3002 : Step(3796): len = 16515.8, overlap = 19.25
PHY-3002 : Step(3797): len = 16563.4, overlap = 18.5625
PHY-3002 : Step(3798): len = 16271.4, overlap = 21.7188
PHY-3002 : Step(3799): len = 16401.3, overlap = 21.1875
PHY-3002 : Step(3800): len = 16212.9, overlap = 28.2188
PHY-3002 : Step(3801): len = 16245, overlap = 24.5625
PHY-3002 : Step(3802): len = 15875, overlap = 17.5938
PHY-3002 : Step(3803): len = 15773.5, overlap = 17.3125
PHY-3002 : Step(3804): len = 15689.6, overlap = 21.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70119e-06
PHY-3002 : Step(3805): len = 15226, overlap = 21.4375
PHY-3002 : Step(3806): len = 15257.2, overlap = 21.9688
PHY-3002 : Step(3807): len = 15269.6, overlap = 21.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.74024e-05
PHY-3002 : Step(3808): len = 15044.3, overlap = 21.3125
PHY-3002 : Step(3809): len = 15095.3, overlap = 21.25
PHY-3002 : Step(3810): len = 15095.3, overlap = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50803e-05
PHY-3002 : Step(3811): len = 15962.7, overlap = 42.6875
PHY-3002 : Step(3812): len = 16070.2, overlap = 42.25
PHY-3002 : Step(3813): len = 16322.3, overlap = 36.5313
PHY-3002 : Step(3814): len = 16514.6, overlap = 31.9375
PHY-3002 : Step(3815): len = 16509.7, overlap = 29.2188
PHY-3002 : Step(3816): len = 16340.9, overlap = 23.8438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01605e-05
PHY-3002 : Step(3817): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3818): len = 16016.8, overlap = 23.4688
PHY-3002 : Step(3819): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3820): len = 15971.9, overlap = 23.5
PHY-3002 : Step(3821): len = 15882.1, overlap = 24.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000100321
PHY-3002 : Step(3822): len = 15983.1, overlap = 23.5313
PHY-3002 : Step(3823): len = 15983.1, overlap = 23.5313
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.88 peak overflow 3.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 23208, over cnt = 28(0%), over = 45, worst = 2
PHY-1002 : len = 23576, over cnt = 13(0%), over = 20, worst = 2
PHY-1002 : len = 23784, over cnt = 6(0%), over = 9, worst = 2
PHY-1002 : len = 23720, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 23688, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040241s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (233.0%)

PHY-1001 : Congestion index: top1 = 14.38, top5 = 3.75, top10 = 1.25, top15 = 0.00.
PHY-1001 : End incremental global routing;  0.110521s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (141.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2468, tnet num: 729, tinst num: 559, tnode num: 2813, tedge num: 3888.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.272904s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.416014s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (108.9%)

OPT-1001 : End physical optimization;  0.424115s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (114.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 214 LUT to BLE ...
SYN-4008 : Packed 214 LUT and 96 SEQ to BLE.
SYN-4003 : Packing 0 remaining SEQ's ...
SYN-4005 : Packed 0 SEQ with LUT/SLICE
SYN-4006 : 118 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 214/465 primitive instances ...
PHY-3001 : End packing;  0.027867s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (168.2%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 362 instances, 300 slices, 30 macros(187 instances: 153 mslices 34 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 15935.4, Over = 25.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.12637e-05
PHY-3002 : Step(3824): len = 15548.5, overlap = 25
PHY-3002 : Step(3825): len = 15548.5, overlap = 25
PHY-3002 : Step(3826): len = 15357.5, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.25273e-05
PHY-3002 : Step(3827): len = 15661.7, overlap = 25
PHY-3002 : Step(3828): len = 15661.7, overlap = 25
PHY-3002 : Step(3829): len = 15547.2, overlap = 25.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.50547e-05
PHY-3002 : Step(3830): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3831): len = 16019.8, overlap = 24.5
PHY-3002 : Step(3832): len = 16011.4, overlap = 25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041393s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (226.5%)

PHY-3001 : Trial Legalized: Len = 21362.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(3833): len = 17496.5, overlap = 9.75
PHY-3002 : Step(3834): len = 17060.8, overlap = 9.25
PHY-3002 : Step(3835): len = 16533.3, overlap = 9.75
PHY-3002 : Step(3836): len = 16411.5, overlap = 10.5
PHY-3002 : Step(3837): len = 16411.5, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04413e-05
PHY-3002 : Step(3838): len = 16315.8, overlap = 9.75
PHY-3002 : Step(3839): len = 16315.8, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.08827e-05
PHY-3002 : Step(3840): len = 16505.4, overlap = 9.5
PHY-3002 : Step(3841): len = 16569.3, overlap = 9.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006430s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 19343.3, Over = 0
PHY-3001 : End spreading;  0.003034s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 19343.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.032177s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (291.4%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End incremental global routing;  0.113564s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (151.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 2185, tnet num: 633, tinst num: 362, tnode num: 2439, tedge num: 3557.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.255387s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.408294s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (118.6%)

OPT-1001 : End physical optimization;  0.415967s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (116.4%)

RUN-1003 : finish command "place" in  3.180211s wall, 4.046875s user + 1.406250s system = 5.453125s CPU (171.5%)

RUN-1004 : used memory is 690 MB, reserved memory is 730 MB, peak memory is 1005 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_place.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file D:/English/TD5.0/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 364 instances
RUN-1001 : 153 mslices, 147 lslices, 51 pads, 5 brams, 0 dsps
RUN-1001 : There are total 635 nets
RUN-1001 : 452 nets have 2 pins
RUN-1001 : 112 nets have [3 - 5] pins
RUN-1001 : 50 nets have [6 - 10] pins
RUN-1001 : 10 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 35240, over cnt = 7(0%), over = 9, worst = 2
PHY-1002 : len = 35328, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 35328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.033484s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (93.3%)

PHY-1001 : Congestion index: top1 = 16.25, top5 = 5.00, top10 = 1.25, top15 = 1.25.
PHY-1001 : End global routing;  0.148557s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.200213s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (109.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 10496, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000029s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 54280, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.460354s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (132.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 54280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 54280
PHY-1001 : End DR Iter 1; 0.006160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ADC_CLK_pad will be merged with clock u_ADDA/PLL_inst/clk0_buf
PHY-1001 : net clk_50m_pad will be routed on clock mesh
PHY-1001 : clock net clk_div[0]_gclk_net will be merged with clock clk_div[0]
PHY-1001 : clock net clk_lcd will be merged with clock pll_inst/clk0_buf
PHY-1001 : net u_ADDA/DAC_CLK_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.865626s wall, 1.906250s user + 0.187500s system = 2.093750s CPU (112.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  2.124110s wall, 2.156250s user + 0.187500s system = 2.343750s CPU (110.3%)

RUN-1004 : used memory is 691 MB, reserved memory is 731 MB, peak memory is 1013 MB
RUN-1002 : start command "report_area -io_info -file wave_vga_phy.area"
RUN-1001 : standard
***Report Model: top***

IO Statistics
#IO                        51
  #input                   19
  #output                  32
  #inout                    0

Utilization Statistics
#lut                      588   out of  19600    3.00%
#reg                      105   out of  19600    0.54%
#le                       588
  #lut only               483   out of    588   82.14%
  #reg only                 0   out of    588    0.00%
  #lut&reg                105   out of    588   17.86%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   4
  #fifo9k                   1
#bram32k                    0   out of     16    0.00%
#pad                       51   out of    188   27.13%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        2   out of      4   50.00%
#gclk                       5   out of     16   31.25%


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ADC_DATA[9]       INPUT         T4        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[8]       INPUT         T6        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[7]       INPUT         T5        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[6]       INPUT         T8        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[5]       INPUT         T7        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[4]       INPUT         R9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[3]       INPUT         T9        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[2]       INPUT        R12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[1]       INPUT        T12        LVCMOS33          N/A          PULLUP      NONE    
  ADC_DATA[0]       INPUT         N5        LVCMOS33          N/A          PULLUP      NONE    
      SW1           INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    clk_50m         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[5]      INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[4]      INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[3]      INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[2]      INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[1]      INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
  data_hand[0]      INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
     rst_n          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    ADC_CLK        OUTPUT         R5        LVCMOS33           8            NONE       NONE    
    DAC_CLK        OUTPUT        T15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[9]      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
  DAC_DATA[8]      OUTPUT        T14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[7]      OUTPUT        R14        LVCMOS33           8            NONE       NONE    
  DAC_DATA[6]      OUTPUT         L7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[5]      OUTPUT         M7        LVCMOS33           8            NONE       NONE    
  DAC_DATA[4]      OUTPUT         N6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[3]      OUTPUT         P6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[2]      OUTPUT         P5        LVCMOS33           8            NONE       NONE    
  DAC_DATA[1]      OUTPUT         M6        LVCMOS33           8            NONE       NONE    
  DAC_DATA[0]      OUTPUT        T13        LVCMOS33           8            NONE       NONE    
    VGA_B[4]       OUTPUT         F1        LVCMOS33           8            NONE       NONE    
    VGA_B[3]       OUTPUT         E2        LVCMOS33           8            NONE       NONE    
    VGA_B[2]       OUTPUT         E1        LVCMOS33           8            NONE       NONE    
    VGA_B[1]       OUTPUT         M5        LVCMOS33           8            NONE       NONE    
    VGA_B[0]       OUTPUT         D1        LVCMOS33           8            NONE       NONE    
    VGA_G[5]       OUTPUT         K2        LVCMOS33           8            NONE       NONE    
    VGA_G[4]       OUTPUT         H1        LVCMOS33           8            NONE       NONE    
    VGA_G[3]       OUTPUT         J1        LVCMOS33           8            NONE       NONE    
    VGA_G[2]       OUTPUT         G1        LVCMOS33           8            NONE       NONE    
    VGA_G[1]       OUTPUT         H2        LVCMOS33           8            NONE       NONE    
    VGA_G[0]       OUTPUT         F2        LVCMOS33           8            NONE       NONE    
    VGA_R[4]       OUTPUT         N3        LVCMOS33           8            NONE       NONE    
    VGA_R[3]       OUTPUT         M4        LVCMOS33           8            NONE       NONE    
    VGA_R[2]       OUTPUT         L1        LVCMOS33           8            NONE       NONE    
    VGA_R[1]       OUTPUT         L5        LVCMOS33           8            NONE       NONE    
    VGA_R[0]       OUTPUT         K1        LVCMOS33           8            NONE       NONE    
   clk_1000HZ      OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    vga_clk        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
   vga_hsync       OUTPUT         M2        LVCMOS33           8            NONE       NONE    
   vga_vsync       OUTPUT         M3        LVCMOS33           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------+
|top      |top    |588   |401    |187    |105    |5      |0      |
+----------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       401   
    #2         2        34   
    #3         3        45   
    #4         4        32   
    #5        5-10      52   
    #6       11-50      12   
    #7       51-100     1    
  Average     2.47           

RUN-1002 : start command "export_db wave_vga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 364
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 635, pip num: 4388
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 747 valid insts, and 15714 bits set as '1'.
BIT-1004 : PLL setting string = 1001
BIT-1004 : Generate bits file wave_vga.bit.
RUN-1003 : finish command "bitgen -bit wave_vga.bit -version 0X00 -g ucode:101011010000000000000000" in  1.818383s wall, 10.578125s user + 0.078125s system = 10.656250s CPU (586.0%)

RUN-1004 : used memory is 691 MB, reserved memory is 731 MB, peak memory is 1013 MB
RUN-1002 : start command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1294, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit wave_vga.bit" in  1.356640s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (101.4%)

RUN-1004 : used memory is 742 MB, reserved memory is 782 MB, peak memory is 1013 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.976528s wall, 0.437500s user + 0.187500s system = 0.625000s CPU (9.0%)

RUN-1004 : used memory is 754 MB, reserved memory is 796 MB, peak memory is 1013 MB
RUN-1003 : finish command "download -bit wave_vga.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.713501s wall, 1.921875s user + 0.250000s system = 2.171875s CPU (24.9%)

RUN-1004 : used memory is 712 MB, reserved memory is 754 MB, peak memory is 1013 MB
GUI-1001 : Download success!
RUN-1002 : start command "import_db wave_vga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
