{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565933889183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565933889184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 23:38:09 2019 " "Processing started: Thu Aug 15 23:38:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565933889184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1565933889184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off full_adder -c full_adder --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1565933889184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1565933889991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1565933889991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_7-deco_7_arch " "Found design unit 1: deco_7-deco_7_arch" {  } { { "deco_7.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902685 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_7 " "Found entity 1: deco_7" {  } { { "deco_7.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/deco_7.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_1bit-adder_1bit_arch " "Found design unit 1: adder_1bit-adder_1bit_arch" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902690 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_1bit " "Found entity 1: adder_1bit" {  } { { "adder_1bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_1bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_7_seg-hex_7_seg_arch " "Found design unit 1: hex_7_seg-hex_7_seg_arch" {  } { { "hex_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902694 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_7_seg " "Found entity 1: hex_7_seg" {  } { { "hex_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complement_a1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complement_a1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complement_a1-complement_a1_arch " "Found design unit 1: complement_a1-complement_a1_arch" {  } { { "complement_a1.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902699 ""} { "Info" "ISGN_ENTITY_NAME" "1 complement_a1 " "Found entity 1: complement_a1" {  } { { "complement_a1.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/complement_a1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902704 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bit-adder_4bit_arch " "Found design unit 1: adder_4bit-adder_4bit_arch" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902709 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_8bit-comparator_8bit_arch " "Found design unit 1: comparator_8bit-comparator_8bit_arch" {  } { { "comparator_8bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902714 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_8bit " "Found entity 1: comparator_8bit" {  } { { "comparator_8bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/comparator_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8bit-mux_8bit_arch " "Found design unit 1: mux_8bit-mux_8bit_arch" {  } { { "mux_8bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902718 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit " "Found entity 1: mux_8bit" {  } { { "mux_8bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/mux_8bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "format_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file format_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 format_7_seg-format_7_seg_arch " "Found design unit 1: format_7_seg-format_7_seg_arch" {  } { { "format_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902723 ""} { "Info" "ISGN_ENTITY_NAME" "1 format_7_seg " "Found entity 1: format_7_seg" {  } { { "format_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/format_7_seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "num_to_deco_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file num_to_deco_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_to_deco_7_seg-num_to_deco_7_seg_arch " "Found design unit 1: num_to_deco_7_seg-num_to_deco_7_seg_arch" {  } { { "num_to_deco_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902728 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_to_deco_7_seg " "Found entity 1: num_to_deco_7_seg" {  } { { "num_to_deco_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_bit_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negative_bit_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negative_bit_4-negative_bit_4_arch " "Found design unit 1: negative_bit_4-negative_bit_4_arch" {  } { { "negative_bit_4.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902733 ""} { "Info" "ISGN_ENTITY_NAME" "1 negative_bit_4 " "Found entity 1: negative_bit_4" {  } { { "negative_bit_4.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_bit_4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_to_positive_view.vhd 2 1 " "Found 2 design units, including 1 entities, in source file negative_to_positive_view.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negative_to_positive_view-negative_to_positive_view_arch " "Found design unit 1: negative_to_positive_view-negative_to_positive_view_arch" {  } { { "negative_to_positive_view.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902738 ""} { "Info" "ISGN_ENTITY_NAME" "1 negative_to_positive_view " "Found entity 1: negative_to_positive_view" {  } { { "negative_to_positive_view.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arch " "Found design unit 1: full_adder-full_adder_arch" {  } { { "full_adder.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902743 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565933902743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1565933902743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1565933902812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display1 test.vhd(24) " "Verilog HDL or VHDL warning at test.vhd(24): object \"display1\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1565933902813 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display2 test.vhd(25) " "Verilog HDL or VHDL warning at test.vhd(25): object \"display2\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1565933902813 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign test.vhd(26) " "Verilog HDL or VHDL warning at test.vhd(26): object \"sign\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1565933902813 "|test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataTesting test.vhd(27) " "Verilog HDL or VHDL warning at test.vhd(27): object \"dataTesting\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1565933902813 "|test"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "test.vhd(44) " "VHDL warning at test.vhd(44): synthesis ignores all but the first waveform" {  } { { "test.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 44 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "Design Software" 0 -1 1565933902813 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:DUT " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:DUT\"" {  } { { "test.vhd" "DUT" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/test.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout full_adder.vhd(20) " "Verilog HDL or VHDL warning at full_adder.vhd(20): object \"cout\" assigned a value but never read" {  } { { "full_adder.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1565933902816 "|test|full_adder:DUT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "isNegative full_adder.vhd(167) " "VHDL Process Statement warning at full_adder.vhd(167): signal \"isNegative\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "full_adder.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1565933902816 "|test|full_adder:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complement_a1 full_adder:DUT\|complement_a1:operationType " "Elaborating entity \"complement_a1\" for hierarchy \"full_adder:DUT\|complement_a1:operationType\"" {  } { { "full_adder.vhd" "operationType" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit full_adder:DUT\|adder_4bit:mainAdder " "Elaborating entity \"adder_4bit\" for hierarchy \"full_adder:DUT\|adder_4bit:mainAdder\"" {  } { { "full_adder.vhd" "mainAdder" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902820 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coutTemp adder_4bit.vhd(60) " "VHDL Process Statement warning at adder_4bit.vhd(60): signal \"coutTemp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adder_4bit.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1565933902821 "|adder_4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_1bit full_adder:DUT\|adder_4bit:mainAdder\|adder_1bit:bit0 " "Elaborating entity \"adder_1bit\" for hierarchy \"full_adder:DUT\|adder_4bit:mainAdder\|adder_1bit:bit0\"" {  } { { "adder_4bit.vhd" "bit0" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/adder_4bit.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_8bit full_adder:DUT\|comparator_8bit:comparator9 " "Elaborating entity \"comparator_8bit\" for hierarchy \"full_adder:DUT\|comparator_8bit:comparator9\"" {  } { { "full_adder.vhd" "comparator9" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_to_deco_7_seg full_adder:DUT\|num_to_deco_7_seg:posAdder " "Elaborating entity \"num_to_deco_7_seg\" for hierarchy \"full_adder:DUT\|num_to_deco_7_seg:posAdder\"" {  } { { "full_adder.vhd" "posAdder" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout num_to_deco_7_seg.vhd(16) " "Verilog HDL or VHDL warning at num_to_deco_7_seg.vhd(16): object \"cout\" assigned a value but never read" {  } { { "num_to_deco_7_seg.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565933902830 "|num_to_deco_7_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "format_7_seg full_adder:DUT\|num_to_deco_7_seg:posAdder\|format_7_seg:format " "Elaborating entity \"format_7_seg\" for hierarchy \"full_adder:DUT\|num_to_deco_7_seg:posAdder\|format_7_seg:format\"" {  } { { "num_to_deco_7_seg.vhd" "format" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/num_to_deco_7_seg.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_to_positive_view full_adder:DUT\|negative_to_positive_view:negative_to_positive " "Elaborating entity \"negative_to_positive_view\" for hierarchy \"full_adder:DUT\|negative_to_positive_view:negative_to_positive\"" {  } { { "full_adder.vhd" "negative_to_positive" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902884 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout negative_to_positive_view.vhd(17) " "Verilog HDL or VHDL warning at negative_to_positive_view.vhd(17): object \"cout\" assigned a value but never read" {  } { { "negative_to_positive_view.vhd" "" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565933902886 "|negative_to_positive_view"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negative_bit_4 full_adder:DUT\|negative_to_positive_view:negative_to_positive\|negative_bit_4:bit4 " "Elaborating entity \"negative_bit_4\" for hierarchy \"full_adder:DUT\|negative_to_positive_view:negative_to_positive\|negative_bit_4:bit4\"" {  } { { "negative_to_positive_view.vhd" "bit4" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/negative_to_positive_view.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8bit full_adder:DUT\|mux_8bit:selectOperation " "Elaborating entity \"mux_8bit\" for hierarchy \"full_adder:DUT\|mux_8bit:selectOperation\"" {  } { { "full_adder.vhd" "selectOperation" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7_seg full_adder:DUT\|hex_7_seg:displayDecoder1 " "Elaborating entity \"hex_7_seg\" for hierarchy \"full_adder:DUT\|hex_7_seg:displayDecoder1\"" {  } { { "full_adder.vhd" "displayDecoder1" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_7 full_adder:DUT\|hex_7_seg:displayDecoder1\|deco_7:decoder " "Elaborating entity \"deco_7\" for hierarchy \"full_adder:DUT\|hex_7_seg:displayDecoder1\|deco_7:decoder\"" {  } { { "hex_7_seg.vhd" "decoder" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/hex_7_seg.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1565933902910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565933903222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 23:38:23 2019 " "Processing ended: Thu Aug 15 23:38:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565933903222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565933903222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565933903222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565933903222 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 11 s " "Quartus Prime Flow was successful. 0 errors, 11 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1565933903916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565933904561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565933904568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 23:38:24 2019 " "Processing started: Thu Aug 15 23:38:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565933904568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1565933904568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim full_adder full_adder " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim full_adder full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1565933904568 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim full_adder full_adder " "Quartus(args): --rtl_sim full_adder full_adder" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1565933904568 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1565933904876 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1565933905044 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1565933905045 ""}
{ "Warning" "0" "" "Warning: File full_adder_run_msim_rtl_vhdl.do already exists - backing up current file as full_adder_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File full_adder_run_msim_rtl_vhdl.do already exists - backing up current file as full_adder_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1565933905193 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/simulation/modelsim/full_adder_run_msim_rtl_vhdl.do" {  } { { "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/simulation/modelsim/full_adder_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/simulation/modelsim/full_adder_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/simulation/modelsim/full_adder_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1565933905275 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1565933905276 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1565933905312 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1565933905312 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder_nativelink_simulation.rpt" {  } { { "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder_nativelink_simulation.rpt" "0" { Text "C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/este0/Desktop/Esteban/TEC/2019 - II Semestre/Taller de Diseno Digital/Lab2Ex2VHDL/full_adder_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1565933905312 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1565933905313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565933905314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 23:38:25 2019 " "Processing ended: Thu Aug 15 23:38:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565933905314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565933905314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565933905314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1565933905314 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus Prime Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1565933945294 ""}
