-- Catapult University Version: Report                                              
-- ---------------------------- ---------------------------------------------------
-- Version:                     2011a.126 Production Release                        
-- Build Date:                  Wed Aug  8 00:52:07 PDT 2012                        
                                                                                    
-- Generated by:                nn1114@EEWS304-032                                  
-- Generated date:              Wed May 13 20:16:31 +0100 2015                      

Solution Settings: reduce_by_5.v1
  Current state: schedule
  Project: reduce_by_5
  
  Design Input Files Specified
    $PROJECT_HOME/reduce_by_5.cpp
      $PROJECT_HOME/reduce_by_5.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/reduce_by_5.h
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process           Real Operation(s) count Latency Throughput Reset Length II Comments 
    ----------------- ----------------------- ------- ---------- ------------ -- --------
    /reduce_by_5/core                     171 6719999    6720001            0  0          
    Design Total:                         171 6719999    6720001            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 37.037             20.00    0.000000 /reduce_by_5/core        
    
  I/O Data Ranges
    Port          Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ------------- ---- -------- --------- --------- ------- -------- --------
    vin:rsc.z     IN   Unsigned       150                                     
    clk           IN   Unsigned         1                                     
    en            IN   Unsigned         1                                     
    arst_n        IN   Unsigned         1                                     
    clk_reg:rsc.z OUT  Unsigned         1                                     
    vout:rsc.z    OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /reduce_by_5/vin:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 150
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /reduce_by_5/vin   0:149 00000000-00000000 (0-0) 
      
    Resource Name: /reduce_by_5/clk_reg:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /reduce_by_5/clk_reg     0:0 00000000-00000000 (0-0) 
      
    Resource Name: /reduce_by_5/vout:rsc
      Memory Component: mgc_out_stdreg               Size:         1 x 1
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /reduce_by_5/vout     0:0 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process           Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ----------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /reduce_by_5/core main               Infinite       1      6720001  248.89 ms                       
    /reduce_by_5/core   FRAME              420000      16      6720000  248.89 ms                       
    
  Loop Execution Profile
    Process           Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ----------------- ---------------- ------------ -------------------------- ----------------- --------
    /reduce_by_5/core main                       1                        0.00          6720001           
    /reduce_by_5/core   FRAME              6720000                      100.00          6720000           
    
  End of Report
