<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
<TD ALIGN=CENTER COLSPAN='4'><B>soft_processor Project Status</B></TD></TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
<TD>soft_processor.xmp</TD>
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
<TD>New</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
<TD>soft_processor</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
<TR ALIGN=LEFT>
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>EDK 14.7</TD>
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
<TD>&nbsp;</TD>
</TR>
</TABLE>



&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='5'><B>XPS Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\platgen.log'>Platgen Log File</A></TD><TD>Fri Nov 22 10:44:43 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Warning'>1 Warning (1 new)</A></TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\__xps/ise/_xmsgs/platgen.xmsgs?&DataKey=Info'>30 Infos (15 new)</A></TD></TR>
<TR ALIGN=LEFT><TD>Simgen Log File</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\bitinit.log'>BitInit Log File</A></TD><TD>Fri Nov 22 09:35:58 2024</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT>0</TD><TD ALIGN=LEFT COLSPAN='2'><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\__xps/ise/_xmsgs/bitinit.xmsgs?&DataKey=Info'>16 Infos (16 new)</A></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor\soft_processor.log'>System Log File</A></TD><TD>Fri Nov 22 10:44:44 2024</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>XPS Synthesis Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=EDKSynthesisSumary"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report</B></TD><TD><B>Generated</B></TD><TD><B>Flip Flops Used</B></TD><TD><B>LUTs Used</B></TD><TD><B>BRAMS Used</B></TD><TD COLSPAN='2'><B>Errors</B></TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_xst.srp'>soft_processor</A></TD><TD>Fri Nov 22 10:44:50 2024</TD><TD ALIGN=RIGHT>2887</TD><TD ALIGN=RIGHT>2891</TD><TD ALIGN=RIGHT>16</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_clock_generator_0_wrapper_xst.srp'>soft_processor_clock_generator_0_wrapper</A></TD><TD>Fri Nov 22 10:44:41 2024</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_lmb_bram_wrapper_xst.srp'>soft_processor_lmb_bram_wrapper</A></TD><TD>Fri Nov 22 10:44:38 2024</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT>16</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_ilmb_cntlr_wrapper_xst.srp'>soft_processor_ilmb_cntlr_wrapper</A></TD><TD>Fri Nov 22 10:44:35 2024</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_dlmb_cntlr_wrapper_xst.srp'>soft_processor_dlmb_cntlr_wrapper</A></TD><TD>Fri Nov 22 10:44:32 2024</TD><TD ALIGN=RIGHT>2</TD><TD ALIGN=RIGHT>6</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_xps_intc_0_wrapper_xst.srp'>soft_processor_xps_intc_0_wrapper</A></TD><TD>Fri Nov 22 09:31:38 2024</TD><TD ALIGN=RIGHT>132</TD><TD ALIGN=RIGHT>100</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_proc_sys_reset_0_wrapper_xst.srp'>soft_processor_proc_sys_reset_0_wrapper</A></TD><TD>Fri Nov 22 09:31:35 2024</TD><TD ALIGN=RIGHT>69</TD><TD ALIGN=RIGHT>54</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_mdm_0_wrapper_xst.srp'>soft_processor_mdm_0_wrapper</A></TD><TD>Fri Nov 22 09:31:32 2024</TD><TD ALIGN=RIGHT>123</TD><TD ALIGN=RIGHT>126</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_xps_timer_0_wrapper_xst.srp'>soft_processor_xps_timer_0_wrapper</A></TD><TD>Fri Nov 22 09:31:26 2024</TD><TD ALIGN=RIGHT>364</TD><TD ALIGN=RIGHT>343</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_rs232_wrapper_xst.srp'>soft_processor_rs232_wrapper</A></TD><TD>Fri Nov 22 09:31:21 2024</TD><TD ALIGN=RIGHT>149</TD><TD ALIGN=RIGHT>156</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_generic_gpio_wrapper_xst.srp'>soft_processor_generic_gpio_wrapper</A></TD><TD>Fri Nov 22 09:31:18 2024</TD><TD ALIGN=RIGHT>217</TD><TD ALIGN=RIGHT>150</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_dlmb_wrapper_xst.srp'>soft_processor_dlmb_wrapper</A></TD><TD>Fri Nov 22 09:31:05 2024</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_ilmb_wrapper_xst.srp'>soft_processor_ilmb_wrapper</A></TD><TD>Fri Nov 22 09:31:03 2024</TD><TD ALIGN=RIGHT>1</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_mb_plb_wrapper_xst.srp'>soft_processor_mb_plb_wrapper</A></TD><TD>Fri Nov 22 09:31:00 2024</TD><TD ALIGN=RIGHT>156</TD><TD ALIGN=RIGHT>373</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
<TR ALIGN=LEFT><TD><A HREF_DISABLED='C:/Users/lpcarm/Desktop/FPGA_BOOK/P18_MicroBlaze/soft_processor/synthesis\soft_processor_microblaze_0_wrapper_xst.srp'>soft_processor_microblaze_0_wrapper</A></TD><TD>Fri Nov 22 09:30:56 2024</TD><TD ALIGN=RIGHT>1671</TD><TD ALIGN=RIGHT>1576</TD><TD>&nbsp;</TD><TD ALIGN=RIGHT COLSPAN='2'>0</TD></TR>
</TABLE>








&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
<TR ALIGN=LEFT><TD>Translation Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Map Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD>&nbsp;</TD><TD COLSPAN='2'>&nbsp;</TD></TR>
</TABLE>
&nbsp;<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
</TABLE>


<br><center><b>Date Generated:</b> 11/22/2024 - 10:44:51</center>
</BODY></HTML>