                                                                                                                  Isolated, Single-Channel
                                                                                                               RS-232 Line Driver/Receiver
Data Sheet                                                                                                                      ADM3251E
FEATURES                                                                                                                 FUNCTIONAL BLOCK DIAGRAM
                                                                                                                                         C1             C3               C2         C4
2.5 kV fully isolated (power and data) RS-232 transceiver                                                                               0.1µF          0.1µF            0.1µF      0.1µF
isoPower integrated, isolated dc-to-dc converter                                                                                         16V            10V     0.1µF    16V        16V
460 kbps data rate
1 Tx and 1 Rx                                                                                                                            C1+ C1– V+      VISO       C2+ C2–      V–
Meets EIA/TIA-232E specifications                                                                                      ADM3251E                 VOLTAGE                  VOLTAGE
                                                                                                                                                DOUBLER                 INVERTER
ESD protection on RIN and TOUT pins
   ±8 kV: contact discharge                                                                                    VCC
                                                                                                                            OSC            RECT        REG
   ±15 kV: air gap discharge
0.1 μF charge pump capacitors                                                                                 0.1µF
                                                                                                                          DECODE           ENCODE                            R         RIN*
High common-mode transient immunity: >25 kV/μs                                                                ROUT
Safety and regulatory approvals
                                                                                                                          ENCODE           DECODE                        T             TOUT
   UL recognition                                                                                              TIN
     2500 V rms for 1 minute per UL 1577
   VDE Certificate of Conformity                                                                                              GND                                         GNDISO
                                                                                                                                                                                           07388-001
     DIN EN 60747-5-2 (VDE 0884 Teil 2): 2003-01                                                             *INTERNAL 5kΩ PULL-DOWN RESISTOR ON THE RS-232 INPUT.
   CSA Component Acceptance Notice #5A                                                                                                     Figure 1.
Operating temperature range: −40°C to +85°C
Wide body, 20-lead SOIC package
APPLICATIONS
High noise data communications
Industrial communications
General-purpose RS232 data links
Industrial/telecommunications diagnostic ports
Medical equipment
GENERAL DESCRIPTION
The ADM3251E1 is a high speed, 2.5 kV fully isolated, single-                                               transformer. Special care must be taken during printed circuit
channel RS-232/V.28 transceiver device that operates from a                                                 board (PCB) layout to meet emissions standards. Refer to
single 5 V power supply. Due to the high ESD protection on the                                              Application Note AN-0971, Control of Radiated Emissions with
RIN and TOUT pins, the device is ideally suited for operation in                                            isoPower Devices, for details on board layout considerations.
electrically harsh environments or where RS-232 cables are                                                  The ADM3251E conforms to the EIA/TIA-232E and ITU-T V. 28
frequently being plugged and unplugged.                                                                     specifications and operates at data rates up to 460 kbps.
The ADM3251E incorporates dual-channel digital isolators                                                    Four external 0.1 μF charge pump capacitors are used for the
with isoPower™ integrated, isolated power. There is no requirement                                          voltage doubler/inverter, permitting operation from a single
to use a separate isolated dc-to-dc converter. Chip-scale trans-                                            5 V supply.
former iCoupler® technology from Analog Devices, Inc., is used
both for the isolation of the logic signals as well as for the inte-                                        The ADM3251E is available in a 20-lead, wide body SOIC package
grated dc-to-dc converter. The result is a total isolation solution.                                        and is specified over the −40°C to +85°C temperature range.
The ADM3251E contains isoPower technology that uses high
frequency switching elements to transfer power through the
1
    Protected by U.S. Patents 5,952,849; 6,873,065; and 7,075,329.
Rev. G                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No   One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.         Tel: 781.329.4700 ©2008–2013 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                           Technical Support                                  www.analog.com


ADM3251E                                                                                                                                                                                   Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1             Theory of Operation ...................................................................... 11
Applications ....................................................................................... 1                   Isolation of Power and Data ...................................................... 11
Functional Block Diagram .............................................................. 1                                Charge Pump Voltage Converter ............................................. 12
General Description ......................................................................... 1                          5.0 V Logic to EIA/TIA-232E Transmitter.............................. 12
Revision History ............................................................................... 2                       EIA/TIA-232E to 5 V Logic Receiver ...................................... 12
Specifications..................................................................................... 3                    High Baud Rate........................................................................... 12
  Package Characteristics ............................................................... 5                              Thermal Analysis ....................................................................... 12
  Regulatory Information ............................................................... 5                               Insulation Lifetime ..................................................................... 12
  Insulation and Safety-Related Specifications ............................ 5                                         Applications Information .............................................................. 13
  DIN EN 60747-5-2 (VDE 0884 TEIL 2): 2003-01 Insulation                                                                 PCB Layout ................................................................................. 13
  Characteristics .............................................................................. 6                       Example PCB for Reduced EMI ............................................... 13
Absolute Maximum Ratings ............................................................ 7                                  DC Correctness and Magnetic Field Immunity ..................... 13
  ESD Caution .................................................................................. 7                       Isolated Power Supply Circuit .................................................. 14
Pin Configuration and Function Descriptions ............................. 8                                           Outline Dimensions ....................................................................... 15
Typical Performance Characteristics ............................................. 9                                      Ordering Guide .......................................................................... 15
REVISION HISTORY
10/13—Rev. F to Rev. G                                                                                                Changes to Pollution Degree and Input–to-Output Test Voltage
Added Patents Information, Note 1 ............................................... 1                                   Parameters, Table 6............................................................................6
Changed Minimum External Tracking (Creepage) Value to                                                                 Added Applications Information Section and Example PCB for
7.6 mm, Table 5 ................................................................................. 5                   Reduced EMI Section; Added Table 9 and Table 10;
Changes to Pin 9 Description and Pin 11 Descriptions, Table 8 ...... 8                                                Renumbered Sequentially ............................................................. 13
Changes to Isolation of Power and Data Section ....................... 11                                             Changes to PCB Layout Section ................................................... 13
                                                                                                                      Added Isolated Power Supply Circuit Section, and Figure 22;
6/12—Rev. E to Rev. F                                                                                                 Renumbered Sequentially ............................................................. 14
Changes to Endnote 1 in Table 4 .................................................... 5
Added DC Correctness and Magnetic Field Immunity                                                                      1/10—Rev. B to Rev. C
Section .............................................................................................. 13             Changes to Table 4.............................................................................5
Added Figure 22 and Figure 23; Renumbered Sequentially ..... 14                                                       11/09—Rev. A to Rev. B
Updated Outline Dimensions and Changes to                                                                             Changes to Figure 1 ...........................................................................1
Ordering Guide ............................................................................... 15                     Changed to Primary Side Supply Input Current, ICC(DISABLE)
                                                                                                                      Maximum Limit to 2.5 mA ..............................................................4
5/10—Rev. D to Rev. E                                                                                                 Changes to Table 4.............................................................................5
Changes to Features Section............................................................ 1                             Changes to Figure 13...................................................................... 11
Changes to Table 4 ............................................................................ 5
                                                                                                                      9/08—Rev. 0 to Rev. A
3/10—Rev. C to Rev. D                                                                                                 Changes to Timing Parameters in Table 1 .................................... 3
Changes to Features and General Description Sections.............. 1                                                  Changes to Timing Parameters in Table 2 .................................... 4
Changes to Table 4 and Table 5 ....................................................... 5                              Changes to Ordering Guide .......................................................... 14
Changed DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
Insulation Characteristics (Pending) Heading to DIN EN                                                                7/08—Revision 0: Initial Version
60747-5-2 (VDE 0884 Teil 2): 2003-01 Insulation
Characteristics ................................................................................... 6
                                                                                                     Rev. G | Page 2 of 16


Data Sheet                                                                                                                                     ADM3251E
SPECIFICATIONS
All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating
range; TA = 25°C and VCC = 5.0 V (dc-to-dc converter enabled), unless otherwise noted.
Table 1.
Parameter                                                               Min            Typ           Max     Unit    Test Conditions/Comments
DC CHARACTERISTICS
   VCC Operating Voltage Range                                          4.5                          5.5     V
   DC-to-DC Converter Enable Threshold, VCC(ENABLE) 1                   4.5                                  V
   DC-to-DC Converter Disable Threshold, VCC(DISABLE)1                                               3.7     V
   DC-to-DC Converter Enabled
       Input Supply Current, ICC(ENABLE)                                                             110     mA      VCC = 5.5 V, no load
                                                                                                     145     mA      VCC = 5.5 V, RL = 3 kΩ
       VISO Output 2                                                                   5.0                   V       IISO = 0 µA
LOGIC
   Transmitter Input, TIN
       Logic Input Current, ITIN                                        −10            +0.01         +10     μA
       Logic Low Input Threshold, VTINL                                                              0.3 VCC V
       Logic High Input Threshold, VTINH                                0.7 VCC                              V
   Receiver Output, ROUT
       Logic High Output, VROUTH                                        VCC − 0.1      VCC                   V       IROUTH = −20 μA
                                                                        VCC − 0.5      VCC − 0.3             V       IROUTH = −4 mA
       Logic Low Output, VROUTL                                                        0.0           0.1     V       IROUTH = 20 μA
                                                                                       0.3           0.4     V       IROUTH = 4 mA
RS-232
   Receiver, RIN
       EIA-232 Input Voltage Range 3                                    −30                          +30     V
       EIA-232 Input Threshold Low                                      0.6            2.0                   V
       EIA-232 Input Threshold High                                                    2.1           2.4     V
       EIA-232 Input Hysteresis                                                        0.1                   V
       EIA-232 Input Resistance                                         3              5             7       kΩ
   Transmitter, TOUT
       Output Voltage Swing (RS-232)                                    ±5             ±5.7                  V       RL = 3 kΩ to GND
       Transmitter Output Resistance                                    300                                  Ω       VISO = 0 V
       Output Short-Circuit Current (RS-232)                                           ±12                   mA
TIMING CHARACTERISTICS
   Maximum Data Rate                                                    460                                  kbps    RL = 3 kΩ to 7 kΩ, CL = 50 pF to 1000 pF
   Receiver Propagation Delay
       tPHL                                                                            190                   ns
       tPLH                                                                            135                   ns
   Transmitter Propagation Delay                                                       650                   ns      RL = 3 kΩ, CL = 1000 pF
   Transmitter Skew                                                                    80                    ns
   Receiver Skew                                                                       70                    ns
   Transition Region Slew Rate3                                         5.5            10            30      V/μs    +3 V to −3 V or −3 V to +3 V, VCC = +3.3 V,
                                                                                                                     RL = 3 kΩ, CL = 1000 pF, TA = 25°C
AC SPECIFICATIONS
   Output Rise/Fall Time, tR/tF (10% to 90%)                                           2.3                   ns      CL = 15 pF, CMOS signal levels
   Common-Mode Transient Immunity at Logic High Output 4                25                                   kV/μs   VCM = 1 kV, transient magnitude = 800 V
     Common-Mode Transient Immunity at Logic Low Output4                25                                   kV/μs   VCM = 1 kV, transient magnitude = 800 V
ESD PROTECTION (RIN And TOUT PINS)                                                     ±15                   kV      Human body model air discharge
                                                                                       ±8                    kV      Human body model contact discharge
1
  Enable/disable threshold is the VCC voltage at which the internal dc-to-dc converter is enabled/disabled.
2
  To maintain data sheet specifications, do not draw current from VISO.
3
  Guaranteed by design.
4
  VCM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. VCM is the common-mode potential
  difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates
  apply to both rising and falling common-mode voltage edges.
                                                                            Rev. G | Page 3 of 16


ADM3251E                                                                                                                                       Data Sheet
All voltages are relative to their respective ground; all minimum/maximum specifications apply over the entire recommended operating
range; TA = 25°C, VCC = 3.3 V (dc-to-dc converter disabled), and the secondary side is powered externally by VISO = 3.3 V, unless
otherwise noted.
Table 2.
Parameter                                                               Min            Typ           Max     Unit     Test Conditions/Comments
DC CHARACTERISTICS
   VCC Operating Voltage Range                                          3.0                          3.7     V
   DC-to-DC Converter Disable Threshold, VCC(DISABLE) 1                                              3.7     V
   DC-to-DC Converter Disabled
       VISO 2                                                           3.0                          5.5     V
       Primary Side Supply Input Current, ICC(DISABLE)                                               2.5     mA       No load
       Secondary Side Supply Input Current, IISO(DISABLE)                                            12      mA       VISO = 5.5 V, RL = 3 kΩ
       Secondary Side Supply Input Current, IISO(DISABLE)                              6.2                   mA       RL = 3 kΩ
LOGIC
   Transmitter Input, TIN
       Logic Input Current, ITIN                                        −10            +0.01         +10     μA
       Logic Low Input Threshold, VTINL                                                              0.3 VCC V
       Logic High Input Threshold, VTINH                                0.7 VCC                              V
   Receiver Output, ROUT
       Logic High Output, VROUTH                                        VCC − 0.1      VCC                   V        IROUTH = −20 μA
                                                                        VCC − 0.5      VCC − 0.3             V        IROUTH = −4 mA
       Logic Low Output, VROUTL                                                        0.0           0.1     V        IROUTH = 20 μA
                                                                                       0.3           0.4              IROUTH = 4 mA
RS-232                                                                                                       V
   Receiver, RIN
       EIA-232 Input Voltage Range 3                                    −30                          +30     V
       EIA-232 Input Threshold Low                                      0.6            1.3                   V
       EIA-232 Input Threshold High                                                    1.6           2.4     V
       EIA-232 Input Hysteresis                                                        0.3                   V
       EIA-232 Input Resistance                                         3              5             7       kΩ
   Transmitter, TOUT
       Output Voltage Swing (RS-232)                                    ±5             ±5.7                  V        RL = 3 kΩ to GND
       Transmitter Output Resistance                                    300                                  Ω        VISO = 0 V
       Output Short-Circuit Current (RS-232)                                           ±11                   mA
TIMING CHARACTERISTICS
   Maximum Data Rate                                                    460                                  kbps     RL = 3 kΩ to 7 kΩ, CL = 50 pF to 1000 pF
   Receiver Propagation Delay
       tPHL                                                                            190                   ns
       tPLH                                                                            135                   ns
   Transmitter Propagation Delay                                                       650                   ns       RL = 3 kΩ, CL = 1000 pF
   Transmitter Skew                                                                    80                    ns
   Receiver Skew                                                                       55                    ns
   Transition Region Slew Rate3                                         5.5            10            30      V/μs     +3 V to −3 V or −3 V to +3 V, VCC = 3.3 V,
                                                                                                                      RL = 3 kΩ, CL = 1000 pF, TA = 25°C
AC SPECIFICATIONS
   Output Rise/Fall Time, tR/tF (10% to 90%)                                           2.3                   ns       CL = 15 pF, CMOS signal levels
   Common-Mode Transient Immunity at Logic High Output 4                25                                   kV/μs    VCM = 1 kV, transient magnitude = 800 V
   Common-Mode Transient Immunity at Logic Low Output4                  25                                   kV/μs    VCM = 1 kV, transient magnitude = 800 V
ESD PROTECTION (RIN AND TOUT PINS)                                                     ±15                   kV       Human body model air discharge
                                                                                       ±8                    kV       Human body model contact discharge
1
  Enable/disable threshold is the VCC voltage at which the internal dc-to-dc converter is enabled/disabled.
2
  To maintain data sheet specifications, do not draw current from VISO.
3
  Guaranteed by design.
4
  VCM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. VCM is the common-mode potential
  difference between the logic and bus sides. The transient magnitude is the range over which the common mode is slewed. The common-mode voltage slew rates
  apply to both rising and falling common-mode voltage edges.
                                                                            Rev. G | Page 4 of 16


Data Sheet                                                                                                                                        ADM3251E
PACKAGE CHARACTERISTICS
Table 3.
Parameter                                                             Symbol            Min         Typ           Max         Unit         Test Conditions
Resistance (Input-to-Output)                                          RI-O                          1012                      Ω
Capacitance (Input-to-Output)                                         CI-O                          2.2                       pF           f = 1 MHz
Input Capacitance                                                     CI                            4.0                       pF
IC Junction-to-Air Thermal Resistance                                 θJA                           47.05                     °C/W
REGULATORY INFORMATION
Table 4.
UL 1                                            VDE 2                                                            CSA
Recognized under 1577 Component                 Certified according to DIN EN 60747-5-2 (VDE                     Approved under CSA Component Acceptance
Recognition Program                             0884 Teil 2):2003-01                                             Notice #5A
File E214100                                    File 2471900-4880-0001/123328                                    Basic Insulation per CSA 60950-1-07 and IEC
                                                                                                                 60950-1, 400 V rms (566 V peak) maximum
                                                                                                                 working voltage
                                                                                                                 File 2268268
1
  In accordance with UL 1577, each ADM3251E is proof tested by applying an insulation test voltage ≥3000 V rms for 1 sec (current leakage detection limit = 6 μA).
2
  Each ADM3251E is proof tested by applying an insulation test voltage ≥4000 V peak for 1 sec (partial discharge detection limit = 5 pC).
INSULATION AND SAFETY-RELATED SPECIFICATIONS
Table 5.
Parameter                                                       Symbol         Value         Unit         Conditions
Rated Dielectric Insulation Voltage                                            2500          V rms        1 minute duration
Minimum External Air Gap (Clearance)                            L(I01)         7.7           mm           Measured from input terminals to output terminals,
                                                                                                          shortest distance through air
Minimum External Tracking (Creepage)                            L(I02)         7.6           mm           Measured from input terminals to output terminals,
                                                                                                          shortest distance path along body
Minimum Internal Gap (Internal Clearance)                                      0.017         mm           Distance through insulation
Tracking Resistance (Comparative Tracking Index)                CTI            >175          V            DIN IEC 112/VDE 0303 Part 1
Isolation Group                                                                IIIa
Maximum Working Voltage Compatible with                         VIORM          425           V peak       Continuous peak voltage across the isolation barrier
    50-Year Service Life
                                                                          Rev. G | Page 5 of 16


ADM3251E                                                                                                                          Data Sheet
DIN EN 60747-5-2 (VDE 0884 TEIL 2): 2003-01 INSULATION CHARACTERISTICS
This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective
circuits.
Table 6.
Description                                       Conditions                                                Symbol       Characteristic  Unit
Installation Classification per DIN VDE 0110
   For Rated Mains Voltage ≤ 150 V rms                                                                                   I to IV
   For Rated Mains Voltage ≤ 300 V rms                                                                                   I to III
Climatic Classification                                                                                                  40/105/21
Pollution Degree                                                                                                         2
Maximum Working Insulation Voltage                                                                          VIORM        424             V peak
Input-to-Output Test Voltage
   Method b1                                      VIORM × 1.875 = VPR, 100% production test, tm = 1 sec,    VPR          795             V peak
                                                  partial discharge < 5 pC
Highest Allowable Overvoltage                     Transient overvoltage, tTR = 10 sec                       VTR          4000            V peak
Safety-Limiting Values                            Maximum value allowed in the event of a failure
   Case Temperature                                                                                         TS           150             °C
   Supply Current                                                                                           IS1          531             mA
   Insulation Resistance at TS                    VIO = 500 V                                               RS           >109            Ω
                                                                 Rev. G | Page 6 of 16


Data Sheet                                                                                                                     ADM3251E
ABSOLUTE MAXIMUM RATINGS
Table 7.                                                                      Stresses above those listed under Absolute Maximum Ratings
                                                                              may cause permanent damage to the device. This is a stress
Parameter                               Rating
                                                                              rating only; functional operation of the device at these or any
VCC, VISO                               −0.3 V to +6 V
                                                                              other conditions above those indicated in the operational
V+                                      (VCC − 0.3 V ) to +13 V
                                                                              section of this specification is not implied. Exposure to absolute
V−                                      –13 V to +0.3 V
                                                                              maximum rating conditions for extended periods may affect
Input Voltages
                                                                              device reliability.
   TIN                                  −0.3 V to (VCC + 0.3 V )
   RIN                                  ±30 V                                 ESD CAUTION
Output Voltages
   TOUT                                 ±15 V
   ROUT                                 −0.3 V to (VCC + 0.3 V )
Short-Circuit Duration
   TOUT                                 Continuous
Power Dissipation
θJA, Thermal Impedance                  47.05°C/W
Operating Temperature Range
   Industrial                           −40°C to +85°C
Storage Temperature Range               −65°C to +150°C
Pb-Free Temperature (Soldering, 30 sec) 260°C
                                                             Rev. G | Page 7 of 16


ADM3251E                                                                                                                  Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                                                      NC 1                       20   VISO
                                                     VCC 2                       19   V+
                                                     VCC 3                       18   C1+
                                                    GND 4      ADM3251E          17   C1–
                                                    GND 5         TOP VIEW       16   TOUT
                                                    GND 6       (Not to Scale)   15   RIN
                                                    GND 7                        14   C2+
                                                    ROUT 8                       13   C2–
                                                      TIN 9                      12   V–
                                                    GND 10                            GNDISO
                                                                                               07388-002
                                                                                 11
                                                              NC = NO CONNECT
                                                         Figure 2. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.          Mnemonic   Description
1                NC         No Connect. This pin should always remain unconnected.
2, 3             VCC        Power Supply Input. A 0.1 µF decoupling capacitor is required between VCC and ground. When a voltage
                            between 4.5 V and 5.5 V is applied to the VCC pin, the integrated dc-to-dc converter is enabled. If this voltage
                            is lowered to between 3.0 V and 3.7 V, the integrated dc-to-dc converter is disabled.
4, 5, 6, 7, 10   GND        Ground.
8                ROUT       Receiver Output. This pin outputs CMOS logic levels.
9                TIN        Transmitter (Driver) Input. This pin accepts CMOS levels.
11               GNDISO     Ground Reference for Isolated RS-232 Side.
12               V−         Internally Generated Negative Supply.
13, 14           C2−, C2+   Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C2 is connected between
                            these pins; a 0.1 µF capacitor is recommended, but larger capacitors up to 10 µF can be used.
15               RIN        Receiver Input. This input accepts RS-232 signal levels.
16               TOUT       Transmitter (Driver) Output. This outputs RS-232 signal levels.
17, 18           C1−, C1+   Positive and Negative Connections for Charge Pump Capacitors. External Capacitor C1 is connected between
                            these pins; a 0.1 µF capacitor is recommended, but larger capacitors up to 10 µF can be used.
19               V+         Internally Generated Positive Supply.
20               VISO       Isolated Supply Voltage for Isolator Secondary Side. A 0.1 µF decoupling capacitor is required between VISO
                            and ground. When the integrated dc-to-dc converter is enabled, the VISO pin should not be used to power
                            external circuitry. If the integrated dc-to-dc converter is disabled, power the secondary side by applying a
                            voltage in the range of 3.0 V to 5.5 V to this pin.
                                                              Rev. G | Page 8 of 16


Data Sheet                                                                                                                                                                                                        ADM3251E
TYPICAL PERFORMANCE CHARACTERISTICS
                     12                                                                                                                                  12
                                            Tx HIGH (VCC = 5V)                                                                                                                  Tx OUTPUT HIGH (VCC = 5V)
                                                                                                                                                         10
                      8                                                                                                                                   8
                                                                                                                                                          6
                                           Tx HIGH (VISO = 3.3V)                                                                                                             Tx OUTPUT HIGH (VISO = 3.3V)
                      4                                                                                                                                   4
  Tx OUTPUT (V)                                                                                                                       Tx OUTPUT (V)
                                                                                                                                                          2
                      0                                                                                                                                   0
                                                                                                                                                         –2
                     –4                                                                                                                                  –4                     Tx OUTPUT LOW (VISO = 3.3V)
                                            Tx LOW (VISO = 3.3V)
                                                                                                                                                         –6
                     –8                                                                                                                                  –8
                                             Tx LOW (VCC = 5V)                                                                                          –10                      Tx OUTPUT LOW (VCC = 5V)
                  –12                                                                                                                                   –12
                                                                                           07388-004                                                                                                                        07388-006
                          0        200        400      600            800      1000                                                                           0             1              2                3          4
                                          LOAD CAPACITANCE (pF)                                                                                                                    LOAD CURRENT (mA)
                          Figure 3. Transmitter Output Voltage High/Low vs. Load                                                                  Figure 6. Transmitter Output Voltage High/Low vs. Load Current
                                         Capacitance at 460 kbps
                      12                                                                                                                                 15
                      10                      Tx OUTPUT HIGH
                                                                                                                                                                                V+ (VCC = 5V)
                                                                                                                                                         10
                       8
                       6
                                                                                                                                                          5                 V+ (VISO = 3.3V)
                       4
  Tx OUTPUT (V)
                                                                                                                                      V+, V– (V)
                       2
                                                                                                                                                          0
                       0
                      –2                                                                                                                                                    V– (VISO = 3.3V)
                                                                                                                                                         –5
                      –4
                      –6                                                                                                                                –10
                                              Tx OUTPUT LOW                                                                                                                     V– (VCC = 5V)
                      –8
                     –10                                                                                                                                –15
                                                                                            07388-005                                                                                                                       07388-007
                        4.5         4.7        4.9              5.1    5.3         5.5                                                                        0             1              2                  3        4
                                                     VCC (V)                                                                                                                       LOAD CURRENT (mA)
              Figure 4. Transmitter Output Voltage High/Low vs. VCC, RL = 3 kΩ                                                                                    Figure 7. Charge Pump V+, V− vs. Load Current
                     12                                                                                                                                 400
                                                                                                                                                                                     V–
                     10
                                              Tx OUTPUT HIGH                                                                                            350
                      8
                                                                                                                            CHARGE PUMP IMPEDANCE (Ω)
                                                                                                                                                        300
                      6
                      4                                                                                                                                 250
     Tx OUTPUT (V)
                      2                                                                                                                                                              V+
                      0                                                                                                                                 200
                     –2
                                                                                                                                                        150
                     –4
                     –6                       Tx OUTPUT LOW                                                                                             100
                     –8
                                                                                                                                                         50
                  –10
                                                                                                                                                          0
                                                                                                                                                                                                                                07388-008
                  –12
                                                                                         07388-009
                     3.0            3.5        4.0              4.5   5.0          5.5                                                                    4.50            4.75             5.00          5.25        5.50
                                                     VISO (V)                                                                                                                             VCC (V)
            Figure 5. Transmitter Output Voltage High/Low vs. VISO, RL = 3 kΩ                                                                                       Figure 8. Charge Pump Impedance vs. VCC
                                                                                                        Rev. G | Page 9 of 16


ADM3251E                                                                                                                                                                                                          Data Sheet
                             400
                             350
                                                               V–
                                                                                                                                                   5V/DIV
 CHARGE PUMP IMPEDANCE (Ω)
                             300                                                                                                                                1
                             250
                             200                               V+
                                                                                                                                                   5V/DIV
                             150                                                                                                                                2
                             100
                              50                                                                                                                                       VCC = 5V
                                                                                                                                                                       LOAD = 3kΩ AND 1nF
                                                                                                                                                                                                                          07388-012
                              0
                                                                                                       07388-010
                              3.00     3.25 3.50   3.75 4.00     4.25 4.50   4.75 5.00   5.25   5.50                                                                                        TIME (500ns/DIV)
                                                               VISO (V)
                                         Figure 9. Charge Pump Impedance vs. VISO                                                                                           Figure 11. 460 kbps Data Transmission
                             200                                                                                                                               5.0
                             180                                                                                                                               4.5
                                                         VCC = 5.5V
                             160                                                                                                                               4.0
                                                                                                                                   TIN VOLTAGE THRESHOLD (V)
  SUPPLY CURRENT (mA)
                             140                                                                                                                               3.5
                                                                                                                                                                                        HIGH THRESHOLD
                             120                                                                                                                               3.0
                                                                        VCC = 5V
                             100                                                                                                                               2.5
                                                     VCC = 4.5V
                              80                                                                                                                               2.0
                                                                                                                                                                                        LOW THRESHOLD
                              60                                                                                                                               1.5
                              40                                                                                                                               1.0
                              20                                                                                                                               0.5
                               0                                                                                                                                0
                                                                                                         07388-003                                                                                                                    07388-011
                                   0    46    92   138    184 230 276 322          368   414    460                                                             4.50            4.75           5.00            5.25    5.50
                                                         DATA RATE (kbps)                                                                                                                     VCC (V)
                                       Figure 10. Primary Supply Current vs. Data Rate                                                                                      Figure 12. TIN Voltage Threshold vs. VCC
                                                                                                              Rev. G | Page 10 of 16


Data Sheet                                                                                                                                           ADM3251E
THEORY OF OPERATION
The ADM3251E is a high speed, 2.5 kV fully isolated, single-                              The TIN pin accepts CMOS input levels (and TTL levels at
channel RS-232 transceiver device that operates from a single                             VCC = 3.3 V). The driver input signal that is applied to the TIN
power supply.                                                                             pin is referenced to logic ground (GND). It is coupled across the
The internal circuitry consists of the following main sections:                           isolation barrier, inverted, and then appears at the transceiver
                                                                                          section, referenced to isolated ground (GNDISO). Similarly, the
•      Isolation of power and data                                                        receiver input (RIN) accepts RS-232 signal levels that are
•      A charge pump voltage converter                                                    referenced to isolated ground. The RIN input is inverted and
•      A 5.0 V logic to EIA/TIA-232E transmitter                                          coupled across the isolation barrier to appear at the ROUT pin,
•      A EIA/TIA-232E to 5.0 V logic receiver                                             referenced to logic ground.
                             C1
                            0.1µF
                                           C3
                                          0.1µF
                                                            C2
                                                           0.1µF
                                                                       C4
                                                                      0.1µF
                                                                                          The digital signals are transmitted across the isolation barrier
                             16V           10V     0.1µF    16V        16V                using iCoupler technology. Chip-scale transformer windings
                                                                                          couple the digital signals magnetically from one side of the
                             C1+ C1– V+     VISO       C2+ C2–      V–
                                                                                          barrier to the other. Digital inputs are encoded into waveforms
            ADM3251E                VOLTAGE                 VOLTAGE                       that are capable of exciting the primary transformer of the
                                    DOUBLER                INVERTER
                                                                                          winding. At the secondary winding, the induced waveforms are
    VCC                                                                                   decoded into the binary value that was originally transmitted.
                OSC            RECT     REG
                                                                                          There is hysteresis in the VCC input voltage detect circuit. Once the
    0.1µF
               DECODE          ENCODE                           R         RIN*            dc-to-dc converter is active, the input voltage must be decreased
    ROUT
                                                                                          below the turn-on threshold to disable the converter. This feature
               ENCODE          DECODE                       T             TOUT            ensures that the converter does not go into oscillation due to
     TIN
                                                                                          noisy input power.
                                                                                                                                     VISO
                  GND                                        GNDISO                                                                                       +
                                                                              07388-013
                                                                                                                                                  C3
                                                                                                   4.5V TO 5.5V                                               0.1µF
                                                                                                                                                + 0.1µF
                                                                                                                                      V+
 *INTERNAL 5kΩ PULL-DOWN RESISTOR ON THE RS-232 INPUT.                                                            VCC                             10V
                                                                                                                         ADM3251E
                                                                                                          0.1µF                      C1+
                  Figure 13. Functional Block Diagram                                                                                           + C1
                                                                                                                                                  0.1µF
                                                                                                                                     C1–          16V
ISOLATION OF POWER AND DATA
                                                                                                                                     TOUT     EIA/TIA-232E OUTPUT
The ADM3251E incorporates a dc-to-dc converter section,                                           CMOS OUTPUT     ROUT
                                                                                                                                      RIN     EIA/TIA-232E INPUT
which works on principles that are common to most modern                                           CMOS INPUT     TIN                C2+
power supply designs. VCC power is supplied to an oscillating                                                                                   + C2
                                                                                                                                                  0.1µF
circuit that switches current into a chip-scale air core transformer.                                                                C2–          16V
Power is transferred to the secondary side, where it is rectified                                                        ISOLATION
                                                                                                                                      V–
                                                                                                                                                  C4
to a high dc voltage. The power is then linearly regulated to                                                             BARRIER               + 0.1µF
                                                                                                                                                  16V
                                                                                                                                                                      07388-014
about 5.0 V and supplied to the secondary side data section and                                                   GND                GNDISO
to the VISO pin. The VISO pin should not be used to power
external circuitry.                                                                        Figure 14. Typical Operating Circuit with the DC-to-DC Converter Enabled
                                                                                                                      (VCC = 4.5 V to 5.5 V)
Because the oscillator runs at a constant high frequency                                                                                          3.0V TO 5.5V
                                                                                                                                               ISOLATED SUPPLY
independent of the load, excess power is internally dissipated                                                                       VISO
                                                                                                                                                          +
in the output voltage regulation process. Limited space for                                        3.0V TO 3.7V
                                                                                                                                                  C3
                                                                                                                                                + 0.1µF
                                                                                                                                                              0.1µF
                                                                                                                                      V+
transformer coils and components also adds to internal power                                                      VCC
                                                                                                                         ADM3251E
                                                                                                                                                  10V
dissipation. This results in low power conversion efficiency.                                             0.1µF                      C1+
                                                                                                                                                + C1
                                                                                                                                                  0.1µF
                                                                                                                                                  16V
The ADM3251E can be operated with the dc-to-dc converter                                                                             C1–
enabled or disabled. The internal dc-to-dc converter state of the                                 CMOS OUTPUT     ROUT
                                                                                                                                     TOUT     EIA/TIA-232E OUTPUT
ADM3251E is controlled by the input VCC voltage. In normal                                                                            RIN     EIA/TIA-232E INPUT
operating mode, VCC is set between 4.5 V and 5.5 V and the                                         CMOS INPUT     TIN                C2+
                                                                                                                                                + C2
                                                                                                                                                  0.1µF
internal dc-to-dc converter is enabled. To disable the dc-to-dc                                                                      C2–          16V
converter, lower VCC to a value between 3.0 V and 3.7 V. In this                                                                      V–
mode, the user must externally supply isolated power to the                                                              ISOLATION
                                                                                                                          BARRIER
                                                                                                                                                  C4
                                                                                                                                                + 0.1µF
VISO pin. An isolated secondary side voltage of between 3.0 V                                                                                     16V
and 5.5 V and a secondary side input current, IISO, of 12 mA                                                                                                           07388-015
                                                                                                                  GND                GNDISO
(maximum) is required on the VISO pin. The signal channels of                              Figure 15. Typical Operating Circuit with the DC-to-DC Converter Disabled
the ADM3251E then continue to operate normally.                                                                       (VCC = 3.0 V to 3.7 V)
                                                                         Rev. G | Page 11 of 16


ADM3251E                                                                                                                                                           Data Sheet
CHARGE PUMP VOLTAGE CONVERTER                                                                              THERMAL ANALYSIS
The charge pump voltage converter consists of a 200 kHz                                                    Each ADM3251E device consists of three internal die, attached
oscillator and a switching matrix. The converter generates a                                               to a split-paddle lead frame. For the purposes of thermal analysis,
±10.0 V supply from the input 5.0 V level. This is done in two                                             it is treated as a thermal unit with the highest junction temper-
stages by using a switched capacitor technique as illustrated in                                           ature reflected in the θJA value from Table 7. The value of θJA is
Figure 16 and Figure 17. First, the 5.0 V input supply is doubled                                          based on measurements taken with the part mounted on a
to 10.0 V by using C1 as the charge storage element. The +10.0 V                                           JEDEC standard 4-layer PCB with fine-width traces in still air.
level is then inverted to generate −10.0 V using C2 as the                                                 Following the recommendations in the PCB Layout section
storage element. C3 is shown connected between V+ and VISO,                                                decreases the thermal resistance to the PCB, allowing increased
but is equally effective if connected between V+ and GNDISO.                                               thermal margin at high ambient temperatures.
Capacitor C3 and Capacitor C4 are used to reduce the output                                                INSULATION LIFETIME
ripple. Their values are not critical and can be increased, if                                             All insulation structures eventually break down when subjected
desired. Larger capacitors (up to 10 μF) can be used in place of                                           to voltage stress over a sufficiently long period. The rate of
C1, C2, C3, and C4.                                                                                        insulation degradation is dependent on the characteristics of the
5.0 V LOGIC TO EIA/TIA-232E TRANSMITTER                                                                    voltage waveform applied across the insulation. In addition to
The transmitter driver converts the 5.0 V logic input levels into                                          the testing performed by the regulatory agencies, Analog
RS-232 output levels. When driving an RS-232 load with VCC =                                               Devices carries out an extensive set of evaluations to determine
5.0 V, the output voltage swing is typically ±10 V.                                                        the lifetime of the insulation structure within the ADM3251E.
                    S1                     S3                                                              The insulation lifetime of the ADM3251E depends on the
        VISO                                                      V+ = 2VISO
                              +                      +                                                     voltage waveform type imposed across the isolation barrier. The
                                  C1                     C3
        GND
                    S2                     S4
                                                                   VISO                                    iCoupler insulation structure degrades at different rates
                                                                                                           depending on whether the waveform is bipolar ac, unipolar ac,
                                                                               07388-016
        INTERNAL
       OSCILLATOR
                                                                                                           or dc. Figure 18, Figure 19, and Figure 20 illustrate these
                                                                                                           different isolation voltage waveforms.
               Figure 16. Charge Pump Voltage Doubler
                                                                                                           Bipolar ac voltage is the most stringent environment. In the case
     FROM    V+
                         S1                     S3
                                                                       GNDISO                              of unipolar ac or dc voltage, the stress on the insulation is
  VOLTAGE
  DOUBLER
                                       +
                                           C2
                                                              +
                                                                  C4                                       significantly lower.
                         S2                     S4
         GNDISO                                                           V– = –(V+)                                       RATED PEAK VOLTAGE
                                                                                           07388-017                                                                07388-019
            INTERNAL                                                                                                       0V
           OSCILLATOR
                Figure 17. Charge Pump Voltage Inverter                                                                          Figure 18. Bipolar AC Waveform
                                                                                                                           RATED PEAK VOLTAGE
EIA/TIA-232E TO 5 V LOGIC RECEIVER
The receiver is an inverting level-shifter that accepts the RS-232                                                                                                 07388-020
                                                                                                                            0V
input level and translates it into a 5.0 V logic output level. The
input has an internal 5 kΩ pull-down resistor to ground and is                                                                   Figure 19. Unipolar AC Waveform
also protected against overvoltages of up to ±30 V. An uncon-                                                              RATED PEAK VOLTAGE
nected input is pulled to 0 V by the internal 5 kΩ pull-down
resistor. This, therefore, results in a Logic 1 output level for an                                                                                                07388-021
                                                                                                                           0V
unconnected input or for an input connected to GND. The
                                                                                                                         Figure 20. DC Waveform Outline Dimensions
receiver has a Schmitt-trigger input with a hysteresis level of
0.1 V. This ensures error-free reception for both a noisy input
and for an input with slow transition times.
HIGH BAUD RATE
The ADM3251E offers high slew rates, permitting data trans-
mission at rates well in excess of the EIA/TIA-232E specifications.
The RS-232 voltage levels are maintained at data rates up to
460 kbps.
                                                                                           Rev. G | Page 12 of 16


Data Sheet                                                                                                                                    ADM3251E
APPLICATIONS INFORMATION
PCB LAYOUT                                                                                  EXAMPLE PCB FOR REDUCED EMI
The ADM3251E requires no external circuitry for its logic                                   The choice of how aggressively EMI must be addressed for a
interfaces. Power supply bypassing is required at the input and                             design to pass emissions levels depends on the requirements of
output supply pins (see Figure 21). Bypass capacitors are                                   the design as well as cost and performance trade-offs.
conveniently connected between Pin 3 and Pin 4 for VCC and                                  The starting point for this example is a 2-layer PCB. EMI reduc-
between Pin 19 and Pin 20 for VISO. The capacitor value should                              tions are relative to the emissions and noise from this board. To
be between 0.01 μF and 0.1 μF. The total lead length between                                conform to FCC Class B levels, the emissions at these two
both ends of the capacitor and the input power supply pin                                   frequencies must be less than 46 dBμV/m, normalized to 3 m
should not exceed 20 mm.                                                                    antenna distance. As expected, EMI testing confirmed that the
Because it is not possible to apply a heat sink to an isolation                             largest emissions peaks occur at the tank frequency and rectifier
device, the device primarily depends on heat dissipating into                               frequency.
the PCB through the ground pins. If the device is used at high                              A 6-layer PCB that employs edge guarding and buried capacitive
ambient temperatures, care should be taken to provide a                                     bypassing, which are EMI mitigation techniques described in
thermal path from the ground pins to the PCB ground plane.                                  detail in Application Note AN-0971, was manufactured. The
The board layout in Figure 21 shows enlarged pads for Pin 4,                                stackup of the 6-layer test PCB is shown in Table 9. PCB layout
Pin5, Pin 6, Pin 7, Pin 10, and Pin 11. Multiple vias should be                             Gerber files are available upon request.
implemented from each of the pads to the ground plane, which
significantly reduce the temperatures inside the chip. The                                  Table 9. PCB Layers
dimensions of the expanded pads are left to the discretion of the                           Layer                 Description
designer and the available board space.                                                     Top                   Components and ground planes
                                            VIA TO GNDISO                                   Inner Layer 1         VCC planes
                                                    0.1µF                                   Inner Layer 2         All tracks
        NC                                             VISO                                 Inner Layer 3         Blank
                                                  C3
       VCC                                             V+                                   Inner Layer 4         Buried capacitive plane
                          ADM3251E                                                          Bottom                Ground planes
       VCC                                             C1+
             0.1µF                                C1                                        EMI testing was repeated on the optimized board. The resulting
      GND                                              C1–
                                                                                            reduction in radiated emissions is shown in Table 10. This
      GND                                              TOUT
                                                                                            board meets FCC Class B standards with no external shielding
      GND                                              RIN                                  by utilizing buried stitching capacitors and edge fencing.
      GND                                              C2+
                                                                                            Table 10. EMI Test Results
                                                  C2
      ROUT                                             C2–                                  EMI Test Results                      300 MHz         600 MHz
       TIN                                             V–
                                                                                            2-Layer PCB Emissions                 48 dB           53 dB
                                                  C4                                        6-Layer PCB Emissions                 36 dB           32 dB
      GND                                              GNDISO
                                                                                            Achieved EMI Reduction                12 dB           21 dB
                                                                07388-018                   DC CORRECTNESS AND MAGNETIC FIELD
      NC = NO CONNECT
         Figure 21. Recommended Printed Circuit Board Layout
                                                                                            IMMUNITY
                                                                                            Positive and negative logic transitions at the isolator input cause
In applications involving high common-mode transients,
                                                                                            narrow (~1 ns) pulses to be sent to the decoder via the trans-
care should be taken to ensure that board coupling across the
                                                                                            former. The decoder is bistable and is, therefore, either set or
isolation barrier is minimized. Furthermore, the board layout
                                                                                            reset by the pulses, indicating input logic transitions.
should be designed such that any coupling that does occur
equally affects all pins on a given component side.                                         In the absence of logic transitions at the input for more than
                                                                                            1 μs, periodic sets of refresh pulses (indicative of the correct
The power supply section of the ADM3251E uses a 300 MHz
                                                                                            input state) are sent to ensure dc correctness at the output. If the
oscillator frequency to pass power through its chip-scale trans-
                                                                                            decoder receives no internal pulses for more than approximately
formers. Operation at these high frequencies may raise concerns
                                                                                            5 μs, the input side is assumed to be unpowered or nonfunctional,
about radiated emissions and conducted noise. PCB layout and
                                                                                            in which case the isolator output is forced to a default state by
construction is a very important tool for controlling radiated
                                                                                            the watchdog timer circuit. This situation should occur in the
emissions. Refer to Application Note AN-0971, Control of
                                                                                            ADM3251E during power-up and power-down operations only.
Radiated Emissions with isoPower Devices, for extensive guidance
on radiation mechanisms and board layout considerations.
                                                                            Rev. G | Page 13 of 16


ADM3251E                                                                                                                                                                                                    Data Sheet
The limitation on the ADM3251E magnetic field immunity is                                                                                              1k
set by the condition in which induced voltage in the receiving                                                                                                                                       DISTANCE = 1m
                                                                                                                     MAXIMUM ALLOWABLE CURRENT (kA)
coil of the transformer is sufficiently large to falsely set or reset                                                                                 100
the decoder. The following analysis defines the conditions
under which this can occur.
                                                                                                                                                       10
The pulses at the transformer output have an amplitude of >1.0 V.                                                                                                 DISTANCE = 100mm
The decoder has a sensing threshold of about 0.5 V, thus estab-
                                                                                                                                                        1
lishing a 0.5 V margin in which induced voltages can be tolerated.
                                                                                                                                                                            DISTANCE = 5mm
The voltage induced across the receiving coil is given by
                                                                                                                                                       0.1
                          V = (−dβ/dt)Σπrn2; n = 1, 2, … , N
where:
β is the magnetic flux density (gauss).                                                                                                               0.01
                                                                                                                                                                                                                              07388-201
                                                                                                                                                             1k             10k       100k     1M          10M         100M
N is the number of turns in the receiving coil.                                                                                                                              MAGNETIC FIELD FREQUENCY (Hz)
rn is the radius of the nth turn in the receiving coil (cm).                                                        Figure 23. Maximum Allowable Current for Various Current-to-ADM3251E
Given the geometry of the receiving coil internally and an                                                                                       Spacings
imposed requirement that the induced voltage be, at most, 50%                                                     In the presence of strong magnetic fields and high frequencies,
of the 0.5 V margin at the decoder, a maximum allowable                                                           any loops formed by PCB traces may induce error voltages
magnetic field is calculated, as shown in Figure 22.                                                              sufficiently large to trigger the thresholds of succeeding
                                    100                                                                           circuitry. Exercise care in the layout of such traces to avoid this
                                                                                                                  possibility.
  MAXIMUM ALLOWABLE MAGNETIC FLUX
                                     10                                                                           ISOLATED POWER SUPPLY CIRCUIT
                                                                                                                  To operate the ADM3251E with its internal dc-to-dc converter
                                      1                                                                           disabled, connect a voltage of between 3.0 V and 3.7 V to the
                                                                                                                  VCC pin and apply an isolated power of between 3.0 V and 5.5 V
          DENSITY (kgauss)
                                    0.1
                                                                                                                  to the VISO pin, referenced to GNDISO.
                                                                                                                  A transformer driver circuit with a center-tapped transformer
                                0.01
                                                                                                                  and LDO can be used to generate the isolated supply, as shown
                                                                                                                  in Figure 24. The center-tapped transformer provides electrical
                                                                                                                  isolation of the 5 V power supply. The primary winding of the
                       0.001                                                                                      transformer is excited with a pair of square waveforms that are
                                                                                                   07388-200
                            1k                   10k      100k       1M       10M          100M
                                                   MAGNETIC FIELD FREQUENCY (Hz)                                  180° out of phase with each other. A pair of Schottky diodes and
                                    Figure 22. Maximum Allowable External Magnetic Flux Density                   a smoothing capacitor are used to create a rectified signal from
                                                                                                                  the secondary winding. The ADP3330 linear voltage regulator
For example, at a magnetic field frequency of 1 MHz, the
                                                                                                                  provides a regulated power supply to the bus side circuitry
maximum allowable magnetic field of 0.2 kgauss induces a
                                                                                                                  (VISO) of the ADM3251E.
voltage of 0.25 V at the receiving coil. This is approximately
                                                                                                                                                                            ISOLATION
50% of the sensing threshold and does not cause a faulty output                                                                                       VCC                    BARRIER
transition. Similarly, if such an event occurs during a transmitted                                                                                                                   SD103C
                                                                                                                                                                                                                              5V
pulse (and is of the worst-case polarity), the received pulse is                                                                                                                                           IN          OUT
reduced from >1.0 V to 0.75 V, which is still well above the                                                                                                                                   +
                                                                                                                                                                                                   22µF    SD ADP3330
                                                                                                                                                                                                                                   +
                                                                                                                                                                                                                                          10µF
0.5 V sensing threshold of the decoder.                                                                            TRANSFORMER                                        VCC
                                                                                                                                                                                                           ERR
                                                                                                                      DRIVER
The preceding magnetic flux density values correspond to                                                                                                                                                   NR
                                                                                                                                                                                                                 GND
specific current magnitudes at given distances from the trans-                                                                                                                78253
                                                                                                                                                                                      SD103C
formers. Figure 23 expresses these allowable current
magnitudes as a function of frequency for selected distances. As                                                                                                        VCC
shown in Figure 23, the ADM3251E is extremely immune and
can be affected only by extremely large currents operated at                                                                                                            VCC           VISO
high frequency very close to the component. For example, at a
                                                                                                                                                                        ADM3251E
magnetic field frequency of 1 MHz, a 0.5 kA current placed
5 mm away from the ADM3251E is required to affect the                                                                                                                   GND       GNDISO
                                                                                                                                                                                                                                             07388-022
operation of the component.
                                                                                                                                                                      Figure 24. Isolated Power Supply Circuit
                                                                                                  Rev. G | Page 14 of 16


Data Sheet                                                                                                                                                  ADM3251E
OUTLINE DIMENSIONS
                                                          13.00 (0.5118)
                                                          12.60 (0.4961)
                                                    20                       11
                                                                                  7.60 (0.2992)
                                                                                  7.40 (0.2913)
                                                     1                                    10.65 (0.4193)
                                                                             10
                                                                                          10.00 (0.3937)
                                                                                                                  0.75 (0.0295)
                                                                                                                                45°
                                                                                      2.65 (0.1043)               0.25 (0.0098)
                                 0.30 (0.0118)                                        2.35 (0.0925)
                                                                                                           8°
                                 0.10 (0.0039)                                                             0°
                               COPLANARITY
                                   0.10                1.27      0.51 (0.0201)       SEATING                              1.27 (0.0500)
                                                                                     PLANE        0.33 (0.0130)
                                                     (0.0500)    0.31 (0.0122)                                            0.40 (0.0157)
                                                                                                  0.20 (0.0079)
                                                       BSC
                                                            COMPLIANT TO JEDEC STANDARDS MS-013-AC
                                                                                                                                          06-07-2006-A
                                                 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
                                                 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
                                                 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
                                                     Figure 25. 20-Lead Standard Small Outline Package [SOIC_W]
                                                                          Wide Body (RW-20)
                                                             Dimensions shown in millimeters and (inches)
ORDERING GUIDE
Model 1                            Temperature Range                       Package Description                                                           Package Option
ADM3251EARWZ                       −40°C to +85°C                          20-Lead Standard Small Outline Package [SOIC_W]                               RW-20
ADM3251EARWZ-REEL                  −40°C to +85°C                          20-Lead Standard Small Outline Package [SOIC_W]                               RW-20
EVAL-ADM3251EEB1Z                                                          Evaluation Board
1
    Z = RoHS Compliant Part.
                                                                             Rev. G | Page 15 of 16


ADM3251E                                                                                   Data Sheet
NOTES
©2008–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                  D07388-0-10/13(G)
                                                                    Rev. G | Page 16 of 16


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 EVAL-ADM3251EEB1Z ADM3251EARWZ ADM3251EARWZ-REEL
