<profile>

<section name = "Vivado HLS Report for 'Conv1DBuffer_new398'" level="0">
<item name = "Date">Wed Apr 26 22:20:38 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.165, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">8388740, 8388740, 8388740, 8388740, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">128, 128, 2, 1, 1, 128, yes</column>
<column name="- Loop 2">8388608, 8388608, 2, 1, 1, 8388608, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 301</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 177</column>
<column name="Register">-, -, 101, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inputBuf_0_V_U">Conv1DBuffer_new3tde, 1, 0, 0, 128, 8, 1, 1024</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="indvar_flatten_next9_fu_247_p2">+, 0, 0, 31, 24, 1</column>
<column name="indvar_flatten_op_fu_378_p2">+, 0, 0, 21, 14, 1</column>
<column name="nm_3_fu_319_p2">+, 0, 0, 15, 6, 1</column>
<column name="ofm_iter_fu_253_p2">+, 0, 0, 19, 12, 1</column>
<column name="ptr_simd_1_fu_212_p2">+, 0, 0, 15, 8, 1</column>
<column name="ptr_simd_2_fu_372_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_235_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_mid1_fu_345_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_mid_fu_293_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_105_mid_fu_305_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten9_fu_241_p2">icmp, 0, 0, 18, 24, 25</column>
<column name="exitcond_flatten_fu_259_p2">icmp, 0, 0, 13, 14, 13</column>
<column name="tmp_102_fu_223_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_102_mid1_fu_273_p2">icmp, 0, 0, 13, 12, 11</column>
<column name="tmp_104_fu_229_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="tmp_104_mid1_fu_339_p2">icmp, 0, 0, 11, 6, 5</column>
<column name="tmp_294_fu_299_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="tmp_fu_206_p2">icmp, 0, 0, 13, 8, 9</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp1_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="tmp_281_fu_325_p2">or, 0, 0, 2, 1, 1</column>
<column name="indvar_flatten_next_fu_384_p3">select, 0, 0, 14, 1, 1</column>
<column name="nm_mid2_fu_359_p3">select, 0, 0, 6, 1, 6</column>
<column name="nm_mid_fu_265_p3">select, 0, 0, 6, 1, 1</column>
<column name="op1_assign_mid2_fu_311_p3">select, 0, 0, 12, 1, 12</column>
<column name="or_cond_mid2_fu_351_p3">select, 0, 0, 2, 1, 1</column>
<column name="ptr_simd4_mid2_fu_331_p3">select, 0, 0, 8, 1, 1</column>
<column name="tmp_102_mid2_fu_279_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="not_exitcond_flatten_fu_287_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_ptr_simd_phi_fu_143_p4">9, 2, 8, 16</column>
<column name="in_V_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten9_reg_151">9, 2, 24, 48</column>
<column name="indvar_flatten_reg_173">9, 2, 14, 28</column>
<column name="inputBuf_0_V_address0">15, 3, 7, 21</column>
<column name="nm_reg_184">9, 2, 6, 12</column>
<column name="op1_assign_reg_162">9, 2, 12, 24</column>
<column name="out_V_V_blk_n">9, 2, 1, 2</column>
<column name="ptr_simd4_reg_195">9, 2, 8, 16</column>
<column name="ptr_simd_reg_139">9, 2, 8, 16</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="exitcond_flatten9_reg_401">1, 0, 1, 0</column>
<column name="indvar_flatten9_reg_151">24, 0, 24, 0</column>
<column name="indvar_flatten_reg_173">14, 0, 14, 0</column>
<column name="inputBuf_0_V_addr_1_reg_424">7, 0, 7, 0</column>
<column name="nm_reg_184">6, 0, 6, 0</column>
<column name="op1_assign_reg_162">12, 0, 12, 0</column>
<column name="or_cond_mid2_reg_415">1, 0, 1, 0</column>
<column name="ptr_simd4_reg_195">8, 0, 8, 0</column>
<column name="ptr_simd_1_reg_396">8, 0, 8, 0</column>
<column name="ptr_simd_reg_139">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_reg_392">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Conv1DBuffer_new398, return value</column>
<column name="in_V_V_dout">in, 8, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="out_V_V_din">out, 8, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_full_n">in, 1, ap_fifo, out_V_V, pointer</column>
<column name="out_V_V_write">out, 1, ap_fifo, out_V_V, pointer</column>
</table>
</item>
</section>
</profile>
