Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Feb 08 01:09:45 2022
| Host         : Oun_PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FSM_timing_summary_routed.rpt -rpx FSM_timing_summary_routed.rpx
| Design       : FSM
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.217        0.000                      0                    5        0.288        0.000                      0                    5        7.000        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        11.217        0.000                      0                    5        0.288        0.000                      0                    5        7.000        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.217ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 1.272ns (33.238%)  route 2.555ns (66.762%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.067    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=108, routed)         1.002     6.587    current_state[2]
    SLICE_X3Y104         LUT3 (Prop_lut3_I2_O)        0.124     6.711 r  FSM_sequential_current_state[4]_i_8/O
                         net (fo=2, routed)           0.740     7.451    FSM_sequential_current_state[4]_i_8_n_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I5_O)        0.124     7.575 r  FSM_sequential_current_state[1]_i_5/O
                         net (fo=1, routed)           0.000     7.575    FSM_sequential_current_state[1]_i_5_n_0
    SLICE_X2Y104         MUXF7 (Prop_muxf7_I0_O)      0.209     7.784 r  FSM_sequential_current_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.814     8.597    FSM_sequential_current_state_reg[1]_i_3_n_0
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.297     8.894 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.894    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_clock (IN)
                         net (fo=0)                   0.000    15.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    19.774    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.293    20.067    
                         clock uncertainty           -0.035    20.032    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.079    20.111    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.111    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                 11.217    

Slack (MET) :             12.050ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.920ns  (logic 1.153ns (39.482%)  route 1.767ns (60.518%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.067    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=108, routed)         0.959     6.544    current_state[2]
    SLICE_X0Y104         LUT5 (Prop_lut5_I3_O)        0.124     6.668 r  FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.000     6.668    FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X0Y104         MUXF7 (Prop_muxf7_I0_O)      0.212     6.880 r  FSM_sequential_current_state_reg[0]_i_4/O
                         net (fo=1, routed)           0.808     7.689    FSM_sequential_current_state_reg[0]_i_4_n_0
    SLICE_X0Y105         LUT5 (Prop_lut5_I4_O)        0.299     7.988 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.988    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_clock (IN)
                         net (fo=0)                   0.000    15.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    19.774    i_clock_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.268    20.042    
                         clock uncertainty           -0.035    20.007    
    SLICE_X0Y105         FDCE (Setup_fdce_C_D)        0.031    20.038    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.038    
                         arrival time                          -7.988    
  -------------------------------------------------------------------
                         slack                                 12.050    

Slack (MET) :             12.082ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.766ns (25.845%)  route 2.198ns (74.155%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.067    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.518     5.585 f  FSM_sequential_current_state_reg[2]/Q
                         net (fo=108, routed)         1.330     6.916    current_state[2]
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124     7.040 r  FSM_sequential_current_state[4]_i_3/O
                         net (fo=1, routed)           0.868     7.907    FSM_sequential_current_state[4]_i_3_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     8.031 r  FSM_sequential_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     8.031    FSM_sequential_current_state[4]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_clock (IN)
                         net (fo=0)                   0.000    15.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    19.774    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/C
                         clock pessimism              0.293    20.067    
                         clock uncertainty           -0.035    20.032    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.081    20.113    FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         20.113    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 12.082    

Slack (MET) :             12.174ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.766ns (26.712%)  route 2.102ns (73.288%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.067    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=108, routed)         1.508     7.093    current_state[2]
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.124     7.217 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.594     7.811    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I2_O)        0.124     7.935 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.935    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_clock (IN)
                         net (fo=0)                   0.000    15.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    19.774    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.293    20.067    
                         clock uncertainty           -0.035    20.032    
    SLICE_X2Y105         FDCE (Setup_fdce_C_D)        0.077    20.109    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         20.109    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 12.174    

Slack (MET) :             12.666ns  (required time - arrival time)
  Source:                 FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk_pin rise@15.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.766ns (33.272%)  route 1.536ns (66.728%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 19.774 - 15.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.709     5.067    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.518     5.585 r  FSM_sequential_current_state_reg[2]/Q
                         net (fo=108, routed)         1.103     6.689    current_state[2]
    SLICE_X1Y105         LUT6 (Prop_lut6_I2_O)        0.124     6.813 r  FSM_sequential_current_state[3]_i_2/O
                         net (fo=1, routed)           0.433     7.246    FSM_sequential_current_state[3]_i_2_n_0
    SLICE_X1Y105         LUT4 (Prop_lut4_I0_O)        0.124     7.370 r  FSM_sequential_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.370    FSM_sequential_current_state[3]_i_1_n_0
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     15.000    15.000 r  
    E3                                                0.000    15.000 r  i_clock (IN)
                         net (fo=0)                   0.000    15.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.683    18.094    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.185 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.589    19.774    i_clock_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.268    20.042    
                         clock uncertainty           -0.035    20.007    
    SLICE_X1Y105         FDCE (Setup_fdce_C_D)        0.029    20.036    FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         20.036    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                 12.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.124%)  route 0.193ns (50.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.431    i_clock_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  FSM_sequential_current_state_reg[3]/Q
                         net (fo=65, routed)          0.193     1.765    current_state[3]
    SLICE_X1Y105         LUT4 (Prop_lut4_I1_O)        0.045     1.810 r  FSM_sequential_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    FSM_sequential_current_state[3]_i_1_n_0
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     1.940    i_clock_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X1Y105         FDCE (Hold_fdce_C_D)         0.091     1.522    FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.244%)  route 0.254ns (57.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.431    i_clock_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  FSM_sequential_current_state_reg[0]/Q
                         net (fo=90, routed)          0.254     1.827    current_state[0]
    SLICE_X2Y105         LUT6 (Prop_lut6_I3_O)        0.045     1.872 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     1.940    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.492     1.447    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.568    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.186ns (40.836%)  route 0.269ns (59.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.431    i_clock_IBUF_BUFG
    SLICE_X1Y105         FDCE                                         r  FSM_sequential_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  FSM_sequential_current_state_reg[3]/Q
                         net (fo=65, routed)          0.269     1.842    current_state[3]
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.045     1.887 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.887    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X0Y105         FDCE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     1.940    i_clock_IBUF_BUFG
    SLICE_X0Y105         FDCE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.495     1.444    
    SLICE_X0Y105         FDCE (Hold_fdce_C_D)         0.092     1.536    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.209ns (42.778%)  route 0.280ns (57.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.431    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  FSM_sequential_current_state_reg[4]/Q
                         net (fo=51, routed)          0.280     1.875    current_state[4]
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.045     1.920 r  FSM_sequential_current_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.920    FSM_sequential_current_state[4]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     1.940    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.121     1.552    FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.603%)  route 0.282ns (57.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.598     1.431    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  FSM_sequential_current_state_reg[4]/Q
                         net (fo=51, routed)          0.282     1.877    current_state[4]
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.045     1.922 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.871     1.940    i_clock_IBUF_BUFG
    SLICE_X2Y105         FDCE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.508     1.431    
    SLICE_X2Y105         FDCE (Hold_fdce_C_D)         0.120     1.551    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845     BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X0Y105    FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X2Y105    FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X2Y105    FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X1Y105    FSM_sequential_current_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         15.000      14.000     SLICE_X2Y105    FSM_sequential_current_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X0Y105    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X1Y105    FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X0Y105    FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X1Y105    FSM_sequential_current_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X0Y105    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X1Y105    FSM_sequential_current_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X0Y105    FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X1Y105    FSM_sequential_current_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         7.500       7.000      SLICE_X2Y105    FSM_sequential_current_state_reg[4]/C



