Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat May 28 11:53:06 2022
| Host         : LAPTOP-BIDCKM4G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file elevatortop_control_sets_placed.rpt
| Design       : elevatortop
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              94 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           25 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------+------------------+------------------+----------------+
|  u1/CLK                     |               |                  |                1 |              1 |
|  u3/ledfloor_reg[1]_i_1_n_0 |               | u3/ledfloor0     |                1 |              2 |
| ~u1/clk_1s                  |               |                  |                2 |              3 |
| ~u1/CLK                     |               |                  |                1 |              4 |
|  u1/btn1_reg                |               |                  |                4 |              8 |
|  clk_IBUF_BUFG              |               | u1/clk_1k        |                8 |             31 |
|  clk_IBUF_BUFG              |               | u1/clk_50        |                8 |             31 |
|  clk_IBUF_BUFG              |               | u1/clk_1s_0      |                8 |             31 |
|  clk_IBUF_BUFG              |               |                  |               58 |             78 |
+-----------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 8      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


