// Seed: 994509491
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply1 id_4
    , id_10,
    input tri1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input wire id_8
);
  assign id_10 = 1;
  tri1 id_11;
  wire id_12;
  assign id_11 = 1;
  module_2 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11
  );
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
);
  id_3 :
  assert property (@(id_0) id_1)
  else;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_3;
endmodule
