[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/GenBlock/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 121
LIB: work
FILE: ${SURELOG_DIR}/tests/GenBlock/dut.sv
n<> u<120> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<120> s<119> l<1:1>
  n<> u<119> t<Source_text> p<120> c<9> l<1:1> el<22:10>
    n<> u<9> t<Description> p<119> c<8> s<118> l<1:1> el<2:10>
      n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<2:10>
        n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<GOOD> u<3> t<STRING_CONST> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Package_import_declaration_list> p<6> s<5> l<1:12> el<1:12>
          n<> u<5> t<Port_list> p<6> l<1:12> el<1:14>
        n<> u<7> t<ENDMODULE> p<8> l<2:1> el<2:10>
    n<> u<118> t<Description> p<119> c<117> l<4:1> el<22:10>
      n<> u<117> t<Module_declaration> p<118> c<14> l<4:1> el<22:10>
        n<> u<14> t<Module_nonansi_header> p<117> c<10> s<31> l<4:1> el<4:14>
          n<module> u<10> t<Module_keyword> p<14> s<11> l<4:1> el<4:7>
          n<axi> u<11> t<STRING_CONST> p<14> s<12> l<4:8> el<4:11>
          n<> u<12> t<Package_import_declaration_list> p<14> s<13> l<4:11> el<4:11>
          n<> u<13> t<Port_list> p<14> l<4:11> el<4:13>
        n<> u<31> t<Module_item> p<117> c<30> s<54> l<6:5> el<6:35>
          n<> u<30> t<Non_port_module_item> p<31> c<29> l<6:5> el<6:35>
            n<> u<29> t<Module_or_generate_item> p<30> c<28> l<6:5> el<6:35>
              n<> u<28> t<Module_common_item> p<29> c<27> l<6:5> el<6:35>
                n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<6:5> el<6:35>
                  n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<6:5> el<6:35>
                    n<> u<25> t<Parameter_declaration> p<26> c<15> l<6:5> el<6:34>
                      n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<6:15> el<6:15>
                      n<> u<24> t<Param_assignment_list> p<25> c<23> l<6:15> el<6:34>
                        n<> u<23> t<Param_assignment> p<24> c<16> l<6:15> el<6:34>
                          n<N_MASTER> u<16> t<STRING_CONST> p<23> s<22> l<6:15> el<6:23>
                          n<> u<22> t<Constant_param_expression> p<23> c<21> l<6:33> el<6:34>
                            n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<6:33> el<6:34>
                              n<> u<20> t<Constant_expression> p<21> c<19> l<6:33> el<6:34>
                                n<> u<19> t<Constant_primary> p<20> c<18> l<6:33> el<6:34>
                                  n<> u<18> t<Primary_literal> p<19> c<17> l<6:33> el<6:34>
                                    n<8> u<17> t<INT_CONST> p<18> l<6:33> el<6:34>
        n<> u<54> t<Module_item> p<117> c<53> s<77> l<7:5> el<7:50>
          n<> u<53> t<Non_port_module_item> p<54> c<52> l<7:5> el<7:50>
            n<> u<52> t<Module_or_generate_item> p<53> c<51> l<7:5> el<7:50>
              n<> u<51> t<Module_common_item> p<52> c<50> l<7:5> el<7:50>
                n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<7:5> el<7:50>
                  n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<7:5> el<7:50>
                    n<> u<48> t<Parameter_declaration> p<49> c<32> l<7:5> el<7:49>
                      n<> u<32> t<Data_type_or_implicit> p<48> s<47> l<7:15> el<7:15>
                      n<> u<47> t<Param_assignment_list> p<48> c<46> l<7:15> el<7:49>
                        n<> u<46> t<Param_assignment> p<47> c<33> l<7:15> el<7:49>
                          n<LOG_MASTER> u<33> t<STRING_CONST> p<46> s<45> l<7:15> el<7:25>
                          n<> u<45> t<Constant_param_expression> p<46> c<44> l<7:33> el<7:49>
                            n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<7:33> el<7:49>
                              n<> u<43> t<Constant_expression> p<44> c<42> l<7:33> el<7:49>
                                n<> u<42> t<Constant_primary> p<43> c<41> l<7:33> el<7:49>
                                  n<> u<41> t<Subroutine_call> p<42> c<34> l<7:33> el<7:49>
                                    n<> u<34> t<Dollar_keyword> p<41> s<35> l<7:33> el<7:34>
                                    n<clog2> u<35> t<STRING_CONST> p<41> s<40> l<7:34> el<7:39>
                                    n<> u<40> t<Argument_list> p<41> c<39> l<7:40> el<7:48>
                                      n<> u<39> t<Expression> p<40> c<38> l<7:40> el<7:48>
                                        n<> u<38> t<Primary> p<39> c<37> l<7:40> el<7:48>
                                          n<> u<37> t<Primary_literal> p<38> c<36> l<7:40> el<7:48>
                                            n<N_MASTER> u<36> t<STRING_CONST> p<37> l<7:40> el<7:48>
        n<> u<77> t<Module_item> p<117> c<76> s<115> l<8:5> el<8:50>
          n<> u<76> t<Non_port_module_item> p<77> c<75> l<8:5> el<8:50>
            n<> u<75> t<Module_or_generate_item> p<76> c<74> l<8:5> el<8:50>
              n<> u<74> t<Module_common_item> p<75> c<73> l<8:5> el<8:50>
                n<> u<73> t<Module_or_generate_item_declaration> p<74> c<72> l<8:5> el<8:50>
                  n<> u<72> t<Package_or_generate_item_declaration> p<73> c<71> l<8:5> el<8:50>
                    n<> u<71> t<Local_parameter_declaration> p<72> c<55> l<8:5> el<8:49>
                      n<> u<55> t<Data_type_or_implicit> p<71> s<70> l<8:16> el<8:16>
                      n<> u<70> t<Param_assignment_list> p<71> c<69> l<8:16> el<8:49>
                        n<> u<69> t<Param_assignment> p<70> c<56> l<8:16> el<8:49>
                          n<TOTAL_N_MASTER> u<56> t<STRING_CONST> p<69> s<68> l<8:16> el<8:30>
                          n<> u<68> t<Constant_param_expression> p<69> c<67> l<8:36> el<8:49>
                            n<> u<67> t<Constant_mintypmax_expression> p<68> c<66> l<8:36> el<8:49>
                              n<> u<66> t<Constant_expression> p<67> c<60> l<8:36> el<8:49>
                                n<> u<60> t<Constant_expression> p<66> c<59> s<65> l<8:36> el<8:37>
                                  n<> u<59> t<Constant_primary> p<60> c<58> l<8:36> el<8:37>
                                    n<> u<58> t<Primary_literal> p<59> c<57> l<8:36> el<8:37>
                                      n<2> u<57> t<INT_CONST> p<58> l<8:36> el<8:37>
                                n<> u<65> t<BinOp_MultMult> p<66> s<64> l<8:37> el<8:39>
                                n<> u<64> t<Constant_expression> p<66> c<63> l<8:39> el<8:49>
                                  n<> u<63> t<Constant_primary> p<64> c<62> l<8:39> el<8:49>
                                    n<> u<62> t<Primary_literal> p<63> c<61> l<8:39> el<8:49>
                                      n<LOG_MASTER> u<61> t<STRING_CONST> p<62> l<8:39> el<8:49>
        n<> u<115> t<Module_item> p<117> c<114> s<116> l<10:7> el<20:18>
          n<> u<114> t<Non_port_module_item> p<115> c<113> l<10:7> el<20:18>
            n<> u<113> t<Generate_region> p<114> c<111> l<10:7> el<20:18>
              n<> u<111> t<Generate_item> p<113> c<110> s<112> l<13:7> el<19:10>
                n<> u<110> t<Module_or_generate_item> p<111> c<109> l<13:7> el<19:10>
                  n<> u<109> t<Module_common_item> p<110> c<108> l<13:7> el<19:10>
                    n<> u<108> t<Conditional_generate_construct> p<109> c<107> l<13:7> el<19:10>
                      n<> u<107> t<If_generate_construct> p<108> c<105> l<13:7> el<19:10>
                        n<> u<105> t<IF> p<107> s<87> l<13:7> el<13:9>
                        n<> u<87> t<Constant_expression> p<107> c<81> s<88> l<13:10> el<13:36>
                          n<> u<81> t<Constant_expression> p<87> c<80> s<86> l<13:10> el<13:18>
                            n<> u<80> t<Constant_primary> p<81> c<79> l<13:10> el<13:18>
                              n<> u<79> t<Primary_literal> p<80> c<78> l<13:10> el<13:18>
                                n<N_MASTER> u<78> t<STRING_CONST> p<79> l<13:10> el<13:18>
                          n<> u<86> t<BinOp_Not> p<87> s<85> l<13:19> el<13:21>
                          n<> u<85> t<Constant_expression> p<87> c<84> l<13:22> el<13:36>
                            n<> u<84> t<Constant_primary> p<85> c<83> l<13:22> el<13:36>
                              n<> u<83> t<Primary_literal> p<84> c<82> l<13:22> el<13:36>
                                n<TOTAL_N_MASTER> u<82> t<STRING_CONST> p<83> l<13:22> el<13:36>
                        n<// Not power of 2 inputs> u<88> t<LINE_COMMENT> p<107> s<92> l<13:38> el<13:62>
                        n<> u<92> t<Generate_item> p<107> c<91> s<106> l<14:7> el<15:10>
                          n<> u<91> t<Generate_begin_end_block> p<92> c<89> l<14:7> el<15:10>
                            n<ARRAY_INT> u<89> t<STRING_CONST> p<91> s<90> l<14:15> el<14:24>
                            n<> u<90> t<END> p<91> l<15:7> el<15:10>
                        n<> u<106> t<ELSE> p<107> s<104> l<16:7> el<16:11>
                        n<> u<104> t<Generate_item> p<107> c<103> l<17:7> el<19:10>
                          n<> u<103> t<Generate_begin_end_block> p<104> c<101> l<17:7> el<19:10>
                            n<> u<101> t<Generate_item> p<103> c<100> s<102> l<18:9> el<18:21>
                              n<> u<100> t<Module_or_generate_item> p<101> c<99> l<18:9> el<18:21>
                                n<> u<99> t<Module_instantiation> p<100> c<93> l<18:9> el<18:21>
                                  n<GOOD> u<93> t<STRING_CONST> p<99> s<98> l<18:9> el<18:13>
                                  n<> u<98> t<Hierarchical_instance> p<99> c<95> l<18:14> el<18:20>
                                    n<> u<95> t<Name_of_instance> p<98> c<94> s<97> l<18:14> el<18:18>
                                      n<good> u<94> t<STRING_CONST> p<95> l<18:14> el<18:18>
                                    n<> u<97> t<Port_connection_list> p<98> c<96> l<18:19> el<18:19>
                                      n<> u<96> t<Ordered_port_connection> p<97> l<18:19> el<18:19>
                            n<> u<102> t<END> p<103> l<19:7> el<19:10>
              n<> u<112> t<ENDGENERATE> p<113> l<20:7> el<20:18>
        n<> u<116> t<ENDMODULE> p<117> l<22:1> el<22:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenBlock/dut.sv:1:1: No timescale set for "GOOD".
[WRN:PA0205] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: No timescale set for "axi".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/GenBlock/dut.sv:1:1: Compile module "work@GOOD".
[INF:CP0303] ${SURELOG_DIR}/tests/GenBlock/dut.sv:4:1: Compile module "work@axi".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Begin                                                  3
Constant                                               2
Design                                                 1
GenIfElse                                              1
GenRegion                                              1
Identifier                                             4
IntTypespec                                            2
Module                                                 2
ModuleTypespec                                         2
Operation                                              2
ParamAssign                                            3
Parameter                                              3
RefModule                                              1
RefObj                                                 4
RefTypespec                                            2
SourceFile                                             1
SysFuncCall                                            1
------------------------------------------------------------
Total:                                                35
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenBlock/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/GenBlock/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:1:1, endln:2:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@GOOD), line:1:8, endln:1:12
    |vpiParent:
    \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:1:1, endln:2:10
    |vpiName:work@GOOD
  |vpiDefName:work@GOOD
|vpiAllModules:
\_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@axi), line:4:8, endln:4:11
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:work@axi
  |vpiParameter:
  \_Parameter: (work@axi.N_MASTER), line:6:15, endln:6:34
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:N_MASTER
    |vpiFullName:work@axi.N_MASTER
  |vpiParameter:
  \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:49
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:LOG_MASTER
    |vpiFullName:work@axi.LOG_MASTER
  |vpiParameter:
  \_Parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:49
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiName:TOTAL_N_MASTER
    |vpiFullName:work@axi.TOTAL_N_MASTER
    |vpiLocalParam:1
  |vpiParamAssign:
  \_ParamAssign: , line:6:15, endln:6:34
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiLhs:
    \_Parameter: (work@axi.N_MASTER), line:6:15, endln:6:34
    |vpiRhs:
    \_Constant: , line:6:33, endln:6:34
      |vpiParent:
      \_ParamAssign: , line:6:15, endln:6:34
      |vpiTypespec:
      \_RefTypespec: (work@axi), line:6:33, endln:6:34
        |vpiParent:
        \_Constant: , line:6:33, endln:6:34
        |vpiFullName:work@axi
        |vpiActual:
        \_IntTypespec: 
      |vpiConstType:9
      |vpiSize:64
      |vpiDecompile:8
      |UINT:8
  |vpiParamAssign:
  \_ParamAssign: , line:7:15, endln:7:49
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiLhs:
    \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:49
    |vpiRhs:
    \_SysFuncCall: ($clog2), line:7:33, endln:7:49
      |vpiParent:
      \_ParamAssign: , line:7:15, endln:7:49
      |vpiName:
      \_Identifier: ($clog2), line:7:34, endln:7:39
        |vpiParent:
        \_SysFuncCall: ($clog2), line:7:33, endln:7:49
        |vpiName:$clog2
      |vpiArgument:
      \_RefObj: (work@axi.N_MASTER), line:7:40, endln:7:48
        |vpiParent:
        \_SysFuncCall: ($clog2), line:7:33, endln:7:49
        |vpiName:N_MASTER
        |vpiFullName:work@axi.N_MASTER
        |vpiActual:
        \_Parameter: (work@axi.N_MASTER), line:6:15, endln:6:34
  |vpiParamAssign:
  \_ParamAssign: , line:8:16, endln:8:49
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiLhs:
    \_Parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:49
    |vpiRhs:
    \_Operation: , line:8:36, endln:8:49
      |vpiParent:
      \_ParamAssign: , line:8:16, endln:8:49
      |vpiOpType:43
      |vpiOperand:
      \_Constant: , line:8:36, endln:8:37
        |vpiParent:
        \_Operation: , line:8:36, endln:8:49
        |vpiTypespec:
        \_RefTypespec: (work@axi), line:8:36, endln:8:37
          |vpiParent:
          \_Constant: , line:8:36, endln:8:37
          |vpiFullName:work@axi
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:2
        |UINT:2
      |vpiOperand:
      \_RefObj: (work@axi.LOG_MASTER), line:8:39, endln:8:49
        |vpiParent:
        \_Operation: , line:8:36, endln:8:49
        |vpiName:LOG_MASTER
        |vpiFullName:work@axi.LOG_MASTER
        |vpiActual:
        \_Parameter: (work@axi.LOG_MASTER), line:7:15, endln:7:49
  |vpiInternalScope:
  \_GenRegion: (work@axi), line:10:7, endln:20:18
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
    |vpiFullName:work@axi
    |vpiInternalScope:
    \_Begin: (work@axi), line:13:7, endln:19:10
      |vpiParent:
      \_GenRegion: (work@axi), line:10:7, endln:20:18
      |vpiFullName:work@axi
      |vpiInternalScope:
      \_Begin: (work@axi.ARRAY_INT), line:14:7, endln:15:10
        |vpiParent:
        \_Begin: (work@axi), line:13:7, endln:19:10
        |vpiName:
        \_Identifier: (ARRAY_INT), line:14:15, endln:14:24
          |vpiParent:
          \_Begin: (work@axi.ARRAY_INT), line:14:7, endln:15:10
          |vpiName:ARRAY_INT
        |vpiFullName:work@axi.ARRAY_INT
      |vpiInternalScope:
      \_Begin: (work@axi), line:17:7, endln:19:10
        |vpiParent:
        \_Begin: (work@axi), line:13:7, endln:19:10
        |vpiFullName:work@axi
        |vpiTypespec:
        \_ModuleTypespec: (work@GOOD)
          |vpiParent:
          \_Design: (unnamed)
          |vpiName:work@GOOD
          |vpiModule:
          \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:1:1, endln:2:10
        |vpiStmt:
        \_RefModule: work@GOOD (good), line:18:9, endln:18:13
          |vpiParent:
          \_Begin: (work@axi), line:17:7, endln:19:10
          |vpiName:good
          |vpiDefName:work@GOOD
          |vpiActual:
          \_Module: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:1:1, endln:2:10
      |vpiStmt:
      \_GenIfElse: , line:13:7, endln:19:10
        |vpiParent:
        \_Begin: (work@axi), line:13:7, endln:19:10
        |vpiCondition:
        \_Operation: , line:13:10, endln:13:36
          |vpiParent:
          \_GenIfElse: , line:13:7, endln:19:10
          |vpiOpType:15
          |vpiOperand:
          \_RefObj: (work@axi.N_MASTER), line:13:10, endln:13:18
            |vpiParent:
            \_Operation: , line:13:10, endln:13:36
            |vpiName:N_MASTER
            |vpiFullName:work@axi.N_MASTER
            |vpiActual:
            \_Parameter: (work@axi.N_MASTER), line:6:15, endln:6:34
          |vpiOperand:
          \_RefObj: (work@axi.TOTAL_N_MASTER), line:13:22, endln:13:36
            |vpiParent:
            \_Operation: , line:13:10, endln:13:36
            |vpiName:TOTAL_N_MASTER
            |vpiFullName:work@axi.TOTAL_N_MASTER
            |vpiActual:
            \_Parameter: (work@axi.TOTAL_N_MASTER), line:8:16, endln:8:49
        |vpiStmt:
        \_Begin: (work@axi.ARRAY_INT), line:14:7, endln:15:10
        |vpiElseStmt:
        \_Begin: (work@axi), line:17:7, endln:19:10
    |vpiStmt:
    \_Begin: (work@axi), line:13:7, endln:19:10
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:work@axi
|vpiTypespec:
\_ModuleTypespec: (work@GOOD)
|vpiTypespec:
\_ModuleTypespec: (work@axi)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@axi
  |vpiModule:
  \_Module: work@axi (work@axi), file:${SURELOG_DIR}/tests/GenBlock/dut.sv, line:4:1, endln:22:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
