<stg><name>EP0</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %lshr_ln = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %x_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
:2  %trunc_ln35 = trunc i32 %x_read to i2

]]></Node>
<StgValue><ssdm name="trunc_ln35"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
:3  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln35, i30 %lshr_ln)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %lshr_ln35_5 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %x_read, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln35_5"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
:5  %trunc_ln35_5 = trunc i32 %x_read to i13

]]></Node>
<StgValue><ssdm name="trunc_ln35_5"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
:6  %or_ln35_5 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln35_5, i19 %lshr_ln35_5)

]]></Node>
<StgValue><ssdm name="or_ln35_5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %lshr_ln35_6 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %x_read, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="lshr_ln35_6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="32">
<![CDATA[
:8  %trunc_ln35_6 = trunc i32 %x_read to i22

]]></Node>
<StgValue><ssdm name="trunc_ln35_6"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
:9  %or_ln35_6 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln35_6, i10 %lshr_ln35_6)

]]></Node>
<StgValue><ssdm name="or_ln35_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xor_ln47 = xor i32 %or_ln, %or_ln35_6

]]></Node>
<StgValue><ssdm name="xor_ln47"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %xor_ln47_1 = xor i32 %xor_ln47, %or_ln35_5

]]></Node>
<StgValue><ssdm name="xor_ln47_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32">
<![CDATA[
:12  ret i32 %xor_ln47_1

]]></Node>
<StgValue><ssdm name="ret_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
