G. Atwood, A. Fazio, D. Mills, and B. Reaves. 1997. Intel strataflash memory technology overview. Intel Technology Journal Quarterly 4 (1997). Retrieved from https://noggin.intel.com/content/intel-strataflash- memory-technology-overview.
R. Bez, E. Camerlenghi, A. Modelli, and A. Visconti. 2003. Introduction to flash memory. Proceedings of the IEEE 91, 4 (April 2003), 489--502.
R. C. Bose and D. K. Ray-Chaudhuri. 1960. On a class of error correcting binary group codes. Information and Control 3, 1 (1960), 68--79.
Joo M. P. Cardoso , Michael Hbner, Reconfigurable Computing: From FPGAs to Hardware/Software Codesign, Springer Publishing Company, Incorporated, 2011
Te-Hsuan Chen , Yu-Ying Hsiao , Yu-Tsao Hsing , Cheng-Wen Wu, An Adaptive-Rate Error Correction Scheme for NAND Flash Memory, Proceedings of the 2009 27th IEEE VLSI Test Symposium, p.53-58, May 03-07, 2009[doi>10.1109/VTS.2009.24]
CMP. 2012. CMP Project. Retrieved from http://cmp.imag.fr/.
J. Cooke. 2007. The inconvenient truths of NAND flash memory. Flash Memory Summit. Retrieved from http://download.micron.com/pdf/presentations/events/flash_mem_summit_jcooke_inconvenient_truths_ nand.pdf.
R. Dan and R. Singer. 2003. Implementing MLC NAND flash for cost-effective, high-capacity memory. M-Syst. White paper. Retrieved from http://tinyurl.com/o2443mh.
S. Di Carlo, M. Fabiano, P. Prinetto, and M. Caramia. 2011. Design Issues and Challenges of File Systems for Flash Memories. InTech, Croatia, Chapter 1, 3--30.
Evatronix. 2012. Evatronix NANDFLASH-CTRL NAND Flash Memory Controller. Retrieved from http://www.evatronix.pl/products/docs.html&quest;id=10&product;=TkFOREZMQVNILUN UUkw=.
M. Fabiano, M. Indaco, S. Di Carlo, and P. Prinetto. 2013. Design and optimization of adaptable BCH codecs for NAND flash memories. Microprocessors and Microsystems 37, 4--5 (2013), 407--419.
E. Grochowski and R. E. Fontana. 2012. Future technology challenges for NAND flash and HDD products. Flash Memory Summit. Retrieved from http://www.flashmemorysummit.com/English/Collaterals/Proceedings/2012/20120821_S102A_Grochowski.pdf.
J. Henkel, L. Bauer, M. Hübner, and A. Grudnitsky. 2011. i-Core: A run-time adaptive processor for embedded multi-core systems. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’11). ERSA-ADN.
iozone.org. 2012. IOzone File System Benchmark. Retrieved from http://www.iozone.org.
F. Irom and D. N. Nguyen. 2007. Single event effect characterization of high density commercial NAND and NOR nonvolatile flash memories. IEEE Transactions on Nuclear Science 54, 6 (Dec. 2007), 2547--2553.
JEDEC Solid State Technology Association. 2011. Failure mechanisms and models for semiconductor devices (JEP122G). Retrieved from http://www.jedec.org/standards-documents/docs/jep-122e.
Y. H. Kang, J. K. Kim, S. W. Hwang, J. Y. Kwak, J. Y. Park, D. Kim, C. H. Kim, J. Y. Park, Y. T. Jeong, J. N. Baek, et al. 2008. High-voltage analog system for a mobile NAND flash. IEEE Journal of Solid-State Circuits 43, 2 (Feb. 2008), 507--517.
J. Katcher. 1997. PostMark: A New File System Benchmark. Network Appliance Tech Report TR3022. Retrieved from https://communities.netapp.com/servlet/JiveServlet/download/2609-1551/Katcher97- postmark-netapp-tr3022.pdf.
J. D. Lee, J. H. Choi, D. Park, and K. Kim. 2003. Data retention characteristics of sub-100 nm NAND flash memory cells. IEEE Electron Device Letters 24, 12 (Dec. 2003), 748--750.
Ren-Shuo Liu , Chia-Lin Yang , Wei Wu, Optimizing NAND flash-based SSDs via retention relaxation, Proceedings of the 10th USENIX conference on File and Storage Technologies, p.11-11, February 14-17, 2012, San Jose, CA
C. Miccoli, C. Monzio Compagnoni, A. S. Spinelli, and A. L. Lacaita. 2011. Investigation of the programming accuracy of a double-verify ISPP algorithm for nanoscale NAND Flash memories. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS’11). IEEE, MY.5.1--MY.5.6.
R. Micheloni, L. Crippa, and A. Marelli. 2010. Inside NAND Flash Memories. Springer-Verlag, Berlin.
Rino Micheloni , Alessia Marelli , Kam Eshghi, Inside Solid State Drives (SSDs), Springer Publishing Company, Incorporated, 2012
N. Mielke, T. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Schares, F. Trivedi, E. Goodness, and L. R. Nevill. 2008. Bit error rate in NAND Flash memories. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS’08). IEEE, 9--19.
Vidyabhushan Mohan , Sudhanva Gurumurthi , Mircea R. Stan, FlashPower: a detailed power model for NAND flash memory, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
ONFI Workgroup. 2012. Open NAND Flash Interface. Retrieved from http://onfi.org.
Jian Ouyang , Shiding Lin , Song Jiang , Zhenyu Hou , Yong Wang , Yuanzheng Wang, SDF: software-defined flash for web-scale internet storage systems, Proceedings of the 19th international conference on Architectural support for programming languages and operating systems, March 01-05, 2014, Salt Lake City, Utah, USA[doi>10.1145/2541940.2541959]
Yangyang Pan , Guiqiang Dong , Tong Zhang, Exploiting memory device wear-out dynamics to improve NAND flash memory system performance, Proceedings of the 9th USENIX conference on File and stroage technologies, p.18-18, February 15-17, 2011, San Jose, California
Adrian Sampson , Jacob Nelson , Karin Strauss , Luis Ceze, Approximate storage in solid-state memories, Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, December 07-11, 2013, Davis, California[doi>10.1145/2540708.2540712]
Samsung. 2012. Samsung KFG4GH6x4M 4Gb Flex-OneNAND M-die Datasheet.
A. Spessot, A. Calderoni, P. Fantini, A. S. Spinelli, C. M Compagnoni, F. Farina, A. L. Lacaita, and A. Marmiroli. 2010. Variability effects on the VT distribution of nanoscale NAND flash memories. In IEEE International Reliability Physics Symposium (IRPS’10). IEEE, 970--974.
Standard Performance Evaluation Corporation. 2013. SPEC Benchmarks. Retrieved from http://www.spec.org.
H. Sun, B. Wood, and P. Grayson. 2011. Qualifying reliability of solid-state storage from multiple aspects. In Proceedings 7th IEEE International Workshop on Storage Network Architecture and Parallel I/O (SNAPI’11). IEEE. Retrieved from http://storageconference.org/2011/Papers/SNAPI/1.Sun.pdf.
A. Wilson. 2008. The new and improved filebench. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST’08). USENIX, Retrieved from https://www.usenix.org/legacy/events/fast08/wips_posters/wilson-wip.pdf.
E. Yaakobi, J. Ma, A. Caulfield, L. Grupp, S. Swanson, P. H. Siegel, and J. K. Wolf. 2009. Error correction coding for flash memories. Flash Memory Summit. Retrieved from http://www.bswd.com/FMS09/FMS09-201-Yaakobi.pdf.
E. Yaakobi, J. Ma, L. Grupp, P. H. Siegel, S. Swanson, and J. K. Wolf. 2010. Error characterization and coding schemes for flash memories. In Proceedings of the IEEE GLOBECOM Workshops (GC Wkshps’10). IEEE, 1856--1860.
C. Zambelli , M. Indaco , M. Fabiano , S. Di Carlo , P. Prinetto , P. Olivo , D. Bertozzi, A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
