library ieee;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
Library work;

ENTITY ram32x4 IS
	PORT ( address : IN STD_LOGIC_VECTOR (4 DOWNTO 0);
		clock : IN STD_LOGIC := ’1’;
		data : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
		wren : IN STD_LOGIC ;
		q : OUT STD_LOGIC_VECTOR (3 DOWNTO 0) );
END ram32x4;

architecture teste of ram32x4 is
	signal clock : STD_LOGIC := ’1’;
	signal data : STD_LOGIC_VECTOR (3 DOWNTO 0);
	signal wren : STD_LOGIC ;
	signal q : STD_LOGIC_VECTOR (3 DOWNTO 0) );
	
begin
	memoria : entity work.ram32x4(teste)
			port map(clock => clock, data => data, wren => wren, q => q);
end architecture;