Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6a67dd812f2b4347b477e25549918f62 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segement_III_tb_behav xil_defaultlib.Seven_Segement_III_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'sw' [C:/vivado_workspace/Seven_Segment_part_3/Seven_Segment_part_3.srcs/sim_1/new/Seven_Segement_III_tb.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment_III
Compiling module xil_defaultlib.Seven_Segement_III_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segement_III_tb_behav
