Simulator report for ex12
Tue Jun 20 15:18:51 2006
Version 6.0 Build 178 04/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 40.0 us      ;
; Simulation Netlist Size     ; 1354 nodes   ;
; Simulation Coverage         ;       7.55 % ;
; Total Number of Transitions ; 15507        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone      ;
; Device                      ; EP1C12F256C7 ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Glitch Filtering                                                                           ; Off        ; Off           ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------------------------------------------------------------------+
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|ALTSYNCRAM ;
+--------------------------------------------------------------------------------------------------------------------------------+
Memory report data cannot be output to ASCII.
Please use Quartus II to view the memory report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       7.55 % ;
; Total nodes checked                                 ; 1354         ;
; Total output ports checked                          ; 1682         ;
; Total output ports with complete 1/0-value coverage ; 127          ;
; Total output ports with no 1/0-value coverage       ; 1414         ;
; Total output ports with no 1-value coverage         ; 1427         ;
; Total output ports with no 0-value coverage         ; 1542         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                                                                     ; Output Port Name                                                                                                                                                                                                                                                     ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ex12|PCM3006:inst6|LRCOUT_INT                                                                                                                                                                                                                                                ; |ex12|PCM3006:inst6|LRCOUT_INT                                                                                                                                                                                                                                       ; regout           ;
; |ex12|PCM3006:inst6|NEW_COUNT[0]~16                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[0]~16                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[0]~16                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[0]~17                                                                                                                                                                                                                                  ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[0]~16                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[0]~17COUT1_33                                                                                                                                                                                                                          ; cout1            ;
; |ex12|PCM3006:inst6|NEW_COUNT[1]~18                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[1]~18                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[1]~18                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[1]~19                                                                                                                                                                                                                                  ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[1]~18                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[1]~19COUT1_34                                                                                                                                                                                                                          ; cout1            ;
; |ex12|PCM3006:inst6|NEW_COUNT[2]~20                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[2]~20                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[2]~20                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[2]~21                                                                                                                                                                                                                                  ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[2]~20                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[2]~21COUT1_35                                                                                                                                                                                                                          ; cout1            ;
; |ex12|PCM3006:inst6|NEW_COUNT[3]~22                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[3]~22                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[3]~22                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[3]~23                                                                                                                                                                                                                                  ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[3]~22                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[3]~23COUT1                                                                                                                                                                                                                             ; cout1            ;
; |ex12|PCM3006:inst6|Equal0~64                                                                                                                                                                                                                                                 ; |ex12|PCM3006:inst6|Equal0~64                                                                                                                                                                                                                                        ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[7]~24                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[7]~24                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[4]~26                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[4]~26                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[4]~26                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[4]~27                                                                                                                                                                                                                                  ; cout             ;
; |ex12|PCM3006:inst6|NEW_COUNT[5]~28                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[5]~28                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[5]~28                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[5]~29COUT1_36                                                                                                                                                                                                                          ; cout1            ;
; |ex12|PCM3006:inst6|NEW_COUNT[6]~30                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[6]~30                                                                                                                                                                                                                                  ; combout          ;
; |ex12|PCM3006:inst6|NEW_COUNT[6]~30                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[6]~31COUT1_37                                                                                                                                                                                                                          ; cout1            ;
; |ex12|PCM3006:inst6|Equal0~65                                                                                                                                                                                                                                                 ; |ex12|PCM3006:inst6|Equal0~65                                                                                                                                                                                                                                        ; combout          ;
; |ex12|PCM3006:inst6|NEGEDGE_BCK                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|NEGEDGE_BCK                                                                                                                                                                                                                                      ; combout          ;
; |ex12|PCM3006:inst6|NEGEDGE_BCK                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|BCKOUT_INT                                                                                                                                                                                                                                       ; regout           ;
; |ex12|PCM3006:inst6|COUNT[0]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[0]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|COUNT[1]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[1]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|COUNT[3]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[3]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|COUNT[4]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[4]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|COUNT[5]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[5]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|COUNT[6]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|COUNT[6]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|PCM3006:inst6|NEW_SAMPLE                                                                                                                                                                                                                                                ; |ex12|PCM3006:inst6|NEW_SAMPLE                                                                                                                                                                                                                                       ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[15]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[15]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[13]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[13]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[13]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[13]~624COUT1_651                                                                                                                                                                                                                 ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[14]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[14]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[14]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[14]~625COUT1_652                                                                                                                                                                                                                 ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[6]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[6]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[6]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[6]~626                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[6]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[6]~626COUT1_646                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[5]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[5]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[5]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[5]~627                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[5]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[5]~627COUT1_645                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[4]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[4]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[4]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[4]~628                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[4]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[4]~628COUT1_644                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[3]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[3]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[3]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[3]~629COUT1_643                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[2]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[2]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[2]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[2]~630                                                                                                                                                                                                                           ; cout             ;
; |ex12|mag_phase_accu:inst|PHASE_INT[1]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[1]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[1]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[1]~631                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[1]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[1]~631COUT1_642                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[0]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[0]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[0]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[0]~632                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[0]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[0]~632COUT1_641                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[11]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[11]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[11]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[11]~633                                                                                                                                                                                                                          ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[11]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[11]~633COUT1_650                                                                                                                                                                                                                 ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[12]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[12]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[12]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[12]~634                                                                                                                                                                                                                          ; cout             ;
; |ex12|mag_phase_accu:inst|PHASE_INT[10]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[10]                                                                                                                                                                                                                              ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[10]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[10]~635                                                                                                                                                                                                                          ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[10]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[10]~635COUT1_649                                                                                                                                                                                                                 ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[9]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[9]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[9]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[9]~636                                                                                                                                                                                                                           ; cout0            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[9]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[9]~636COUT1_648                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[8]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[8]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[8]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[8]~637COUT1_647                                                                                                                                                                                                                  ; cout1            ;
; |ex12|mag_phase_accu:inst|PHASE_INT[7]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[7]                                                                                                                                                                                                                               ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[7]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[7]~638                                                                                                                                                                                                                           ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|holdff ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][50]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][54]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][55]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][57]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][58]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][62]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[66]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[65]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[64]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[63]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[62]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[61]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[60]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[59]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[58]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[57]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[56]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[55]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[54]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[53]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[52]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[51]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[50]                                                                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                           ; regout           ;
; |ex12|12_288MHz                                                                                                                                                                                                                                                               ; |ex12|12_288MHz                                                                                                                                                                                                                                                      ; combout          ;
; |ex12|BCKIN                                                                                                                                                                                                                                                                   ; |ex12|BCKIN                                                                                                                                                                                                                                                          ; padio            ;
; |ex12|LRCIN                                                                                                                                                                                                                                                                   ; |ex12|LRCIN                                                                                                                                                                                                                                                          ; padio            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                                                                     ; Output Port Name                                                                                                                                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ex12|PCM3006:inst6|SHIFTOUT[31]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[31]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; tdo              ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                            ; tmsutap          ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                            ; tckutap          ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag                                                                                                                                                                                                                                                    ; tdiutap          ;
; |ex12|PCM3006:inst6|R_IN[15]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[15]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[30]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[30]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|PCM3006:inst6|NEW_COUNT[5]~28                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[5]~29                                                                                                                                                                                                                                           ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[6]~30                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[6]~31                                                                                                                                                                                                                                           ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ready                                                                                                                                                                                                                                                 ; |ex12|cordic_core:inst1|ready                                                                                                                                                                                                                                                 ; regout           ;
; |ex12|PCM3006:inst6|R_IN[14]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[14]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[29]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[29]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~757                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~757                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~758                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~758                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~759                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~759                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                           ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                     ; |ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~761                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~761                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~762                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~762                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[15]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Equal0~49                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Equal0~49                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|sin[1]~30                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[1]~30                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|state.firststage                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|state.firststage                                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                   ; regout           ;
; |ex12|cordic_core:inst1|ready~110                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|ready~110                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|des_phase[2]~2                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[2]~2                                                                                                                                                                                                                                        ; combout          ;
; |ex12|PCM3006:inst6|R_IN[13]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[13]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[28]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[28]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                         ; |ex12|sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                                                                                           ; |ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                                                                                    ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463                                                                                                                                                                                                     ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sdr~13                                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sdr~13                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464                                                                                                                                                                                                     ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                                                                                                                                                            ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                                                                                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|comb~51                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|comb~51                                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|comb~52                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|comb~52                                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; combout          ;
; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; combout          ;
; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1266                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1266                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[17]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[17]~176                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[17]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[17]~176COUT1_216                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[18]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[18]~177                                                                                                                                                                                                                                     ; cout             ;
; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[17]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1268                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1268                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[15]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[15]~178                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[15]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[15]~178COUT1_214                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[16]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[16]~179                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[16]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[16]~179COUT1_215                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[15]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1270                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1270                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[16]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1272                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1272                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[8]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[8]~180                                                                                                                                                                                                                                      ; cout             ;
; |ex12|cordic_core:inst1|cur_phase[7]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[7]~181                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[7]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[7]~181COUT1_208                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[6]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[6]~182                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[6]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[6]~182COUT1_207                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[5]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[5]~183                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[5]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[5]~183COUT1_206                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[5]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[7]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[4]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[4]~184                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[4]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[4]~184COUT1_205                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[3]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[3]~185                                                                                                                                                                                                                                      ; cout             ;
; |ex12|cordic_core:inst1|cur_phase[2]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[2]~186                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[2]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[2]~186COUT1_204                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[0]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[0]~187                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[0]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[0]~187COUT1_202                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[1]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[1]~188                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[1]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[1]~188COUT1_203                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1275                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1275                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1276                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1276                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[6]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1278                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1278                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1279                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1279                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1280                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1280                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[14]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[14]~189                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[14]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[14]~189COUT1_213                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[13]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[13]~190                                                                                                                                                                                                                                     ; cout             ;
; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[13]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[12]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[12]~191                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[12]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[12]~191COUT1_212                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[12]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[11]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[11]~192                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[11]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[11]~192COUT1_211                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[11]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[10]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[10]~193                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[10]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[10]~193COUT1_210                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[10]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1285                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1285                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[9]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[9]~194                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[9]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[9]~194COUT1_209                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1286                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1286                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[8]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[9]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1289                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1289                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1290                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1290                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1291                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1291                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1292                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1292                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[14]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1294                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1294                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1295                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1295                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[19]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[19]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_sin[19]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[19]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[14]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4853                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|pass_count[0]~631                                                                                                                                                                                                                                     ; |ex12|cordic_core:inst1|pass_count[0]~631                                                                                                                                                                                                                                     ; combout          ;
; |ex12|cordic_core:inst1|Add0~106                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~106                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add0~107                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~107                                                                                                                                                                                                                                              ; combout          ;
; |ex12|PCM3006:inst6|R_IN[12]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[12]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[27]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[27]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50                                                                                                                                                       ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout                                                                                            ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171                                                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376                                                                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103                                                                                                                                                                                                           ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103                                                                                                                                                                                                           ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104                                                                                                                                                                                                           ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104                                                                                                                                                                                                           ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552COUT1_562                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553COUT1_560                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555COUT1_561                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556COUT1                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388                                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388                                                                                                                                                                                                                                      ; combout          ;
; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389                                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389                                                                                                                                                                                                                                      ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1296                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1296                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1297                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1297                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase~20                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase~20                                                                                                                                                                                                                                          ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[2]~195                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[2]~195                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add0~108                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~108                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Mux3~18                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux3~18                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1359                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1359                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[13]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[13]~624                                                                                                                                                                                                                                   ; cout0            ;
; |ex12|cordic_core:inst1|Mux2~16                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux2~16                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1360                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1360                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[14]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[14]~625                                                                                                                                                                                                                                   ; cout0            ;
; |ex12|cordic_core:inst1|Mux8~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux8~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1361                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1361                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux9~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux9~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1362                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1362                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux10~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux10~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1363                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1363                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux11~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux11~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1364                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1364                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[3]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[3]~629                                                                                                                                                                                                                                    ; cout0            ;
; |ex12|cordic_core:inst1|Mux12~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux12~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1365                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1365                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux13~15                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux13~15                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1366                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1366                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux14~21                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux14~21                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1367                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1367                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux16~19                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux16~19                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1368                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1368                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[0]~197                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[0]~197COUT0_200                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[0]~197                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[0]~197COUT1_201                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|Mux15~15                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux15~15                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1369                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1369                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add5~1370                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1370                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add5~1371                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1371                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux4~27                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux4~27                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1372                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1372                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux5~9                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|Mux5~9                                                                                                                                                                                                                                                ; combout          ;
; |ex12|cordic_core:inst1|Add5~1373                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1373                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux6~11                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux6~11                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1374                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1374                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[8]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[8]~637                                                                                                                                                                                                                                    ; cout0            ;
; |ex12|cordic_core:inst1|Mux7~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux7~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1375                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1375                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[15]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[2]~164                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|cur_cos[2]~164                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4098                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4098                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[18]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[18]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[13]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4856                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4856COUT1_4953                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[11]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[11]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[26]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[26]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[9]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella9~COUT                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[27]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[29]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0                                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~0                                                                                                                                                                                  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1                                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1                                                                                                                                                                                  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~149                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~149                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~150                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~150                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[14]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4728                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4729                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4729                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[17]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[17]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[12]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4859                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4859COUT1_4952                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[10]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[10]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[25]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[25]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUTCOUT1_3                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[4]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella4~COUT                                       ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0                                                 ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4067                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4067                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4730                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4730                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[13]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4732COUT1_4825                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|ShiftRight0~4101                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4101                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[16]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[16]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4102                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4102                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4103                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4103                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4860                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4860                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[16]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[16]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[11]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4862                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4862COUT1_4951                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[9]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[9]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[24]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[24]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[0]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4864                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4864COUT1_4942                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[10]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4866                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4866COUT1_4950                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[1]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4868                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4868COUT1_4943                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[2]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4870                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4870COUT1_4944                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[3]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4872                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4872COUT1_4945                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[4]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4874                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[5]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4876                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4876COUT1_4946                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[6]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4878                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4878COUT1_4947                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[7]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4880                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4880COUT1_4948                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[8]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4882                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4882COUT1_4949                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[9]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4884                                                                                                                                                                                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4~COUT                                                                     ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0                                                                                                                   ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4068                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4068                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4733                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4733                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[12]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4735                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4735COUT1_4824                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|cur_cos[15]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[15]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4104                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4104                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4105                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4105                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4106                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4106                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4885                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4885                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[15]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[15]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|PCM3006:inst6|R_IN[8]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[8]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[23]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[23]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4886                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4886                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[11]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[11]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[9]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[9]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4107                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4107                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[10]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[10]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[8]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[8]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4108                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4108                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4109                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4109                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[7]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[7]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[6]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[6]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4110                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4110                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[5]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[5]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[4]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[4]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4111                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4111                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4112                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4112                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4887                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4887                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4888                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4888                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[13]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[13]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4113                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4113                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[12]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[12]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4114                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4114                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4115                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4115                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4116                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4116                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4889                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4889                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4890                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4890                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4891                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4891                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[4]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[4]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4893                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|ShiftRight0~4118                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4118                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[14]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[14]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4122                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4122                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4123                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4123                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4124                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4124                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4125                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4125                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4126                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4126                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4895                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4895                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4128                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4128                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4129                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4129                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4896                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4896                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4897                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4897                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4898                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4898                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[5]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[5]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4130                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4130                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4131                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4131                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4132                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4132                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4133                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4133                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4134                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4134                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4899                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4899                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4900                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4900                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4901                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4901                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4902                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4902                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[6]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[6]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4135                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4135                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4136                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4136                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4903                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4903                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4904                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4904                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4905                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4905                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4906                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4906                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[7]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[7]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4137                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4137                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4907                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4907                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[8]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[8]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4138                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4138                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4908                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4908                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[9]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[9]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4139                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4139                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4909                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4909                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[10]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[10]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4140                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4140                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4910                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4910                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[11]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[11]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4911                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4911                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[12]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[12]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4912                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4912                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[13]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[13]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella4~COUT                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4069                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4069                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4070                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4070                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4071                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4071                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4736                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4736                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[11]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4738COUT1_4823                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[7]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[7]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[22]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[22]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4740                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4740COUT1_4820                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4742                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4742COUT1_4818                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4744                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4744COUT1_4819                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4746                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4748                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4748COUT1_4817                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4750                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4750COUT1_4816                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4752                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4752COUT1_4815                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4754                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4754COUT1_4814                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[9]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4756                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[10]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4758                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4758COUT1_4822                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[8]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4760                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4760COUT1_4821                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4913                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4913                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4914                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4914                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[3]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[3]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4141                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4141                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4915                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4915                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4916                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4916                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[3]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[3]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4918                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4918COUT1_4941                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4072                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4072                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4073                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4073                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4074                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4074                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4761                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4761                                                                                                                                                                                                                                             ; combout          ;
; |ex12|PCM3006:inst6|R_IN[6]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[6]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[21]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[21]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4075                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4075                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4076                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4076                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4077                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4077                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4078                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4078                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4762                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4762                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4079                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4079                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4080                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4080                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4081                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4081                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4082                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4082                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4083                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4083                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4084                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4084                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4085                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4085                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4763                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4763                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4086                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4086                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4087                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4087                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4088                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4088                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4089                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4089                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4764                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4764                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4090                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4090                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4091                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4091                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4092                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4092                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4093                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4093                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4765                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4765                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4094                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4094                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4095                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4095                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4766                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4766                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4767                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4767                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4768                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4768                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4769                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4769                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4096                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4096                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4097                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4097                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4770                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4770                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4098                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4098                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4099                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4099                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4771                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4771                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4772                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4772                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4773                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4773                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4100                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4100                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4101                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4101                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4102                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4102                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4774                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4774                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4103                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4103                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4104                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4104                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4775                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4775                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4776                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4776                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4777                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4777                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4105                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4105                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4106                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4106                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4107                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4107                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4778                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4778                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4108                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4108                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4779                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4779                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4780                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4780                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4781                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4781                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4783                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4784                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4784                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4785                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4785                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4786                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4786                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[2]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[2]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4142                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4142                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4919                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4919                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4920                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4920                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[2]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[2]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4922                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4922COUT1_4940                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|R_IN[5]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[5]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[20]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[20]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4109                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4109                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4787                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4787                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4788                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4788                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4790                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4790COUT1_4813                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4791                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4791                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[1]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[1]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4923                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4923                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4924                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4924                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4925                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4925                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[1]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[1]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4927                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4927COUT1_4939                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUTCOUT1_3                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|R_IN[4]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[4]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[19]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[19]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4110                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4110                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4792                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4792                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4793                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4793                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4795                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4795COUT1_4812                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|cur_cos[0]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[0]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4928                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4928                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4929                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4929                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4930                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4930                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[0]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[0]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4931                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4932                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4931                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4932COUT1_4938                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                               ; regout           ;
; |ex12|PCM3006:inst6|R_IN[3]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[3]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[18]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[18]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|Add3~4796                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4796                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4797                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4797                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4798                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4798                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4800                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4800COUT1_4811                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                               ; regout           ;
; |ex12|PCM3006:inst6|R_IN[2]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[2]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[17]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[17]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|Add3~4801                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4801                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4802                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4802                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4803                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4803                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4804                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4805                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4804                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4805COUT1_4810                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|R_IN[1]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[1]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[16]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[16]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|R_IN[0]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[0]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[15]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[15]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[15]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[15]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[14]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[14]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[14]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[14]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[13]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[13]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[13]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[13]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[12]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[12]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[12]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[12]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[11]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[11]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[11]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[11]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[10]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[10]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[10]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[10]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[9]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[9]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[9]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[9]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[8]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[8]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[8]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[8]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[7]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[7]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[1]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[7]                                                                                                                                                    ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[8]                                                                                                                                                    ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUTCOUT1                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[4]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella4~COUT                                                   ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUTCOUT1_3                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                          ; combout          ;
; |ex12|PCM3006:inst6|L_IN[7]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[7]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[6]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[6]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43                                                                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43                                                                                                                                                                                      ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella4~COUT                                                                            ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger                                                       ; combout          ;
; |ex12|cordic_core:inst1|cos[7]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[7]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[6]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[6]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[5]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[5]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~151                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~151                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                      ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[9]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[51]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[53]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[6]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[6]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[5]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[5]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[4]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[4]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[5]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[5]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[4]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[4]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[3]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[3]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[5]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[63]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[68]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[4]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[4]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[3]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[3]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[2]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[2]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[3]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[3]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[2]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[2]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[1]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[1]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[39]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[40]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[48]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[2]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[2]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[1]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[1]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[0]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[0]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[1]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[1]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[0]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[0]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[0]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[0]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[11]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[12]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[13]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[22]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[35]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[37]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[17]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[19]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[21]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[18]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[20]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[23]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[25]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[31]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[33]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[27]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[28]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[50]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][27]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[32]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[66]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[67]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][29]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[41]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[42]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[47]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[36]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[38]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[56]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[44]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[45]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[46]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[52]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[54]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[60]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[57]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[58]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[59]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[62]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[64]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[65]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477                                                                                                                                                                                                     ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1298                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1298                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|Add1~4933                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4933                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4806                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4806                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4111                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4111                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4934                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4934                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4935                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4935                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4936                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4936                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4807                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4807                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4808                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4808                                                                                                                                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51                                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                   ; regout           ;
; |ex12|~GND                                                                                                                                                                                                                                                                    ; |ex12|~GND                                                                                                                                                                                                                                                                    ; combout          ;
; |ex12|altera_reserved_tms                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tms                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|altera_reserved_tck                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tck                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|altera_reserved_tdi                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tdi                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|SWITCH1                                                                                                                                                                                                                                                                 ; |ex12|SWITCH1                                                                                                                                                                                                                                                                 ; combout          ;
; |ex12|DIPSWITCH[7]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[7]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[6]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[6]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DOUT                                                                                                                                                                                                                                                                    ; |ex12|DOUT                                                                                                                                                                                                                                                                    ; combout          ;
; |ex12|DIPSWITCH[2]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[2]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[3]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[3]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[4]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[4]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[5]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[5]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[0]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[0]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[1]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[1]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIN                                                                                                                                                                                                                                                                     ; |ex12|DIN                                                                                                                                                                                                                                                                     ; padio            ;
; |ex12|RESETn                                                                                                                                                                                                                                                                  ; |ex12|RESETn                                                                                                                                                                                                                                                                  ; padio            ;
; |ex12|altera_reserved_tdo                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tdo                                                                                                                                                                                                                                                     ; padio            ;
; |ex12|altera_reserved_0_crc_pin[8]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[8]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[16]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[16]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[0]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[0]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[24]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[24]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[20]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[20]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[12]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[12]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[4]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[4]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[28]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[28]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[9]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[9]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[17]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[17]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[1]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[1]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[25]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[25]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[21]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[21]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[13]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[13]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[5]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[5]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[29]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[29]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[10]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[10]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[18]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[18]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[2]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[2]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[26]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[26]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[22]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[22]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[14]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[14]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[6]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[6]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[30]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[30]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[11]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[11]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[19]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[19]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[3]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[3]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[27]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[27]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[23]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[23]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[15]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[15]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[7]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[7]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[31]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[31]                                                                                                                                                                                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                                                                                                                                                     ; Output Port Name                                                                                                                                                                                                                                                              ; Output Port Type ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ex12|PCM3006:inst6|SHIFTOUT[31]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[31]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; tdo              ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                            ; tmsutap          ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                            ; tckutap          ;
; |ex12|altera_internal_jtag~TDO                                                                                                                                                                                                                                                ; |ex12|altera_internal_jtag                                                                                                                                                                                                                                                    ; tdiutap          ;
; |ex12|PCM3006:inst6|R_IN[15]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[15]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[30]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[30]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|PCM3006:inst6|NEW_COUNT[5]~28                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[5]~29                                                                                                                                                                                                                                           ; cout0            ;
; |ex12|PCM3006:inst6|NEW_COUNT[6]~30                                                                                                                                                                                                                                           ; |ex12|PCM3006:inst6|NEW_COUNT[6]~31                                                                                                                                                                                                                                           ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|hub_tdo                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ready                                                                                                                                                                                                                                                 ; |ex12|cordic_core:inst1|ready                                                                                                                                                                                                                                                 ; regout           ;
; |ex12|PCM3006:inst6|R_IN[14]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[14]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[29]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[29]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[5]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[4]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~757                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~757                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~758                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~758                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~759                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~759                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~760                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA|Q[0]                                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                           ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                     ; |ex12|sld_hub:sld_hub_inst|HUB_BYPASS_REG                                                                                                                                                                                                                                     ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[0]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~761                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~761                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr1                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|hub_tdo~762                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|hub_tdo~762                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[4]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[8]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4850                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[15]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Equal0~49                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Equal0~49                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|sin[1]~30                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[1]~30                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|state.firststage                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|state.firststage                                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[33]                                                                                                                                                                                                                   ; regout           ;
; |ex12|cordic_core:inst1|ready~110                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|ready~110                                                                                                                                                                                                                                             ; combout          ;
; |ex12|PCM3006:inst6|R_IN[13]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[13]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[28]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[28]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[1]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable                                                                                                                                                          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|ela_status~80                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                         ; |ex12|sld_hub:sld_hub_inst|CLR_SIGNAL                                                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[3]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~212                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~213                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~21                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                                                                                           ; |ex12|sld_hub:sld_hub_inst|sld_dffex:BROADCAST|Q[0]                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|node_ena~18                                                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                                                                                    ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode                                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[0]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|reset_all                                                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[5]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[2]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~76                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[5]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|IRF_ENABLE[1]~77                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[3]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[4]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~459                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~460                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~461                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~462                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|clear_signal                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~463                                                                                                                                                                                                     ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sdr~13                                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sdr~13                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~464                                                                                                                                                                                                     ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                                                                                                                                                            ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|trigger_setup_ena                                                                                                                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|is_max_write_address_ff                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[1]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode_usr0                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1229                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~2                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22                                                                                                                                                                                                                                  ; |ex12|sld_hub:sld_hub_inst|IRF_ENA_ENABLE~22                                                                                                                                                                                                                                  ; combout          ;
; |ex12|sld_hub:sld_hub_inst|comb~51                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|comb~51                                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|comb~52                                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|comb~52                                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; combout          ;
; |ex12|sld_hub:sld_hub_inst|Equal0~83                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; combout          ;
; |ex12|sld_hub:sld_hub_inst|Equal0~84                                                                                                                                                                                                                                          ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]                                                                                                                                                                                                              ; |ex12|sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[12]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[7]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[2]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1266                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1266                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[17]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[17]~176                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[17]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[17]~176COUT1_216                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[18]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[18]~177                                                                                                                                                                                                                                     ; cout             ;
; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1267                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[17]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1268                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1268                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[15]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[15]~178                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[15]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[15]~178COUT1_214                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[16]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[16]~179                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[16]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[16]~179COUT1_215                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1269                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[15]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1270                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1270                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1271                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[16]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1272                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1272                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[8]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[8]~180                                                                                                                                                                                                                                      ; cout             ;
; |ex12|cordic_core:inst1|cur_phase[7]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[7]~181                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[7]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[7]~181COUT1_208                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[6]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[6]~182                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[6]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[6]~182COUT1_207                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[5]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[5]~183                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[5]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[5]~183COUT1_206                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1273                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[5]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1274                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[7]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[4]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[4]~184                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[4]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[4]~184COUT1_205                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[3]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[3]~185                                                                                                                                                                                                                                      ; cout             ;
; |ex12|cordic_core:inst1|cur_phase[2]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[2]~186                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[2]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[2]~186COUT1_204                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[0]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[0]~187                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[0]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[0]~187COUT1_202                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[1]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[1]~188                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[1]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[1]~188COUT1_203                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1275                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1275                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1276                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1276                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1277                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[6]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1278                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1278                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1279                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1279                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1280                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1280                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[14]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[14]~189                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[14]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[14]~189COUT1_213                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|cur_phase[13]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[13]~190                                                                                                                                                                                                                                     ; cout             ;
; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1281                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[13]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[12]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[12]~191                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[12]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[12]~191COUT1_212                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1282                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[12]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[11]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[11]~192                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[11]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[11]~192COUT1_211                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1283                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[11]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|cur_phase[10]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[10]~193                                                                                                                                                                                                                                     ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[10]                                                                                                                                                                                                                                         ; |ex12|cordic_core:inst1|cur_phase[10]~193COUT1_210                                                                                                                                                                                                                            ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1284                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[10]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1285                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1285                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[9]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[9]~194                                                                                                                                                                                                                                      ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[9]                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase[9]~194COUT1_209                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|LessThan0~1286                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1286                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1287                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[8]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1288                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[9]                                                                                                                                                                                                                                          ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1289                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1289                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1290                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1290                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1291                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1291                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1292                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1292                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1293                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|des_phase[14]                                                                                                                                                                                                                                         ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1294                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1294                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1295                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1295                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[19]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[19]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_sin[19]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[19]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[14]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4852                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4853                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|pass_count[0]~632                                                                                                                                                                                                                                     ; |ex12|cordic_core:inst1|pass_count[0]~632                                                                                                                                                                                                                                     ; combout          ;
; |ex12|cordic_core:inst1|Add0~106                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~106                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add0~107                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~107                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|state~156                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|state~156                                                                                                                                                                                                                                             ; combout          ;
; |ex12|PCM3006:inst6|R_IN[12]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[12]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[27]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[27]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~50                                                                                                                                                       ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout                                                                                            ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|cout                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~60                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[1]                                                                                                                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened_ff[0]                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1060                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1061                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1061                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff         ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1062                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1062                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1063                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1063                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1064                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1065                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1065                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1066                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1066                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1067                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1067                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1068                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1068                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1069                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1069                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1070                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1070                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1071                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1071                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1072                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1072                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1073                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1073                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1074                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1074                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1075                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1075                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1076                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1076                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1077                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1077                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1078                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1078                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1079                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1079                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1080                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1081                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1081                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff        ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|regoutff        ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1082                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1083                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_level_seq_mgr:ela_level_seq_mgr|trigger_happened~1084                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella7~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~88                                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella8~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|stop_acquisition~124                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~35                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_state_machine:sm1|buffer_write_enable                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[1]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]                                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_dffex:RESET|Q[0]                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[1]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~28                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|jtag_debug_mode~171                                                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[15]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[0]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|GEN_SHADOW_IRF~0                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376                                                                                                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|word_counter[3]~376                                                                                                                                                                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103                                                                                                                                                                                                           ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~103                                                                                                                                                                                                           ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~465                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~466                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~467                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~468                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104                                                                                                                                                                                                           ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|Add0~104                                                                                                                                                                                                           ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[0]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella0~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[0]~1230                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~552COUT1_562                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[0]~553COUT1_560                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[2]~555COUT1_561                                                                                                                                                                                               ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1231                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556                                                                                                                                                                                                        ; cout0            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[1]~556COUT1                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1232                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[2]                                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388                                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~388                                                                                                                                                                                                                                      ; combout          ;
; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389                                                                                                                                                                                                                                      ; |ex12|sld_hub:sld_hub_inst|IRSR_D[2]~389                                                                                                                                                                                                                                      ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[11]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[9]                                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[1]                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|tms_cnt[0]                                                                                                                                                                                               ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~228                                                                                                                                                                                                ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[10]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[6]                                                                                                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|LessThan0~1296                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1296                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1297                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1297                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_phase~20                                                                                                                                                                                                                                          ; |ex12|cordic_core:inst1|cur_phase~20                                                                                                                                                                                                                                          ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[2]~195                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[2]~195                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add0~108                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Add0~108                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Mux3~18                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux3~18                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1359                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1359                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[13]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[13]~624                                                                                                                                                                                                                                   ; cout0            ;
; |ex12|cordic_core:inst1|Mux2~16                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux2~16                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1360                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1360                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[14]                                                                                                                                                                                                                                       ; |ex12|mag_phase_accu:inst|PHASE_INT[14]~625                                                                                                                                                                                                                                   ; cout0            ;
; |ex12|cordic_core:inst1|Mux8~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux8~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1361                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1361                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux9~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux9~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1362                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1362                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux10~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux10~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1363                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1363                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux11~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux11~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1364                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1364                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[3]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[3]~629                                                                                                                                                                                                                                    ; cout0            ;
; |ex12|cordic_core:inst1|Mux12~13                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux12~13                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1365                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1365                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux13~15                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux13~15                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1366                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1366                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux14~21                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux14~21                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1367                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1367                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux16~19                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux16~19                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1368                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1368                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_phase[0]~197                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[0]~197COUT0_200                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|cur_phase[0]~197                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|cur_phase[0]~197COUT1_201                                                                                                                                                                                                                             ; cout1            ;
; |ex12|cordic_core:inst1|Mux15~15                                                                                                                                                                                                                                              ; |ex12|cordic_core:inst1|Mux15~15                                                                                                                                                                                                                                              ; combout          ;
; |ex12|cordic_core:inst1|Add5~1369                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1369                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add5~1370                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1370                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add5~1371                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1371                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux4~27                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux4~27                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1372                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1372                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux5~9                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|Mux5~9                                                                                                                                                                                                                                                ; combout          ;
; |ex12|cordic_core:inst1|Add5~1373                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1373                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Mux6~11                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux6~11                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1374                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1374                                                                                                                                                                                                                                             ; combout          ;
; |ex12|mag_phase_accu:inst|PHASE_INT[8]                                                                                                                                                                                                                                        ; |ex12|mag_phase_accu:inst|PHASE_INT[8]~637                                                                                                                                                                                                                                    ; cout0            ;
; |ex12|cordic_core:inst1|Mux7~13                                                                                                                                                                                                                                               ; |ex12|cordic_core:inst1|Mux7~13                                                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|Add5~1375                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add5~1375                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4725                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[15]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[2]~164                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|cur_cos[2]~164                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[18]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[18]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4098                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4098                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4099                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4099                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4854                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4854                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[18]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[18]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[13]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4856                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4855                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4856COUT1_4953                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[11]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[11]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[26]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[26]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                             ; |ex12|sld_hub:sld_hub_inst|sld_dffex:\GEN_SHADOW_IRF:1:S_IRF|Q[1]                                                                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[9]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella9~COUT                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff           ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[19]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][33]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[28]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[31]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                  ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1                                                                                                                                                                                  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|gen_non_zero_sample_depth~1                                                                                                                                                                                  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella6~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|lpm_decode:instruction_decoder|decode_ogi:auto_generated|dffe1a[7]                                                                                                                                                                                 ; regout           ;
; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29                                                                                                                                                                                                                                   ; |ex12|sld_hub:sld_hub_inst|BROADCAST_ENA~29                                                                                                                                                                                                                                   ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[14]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]                                                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7]                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~469                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~470                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~471                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~472                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                                                                                         ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[1]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella1~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~149                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~149                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~150                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~150                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~150                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|condition_delay_reg[3]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1234                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~557                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558                                                                                                                                                                                                        ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|word_counter[3]~558                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1235                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                                                                                 ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR[3]                                                                                                                                                                                                                 ; regout           ;
; |ex12|mag_phase_accu:inst|PHASE_INT[5]~639                                                                                                                                                                                                                                    ; |ex12|mag_phase_accu:inst|PHASE_INT[5]~639                                                                                                                                                                                                                                    ; combout          ;
; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[14]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4727                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4728                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|cur_cos[17]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[17]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4100                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4100                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4729                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4729                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4857                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4857                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[17]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[17]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[12]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4859                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4858                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4859COUT1_4952                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[10]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|R_IN[10]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[25]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[25]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[8]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella8~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella5~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                                                                                                ; |ex12|sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[13]                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~473                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~474                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~475                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476                                                                                                                                                                                                        ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR~476                                                                                                                                                                                                        ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[2]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella2~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[8]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella8~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[15]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~61                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[14]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[0]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella0~COUTCOUT1_3                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[2]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella2~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|_~7                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~62                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[6]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella6~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[4]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella4~COUT                                       ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[12]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~63                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[10]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[3]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella3~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[7]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella7~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~64                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[13]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[5]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella5~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUT                                       ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|safe_q[1]                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter|cntr_dkf:auto_generated|counter_cella1~COUTCOUT1_2                                ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[11]                                                                                                                                                             ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~65                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_compare:\non_zero_sample_depth_gen:segment_addr_compare|cmpr_fnh:auto_generated|aeb_int~0                                                 ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1237                                                                                                                                                                                                               ; combout          ;
; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238                                                                                                                                                                                                               ; |ex12|sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG|WORD_SR~1238                                                                                                                                                                                                               ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4067                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4067                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4730                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4730                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[13]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4732                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4731                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4732COUT1_4825                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|ShiftRight0~4101                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4101                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[16]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[16]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4102                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4102                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4103                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4103                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4860                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4860                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[16]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[16]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[11]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4862                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4861                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4862COUT1_4951                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[9]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[9]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[24]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[24]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[7]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella7~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[0]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4864                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4863                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4864COUT1_4942                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[10]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add1~4865                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4866                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[1]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4868                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4867                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4868COUT1_4943                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[2]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4870                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4869                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4870COUT1_4944                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[3]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4872                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4871                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4872COUT1_4945                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[4]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4873                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4874                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[5]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4876                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4875                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4876COUT1_4946                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[6]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4878                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4877                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4878COUT1_4947                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[7]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4880                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4879                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4880COUT1_4948                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[8]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4882                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4881                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4882COUT1_4949                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|sin[9]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add1~4883                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4884                                                                                                                                                                                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella4~COUT                                                                     ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[3]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella3~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|non_zero_sample_depth_gen~0                                                                                                                   ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[16]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4068                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4068                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4733                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4733                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[12]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4734                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4735COUT1_4824                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|cur_cos[15]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[15]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4104                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4104                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4105                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4105                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4106                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4106                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4885                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4885                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[15]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[15]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|PCM3006:inst6|R_IN[8]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[8]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[23]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[23]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[6]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella6~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4886                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4886                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[11]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[11]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[9]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[9]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4107                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4107                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[10]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[10]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[8]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[8]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4108                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4108                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4109                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4109                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[7]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[7]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[6]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[6]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4110                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4110                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[5]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[5]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[4]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[4]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4111                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4111                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4112                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4112                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4887                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4887                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4888                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4888                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[13]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[13]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4113                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4113                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[14]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[14]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|cur_cos[12]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_cos[12]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4114                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4114                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4115                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4115                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4116                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4116                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4889                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4889                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4890                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4890                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4891                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4891                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[4]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[4]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4892                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4893                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|ShiftRight0~4117                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4117                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4118                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4118                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4119                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4119                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4120                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4120                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4121                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4121                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4894                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4894                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[14]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[14]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4122                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4122                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4123                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4123                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4124                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4124                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4125                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4125                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4126                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4126                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4895                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4895                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4127                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4127                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4128                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4128                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4129                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4129                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4896                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4896                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4897                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4897                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4898                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4898                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[5]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[5]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4130                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4130                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4131                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4131                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4132                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4132                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4133                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4133                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4134                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4134                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4899                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4899                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4900                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4900                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4901                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4901                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4902                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4902                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[6]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[6]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4135                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4135                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4136                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4136                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4903                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4903                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4904                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4904                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4905                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4905                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4906                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4906                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[7]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[7]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4137                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4137                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4907                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4907                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[8]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[8]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4138                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4138                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4908                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4908                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[9]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[9]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4139                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4139                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4909                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4909                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[10]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[10]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4140                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4140                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4910                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4910                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[11]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[11]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4911                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4911                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[12]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[12]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|cordic_core:inst1|Add1~4912                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4912                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[13]                                                                                                                                                                                                                                           ; |ex12|cordic_core:inst1|cur_sin[13]                                                                                                                                                                                                                                           ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella3~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[4]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella4~COUT                                                                             ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[17]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4069                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4069                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4070                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4070                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4071                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4071                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4736                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4736                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[11]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4738                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4737                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4738COUT1_4823                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|PCM3006:inst6|R_IN[7]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[7]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[22]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[22]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUT                                                                             ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|safe_q[5]                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter|cntr_fgh:auto_generated|counter_cella5~COUTCOUT1_1                                                                      ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4740                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4739                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4740COUT1_4820                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4742                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4741                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4742COUT1_4818                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4744                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4743                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4744COUT1_4819                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4745                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4746                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4748                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4747                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4748COUT1_4817                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4750                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4749                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4750COUT1_4816                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4752                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4751                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4752COUT1_4815                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4754                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4753                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4754COUT1_4814                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4755                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[9]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[10]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|cordic_core:inst1|Add3~4757                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4758COUT1_4822                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|cos[8]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4760                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4759                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4760COUT1_4821                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add1~4913                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4913                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4914                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4914                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[3]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[3]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4141                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4141                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4915                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4915                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4916                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4916                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[3]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[3]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4918                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4917                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4918COUT1_4941                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella2~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]                                                                                                                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[18]                                                                                                                                                             ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4072                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4072                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4073                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4073                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4074                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4074                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4761                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4761                                                                                                                                                                                                                                             ; combout          ;
; |ex12|PCM3006:inst6|R_IN[6]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[6]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[21]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[21]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4075                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4075                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4076                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4076                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4077                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4077                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4078                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4078                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4762                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4762                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4079                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4079                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4080                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4080                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4081                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4081                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4082                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4082                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4083                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4083                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4084                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4084                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4085                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4085                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4763                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4763                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4086                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4086                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4087                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4087                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4088                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4088                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4089                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4089                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4764                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4764                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4090                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4090                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4091                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4091                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4092                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4092                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4093                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4093                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4765                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4765                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4094                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4094                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4095                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4095                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4766                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4766                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4767                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4767                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4768                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4768                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4769                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4769                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4096                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4096                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4097                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4097                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4770                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4770                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4098                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4098                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4099                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4099                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4771                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4771                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4772                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4772                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4773                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4773                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4100                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4100                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4101                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4101                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4102                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4102                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4774                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4774                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4103                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4103                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4104                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4104                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4775                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4775                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4776                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4776                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4777                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4777                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4105                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4105                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4106                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4106                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4107                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4107                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4778                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4778                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4108                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4108                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4779                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4779                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4780                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4780                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4781                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4781                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4782                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4783                                                                                                                                                                                                                                             ; cout             ;
; |ex12|cordic_core:inst1|Add3~4784                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4784                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4785                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4785                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4786                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4786                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[2]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[2]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight0~4142                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4142                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4919                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4919                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4920                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4920                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[2]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[2]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4922                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4921                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4922COUT1_4940                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella1~COUTCOUT1_2                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|R_IN[5]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[5]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[20]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[20]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4109                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4109                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4787                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4787                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4788                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4788                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4790                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4789                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4790COUT1_4813                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|Add3~4791                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4791                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_cos[1]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[1]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4923                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4923                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4924                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4924                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4925                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4925                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[1]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[1]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4927                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4926                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4927COUT1_4939                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUT                                                                     ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter|cntr_ebg:auto_generated|counter_cella0~COUTCOUT1_3                                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|R_IN[4]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[4]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[19]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[19]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|ShiftRight1~4110                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4110                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add3~4792                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4792                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4793                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4793                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4795                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4794                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4795COUT1_4812                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|cordic_core:inst1|cur_cos[0]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_cos[0]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4928                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4928                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4929                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4929                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4930                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4930                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|cur_sin[0]                                                                                                                                                                                                                                            ; |ex12|cordic_core:inst1|cur_sin[0]                                                                                                                                                                                                                                            ; regout           ;
; |ex12|cordic_core:inst1|Add1~4931                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4932                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add1~4931                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4932COUT1_4938                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                               ; regout           ;
; |ex12|PCM3006:inst6|R_IN[3]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[3]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[18]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[18]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|Add3~4796                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4796                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4797                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4797                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4798                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4798                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4800                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4799                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4800COUT1_4811                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                               ; regout           ;
; |ex12|PCM3006:inst6|R_IN[2]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[2]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[17]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[17]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|cordic_core:inst1|Add3~4801                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4801                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4802                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4802                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4803                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4803                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4804                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4805                                                                                                                                                                                                                                             ; cout0            ;
; |ex12|cordic_core:inst1|Add3~4804                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4805COUT1_4810                                                                                                                                                                                                                                   ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[0]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|R_IN[1]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[1]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[16]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[16]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[1]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|R_IN[0]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|R_IN[0]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[15]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[15]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[2]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[15]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[15]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[14]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[14]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[3]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[14]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[14]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[13]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[13]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[4]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[13]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[13]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[12]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[12]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[5]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[12]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[12]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[11]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[11]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[6]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[11]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[11]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[10]                                                                                                                                                                                                                                              ; |ex12|PCM3006:inst6|SHIFTOUT[10]                                                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[7]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[10]                                                                                                                                                                                                                                                  ; |ex12|PCM3006:inst6|L_IN[10]                                                                                                                                                                                                                                                  ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[9]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[9]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[8]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[9]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[9]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[8]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[8]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_ff:\gen_non_zero_sample_depth:trigger_address_register|dffs[9]                                                                                                                    ; regout           ;
; |ex12|PCM3006:inst6|L_IN[8]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[8]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[7]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[7]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[1]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[7]                                                                                                                                                    ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[0]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[8]                                                                                                                                                    ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[2]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella2~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[6]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella6~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[3]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella3~COUTCOUT1                                              ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[4]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella4~COUT                                                   ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[5]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella5~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~60                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[0]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella0~COUTCOUT1_3                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUT                                                   ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|safe_q[1]                                                             ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|counter_cella1~COUTCOUT1_2                                            ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~48                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                          ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                          ; combout          ;
; |ex12|PCM3006:inst6|L_IN[7]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[7]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[6]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[6]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43                                                                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|buffer_write_ena_int~43                                                                                                                                                                                      ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[0]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella0~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[1]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella1~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[2]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella2~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[3]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella3~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[4]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella4~COUT                                                                            ; cout             ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[5]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella5~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[6]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella6~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[7]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella7~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUT                                                                            ; cout0            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[8]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|counter_cella8~COUTCOUT1_1                                                                     ; cout1            ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_5af:auto_generated|safe_q[9]                                                                                      ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                 ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_nhe:auto_generated|modulus_trigger                                                       ; combout          ;
; |ex12|cordic_core:inst1|cos[7]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[7]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[6]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[6]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[5]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[5]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|comb~151                                                                                                                                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|comb~151                                                                                                                                                                                                                                 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                      ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~61                                                                                                                                               ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[9]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[51]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[2]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[53]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[6]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[6]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[5]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[5]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[4]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[4]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[3]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[5]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[5]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[4]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[4]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[3]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[3]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[5]                                                                                                                                                    ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[63]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[4]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[68]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[4]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[4]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[3]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[3]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[2]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[2]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[3]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[3]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[2]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[2]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[1]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[1]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[39]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[40]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[6]                                                                                                                                                    ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[48]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[2]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[2]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[1]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[1]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|PCM3006:inst6|SHIFTOUT[0]                                                                                                                                                                                                                                               ; |ex12|PCM3006:inst6|SHIFTOUT[0]                                                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[1]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[1]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|PCM3006:inst6|L_IN[0]                                                                                                                                                                                                                                                   ; |ex12|PCM3006:inst6|L_IN[0]                                                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                 ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                 ; regout           ;
; |ex12|cordic_core:inst1|cos[0]                                                                                                                                                                                                                                                ; |ex12|cordic_core:inst1|cos[0]                                                                                                                                                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][8]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                               ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                               ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[11]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[12]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[10]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[13]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[22]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[35]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[14]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[37]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[17]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[19]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[15]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[21]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[18]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[20]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[16]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[23]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][21]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][22]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][23]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[25]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[31]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[24]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[33]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][24]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[27]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[28]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[26]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[50]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[32]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[66]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[29]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[67]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[41]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[42]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[30]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[47]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[36]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[38]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[34]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[56]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][36]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][38]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][39]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][40]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[44]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[45]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[43]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[46]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][48]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[52]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[54]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[49]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[60]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][49]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[57]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[58]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[55]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[59]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; portbdataout0    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[62]                                                                                                                                                   ; portbdataout1    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[64]                                                                                                                                                   ; portbdataout2    ;
; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[61]                                                                                                                                                   ; |ex12|sld_signaltap:auto_signaltap_0|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_tmi2:auto_generated|q_b[65]                                                                                                                                                   ; portbdataout3    ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                ; |ex12|sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                                                                                                ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[2][68]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                              ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_pipe_reg[1][68]                                                                                                                                                                                                              ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                      ; |ex12|sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                                                                      ; regout           ;
; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215                                                                                                                                                                                                                            ; |ex12|sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[0]~215                                                                                                                                                                                                                            ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477                                                                                                                                                                                                     ; |ex12|sld_signaltap:auto_signaltap_0|sld_rom_sr:crc_rom_sr|WORD_SR[0]~477                                                                                                                                                                                                     ; combout          ;
; |ex12|cordic_core:inst1|LessThan0~1298                                                                                                                                                                                                                                        ; |ex12|cordic_core:inst1|LessThan0~1298                                                                                                                                                                                                                                        ; combout          ;
; |ex12|cordic_core:inst1|Add1~4933                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4933                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4806                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4806                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight0~4143                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight0~4143                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|ShiftRight1~4111                                                                                                                                                                                                                                      ; |ex12|cordic_core:inst1|ShiftRight1~4111                                                                                                                                                                                                                                      ; combout          ;
; |ex12|cordic_core:inst1|Add1~4934                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4934                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4935                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4935                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add1~4936                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add1~4936                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4807                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4807                                                                                                                                                                                                                                             ; combout          ;
; |ex12|cordic_core:inst1|Add3~4808                                                                                                                                                                                                                                             ; |ex12|cordic_core:inst1|Add3~4808                                                                                                                                                                                                                                             ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51                                                                                                                                                       ; |ex12|sld_signaltap:auto_signaltap_0|sld_acquisition_buffer:sld_acquisition_buffer_inst|trigger_write_addr_latch_ena~51                                                                                                                                                       ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[67]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[49]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[48]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[40]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[39]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[38]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[37]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[36]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[35]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[26]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff          ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[18]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[17]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[15]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[13]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[12]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~206 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]                                                                                                                                                                                                                   ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~206  ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~171  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~173  ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                    ; regout           ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; combout          ;
; |ex12|sld_signaltap:auto_signaltap_0|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|p_match_out~209 ; |ex12|sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[68]                                                                                                                                                                                                                   ; regout           ;
; |ex12|~GND                                                                                                                                                                                                                                                                    ; |ex12|~GND                                                                                                                                                                                                                                                                    ; combout          ;
; |ex12|altera_reserved_tms                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tms                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|altera_reserved_tck                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tck                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|altera_reserved_tdi                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tdi                                                                                                                                                                                                                                                     ; combout          ;
; |ex12|SWITCH1                                                                                                                                                                                                                                                                 ; |ex12|SWITCH1                                                                                                                                                                                                                                                                 ; combout          ;
; |ex12|DIPSWITCH[7]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[7]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[6]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[6]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DOUT                                                                                                                                                                                                                                                                    ; |ex12|DOUT                                                                                                                                                                                                                                                                    ; combout          ;
; |ex12|DIPSWITCH[2]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[2]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[3]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[3]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[4]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[4]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[5]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[5]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[0]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[0]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIPSWITCH[1]                                                                                                                                                                                                                                                            ; |ex12|DIPSWITCH[1]                                                                                                                                                                                                                                                            ; combout          ;
; |ex12|DIN                                                                                                                                                                                                                                                                     ; |ex12|DIN                                                                                                                                                                                                                                                                     ; padio            ;
; |ex12|RESETn                                                                                                                                                                                                                                                                  ; |ex12|RESETn                                                                                                                                                                                                                                                                  ; padio            ;
; |ex12|altera_reserved_tdo                                                                                                                                                                                                                                                     ; |ex12|altera_reserved_tdo                                                                                                                                                                                                                                                     ; padio            ;
; |ex12|altera_reserved_0_crc_pin[8]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[8]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[16]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[16]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[0]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[0]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[24]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[24]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[20]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[20]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[12]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[12]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[4]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[4]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[28]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[28]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[9]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[9]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[17]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[17]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[1]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[1]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[25]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[25]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[21]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[21]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[13]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[13]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[5]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[5]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[29]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[29]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[10]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[10]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[18]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[18]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[2]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[2]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[26]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[26]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[22]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[22]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[14]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[14]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[6]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[6]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[30]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[30]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[11]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[11]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[19]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[19]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[3]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[3]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[27]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[27]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[23]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[23]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[15]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[15]                                                                                                                                                                                                                                           ; combout          ;
; |ex12|altera_reserved_0_crc_pin[7]                                                                                                                                                                                                                                            ; |ex12|altera_reserved_0_crc_pin[7]                                                                                                                                                                                                                                            ; combout          ;
; |ex12|altera_reserved_0_crc_pin[31]                                                                                                                                                                                                                                           ; |ex12|altera_reserved_0_crc_pin[31]                                                                                                                                                                                                                                           ; combout          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition
    Info: Processing started: Tue Jun 20 15:18:45 2006
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ex12 -c ex12
Warning: Can't display state machine states -- register holding state machine bit "|ex12|cordic_core:inst1|state.other_state" was synthesized away
Warning: Can't display state machine states -- register holding state machine bit "|ex12|cordic_core:inst1|state.idle" was synthesized away
Warning: Compiler packed, optimized or synthesized away node "ready". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "new_sample". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "mag[0]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[15]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[14]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[13]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[12]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[11]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[10]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[9]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[8]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[7]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[6]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[5]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[4]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[3]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[2]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[1]". Ignored vector source file node.
Warning: Compiler packed, optimized or synthesized away node "phase[0]". Ignored vector source file node.
Warning: Ignored node in vector source file. Can't find corresponding node name "cordic_core:inst1|reset" in design.
Warning: Can't find signal in vector source file for input pin "|ex12|SWITCH2"
Warning: Can't find signal in vector source file for input pin "|ex12|SWITCH1"
Warning: Can't find signal in vector source file for input pin "|ex12|DOUT"
Info: Inverted registers were found during simulation
    Info: Register: |ex12|sld_hub:sld_hub_inst|hub_tdo
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       7.55 %
Info: Number of transitions in simulation is 15507
Info: Vector file ex12.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 40 warnings
    Info: Processing ended: Tue Jun 20 15:18:50 2006
    Info: Elapsed time: 00:00:06


