Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_tx_tb_behav xil_defaultlib.uart_tx_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/UART/Src/uart_tx.sv" Line 1. Module uart_tx(PACKET_SIZE=13,W_OUT=16) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pasir/Desktop/FPGA_Projects/Full_Adder/UART/Src/uart_tx.sv" Line 1. Module uart_tx(PACKET_SIZE=13,W_OUT=16) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx(PACKET_SIZE=13,W_OUT=16)
Compiling module xil_defaultlib.uart_tx_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_tx_tb_behav
