<html><head><title>Icestorm: LDP (pre-index, 32-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (pre-index, 32-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp w0, w1, [x6, #8]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 3.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>3005</td><td>1309</td><td>2035</td><td>1020</td><td>1015</td><td>1028</td><td>1000</td><td>13305</td><td>14609</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1111</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13442</td><td>14538</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1109</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13555</td><td>14637</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13578</td><td>15618</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1084</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13654</td><td>15337</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1105</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13667</td><td>15451</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1079</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13476</td><td>14912</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1083</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13387</td><td>14605</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1067</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13655</td><td>14644</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr><tr><td>3004</td><td>1113</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>13512</td><td>14992</td><td>2000</td><td>1000</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp w0, w1, [x6, #8]!
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0178</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60209</td><td>71333</td><td>50261</td><td>40256</td><td>10005</td><td>40348</td><td>10003</td><td>1852094</td><td>549565</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70139</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1851391</td><td>549361</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70141</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1851229</td><td>549307</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60205</td><td>70190</td><td>50217</td><td>40215</td><td>10002</td><td>40240</td><td>10013</td><td>1853123</td><td>549864</td><td>50253</td><td>40252</td><td>20028</td><td>70221</td><td>20006</td><td>40105</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70122</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1851150</td><td>549224</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70117</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10013</td><td>1852199</td><td>549589</td><td>50253</td><td>40252</td><td>20028</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70144</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850851</td><td>549185</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70170</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1851202</td><td>549302</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70119</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850581</td><td>549095</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70119</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850581</td><td>549095</td><td>50209</td><td>40212</td><td>20008</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0108</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60029</td><td>71222</td><td>50079</td><td>40074</td><td>10005</td><td>40166</td><td>10003</td><td>1850896</td><td>549950</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70119</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850866</td><td>549919</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70117</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850731</td><td>549874</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70118</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850920</td><td>549937</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70328</td><td>50054</td><td>40048</td><td>10006</td><td>40092</td><td>10000</td><td>1850677</td><td>549856</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70117</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850812</td><td>549901</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70128</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1851109</td><td>550000</td><td>50020</td><td>40020</td><td>20000</td><td>70041</td><td>20008</td><td>40015</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70105</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850407</td><td>549762</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70109</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850353</td><td>549744</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70105</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1850542</td><td>549807</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp w0, w1, [x6, #8]!
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0117</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60209</td><td>71216</td><td>50257</td><td>40252</td><td>10005</td><td>40348</td><td>10003</td><td>1850501</td><td>549038</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70119</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1851121</td><td>549275</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70113</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850365</td><td>549023</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70113</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850419</td><td>549041</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60205</td><td>70198</td><td>50217</td><td>40215</td><td>10002</td><td>40239</td><td>10003</td><td>1851175</td><td>549293</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70363</td><td>20050</td><td>40127</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70131</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>11279</td><td>1529599</td><td>468974</td><td>1488</td><td>47371</td><td>38622</td><td>19253</td><td>14</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70158</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850716</td><td>549139</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70117</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850527</td><td>549077</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70117</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850473</td><td>549059</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr><tr><td>60204</td><td>70117</td><td>50204</td><td>40204</td><td>10000</td><td>40206</td><td>10003</td><td>1850473</td><td>549059</td><td>0</td><td>50209</td><td>40212</td><td>20008</td><td>0</td><td>70221</td><td>20008</td><td>40104</td><td>10000</td><td>50100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0108</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60030</td><td>71363</td><td>50093</td><td>40086</td><td>10007</td><td>40200</td><td>10003</td><td>1850596</td><td>549763</td><td>50029</td><td>40032</td><td>20006</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70135</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1851946</td><td>550275</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70133</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1851352</td><td>550077</td><td>50020</td><td>40020</td><td>20000</td><td>70020</td><td>20000</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70134</td><td>50024</td><td>40024</td><td>10000</td><td>40020</td><td>10000</td><td>1851163</td><td>550014</td><td>50020</td><td>40020</td><td>20000</td><td>70041</td><td>20006</td><td>40015</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70124</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10003</td><td>1851085</td><td>550013</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70116</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10013</td><td>1852600</td><td>550489</td><td>50072</td><td>40072</td><td>20028</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70162</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10003</td><td>1851679</td><td>550211</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70133</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10003</td><td>1850653</td><td>549869</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70115</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10003</td><td>1850653</td><td>549869</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr><tr><td>60024</td><td>70115</td><td>50024</td><td>40024</td><td>10000</td><td>40026</td><td>10003</td><td>1850653</td><td>549869</td><td>50029</td><td>40032</td><td>20008</td><td>70041</td><td>20008</td><td>40014</td><td>10000</td><td>50010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp w0, w1, [x6, #8]!
  ldp w0, w1, [x7, #8]!
  ldp w0, w1, [x8, #8]!
  ldp w0, w1, [x9, #8]!
  ldp w0, w1, [x10, #8]!
  ldp w0, w1, [x11, #8]!
  ldp w0, w1, [x12, #8]!
  ldp w0, w1, [x13, #8]!</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7520</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>240209</td><td>61197</td><td>160334</td><td>80240</td><td>80094</td><td>80241</td><td>80008</td><td>240461</td><td>251243</td><td>160116</td><td>80208</td><td>160016</td><td>80235</td><td>160073</td><td>80033</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60127</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240469</td><td>251259</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60128</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240461</td><td>251223</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60127</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240461</td><td>251229</td><td>160116</td><td>80208</td><td>160016</td><td>80235</td><td>160070</td><td>80033</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60121</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240467</td><td>251349</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60130</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240459</td><td>251198</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60126</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240462</td><td>251202</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60128</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240461</td><td>251208</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60128</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240461</td><td>251153</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr><tr><td>240204</td><td>60125</td><td>160111</td><td>80106</td><td>80005</td><td>80108</td><td>80008</td><td>240461</td><td>251176</td><td>160116</td><td>80208</td><td>160016</td><td>80208</td><td>160016</td><td>80006</td><td>80000</td><td>160100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.7511</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>240029</td><td>61193</td><td>160239</td><td>80149</td><td>80090</td><td>80151</td><td>80008</td><td>240205</td><td>251328</td><td>160026</td><td>80028</td><td>160016</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60097</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240178</td><td>251328</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60087</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80036</td><td>240516</td><td>252200</td><td>160082</td><td>80056</td><td>160072</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60082</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240181</td><td>251300</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240025</td><td>60177</td><td>160063</td><td>80037</td><td>80026</td><td>80037</td><td>80000</td><td>240187</td><td>251198</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60084</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240181</td><td>251357</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60085</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240181</td><td>251327</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60084</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240181</td><td>251323</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60087</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240178</td><td>251359</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr><tr><td>240024</td><td>60084</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240181</td><td>251348</td><td>160010</td><td>80020</td><td>160000</td><td>80020</td><td>160000</td><td>80001</td><td>80000</td><td>160010</td></tr></table></div></div></div></div></body></html>