
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# ECE552 Extra Credit
read_file -format sverilog {mul_inner.sv}
Loading db file '/cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2020/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/mul_inner.sv

Inferred memory devices in process
	in routine mul_inner line 16 in file
		'/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/mul_inner.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   mul_inner/28   |   16   |    1    |      4       |
======================================================
Presto compilation completed successfully.
Loaded 1 design.
Current design is 'mul_inner'.
mul_inner
set current_design mul_inner
mul_inner
link

  Linking design 'mul_inner'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mul_inner                   /filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/mul_inner.db
  saed32rvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2018/lib/stdcell_rvt/db_nldm/saed32rvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2018/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db

1
###########################################
# Define clock and set don't mess with it #
###########################################
# clk with frequency of 400 MHz
create_clock -name "clk" -period 2.5 -waveform { 0 1.25 } { clk }
1
set_dont_touch_network [find port clk]
1
# pointer to all inputs except clk
set prim_inputs [remove_from_collection [all_inputs] [find port clk]]
{rst_n clr i_data0[15] i_data0[14] i_data0[13] i_data0[12] i_data0[11] i_data0[10] i_data0[9] i_data0[8] i_data0[7] i_data0[6] i_data0[5] i_data0[4] i_data0[3] i_data0[2] i_data0[1] i_data0[0] i_data1[15] i_data1[14] i_data1[13] i_data1[12] i_data1[11] i_data1[10] i_data1[9] i_data1[8] i_data1[7] i_data1[6] i_data1[5] i_data1[4] i_data1[3] i_data1[2] i_data1[1] i_data1[0] o_data_last[31] o_data_last[30] o_data_last[29] o_data_last[28] o_data_last[27] o_data_last[26] o_data_last[25] o_data_last[24] o_data_last[23] o_data_last[22] o_data_last[21] o_data_last[20] o_data_last[19] o_data_last[18] o_data_last[17] o_data_last[16] o_data_last[15] o_data_last[14] o_data_last[13] o_data_last[12] o_data_last[11] o_data_last[10] o_data_last[9] o_data_last[8] o_data_last[7] o_data_last[6] o_data_last[5] o_data_last[4] o_data_last[3] o_data_last[2] o_data_last[1] o_data_last[0]}
# pointer to all inputs except clk and rst_n
set prim_inputs_no_rst [remove_from_collection $prim_inputs [find port rst_n]]
{clr i_data0[15] i_data0[14] i_data0[13] i_data0[12] i_data0[11] i_data0[10] i_data0[9] i_data0[8] i_data0[7] i_data0[6] i_data0[5] i_data0[4] i_data0[3] i_data0[2] i_data0[1] i_data0[0] i_data1[15] i_data1[14] i_data1[13] i_data1[12] i_data1[11] i_data1[10] i_data1[9] i_data1[8] i_data1[7] i_data1[6] i_data1[5] i_data1[4] i_data1[3] i_data1[2] i_data1[1] i_data1[0] o_data_last[31] o_data_last[30] o_data_last[29] o_data_last[28] o_data_last[27] o_data_last[26] o_data_last[25] o_data_last[24] o_data_last[23] o_data_last[22] o_data_last[21] o_data_last[20] o_data_last[19] o_data_last[18] o_data_last[17] o_data_last[16] o_data_last[15] o_data_last[14] o_data_last[13] o_data_last[12] o_data_last[11] o_data_last[10] o_data_last[9] o_data_last[8] o_data_last[7] o_data_last[6] o_data_last[5] o_data_last[4] o_data_last[3] o_data_last[2] o_data_last[1] o_data_last[0]}
# Set clk uncertainty (skew)
set_clock_uncertainty 0.15 clk
1
#########################################
# Set input delay & drive on all inputs #
#########################################
set_input_delay -clock clk 0.25 [copy_collection $prim_inputs]
1
#set_driving_cell -lib_cell ND2D2BWP -library tcbn40lpbwptc $prim_inputs_no_rst
# rst_n goes to many places so don't touch
set_dont_touch_network [find port rst_n]
1
##########################################
# Set output delay & load on all outputs #
##########################################
set_output_delay -clock clk 0.5 [all_outputs]
1
set_load 0.1 [all_outputs]
1
#############################################################
# Wire load model allows it to estimate internal parasitics #
#############################################################
# set_wire_load_model -name TSMC32K_Lowk_Conservative -library tcbn40lpbwptc
######################################################
# Max transition time is important for Hot-E reasons #
######################################################
set_max_transition 0.1 [current_design]
1
########################################
# Now actually synthesize for 1st time #
########################################
compile -map_effort medium
Warning: Setting attribute 'fix_multiple_port_nets' on design 'mul_inner'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 2 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mul_inner_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     655.7      0.12       0.2       0.0                          
    0:00:04     652.6      0.12       0.2       0.0                          
    0:00:04     652.6      0.12       0.2       0.0                          
    0:00:04     652.6      0.12       0.2       0.0                          
    0:00:04     652.6      0.12       0.2       0.0                          
    0:00:04     612.2      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     611.7      0.12       0.2       0.0                          
    0:00:04     619.3      0.12       0.2       0.0                          
    0:00:04     622.1      0.09       0.1       0.0                          
    0:00:04     622.1      0.10       0.2       0.0                          
    0:00:04     622.1      0.09       0.1       0.0                          
    0:00:04     622.7      0.09       0.1       0.0                          
    0:00:04     625.4      0.07       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     632.1      0.06       0.1       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     632.1      0.06       0.1       0.0                          
    0:00:04     630.3      0.03       0.0       0.0 o_data[31]               
    0:00:04     633.1      0.02       0.0       0.0 o_data[31]               
    0:00:04     639.4      0.02       0.0       0.2 o_data[31]               
    0:00:04     640.2      0.01       0.0       0.0 o_data[31]               
    0:00:04     639.7      0.01       0.0       0.0 o_data[31]               
    0:00:04     636.6      0.00       0.0       0.0 o_data[31]               
    0:00:05     634.9      0.00       0.0       0.0                          
    0:00:05     632.3      0.00       0.0       0.0                          
    0:00:05     634.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05     634.3      0.00       0.0       0.0                          
    0:00:05     634.3      0.00       0.0       0.0                          
    0:00:05     625.2      0.01       0.0       0.0                          
    0:00:05     625.2      0.01       0.0       0.0                          
    0:00:05     625.2      0.01       0.0       0.0                          
    0:00:05     625.2      0.01       0.0       0.0                          
    0:00:05     627.5      0.00       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     616.6      0.01       0.0       0.0                          
    0:00:05     614.5      0.01       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Thu Feb  4 20:14:46 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unloaded inputs (LINT-8)                                       16
    Unconnected ports (LINT-28)                                     4

Cells                                                               3
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                               16
    Unloaded nets (LINT-2)                                         16
--------------------------------------------------------------------------------

Warning: In design 'mul_inner', net 'add_28/A[30]' driven by pin 'add_28/A[30]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[15]' driven by pin 'add_28/A[15]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[17]' driven by pin 'add_28/A[17]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[19]' driven by pin 'add_28/A[19]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[21]' driven by pin 'add_28/A[21]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[23]' driven by pin 'add_28/A[23]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[25]' driven by pin 'add_28/A[25]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[27]' driven by pin 'add_28/A[27]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[29]' driven by pin 'add_28/A[29]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[16]' driven by pin 'add_28/A[16]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[18]' driven by pin 'add_28/A[18]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[20]' driven by pin 'add_28/A[20]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[22]' driven by pin 'add_28/A[22]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[24]' driven by pin 'add_28/A[24]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[26]' driven by pin 'add_28/A[26]' has no loads. (LINT-2)
Warning: In design 'mul_inner', net 'add_28/A[28]' driven by pin 'add_28/A[28]' has no loads. (LINT-2)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[30]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[29]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[28]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[27]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[26]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[25]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[24]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[23]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[22]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[21]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[20]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[19]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[18]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[17]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[16]' is unloaded. (LINT-8)
Warning: In design 'mul_inner_DW01_add_1', input port 'A[15]' is unloaded. (LINT-8)
Warning: In design 'mul_inner', port 'o_data_last[31]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_1', port 'B[0]' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'mul_inner', a pin on submodule 'add_28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[0]' is connected to logic 0. 
Warning: In design 'mul_inner', a pin on submodule 'add_28' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'mul_inner', the same net is connected to more than one pin on submodule 'add_28'. (LINT-33)
   Net 'n14' is connected to pins 'A[31]', 'A[30]'', 'A[29]', 'A[28]', 'A[27]', 'A[26]', 'A[25]', 'A[24]', 'A[23]', 'A[22]', 'A[21]', 'A[20]', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]'.
1
# Unflatten design now that its compiled
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
# force hold time to be met for all flops
set_fix_hold clk
1
# Compile again with higher effort
compile -map_effort high
Warning: "The variable 'compile_high_effort_area_in_incremental' is supported in DC NXT only. Ignoring this setting." (OPT-1726)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design mul_inner has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mul_inner'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 2)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07     791.7      0.32       1.3       0.0                                0.00  
    0:00:07     786.3      0.33       1.4       0.0                                0.00  
    0:00:07     786.3      0.33       1.4       0.0                                0.00  
    0:00:07     786.3      0.33       1.4       0.0                                0.00  
    0:00:07     786.3      0.33       1.4       0.0                                0.00  
    0:00:07     649.8      0.33       1.2       0.0                                0.00  
    0:00:07     657.0      0.29       0.9       0.0                                0.00  
    0:00:07     663.8      0.22       0.6       0.0                                0.00  
    0:00:07     664.8      0.22       0.6       0.0                                0.00  
    0:00:07     664.8      0.22       0.6       0.0                                0.00  
    0:00:07     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     667.6      0.22       0.6       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     667.6      0.22       0.6       0.0                                0.00  
    0:00:08     680.3      0.19       0.5       0.0 o_data[31]                     0.00  
    0:00:08     697.6      0.18       0.4       0.0 o_data[31]                     0.00  
    0:00:08     697.6      0.16       0.4       0.0 o_data[31]                     0.00  
    0:00:08     718.5      0.13       0.2       0.0 o_data[31]                     0.00  
    0:00:08     722.8      0.09       0.1       0.0 o_data[31]                     0.00  
    0:00:08     730.2      0.02       0.0       0.0 o_data[31]                     0.00  
    0:00:08     750.5      0.00       0.0       0.0                                0.00  
    0:00:08     750.5      0.00       0.0       0.0                                0.00  
    0:00:08     744.4      0.00       0.0       0.0                                0.00  


  Beginning Design Rule Fixing  (max_transition)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     744.4      0.00       0.0       0.0                                0.00  
    0:00:08     744.1      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:08     744.1      0.00       0.0       0.0                                0.00  
    0:00:08     744.1      0.00       0.0       0.0                                0.00  
    0:00:08     713.4      0.00       0.0       0.0                                0.00  
    0:00:08     710.1      0.00       0.0       0.0                                0.00  
    0:00:08     705.8      0.00       0.0       0.0                                0.00  
    0:00:08     705.8      0.00       0.0       0.0                                0.00  
    0:00:08     705.8      0.00       0.0       0.0                                0.00  
    0:00:08     705.8      0.00       0.0       0.0                                0.00  
    0:00:08     705.8      0.00       0.0       0.0                                0.00  
    0:00:08     689.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  
    0:00:08     673.2      0.00       0.0       0.0                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
check_design
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Thu Feb  4 20:14:49 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Unconnected ports (LINT-28)                                     1
--------------------------------------------------------------------------------

Warning: In design 'mul_inner', port 'o_data_last[31]' is not connected to any nets. (LINT-28)
1
#############################################
# Take a look at area, max, and min timings #
#############################################
report_area > mul_inner_area.txt
report_power > mul_inner_power.txt
report_timing -delay min > mul_inner_min_delay.txt
report_timing -delay max > mul_inner_max_delay.txt
#### write out final netlist ######
write -format verilog mul_inner -output mul_inner.vg
Writing verilog file '/filespace/d/dwu94/Project/uSystolic-Sim/synthesis/32nm_rvt/16bit/binaryserial/mul_inner.vg'.
1
exit
Memory usage for this session 142 Mbytes.
Memory usage for this session including child processes 142 Mbytes.
CPU usage for this session 8 seconds ( 0.00 hours ).
Elapsed time for this session 10 seconds ( 0.00 hours ).

Thank you...
