/* Generated by Yosys 0.9+2406 (git sha1 ca763e6d5, gcc 10.2.1-6 -fPIC -Os) */

(* top =  1  *)
(* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:8.1-33.10" *)
module helloworldfpga(X, Y, Z, W, A, B);
  wire _00_;
  wire _01_;
  (* unused_bits = "0" *)
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:16.13-16.14" *)
  output A;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:17.13-17.14" *)
  output B;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:13.13-13.14" *)
  input W;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:10.13-10.14" *)
  input X;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:11.13-11.14" *)
  input Y;
  (* src = "/data/data/com.termux/files/home/fpga-examples/blink/helloworldfpga.v:12.13-12.14" *)
  input Z;
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X12Y3"),
    .IO_PAD("3"),
    .IO_TYPE("BIDIR")
  ) _06_ (
    .A(_00_),
    .P(A)
  );
  (* keep = 32'd1 *)
  outpad #(
    .IO_LOC("X14Y3"),
    .IO_PAD("64"),
    .IO_TYPE("BIDIR")
  ) _07_ (
    .A(_01_),
    .P(B)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X28Y3"),
    .IO_PAD("56"),
    .IO_TYPE("BIDIR")
  ) _08_ (
    .P(W),
    .Q(_02_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X20Y32"),
    .IO_PAD("33"),
    .IO_TYPE("BIDIR")
  ) _09_ (
    .P(X),
    .Q(_03_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X10Y32"),
    .IO_PAD("27"),
    .IO_TYPE("BIDIR")
  ) _10_ (
    .P(Y),
    .Q(_04_)
  );
  (* keep = 32'd1 *)
  inpad #(
    .IO_LOC("X4Y32"),
    .IO_PAD("23"),
    .IO_TYPE("BIDIR")
  ) _11_ (
    .P(Z),
    .Q(_05_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) A_LUT2_O (
    .I0(_05_),
    .I1(_03_),
    .O(_00_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/bin/../share/yosys/quicklogic/pp3_lut_map.v:32.63-32.110" *)
  LUT2 #(
    .EQN("(I0*~I1)+(~I0*I1)+(I0*I1)"),
    .INIT(4'he)
  ) B_LUT2_O (
    .I0(_04_),
    .I1(_05_),
    .O(_01_)
  );
endmodule
