#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 25 09:30:25 2020
# Process ID: 26508
# Current directory: E:/study/Computer System/Single_cycle_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33200 E:\study\Computer System\Single_cycle_CPU\Single_cycle_CPU.xpr
# Log file: E:/study/Computer System/Single_cycle_CPU/vivado.log
# Journal file: E:/study/Computer System/Single_cycle_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.xpr}
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Port_A_Write_Rate {0}] [get_ips prgrom]
generate_target all [get_files  {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 6 prgrom_synth_1
export_simulation -of_objects [get_files {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files} -ipstatic_source_dir {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/modelsim} {questa=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/questa} {riviera=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/riviera} {activehdl=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips prgrom]
generate_target all [get_files  {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}]
catch { config_ip_cache -export [get_ips -all prgrom] }
export_ip_user_files -of_objects [get_files {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -no_script -sync -force -quiet
reset_run prgrom_synth_1
launch_runs -jobs 6 prgrom_synth_1
export_simulation -of_objects [get_files {{E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.srcs/sources_1/ip/prgrom/prgrom.xci}}] -directory {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files/sim_scripts} -ip_user_files_dir {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files} -ipstatic_source_dir {E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.ip_user_files/ipstatic} -lib_map_path [list {modelsim=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/modelsim} {questa=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/questa} {riviera=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/riviera} {activehdl=E:/study/Computer System/Single_cycle_CPU/Single_cycle_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source mycpu_tb.tcl
run all
close_sim
launch_simulation
source mycpu_tb.tcl
run all
save_project_as Multi_cycle_CPU {E:/study/Computer System/Multi_cycle_CPU} -force
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
