
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libpipeline.so.1.5.2_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000002830 <.init>:
    2830:	stp	x29, x30, [sp, #-16]!
    2834:	mov	x29, sp
    2838:	bl	2e70 <pipeline_new_command_argv@plt+0x10>
    283c:	ldp	x29, x30, [sp], #16
    2840:	ret

Disassembly of section .plt:

0000000000002850 <memcpy@plt-0x20>:
    2850:	stp	x16, x30, [sp, #-16]!
    2854:	adrp	x16, 20000 <pipeline_peekline@@Base+0x15dc8>
    2858:	ldr	x17, [x16, #4088]
    285c:	add	x16, x16, #0xff8
    2860:	br	x17
    2864:	nop
    2868:	nop
    286c:	nop

0000000000002870 <memcpy@plt>:
    2870:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2874:	ldr	x17, [x16]
    2878:	add	x16, x16, #0x0
    287c:	br	x17

0000000000002880 <pthread_rwlockattr_init@plt>:
    2880:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2884:	ldr	x17, [x16, #8]
    2888:	add	x16, x16, #0x8
    288c:	br	x17

0000000000002890 <_exit@plt>:
    2890:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2894:	ldr	x17, [x16, #16]
    2898:	add	x16, x16, #0x10
    289c:	br	x17

00000000000028a0 <strlen@plt>:
    28a0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28a4:	ldr	x17, [x16, #24]
    28a8:	add	x16, x16, #0x18
    28ac:	br	x17

00000000000028b0 <fputs@plt>:
    28b0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28b4:	ldr	x17, [x16, #32]
    28b8:	add	x16, x16, #0x20
    28bc:	br	x17

00000000000028c0 <raise@plt>:
    28c0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28c4:	ldr	x17, [x16, #40]
    28c8:	add	x16, x16, #0x28
    28cc:	br	x17

00000000000028d0 <pipecmd_sequence_command@plt>:
    28d0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28d4:	ldr	x17, [x16, #48]
    28d8:	add	x16, x16, #0x30
    28dc:	br	x17

00000000000028e0 <error@plt>:
    28e0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28e4:	ldr	x17, [x16, #56]
    28e8:	add	x16, x16, #0x38
    28ec:	br	x17

00000000000028f0 <pthread_mutexattr_settype@plt>:
    28f0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    28f4:	ldr	x17, [x16, #64]
    28f8:	add	x16, x16, #0x40
    28fc:	br	x17

0000000000002900 <fchdir@plt>:
    2900:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2904:	ldr	x17, [x16, #72]
    2908:	add	x16, x16, #0x48
    290c:	br	x17

0000000000002910 <sigprocmask@plt>:
    2910:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2914:	ldr	x17, [x16, #80]
    2918:	add	x16, x16, #0x50
    291c:	br	x17

0000000000002920 <pipeline_new_commandv@plt>:
    2920:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2924:	ldr	x17, [x16, #88]
    2928:	add	x16, x16, #0x58
    292c:	br	x17

0000000000002930 <pthread_rwlock_init@plt>:
    2930:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2934:	ldr	x17, [x16, #96]
    2938:	add	x16, x16, #0x60
    293c:	br	x17

0000000000002940 <pthread_rwlockattr_setkind_np@plt>:
    2940:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2944:	ldr	x17, [x16, #104]
    2948:	add	x16, x16, #0x68
    294c:	br	x17

0000000000002950 <pipecmd_new_argv@plt>:
    2950:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2954:	ldr	x17, [x16, #112]
    2958:	add	x16, x16, #0x70
    295c:	br	x17

0000000000002960 <setenv@plt>:
    2960:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2964:	ldr	x17, [x16, #120]
    2968:	add	x16, x16, #0x78
    296c:	br	x17

0000000000002970 <pipecmd_arg@plt>:
    2970:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2974:	ldr	x17, [x16, #128]
    2978:	add	x16, x16, #0x80
    297c:	br	x17

0000000000002980 <__cxa_finalize@plt>:
    2980:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2984:	ldr	x17, [x16, #136]
    2988:	add	x16, x16, #0x88
    298c:	br	x17

0000000000002990 <putc@plt>:
    2990:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2994:	ldr	x17, [x16, #144]
    2998:	add	x16, x16, #0x90
    299c:	br	x17

00000000000029a0 <pipe@plt>:
    29a0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29a4:	ldr	x17, [x16, #152]
    29a8:	add	x16, x16, #0x98
    29ac:	br	x17

00000000000029b0 <nice@plt>:
    29b0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29b4:	ldr	x17, [x16, #160]
    29b8:	add	x16, x16, #0xa0
    29bc:	br	x17

00000000000029c0 <pipeline_want_out@plt>:
    29c0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29c4:	ldr	x17, [x16, #168]
    29c8:	add	x16, x16, #0xa8
    29cc:	br	x17

00000000000029d0 <pipeline_peek_size@plt>:
    29d0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29d4:	ldr	x17, [x16, #176]
    29d8:	add	x16, x16, #0xb0
    29dc:	br	x17

00000000000029e0 <pipeline_dump@plt>:
    29e0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29e4:	ldr	x17, [x16, #184]
    29e8:	add	x16, x16, #0xb8
    29ec:	br	x17

00000000000029f0 <fork@plt>:
    29f0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    29f4:	ldr	x17, [x16, #192]
    29f8:	add	x16, x16, #0xc0
    29fc:	br	x17

0000000000002a00 <pipeline_wait@plt>:
    2a00:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a04:	ldr	x17, [x16, #200]
    2a08:	add	x16, x16, #0xc8
    2a0c:	br	x17

0000000000002a10 <pipecmd_tostring@plt>:
    2a10:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a14:	ldr	x17, [x16, #208]
    2a18:	add	x16, x16, #0xd0
    2a1c:	br	x17

0000000000002a20 <snprintf@plt>:
    2a20:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a24:	ldr	x17, [x16, #216]
    2a28:	add	x16, x16, #0xd8
    2a2c:	br	x17

0000000000002a30 <pipecmd_new_passthrough@plt>:
    2a30:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a34:	ldr	x17, [x16, #224]
    2a38:	add	x16, x16, #0xe0
    2a3c:	br	x17

0000000000002a40 <fclose@plt>:
    2a40:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a44:	ldr	x17, [x16, #232]
    2a48:	add	x16, x16, #0xe8
    2a4c:	br	x17

0000000000002a50 <pipecmd_free@plt>:
    2a50:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a54:	ldr	x17, [x16, #240]
    2a58:	add	x16, x16, #0xf0
    2a5c:	br	x17

0000000000002a60 <getpid@plt>:
    2a60:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a64:	ldr	x17, [x16, #248]
    2a68:	add	x16, x16, #0xf8
    2a6c:	br	x17

0000000000002a70 <malloc@plt>:
    2a70:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a74:	ldr	x17, [x16, #256]
    2a78:	add	x16, x16, #0x100
    2a7c:	br	x17

0000000000002a80 <open@plt>:
    2a80:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a84:	ldr	x17, [x16, #264]
    2a88:	add	x16, x16, #0x108
    2a8c:	br	x17

0000000000002a90 <sigemptyset@plt>:
    2a90:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2a94:	ldr	x17, [x16, #272]
    2a98:	add	x16, x16, #0x110
    2a9c:	br	x17

0000000000002aa0 <memset@plt>:
    2aa0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2aa4:	ldr	x17, [x16, #280]
    2aa8:	add	x16, x16, #0x118
    2aac:	br	x17

0000000000002ab0 <fdopen@plt>:
    2ab0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ab4:	ldr	x17, [x16, #288]
    2ab8:	add	x16, x16, #0x120
    2abc:	br	x17

0000000000002ac0 <gettimeofday@plt>:
    2ac0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ac4:	ldr	x17, [x16, #296]
    2ac8:	add	x16, x16, #0x128
    2acc:	br	x17

0000000000002ad0 <pipecmd_new@plt>:
    2ad0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ad4:	ldr	x17, [x16, #304]
    2ad8:	add	x16, x16, #0x130
    2adc:	br	x17

0000000000002ae0 <calloc@plt>:
    2ae0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ae4:	ldr	x17, [x16, #312]
    2ae8:	add	x16, x16, #0x138
    2aec:	br	x17

0000000000002af0 <realloc@plt>:
    2af0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2af4:	ldr	x17, [x16, #320]
    2af8:	add	x16, x16, #0x140
    2afc:	br	x17

0000000000002b00 <strerror@plt>:
    2b00:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b04:	ldr	x17, [x16, #328]
    2b08:	add	x16, x16, #0x148
    2b0c:	br	x17

0000000000002b10 <pipeline_start@plt>:
    2b10:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b14:	ldr	x17, [x16, #336]
    2b18:	add	x16, x16, #0x150
    2b1c:	br	x17

0000000000002b20 <pthread_mutex_init@plt>:
    2b20:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b24:	ldr	x17, [x16, #344]
    2b28:	add	x16, x16, #0x158
    2b2c:	br	x17

0000000000002b30 <close@plt>:
    2b30:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b34:	ldr	x17, [x16, #352]
    2b38:	add	x16, x16, #0x160
    2b3c:	br	x17

0000000000002b40 <sigaction@plt>:
    2b40:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b44:	ldr	x17, [x16, #360]
    2b48:	add	x16, x16, #0x168
    2b4c:	br	x17

0000000000002b50 <pipeline_peek_skip@plt>:
    2b50:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b54:	ldr	x17, [x16, #368]
    2b58:	add	x16, x16, #0x170
    2b5c:	br	x17

0000000000002b60 <__gmon_start__@plt>:
    2b60:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b64:	ldr	x17, [x16, #376]
    2b68:	add	x16, x16, #0x178
    2b6c:	br	x17

0000000000002b70 <write@plt>:
    2b70:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b74:	ldr	x17, [x16, #384]
    2b78:	add	x16, x16, #0x180
    2b7c:	br	x17

0000000000002b80 <abort@plt>:
    2b80:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b84:	ldr	x17, [x16, #392]
    2b88:	add	x16, x16, #0x188
    2b8c:	br	x17

0000000000002b90 <pipecmd_argv@plt>:
    2b90:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2b94:	ldr	x17, [x16, #400]
    2b98:	add	x16, x16, #0x190
    2b9c:	br	x17

0000000000002ba0 <memcmp@plt>:
    2ba0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ba4:	ldr	x17, [x16, #408]
    2ba8:	add	x16, x16, #0x198
    2bac:	br	x17

0000000000002bb0 <execvp@plt>:
    2bb0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2bb4:	ldr	x17, [x16, #416]
    2bb8:	add	x16, x16, #0x1a0
    2bbc:	br	x17

0000000000002bc0 <strcmp@plt>:
    2bc0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2bc4:	ldr	x17, [x16, #424]
    2bc8:	add	x16, x16, #0x1a8
    2bcc:	br	x17

0000000000002bd0 <pipeline_commandv@plt>:
    2bd0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2bd4:	ldr	x17, [x16, #432]
    2bd8:	add	x16, x16, #0x1b0
    2bdc:	br	x17

0000000000002be0 <pipecmd_exec@plt>:
    2be0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2be4:	ldr	x17, [x16, #440]
    2be8:	add	x16, x16, #0x1b8
    2bec:	br	x17

0000000000002bf0 <chdir@plt>:
    2bf0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2bf4:	ldr	x17, [x16, #448]
    2bf8:	add	x16, x16, #0x1c0
    2bfc:	br	x17

0000000000002c00 <free@plt>:
    2c00:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c04:	ldr	x17, [x16, #456]
    2c08:	add	x16, x16, #0x1c8
    2c0c:	br	x17

0000000000002c10 <pipecmd_dump@plt>:
    2c10:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c14:	ldr	x17, [x16, #464]
    2c18:	add	x16, x16, #0x1d0
    2c1c:	br	x17

0000000000002c20 <vasprintf@plt>:
    2c20:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c24:	ldr	x17, [x16, #472]
    2c28:	add	x16, x16, #0x1d8
    2c2c:	br	x17

0000000000002c30 <strndup@plt>:
    2c30:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c34:	ldr	x17, [x16, #480]
    2c38:	add	x16, x16, #0x1e0
    2c3c:	br	x17

0000000000002c40 <strchr@plt>:
    2c40:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c44:	ldr	x17, [x16, #488]
    2c48:	add	x16, x16, #0x1e8
    2c4c:	br	x17

0000000000002c50 <pipecmd_new_sequencev@plt>:
    2c50:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c54:	ldr	x17, [x16, #496]
    2c58:	add	x16, x16, #0x1f0
    2c5c:	br	x17

0000000000002c60 <pipeline_command@plt>:
    2c60:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c64:	ldr	x17, [x16, #504]
    2c68:	add	x16, x16, #0x1f8
    2c6c:	br	x17

0000000000002c70 <fcntl@plt>:
    2c70:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c74:	ldr	x17, [x16, #512]
    2c78:	add	x16, x16, #0x200
    2c7c:	br	x17

0000000000002c80 <pipecmd_new_function@plt>:
    2c80:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c84:	ldr	x17, [x16, #520]
    2c88:	add	x16, x16, #0x208
    2c8c:	br	x17

0000000000002c90 <fflush@plt>:
    2c90:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2c94:	ldr	x17, [x16, #528]
    2c98:	add	x16, x16, #0x210
    2c9c:	br	x17

0000000000002ca0 <strcpy@plt>:
    2ca0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ca4:	ldr	x17, [x16, #536]
    2ca8:	add	x16, x16, #0x218
    2cac:	br	x17

0000000000002cb0 <unsetenv@plt>:
    2cb0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2cb4:	ldr	x17, [x16, #544]
    2cb8:	add	x16, x16, #0x220
    2cbc:	br	x17

0000000000002cc0 <__lxstat@plt>:
    2cc0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2cc4:	ldr	x17, [x16, #552]
    2cc8:	add	x16, x16, #0x228
    2ccc:	br	x17

0000000000002cd0 <pipeline_free@plt>:
    2cd0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2cd4:	ldr	x17, [x16, #560]
    2cd8:	add	x16, x16, #0x230
    2cdc:	br	x17

0000000000002ce0 <pipeline_peek@plt>:
    2ce0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2ce4:	ldr	x17, [x16, #568]
    2ce8:	add	x16, x16, #0x238
    2cec:	br	x17

0000000000002cf0 <pipecmd_new_argstr@plt>:
    2cf0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2cf4:	ldr	x17, [x16, #576]
    2cf8:	add	x16, x16, #0x240
    2cfc:	br	x17

0000000000002d00 <read@plt>:
    2d00:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d04:	ldr	x17, [x16, #584]
    2d08:	add	x16, x16, #0x248
    2d0c:	br	x17

0000000000002d10 <memchr@plt>:
    2d10:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d14:	ldr	x17, [x16, #592]
    2d18:	add	x16, x16, #0x250
    2d1c:	br	x17

0000000000002d20 <pipeline_wait_all@plt>:
    2d20:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d24:	ldr	x17, [x16, #600]
    2d28:	add	x16, x16, #0x258
    2d2c:	br	x17

0000000000002d30 <pthread_mutexattr_init@plt>:
    2d30:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d34:	ldr	x17, [x16, #608]
    2d38:	add	x16, x16, #0x260
    2d3c:	br	x17

0000000000002d40 <select@plt>:
    2d40:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d44:	ldr	x17, [x16, #616]
    2d48:	add	x16, x16, #0x268
    2d4c:	br	x17

0000000000002d50 <pthread_mutexattr_destroy@plt>:
    2d50:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d54:	ldr	x17, [x16, #624]
    2d58:	add	x16, x16, #0x270
    2d5c:	br	x17

0000000000002d60 <pthread_rwlockattr_destroy@plt>:
    2d60:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d64:	ldr	x17, [x16, #632]
    2d68:	add	x16, x16, #0x278
    2d6c:	br	x17

0000000000002d70 <pipecmd_dup@plt>:
    2d70:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d74:	ldr	x17, [x16, #640]
    2d78:	add	x16, x16, #0x280
    2d7c:	br	x17

0000000000002d80 <pipeline_command_argv@plt>:
    2d80:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d84:	ldr	x17, [x16, #648]
    2d88:	add	x16, x16, #0x288
    2d8c:	br	x17

0000000000002d90 <pipeline_new@plt>:
    2d90:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2d94:	ldr	x17, [x16, #656]
    2d98:	add	x16, x16, #0x290
    2d9c:	br	x17

0000000000002da0 <dup2@plt>:
    2da0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2da4:	ldr	x17, [x16, #664]
    2da8:	add	x16, x16, #0x298
    2dac:	br	x17

0000000000002db0 <strsignal@plt>:
    2db0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2db4:	ldr	x17, [x16, #672]
    2db8:	add	x16, x16, #0x2a0
    2dbc:	br	x17

0000000000002dc0 <sigaddset@plt>:
    2dc0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2dc4:	ldr	x17, [x16, #680]
    2dc8:	add	x16, x16, #0x2a8
    2dcc:	br	x17

0000000000002dd0 <clearenv@plt>:
    2dd0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2dd4:	ldr	x17, [x16, #688]
    2dd8:	add	x16, x16, #0x2b0
    2ddc:	br	x17

0000000000002de0 <vfprintf@plt>:
    2de0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2de4:	ldr	x17, [x16, #696]
    2de8:	add	x16, x16, #0x2b8
    2dec:	br	x17

0000000000002df0 <__assert_fail@plt>:
    2df0:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2df4:	ldr	x17, [x16, #704]
    2df8:	add	x16, x16, #0x2c0
    2dfc:	br	x17

0000000000002e00 <__errno_location@plt>:
    2e00:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e04:	ldr	x17, [x16, #712]
    2e08:	add	x16, x16, #0x2c8
    2e0c:	br	x17

0000000000002e10 <getenv@plt>:
    2e10:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e14:	ldr	x17, [x16, #720]
    2e18:	add	x16, x16, #0x2d0
    2e1c:	br	x17

0000000000002e20 <pipeline_want_in@plt>:
    2e20:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e24:	ldr	x17, [x16, #728]
    2e28:	add	x16, x16, #0x2d8
    2e2c:	br	x17

0000000000002e30 <waitpid@plt>:
    2e30:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e34:	ldr	x17, [x16, #736]
    2e38:	add	x16, x16, #0x2e0
    2e3c:	br	x17

0000000000002e40 <mkdir@plt>:
    2e40:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e44:	ldr	x17, [x16, #744]
    2e48:	add	x16, x16, #0x2e8
    2e4c:	br	x17

0000000000002e50 <fprintf@plt>:
    2e50:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e54:	ldr	x17, [x16, #752]
    2e58:	add	x16, x16, #0x2f0
    2e5c:	br	x17

0000000000002e60 <pipeline_new_command_argv@plt>:
    2e60:	adrp	x16, 21000 <memcpy@GLIBC_2.17>
    2e64:	ldr	x17, [x16, #760]
    2e68:	add	x16, x16, #0x2f8
    2e6c:	br	x17

Disassembly of section .text:

0000000000002e70 <pipecmd_new@@Base-0x4dc>:
    2e70:	adrp	x0, 20000 <pipeline_peekline@@Base+0x15dc8>
    2e74:	ldr	x0, [x0, #4040]
    2e78:	cbz	x0, 2e80 <pipeline_new_command_argv@plt+0x20>
    2e7c:	b	2b60 <__gmon_start__@plt>
    2e80:	ret
    2e84:	nop
    2e88:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16dc8>
    2e8c:	add	x0, x0, #0x310
    2e90:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    2e94:	add	x1, x1, #0x310
    2e98:	cmp	x1, x0
    2e9c:	b.eq	2eb4 <pipeline_new_command_argv@plt+0x54>  // b.none
    2ea0:	adrp	x1, 20000 <pipeline_peekline@@Base+0x15dc8>
    2ea4:	ldr	x1, [x1, #4008]
    2ea8:	cbz	x1, 2eb4 <pipeline_new_command_argv@plt+0x54>
    2eac:	mov	x16, x1
    2eb0:	br	x16
    2eb4:	ret
    2eb8:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16dc8>
    2ebc:	add	x0, x0, #0x310
    2ec0:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    2ec4:	add	x1, x1, #0x310
    2ec8:	sub	x1, x1, x0
    2ecc:	lsr	x2, x1, #63
    2ed0:	add	x1, x2, x1, asr #3
    2ed4:	cmp	xzr, x1, asr #1
    2ed8:	asr	x1, x1, #1
    2edc:	b.eq	2ef4 <pipeline_new_command_argv@plt+0x94>  // b.none
    2ee0:	adrp	x2, 20000 <pipeline_peekline@@Base+0x15dc8>
    2ee4:	ldr	x2, [x2, #4064]
    2ee8:	cbz	x2, 2ef4 <pipeline_new_command_argv@plt+0x94>
    2eec:	mov	x16, x2
    2ef0:	br	x16
    2ef4:	ret
    2ef8:	stp	x29, x30, [sp, #-32]!
    2efc:	mov	x29, sp
    2f00:	str	x19, [sp, #16]
    2f04:	adrp	x19, 21000 <pipeline_peekline@@Base+0x16dc8>
    2f08:	ldrb	w0, [x19, #784]
    2f0c:	cbnz	w0, 2f34 <pipeline_new_command_argv@plt+0xd4>
    2f10:	adrp	x0, 20000 <pipeline_peekline@@Base+0x15dc8>
    2f14:	ldr	x0, [x0, #4016]
    2f18:	cbz	x0, 2f28 <pipeline_new_command_argv@plt+0xc8>
    2f1c:	adrp	x0, 21000 <pipeline_peekline@@Base+0x16dc8>
    2f20:	ldr	x0, [x0, #768]
    2f24:	bl	2980 <__cxa_finalize@plt>
    2f28:	bl	2e88 <pipeline_new_command_argv@plt+0x28>
    2f2c:	mov	w0, #0x1                   	// #1
    2f30:	strb	w0, [x19, #784]
    2f34:	ldr	x19, [sp, #16]
    2f38:	ldp	x29, x30, [sp], #32
    2f3c:	ret
    2f40:	b	2eb8 <pipeline_new_command_argv@plt+0x58>
    2f44:	sub	sp, sp, #0x160
    2f48:	stp	x29, x30, [sp, #320]
    2f4c:	str	x28, [sp, #336]
    2f50:	add	x29, sp, #0x140
    2f54:	str	q7, [sp, #176]
    2f58:	str	q6, [sp, #160]
    2f5c:	str	q5, [sp, #144]
    2f60:	str	q4, [sp, #128]
    2f64:	str	q3, [sp, #112]
    2f68:	str	q2, [sp, #96]
    2f6c:	str	q1, [sp, #80]
    2f70:	str	q0, [sp, #64]
    2f74:	stur	x7, [x29, #-72]
    2f78:	stur	x6, [x29, #-80]
    2f7c:	stur	x5, [x29, #-88]
    2f80:	stur	x4, [x29, #-96]
    2f84:	stur	x3, [x29, #-104]
    2f88:	stur	x2, [x29, #-112]
    2f8c:	stur	x1, [x29, #-120]
    2f90:	stur	x0, [x29, #-8]
    2f94:	ldur	x8, [x29, #-8]
    2f98:	cbz	x8, 2fb0 <pipeline_new_command_argv@plt+0x150>
    2f9c:	b	2fa0 <pipeline_new_command_argv@plt+0x140>
    2fa0:	ldur	x0, [x29, #-8]
    2fa4:	bl	28a0 <strlen@plt>
    2fa8:	str	x0, [sp, #56]
    2fac:	b	2fbc <pipeline_new_command_argv@plt+0x15c>
    2fb0:	mov	x0, xzr
    2fb4:	str	x0, [sp, #56]
    2fb8:	b	2fbc <pipeline_new_command_argv@plt+0x15c>
    2fbc:	ldr	x0, [sp, #56]
    2fc0:	stur	w0, [x29, #-44]
    2fc4:	mov	w8, #0xffffff80            	// #-128
    2fc8:	stur	w8, [x29, #-12]
    2fcc:	mov	w8, #0xffffffc8            	// #-56
    2fd0:	stur	w8, [x29, #-16]
    2fd4:	add	x9, sp, #0x40
    2fd8:	add	x9, x9, #0x80
    2fdc:	stur	x9, [x29, #-24]
    2fe0:	sub	x9, x29, #0x78
    2fe4:	add	x9, x9, #0x38
    2fe8:	stur	x9, [x29, #-32]
    2fec:	add	x9, x29, #0x20
    2ff0:	stur	x9, [x29, #-40]
    2ff4:	ldur	w8, [x29, #-44]
    2ff8:	add	w8, w8, #0x1
    2ffc:	stur	w8, [x29, #-48]
    3000:	b	3004 <pipeline_new_command_argv@plt+0x1a4>
    3004:	sub	x8, x29, #0x28
    3008:	add	x8, x8, #0x18
    300c:	ldur	w9, [x29, #-16]
    3010:	mov	w10, w9
    3014:	str	x8, [sp, #48]
    3018:	str	w10, [sp, #44]
    301c:	tbz	w9, #31, 3054 <pipeline_new_command_argv@plt+0x1f4>
    3020:	b	3024 <pipeline_new_command_argv@plt+0x1c4>
    3024:	ldr	w8, [sp, #44]
    3028:	add	w9, w8, #0x8
    302c:	ldr	x10, [sp, #48]
    3030:	str	w9, [x10]
    3034:	subs	w9, w9, #0x0
    3038:	b.gt	3054 <pipeline_new_command_argv@plt+0x1f4>
    303c:	b	3040 <pipeline_new_command_argv@plt+0x1e0>
    3040:	ldur	x8, [x29, #-32]
    3044:	ldr	w9, [sp, #44]
    3048:	add	x8, x8, w9, sxtw
    304c:	str	x8, [sp, #32]
    3050:	b	3068 <pipeline_new_command_argv@plt+0x208>
    3054:	ldur	x8, [x29, #-40]
    3058:	add	x9, x8, #0x8
    305c:	stur	x9, [x29, #-40]
    3060:	str	x8, [sp, #32]
    3064:	b	3068 <pipeline_new_command_argv@plt+0x208>
    3068:	ldr	x8, [sp, #32]
    306c:	ldr	x8, [x8]
    3070:	stur	x8, [x29, #-56]
    3074:	cbz	x8, 3098 <pipeline_new_command_argv@plt+0x238>
    3078:	b	307c <pipeline_new_command_argv@plt+0x21c>
    307c:	ldur	x0, [x29, #-56]
    3080:	bl	28a0 <strlen@plt>
    3084:	ldur	w8, [x29, #-48]
    3088:	add	w8, w8, w0
    308c:	mov	w1, w8
    3090:	stur	w1, [x29, #-48]
    3094:	b	3004 <pipeline_new_command_argv@plt+0x1a4>
    3098:	ldur	x0, [x29, #-8]
    309c:	ldursw	x1, [x29, #-48]
    30a0:	bl	b24c <pipeline_peekline@@Base+0x1014>
    30a4:	stur	x0, [x29, #-8]
    30a8:	ldur	x8, [x29, #-8]
    30ac:	ldursw	x9, [x29, #-44]
    30b0:	add	x8, x8, x9
    30b4:	stur	x8, [x29, #-64]
    30b8:	mov	w10, #0xffffff80            	// #-128
    30bc:	stur	w10, [x29, #-12]
    30c0:	mov	w10, #0xffffffc8            	// #-56
    30c4:	stur	w10, [x29, #-16]
    30c8:	add	x8, sp, #0x40
    30cc:	add	x8, x8, #0x80
    30d0:	stur	x8, [x29, #-24]
    30d4:	sub	x8, x29, #0x78
    30d8:	add	x8, x8, #0x38
    30dc:	stur	x8, [x29, #-32]
    30e0:	add	x8, x29, #0x20
    30e4:	stur	x8, [x29, #-40]
    30e8:	b	30ec <pipeline_new_command_argv@plt+0x28c>
    30ec:	sub	x8, x29, #0x28
    30f0:	add	x8, x8, #0x18
    30f4:	ldur	w9, [x29, #-16]
    30f8:	mov	w10, w9
    30fc:	str	x8, [sp, #24]
    3100:	str	w10, [sp, #20]
    3104:	tbz	w9, #31, 313c <pipeline_new_command_argv@plt+0x2dc>
    3108:	b	310c <pipeline_new_command_argv@plt+0x2ac>
    310c:	ldr	w8, [sp, #20]
    3110:	add	w9, w8, #0x8
    3114:	ldr	x10, [sp, #24]
    3118:	str	w9, [x10]
    311c:	subs	w9, w9, #0x0
    3120:	b.gt	313c <pipeline_new_command_argv@plt+0x2dc>
    3124:	b	3128 <pipeline_new_command_argv@plt+0x2c8>
    3128:	ldur	x8, [x29, #-32]
    312c:	ldr	w9, [sp, #20]
    3130:	add	x8, x8, w9, sxtw
    3134:	str	x8, [sp, #8]
    3138:	b	3150 <pipeline_new_command_argv@plt+0x2f0>
    313c:	ldur	x8, [x29, #-40]
    3140:	add	x9, x8, #0x8
    3144:	stur	x9, [x29, #-40]
    3148:	str	x8, [sp, #8]
    314c:	b	3150 <pipeline_new_command_argv@plt+0x2f0>
    3150:	ldr	x8, [sp, #8]
    3154:	ldr	x8, [x8]
    3158:	stur	x8, [x29, #-56]
    315c:	cbz	x8, 3190 <pipeline_new_command_argv@plt+0x330>
    3160:	b	3164 <pipeline_new_command_argv@plt+0x304>
    3164:	ldur	x0, [x29, #-64]
    3168:	ldur	x1, [x29, #-56]
    316c:	bl	2ca0 <strcpy@plt>
    3170:	ldur	x8, [x29, #-56]
    3174:	str	x0, [sp]
    3178:	mov	x0, x8
    317c:	bl	28a0 <strlen@plt>
    3180:	ldur	x8, [x29, #-64]
    3184:	add	x8, x8, x0
    3188:	stur	x8, [x29, #-64]
    318c:	b	30ec <pipeline_new_command_argv@plt+0x28c>
    3190:	ldur	x0, [x29, #-8]
    3194:	ldr	x28, [sp, #336]
    3198:	ldp	x29, x30, [sp, #320]
    319c:	add	sp, sp, #0x160
    31a0:	ret
    31a4:	sub	sp, sp, #0x20
    31a8:	stp	x29, x30, [sp, #16]
    31ac:	add	x29, sp, #0x10
    31b0:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    31b4:	add	x8, x8, #0x318
    31b8:	ldr	w9, [x8]
    31bc:	cbz	w9, 31c4 <pipeline_new_command_argv@plt+0x364>
    31c0:	b	3210 <pipeline_new_command_argv@plt+0x3b0>
    31c4:	mov	w8, #0x1                   	// #1
    31c8:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    31cc:	add	x9, x9, #0x318
    31d0:	str	w8, [x9]
    31d4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    31d8:	add	x0, x0, #0xdd8
    31dc:	bl	2e10 <getenv@plt>
    31e0:	str	x0, [sp, #8]
    31e4:	ldr	x9, [sp, #8]
    31e8:	cbz	x9, 3210 <pipeline_new_command_argv@plt+0x3b0>
    31ec:	ldr	x0, [sp, #8]
    31f0:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    31f4:	add	x1, x1, #0x69b
    31f8:	bl	2bc0 <strcmp@plt>
    31fc:	cbnz	w0, 3210 <pipeline_new_command_argv@plt+0x3b0>
    3200:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    3204:	ldr	x8, [x8, #4024]
    3208:	mov	w9, #0x1                   	// #1
    320c:	str	w9, [x8]
    3210:	ldp	x29, x30, [sp, #16]
    3214:	add	sp, sp, #0x20
    3218:	ret
    321c:	sub	sp, sp, #0x140
    3220:	stp	x29, x30, [sp, #288]
    3224:	str	x28, [sp, #304]
    3228:	add	x29, sp, #0x120
    322c:	sub	x8, x29, #0x28
    3230:	str	q7, [sp, #128]
    3234:	str	q6, [sp, #112]
    3238:	str	q5, [sp, #96]
    323c:	str	q4, [sp, #80]
    3240:	str	q3, [sp, #64]
    3244:	str	q2, [sp, #48]
    3248:	str	q1, [sp, #32]
    324c:	str	q0, [sp, #16]
    3250:	stur	x7, [x29, #-88]
    3254:	stur	x6, [x29, #-96]
    3258:	stur	x5, [x29, #-104]
    325c:	stur	x4, [x29, #-112]
    3260:	stur	x3, [x29, #-120]
    3264:	stur	x2, [x29, #-128]
    3268:	stur	x1, [x29, #-136]
    326c:	stur	x0, [x29, #-8]
    3270:	str	x8, [sp, #8]
    3274:	bl	31a4 <pipeline_new_command_argv@plt+0x344>
    3278:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    327c:	ldr	x8, [x8, #4024]
    3280:	ldr	w9, [x8]
    3284:	cbz	w9, 32e0 <pipeline_new_command_argv@plt+0x480>
    3288:	b	328c <pipeline_new_command_argv@plt+0x42c>
    328c:	mov	w8, #0xffffff80            	// #-128
    3290:	stur	w8, [x29, #-12]
    3294:	mov	w8, #0xffffffc8            	// #-56
    3298:	stur	w8, [x29, #-16]
    329c:	add	x9, x29, #0x20
    32a0:	stur	x9, [x29, #-40]
    32a4:	add	x9, sp, #0x10
    32a8:	add	x9, x9, #0x80
    32ac:	stur	x9, [x29, #-24]
    32b0:	sub	x9, x29, #0x88
    32b4:	add	x9, x9, #0x38
    32b8:	stur	x9, [x29, #-32]
    32bc:	ldur	x0, [x29, #-8]
    32c0:	ldr	x9, [sp, #8]
    32c4:	ldr	q0, [x9]
    32c8:	ldr	q1, [x9, #16]
    32cc:	stur	q1, [x29, #-64]
    32d0:	stur	q0, [x29, #-80]
    32d4:	sub	x1, x29, #0x50
    32d8:	bl	32f0 <pipeline_new_command_argv@plt+0x490>
    32dc:	b	32e0 <pipeline_new_command_argv@plt+0x480>
    32e0:	ldr	x28, [sp, #304]
    32e4:	ldp	x29, x30, [sp, #288]
    32e8:	add	sp, sp, #0x140
    32ec:	ret
    32f0:	sub	sp, sp, #0x50
    32f4:	stp	x29, x30, [sp, #64]
    32f8:	add	x29, sp, #0x40
    32fc:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    3300:	ldr	x8, [x8, #4024]
    3304:	stur	x0, [x29, #-8]
    3308:	ldr	w9, [x8]
    330c:	str	x1, [sp, #8]
    3310:	cbz	w9, 3340 <pipeline_new_command_argv@plt+0x4e0>
    3314:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    3318:	ldr	x8, [x8, #4032]
    331c:	ldr	x0, [x8]
    3320:	ldur	x1, [x29, #-8]
    3324:	ldr	x8, [sp, #8]
    3328:	ldr	q0, [x8]
    332c:	add	x2, sp, #0x10
    3330:	str	q0, [sp, #16]
    3334:	ldr	q0, [x8, #16]
    3338:	str	q0, [sp, #32]
    333c:	bl	2de0 <vfprintf@plt>
    3340:	ldp	x29, x30, [sp, #64]
    3344:	add	sp, sp, #0x50
    3348:	ret

000000000000334c <pipecmd_new@@Base>:
    334c:	sub	sp, sp, #0x60
    3350:	stp	x29, x30, [sp, #80]
    3354:	add	x29, sp, #0x50
    3358:	mov	x8, #0x68                  	// #104
    335c:	mov	w9, #0xffffffff            	// #-1
    3360:	mov	x10, xzr
    3364:	mov	w11, #0x4                   	// #4
    3368:	mov	x1, #0x10                  	// #16
    336c:	mov	x12, #0x8                   	// #8
    3370:	stur	x0, [x29, #-8]
    3374:	mov	x0, x8
    3378:	stur	w9, [x29, #-36]
    337c:	str	x10, [sp, #32]
    3380:	str	w11, [sp, #28]
    3384:	str	x1, [sp, #16]
    3388:	str	x12, [sp, #8]
    338c:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    3390:	stur	x0, [x29, #-16]
    3394:	ldur	x8, [x29, #-16]
    3398:	str	wzr, [x8]
    339c:	ldur	x0, [x29, #-8]
    33a0:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    33a4:	ldur	x8, [x29, #-16]
    33a8:	str	x0, [x8, #8]
    33ac:	ldur	x8, [x29, #-16]
    33b0:	str	wzr, [x8, #16]
    33b4:	ldur	x8, [x29, #-16]
    33b8:	str	wzr, [x8, #20]
    33bc:	ldur	x8, [x29, #-16]
    33c0:	ldur	w9, [x29, #-36]
    33c4:	str	w9, [x8, #24]
    33c8:	ldur	x8, [x29, #-16]
    33cc:	ldr	x10, [sp, #32]
    33d0:	str	x10, [x8, #32]
    33d4:	ldur	x8, [x29, #-16]
    33d8:	str	wzr, [x8, #40]
    33dc:	ldur	x8, [x29, #-16]
    33e0:	ldr	w11, [sp, #28]
    33e4:	str	w11, [x8, #44]
    33e8:	ldur	x8, [x29, #-16]
    33ec:	ldrsw	x0, [x8, #44]
    33f0:	ldr	x1, [sp, #16]
    33f4:	bl	b16c <pipeline_peekline@@Base+0xf34>
    33f8:	ldur	x8, [x29, #-16]
    33fc:	str	x0, [x8, #48]
    3400:	ldur	x8, [x29, #-16]
    3404:	ldr	x10, [sp, #32]
    3408:	str	x10, [x8, #56]
    340c:	ldur	x8, [x29, #-16]
    3410:	str	x10, [x8, #64]
    3414:	ldur	x8, [x29, #-16]
    3418:	str	x10, [x8, #72]
    341c:	ldur	x8, [x29, #-16]
    3420:	add	x8, x8, #0x50
    3424:	stur	x8, [x29, #-24]
    3428:	ldur	x8, [x29, #-24]
    342c:	str	wzr, [x8]
    3430:	ldur	x8, [x29, #-24]
    3434:	ldr	w9, [sp, #28]
    3438:	str	w9, [x8, #4]
    343c:	ldur	x8, [x29, #-24]
    3440:	ldrsw	x0, [x8, #4]
    3444:	ldr	x1, [sp, #8]
    3448:	bl	b16c <pipeline_peekline@@Base+0xf34>
    344c:	ldur	x8, [x29, #-24]
    3450:	str	x0, [x8, #8]
    3454:	ldur	x0, [x29, #-8]
    3458:	bl	a314 <pipeline_peekline@@Base+0xdc>
    345c:	stur	x0, [x29, #-32]
    3460:	ldur	x0, [x29, #-16]
    3464:	ldur	x1, [x29, #-32]
    3468:	bl	2970 <pipecmd_arg@plt>
    346c:	ldur	x0, [x29, #-32]
    3470:	bl	2c00 <free@plt>
    3474:	ldur	x0, [x29, #-16]
    3478:	ldp	x29, x30, [sp, #80]
    347c:	add	sp, sp, #0x60
    3480:	ret

0000000000003484 <pipecmd_arg@@Base>:
    3484:	sub	sp, sp, #0x30
    3488:	stp	x29, x30, [sp, #32]
    348c:	add	x29, sp, #0x20
    3490:	stur	x0, [x29, #-8]
    3494:	str	x1, [sp, #16]
    3498:	ldur	x8, [x29, #-8]
    349c:	ldr	w9, [x8]
    34a0:	cbnz	w9, 34a8 <pipecmd_arg@@Base+0x24>
    34a4:	b	34c8 <pipecmd_arg@@Base+0x44>
    34a8:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    34ac:	add	x0, x0, #0xeb4
    34b0:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    34b4:	add	x1, x1, #0xe3b
    34b8:	mov	w2, #0x1dd                 	// #477
    34bc:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    34c0:	add	x3, x3, #0xed0
    34c4:	bl	2df0 <__assert_fail@plt>
    34c8:	ldur	x8, [x29, #-8]
    34cc:	add	x8, x8, #0x50
    34d0:	str	x8, [sp, #8]
    34d4:	ldr	x8, [sp, #8]
    34d8:	ldr	w9, [x8]
    34dc:	add	w9, w9, #0x1
    34e0:	ldr	x8, [sp, #8]
    34e4:	ldr	w10, [x8, #4]
    34e8:	cmp	w9, w10
    34ec:	b.lt	3528 <pipecmd_arg@@Base+0xa4>  // b.tstop
    34f0:	ldr	x8, [sp, #8]
    34f4:	ldr	w9, [x8, #4]
    34f8:	mov	w10, #0x2                   	// #2
    34fc:	mul	w9, w9, w10
    3500:	str	w9, [x8, #4]
    3504:	ldr	x8, [sp, #8]
    3508:	ldr	x0, [x8, #8]
    350c:	ldr	x8, [sp, #8]
    3510:	ldrsw	x8, [x8, #4]
    3514:	mov	x11, #0x8                   	// #8
    3518:	mul	x1, x8, x11
    351c:	bl	b24c <pipeline_peekline@@Base+0x1014>
    3520:	ldr	x8, [sp, #8]
    3524:	str	x0, [x8, #8]
    3528:	ldr	x0, [sp, #16]
    352c:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    3530:	ldr	x8, [sp, #8]
    3534:	mov	x9, #0x8                   	// #8
    3538:	ldr	x8, [x8, #8]
    353c:	ldr	x10, [sp, #8]
    3540:	ldrsw	x11, [x10]
    3544:	mov	w12, w11
    3548:	add	w12, w12, #0x1
    354c:	str	w12, [x10]
    3550:	mul	x9, x9, x11
    3554:	add	x8, x8, x9
    3558:	str	x0, [x8]
    355c:	ldr	x8, [sp, #8]
    3560:	ldr	w12, [x8]
    3564:	ldr	x8, [sp, #8]
    3568:	ldr	w13, [x8, #4]
    356c:	cmp	w12, w13
    3570:	b.ge	3578 <pipecmd_arg@@Base+0xf4>  // b.tcont
    3574:	b	3598 <pipecmd_arg@@Base+0x114>
    3578:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    357c:	add	x0, x0, #0xefa
    3580:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    3584:	add	x1, x1, #0xe3b
    3588:	mov	w2, #0x1e7                 	// #487
    358c:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    3590:	add	x3, x3, #0xed0
    3594:	bl	2df0 <__assert_fail@plt>
    3598:	ldr	x8, [sp, #8]
    359c:	mov	x9, #0x8                   	// #8
    35a0:	ldr	x8, [x8, #8]
    35a4:	ldr	x10, [sp, #8]
    35a8:	ldrsw	x10, [x10]
    35ac:	mul	x9, x9, x10
    35b0:	add	x8, x8, x9
    35b4:	mov	x9, xzr
    35b8:	str	x9, [x8]
    35bc:	ldp	x29, x30, [sp, #32]
    35c0:	add	sp, sp, #0x30
    35c4:	ret

00000000000035c8 <pipecmd_new_argv@@Base>:
    35c8:	sub	sp, sp, #0x50
    35cc:	stp	x29, x30, [sp, #64]
    35d0:	add	x29, sp, #0x40
    35d4:	add	x8, sp, #0x10
    35d8:	stur	x0, [x29, #-8]
    35dc:	ldur	x0, [x29, #-8]
    35e0:	str	x1, [sp, #8]
    35e4:	str	x8, [sp]
    35e8:	bl	2ad0 <pipecmd_new@plt>
    35ec:	stur	x0, [x29, #-16]
    35f0:	ldur	x0, [x29, #-16]
    35f4:	ldr	x8, [sp, #8]
    35f8:	ldr	q0, [x8]
    35fc:	str	q0, [sp, #16]
    3600:	ldr	q0, [x8, #16]
    3604:	str	q0, [sp, #32]
    3608:	ldr	x1, [sp]
    360c:	bl	2b90 <pipecmd_argv@plt>
    3610:	ldur	x0, [x29, #-16]
    3614:	ldp	x29, x30, [sp, #64]
    3618:	add	sp, sp, #0x50
    361c:	ret

0000000000003620 <pipecmd_argv@@Base>:
    3620:	sub	sp, sp, #0x50
    3624:	stp	x29, x30, [sp, #64]
    3628:	add	x29, sp, #0x40
    362c:	stur	x0, [x29, #-8]
    3630:	ldrsw	x8, [x1, #24]
    3634:	mov	w9, w8
    3638:	cmp	w9, #0x0
    363c:	cset	w9, ge  // ge = tcont
    3640:	stur	x1, [x29, #-24]
    3644:	str	x8, [sp, #32]
    3648:	tbnz	w9, #0, 3680 <pipecmd_argv@@Base+0x60>
    364c:	ldr	x8, [sp, #32]
    3650:	add	w8, w8, #0x8
    3654:	ldur	x9, [x29, #-24]
    3658:	str	w8, [x9, #24]
    365c:	cmp	w8, #0x0
    3660:	cset	w8, gt
    3664:	tbnz	w8, #0, 3680 <pipecmd_argv@@Base+0x60>
    3668:	ldur	x8, [x29, #-24]
    366c:	ldr	x9, [x8, #8]
    3670:	ldr	x10, [sp, #32]
    3674:	add	x9, x9, x10
    3678:	str	x9, [sp, #24]
    367c:	b	3694 <pipecmd_argv@@Base+0x74>
    3680:	ldur	x8, [x29, #-24]
    3684:	ldr	x9, [x8]
    3688:	add	x10, x9, #0x8
    368c:	str	x10, [x8]
    3690:	str	x9, [sp, #24]
    3694:	ldr	x8, [sp, #24]
    3698:	ldr	x8, [x8]
    369c:	stur	x8, [x29, #-16]
    36a0:	ldur	x8, [x29, #-8]
    36a4:	ldr	w9, [x8]
    36a8:	cbnz	w9, 36b0 <pipecmd_argv@@Base+0x90>
    36ac:	b	36d0 <pipecmd_argv@@Base+0xb0>
    36b0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    36b4:	add	x0, x0, #0xeb4
    36b8:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    36bc:	add	x1, x1, #0xe3b
    36c0:	mov	w2, #0x1fb                 	// #507
    36c4:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    36c8:	add	x3, x3, #0xf16
    36cc:	bl	2df0 <__assert_fail@plt>
    36d0:	ldur	x8, [x29, #-16]
    36d4:	cbz	x8, 3758 <pipecmd_argv@@Base+0x138>
    36d8:	ldur	x0, [x29, #-8]
    36dc:	ldur	x1, [x29, #-16]
    36e0:	bl	2970 <pipecmd_arg@plt>
    36e4:	ldur	x8, [x29, #-24]
    36e8:	ldrsw	x9, [x8, #24]
    36ec:	mov	w10, w9
    36f0:	cmp	w10, #0x0
    36f4:	cset	w10, ge  // ge = tcont
    36f8:	str	x9, [sp, #16]
    36fc:	tbnz	w10, #0, 3734 <pipecmd_argv@@Base+0x114>
    3700:	ldr	x8, [sp, #16]
    3704:	add	w8, w8, #0x8
    3708:	ldur	x9, [x29, #-24]
    370c:	str	w8, [x9, #24]
    3710:	cmp	w8, #0x0
    3714:	cset	w8, gt
    3718:	tbnz	w8, #0, 3734 <pipecmd_argv@@Base+0x114>
    371c:	ldur	x8, [x29, #-24]
    3720:	ldr	x9, [x8, #8]
    3724:	ldr	x10, [sp, #16]
    3728:	add	x9, x9, x10
    372c:	str	x9, [sp, #8]
    3730:	b	3748 <pipecmd_argv@@Base+0x128>
    3734:	ldur	x8, [x29, #-24]
    3738:	ldr	x9, [x8]
    373c:	add	x10, x9, #0x8
    3740:	str	x10, [x8]
    3744:	str	x9, [sp, #8]
    3748:	ldr	x8, [sp, #8]
    374c:	ldr	x8, [x8]
    3750:	stur	x8, [x29, #-16]
    3754:	b	36d0 <pipecmd_argv@@Base+0xb0>
    3758:	ldp	x29, x30, [sp, #64]
    375c:	add	sp, sp, #0x50
    3760:	ret

0000000000003764 <pipecmd_new_args@@Base>:
    3764:	sub	sp, sp, #0x130
    3768:	stp	x29, x30, [sp, #272]
    376c:	str	x28, [sp, #288]
    3770:	add	x29, sp, #0x110
    3774:	sub	x8, x29, #0x28
    3778:	str	q7, [sp, #112]
    377c:	str	q6, [sp, #96]
    3780:	str	q5, [sp, #80]
    3784:	str	q4, [sp, #64]
    3788:	str	q3, [sp, #48]
    378c:	str	q2, [sp, #32]
    3790:	str	q1, [sp, #16]
    3794:	str	q0, [sp]
    3798:	str	x7, [sp, #184]
    379c:	str	x6, [sp, #176]
    37a0:	str	x5, [sp, #168]
    37a4:	str	x4, [sp, #160]
    37a8:	str	x3, [sp, #152]
    37ac:	str	x2, [sp, #144]
    37b0:	str	x1, [sp, #136]
    37b4:	stur	x0, [x29, #-8]
    37b8:	mov	w9, #0xffffff80            	// #-128
    37bc:	stur	w9, [x29, #-12]
    37c0:	mov	w9, #0xffffffc8            	// #-56
    37c4:	stur	w9, [x29, #-16]
    37c8:	mov	x10, sp
    37cc:	add	x10, x10, #0x80
    37d0:	stur	x10, [x29, #-24]
    37d4:	add	x10, sp, #0x88
    37d8:	add	x10, x10, #0x38
    37dc:	stur	x10, [x29, #-32]
    37e0:	add	x10, x29, #0x20
    37e4:	stur	x10, [x29, #-40]
    37e8:	ldur	x0, [x29, #-8]
    37ec:	ldr	q0, [x8]
    37f0:	ldr	q1, [x8, #16]
    37f4:	stur	q1, [x29, #-64]
    37f8:	stur	q0, [x29, #-80]
    37fc:	sub	x1, x29, #0x50
    3800:	bl	2950 <pipecmd_new_argv@plt>
    3804:	stur	x0, [x29, #-48]
    3808:	ldur	x0, [x29, #-48]
    380c:	ldr	x28, [sp, #288]
    3810:	ldp	x29, x30, [sp, #272]
    3814:	add	sp, sp, #0x130
    3818:	ret

000000000000381c <pipecmd_new_argstr@@Base>:
    381c:	sub	sp, sp, #0x30
    3820:	stp	x29, x30, [sp, #32]
    3824:	add	x29, sp, #0x20
    3828:	sub	x8, x29, #0x8
    382c:	stur	x0, [x29, #-8]
    3830:	mov	x0, x8
    3834:	bl	38f8 <pipecmd_new_argstr@@Base+0xdc>
    3838:	str	x0, [sp, #8]
    383c:	ldr	x8, [sp, #8]
    3840:	cbnz	x8, 3860 <pipecmd_new_argstr@@Base+0x44>
    3844:	ldur	x3, [x29, #-8]
    3848:	mov	w0, #0x2                   	// #2
    384c:	mov	w8, wzr
    3850:	mov	w1, w8
    3854:	adrp	x2, f000 <pipeline_peekline@@Base+0x4dc8>
    3858:	add	x2, x2, #0xde7
    385c:	bl	28e0 <error@plt>
    3860:	ldr	x0, [sp, #8]
    3864:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    3868:	add	x1, x1, #0xe12
    386c:	bl	2bc0 <strcmp@plt>
    3870:	cbnz	w0, 38ac <pipecmd_new_argstr@@Base+0x90>
    3874:	ldr	x0, [sp, #8]
    3878:	bl	2c00 <free@plt>
    387c:	sub	x0, x29, #0x8
    3880:	bl	38f8 <pipecmd_new_argstr@@Base+0xdc>
    3884:	str	x0, [sp, #8]
    3888:	ldr	x8, [sp, #8]
    388c:	cbnz	x8, 38ac <pipecmd_new_argstr@@Base+0x90>
    3890:	ldur	x3, [x29, #-8]
    3894:	mov	w0, #0x2                   	// #2
    3898:	mov	w8, wzr
    389c:	mov	w1, w8
    38a0:	adrp	x2, f000 <pipeline_peekline@@Base+0x4dc8>
    38a4:	add	x2, x2, #0xde7
    38a8:	bl	28e0 <error@plt>
    38ac:	ldr	x0, [sp, #8]
    38b0:	bl	2ad0 <pipecmd_new@plt>
    38b4:	str	x0, [sp, #16]
    38b8:	ldr	x0, [sp, #8]
    38bc:	bl	2c00 <free@plt>
    38c0:	sub	x0, x29, #0x8
    38c4:	bl	38f8 <pipecmd_new_argstr@@Base+0xdc>
    38c8:	str	x0, [sp, #8]
    38cc:	cbz	x0, 38e8 <pipecmd_new_argstr@@Base+0xcc>
    38d0:	ldr	x0, [sp, #16]
    38d4:	ldr	x1, [sp, #8]
    38d8:	bl	2970 <pipecmd_arg@plt>
    38dc:	ldr	x0, [sp, #8]
    38e0:	bl	2c00 <free@plt>
    38e4:	b	38c0 <pipecmd_new_argstr@@Base+0xa4>
    38e8:	ldr	x0, [sp, #16]
    38ec:	ldp	x29, x30, [sp, #32]
    38f0:	add	sp, sp, #0x30
    38f4:	ret
    38f8:	sub	sp, sp, #0x50
    38fc:	stp	x29, x30, [sp, #64]
    3900:	add	x29, sp, #0x40
    3904:	mov	x8, xzr
    3908:	stur	x0, [x29, #-16]
    390c:	stur	x8, [x29, #-24]
    3910:	ldur	x8, [x29, #-16]
    3914:	ldr	x8, [x8]
    3918:	str	x8, [sp, #32]
    391c:	str	wzr, [sp, #28]
    3920:	ldur	x8, [x29, #-16]
    3924:	ldr	x8, [x8]
    3928:	ldrb	w9, [x8]
    392c:	cbz	w9, 3be8 <pipecmd_new_argstr@@Base+0x3cc>
    3930:	ldr	w8, [sp, #28]
    3934:	cbnz	w8, 3954 <pipecmd_new_argstr@@Base+0x138>
    3938:	ldur	x8, [x29, #-16]
    393c:	ldr	x8, [x8]
    3940:	ldrb	w1, [x8]
    3944:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    3948:	add	x0, x0, #0x5eb
    394c:	bl	2c40 <strchr@plt>
    3950:	cbz	x0, 399c <pipecmd_new_argstr@@Base+0x180>
    3954:	ldr	w8, [sp, #28]
    3958:	cmp	w8, #0x1
    395c:	b.ne	3974 <pipecmd_new_argstr@@Base+0x158>  // b.any
    3960:	ldur	x8, [x29, #-16]
    3964:	ldr	x8, [x8]
    3968:	ldrb	w9, [x8]
    396c:	cmp	w9, #0x27
    3970:	b.ne	399c <pipecmd_new_argstr@@Base+0x180>  // b.any
    3974:	ldr	w8, [sp, #28]
    3978:	cmp	w8, #0x2
    397c:	b.ne	39b0 <pipecmd_new_argstr@@Base+0x194>  // b.any
    3980:	ldur	x8, [x29, #-16]
    3984:	ldr	x8, [x8]
    3988:	ldrb	w1, [x8]
    398c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    3990:	add	x0, x0, #0x5ee
    3994:	bl	2c40 <strchr@plt>
    3998:	cbnz	x0, 39b0 <pipecmd_new_argstr@@Base+0x194>
    399c:	ldur	x8, [x29, #-16]
    39a0:	ldr	x9, [x8]
    39a4:	add	x9, x9, #0x1
    39a8:	str	x9, [x8]
    39ac:	b	3920 <pipecmd_new_argstr@@Base+0x104>
    39b0:	ldr	w8, [sp, #28]
    39b4:	cmp	w8, #0x2
    39b8:	b.ne	3a00 <pipecmd_new_argstr@@Base+0x1e4>  // b.any
    39bc:	ldur	x8, [x29, #-16]
    39c0:	ldr	x8, [x8]
    39c4:	ldrb	w9, [x8]
    39c8:	cmp	w9, #0x5c
    39cc:	b.ne	3a00 <pipecmd_new_argstr@@Base+0x1e4>  // b.any
    39d0:	ldur	x8, [x29, #-16]
    39d4:	ldr	x8, [x8]
    39d8:	ldrb	w1, [x8, #1]
    39dc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    39e0:	add	x0, x0, #0x5f1
    39e4:	bl	2c40 <strchr@plt>
    39e8:	cbnz	x0, 3a00 <pipecmd_new_argstr@@Base+0x1e4>
    39ec:	ldur	x8, [x29, #-16]
    39f0:	ldr	x9, [x8]
    39f4:	add	x9, x9, #0x1
    39f8:	str	x9, [x8]
    39fc:	b	3920 <pipecmd_new_argstr@@Base+0x104>
    3a00:	ldr	x8, [sp, #32]
    3a04:	ldur	x9, [x29, #-16]
    3a08:	ldr	x9, [x9]
    3a0c:	cmp	x8, x9
    3a10:	b.cs	3a50 <pipecmd_new_argstr@@Base+0x234>  // b.hs, b.nlast
    3a14:	ldr	x0, [sp, #32]
    3a18:	ldur	x8, [x29, #-16]
    3a1c:	ldr	x8, [x8]
    3a20:	ldr	x9, [sp, #32]
    3a24:	subs	x1, x8, x9
    3a28:	bl	b648 <pipeline_peekline@@Base+0x1410>
    3a2c:	str	x0, [sp, #16]
    3a30:	ldur	x0, [x29, #-24]
    3a34:	ldr	x1, [sp, #16]
    3a38:	mov	x8, xzr
    3a3c:	mov	x2, x8
    3a40:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    3a44:	stur	x0, [x29, #-24]
    3a48:	ldr	x0, [sp, #16]
    3a4c:	bl	2c00 <free@plt>
    3a50:	ldur	x8, [x29, #-16]
    3a54:	ldr	x8, [x8]
    3a58:	ldrb	w9, [x8]
    3a5c:	cmp	w9, #0x9
    3a60:	str	w9, [sp, #4]
    3a64:	b.eq	3aac <pipecmd_new_argstr@@Base+0x290>  // b.none
    3a68:	b	3a6c <pipecmd_new_argstr@@Base+0x250>
    3a6c:	ldr	w8, [sp, #4]
    3a70:	cmp	w8, #0x20
    3a74:	b.eq	3aac <pipecmd_new_argstr@@Base+0x290>  // b.none
    3a78:	b	3a7c <pipecmd_new_argstr@@Base+0x260>
    3a7c:	ldr	w8, [sp, #4]
    3a80:	cmp	w8, #0x22
    3a84:	b.eq	3b24 <pipecmd_new_argstr@@Base+0x308>  // b.none
    3a88:	b	3a8c <pipecmd_new_argstr@@Base+0x270>
    3a8c:	ldr	w8, [sp, #4]
    3a90:	cmp	w8, #0x27
    3a94:	b.eq	3af4 <pipecmd_new_argstr@@Base+0x2d8>  // b.none
    3a98:	b	3a9c <pipecmd_new_argstr@@Base+0x280>
    3a9c:	ldr	w8, [sp, #4]
    3aa0:	cmp	w8, #0x5c
    3aa4:	b.eq	3b54 <pipecmd_new_argstr@@Base+0x338>  // b.none
    3aa8:	b	3bc4 <pipecmd_new_argstr@@Base+0x3a8>
    3aac:	ldur	x8, [x29, #-16]
    3ab0:	ldr	x9, [x8]
    3ab4:	add	x10, x9, #0x1
    3ab8:	str	x10, [x8]
    3abc:	ldrb	w11, [x9, #1]
    3ac0:	cbz	w11, 3ae8 <pipecmd_new_argstr@@Base+0x2cc>
    3ac4:	ldur	x8, [x29, #-16]
    3ac8:	ldr	x8, [x8]
    3acc:	ldrb	w1, [x8]
    3ad0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    3ad4:	add	x0, x0, #0x5f6
    3ad8:	bl	2c40 <strchr@plt>
    3adc:	cbnz	x0, 3ae4 <pipecmd_new_argstr@@Base+0x2c8>
    3ae0:	b	3ae8 <pipecmd_new_argstr@@Base+0x2cc>
    3ae4:	b	3aac <pipecmd_new_argstr@@Base+0x290>
    3ae8:	ldur	x8, [x29, #-24]
    3aec:	stur	x8, [x29, #-8]
    3af0:	b	3c5c <pipecmd_new_argstr@@Base+0x440>
    3af4:	ldr	w8, [sp, #28]
    3af8:	cbz	w8, 3b04 <pipecmd_new_argstr@@Base+0x2e8>
    3afc:	str	wzr, [sp, #28]
    3b00:	b	3b0c <pipecmd_new_argstr@@Base+0x2f0>
    3b04:	mov	w8, #0x1                   	// #1
    3b08:	str	w8, [sp, #28]
    3b0c:	ldur	x8, [x29, #-16]
    3b10:	ldr	x9, [x8]
    3b14:	add	x9, x9, #0x1
    3b18:	str	x9, [x8]
    3b1c:	str	x9, [sp, #32]
    3b20:	b	3be4 <pipecmd_new_argstr@@Base+0x3c8>
    3b24:	ldr	w8, [sp, #28]
    3b28:	cbz	w8, 3b34 <pipecmd_new_argstr@@Base+0x318>
    3b2c:	str	wzr, [sp, #28]
    3b30:	b	3b3c <pipecmd_new_argstr@@Base+0x320>
    3b34:	mov	w8, #0x2                   	// #2
    3b38:	str	w8, [sp, #28]
    3b3c:	ldur	x8, [x29, #-16]
    3b40:	ldr	x9, [x8]
    3b44:	add	x9, x9, #0x1
    3b48:	str	x9, [x8]
    3b4c:	str	x9, [sp, #32]
    3b50:	b	3be4 <pipecmd_new_argstr@@Base+0x3c8>
    3b54:	ldur	x8, [x29, #-16]
    3b58:	ldr	x9, [x8]
    3b5c:	add	x10, x9, #0x1
    3b60:	str	x10, [x8]
    3b64:	ldrb	w11, [x9, #1]
    3b68:	strb	w11, [sp, #26]
    3b6c:	ldrb	w11, [sp, #26]
    3b70:	cbnz	w11, 3b88 <pipecmd_new_argstr@@Base+0x36c>
    3b74:	ldur	x0, [x29, #-24]
    3b78:	bl	2c00 <free@plt>
    3b7c:	mov	x8, xzr
    3b80:	stur	x8, [x29, #-8]
    3b84:	b	3c5c <pipecmd_new_argstr@@Base+0x440>
    3b88:	add	x8, sp, #0x1a
    3b8c:	mov	w9, #0x0                   	// #0
    3b90:	strb	w9, [x8, #1]
    3b94:	ldur	x0, [x29, #-24]
    3b98:	mov	x1, x8
    3b9c:	mov	x8, xzr
    3ba0:	mov	x2, x8
    3ba4:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    3ba8:	stur	x0, [x29, #-24]
    3bac:	ldur	x8, [x29, #-16]
    3bb0:	ldr	x10, [x8]
    3bb4:	add	x10, x10, #0x1
    3bb8:	str	x10, [x8]
    3bbc:	str	x10, [sp, #32]
    3bc0:	b	3be4 <pipecmd_new_argstr@@Base+0x3c8>
    3bc4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    3bc8:	add	x0, x0, #0x5f9
    3bcc:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    3bd0:	add	x1, x1, #0xe3b
    3bd4:	mov	w2, #0xef                  	// #239
    3bd8:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    3bdc:	add	x3, x3, #0x61c
    3be0:	bl	2df0 <__assert_fail@plt>
    3be4:	b	3920 <pipecmd_new_argstr@@Base+0x104>
    3be8:	ldr	w8, [sp, #28]
    3bec:	cbz	w8, 3c04 <pipecmd_new_argstr@@Base+0x3e8>
    3bf0:	ldur	x0, [x29, #-24]
    3bf4:	bl	2c00 <free@plt>
    3bf8:	mov	x8, xzr
    3bfc:	stur	x8, [x29, #-8]
    3c00:	b	3c5c <pipecmd_new_argstr@@Base+0x440>
    3c04:	ldr	x8, [sp, #32]
    3c08:	ldur	x9, [x29, #-16]
    3c0c:	ldr	x9, [x9]
    3c10:	cmp	x8, x9
    3c14:	b.cs	3c54 <pipecmd_new_argstr@@Base+0x438>  // b.hs, b.nlast
    3c18:	ldr	x0, [sp, #32]
    3c1c:	ldur	x8, [x29, #-16]
    3c20:	ldr	x8, [x8]
    3c24:	ldr	x9, [sp, #32]
    3c28:	subs	x1, x8, x9
    3c2c:	bl	b648 <pipeline_peekline@@Base+0x1410>
    3c30:	str	x0, [sp, #8]
    3c34:	ldur	x0, [x29, #-24]
    3c38:	ldr	x1, [sp, #8]
    3c3c:	mov	x8, xzr
    3c40:	mov	x2, x8
    3c44:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    3c48:	stur	x0, [x29, #-24]
    3c4c:	ldr	x0, [sp, #8]
    3c50:	bl	2c00 <free@plt>
    3c54:	ldur	x8, [x29, #-24]
    3c58:	stur	x8, [x29, #-8]
    3c5c:	ldur	x0, [x29, #-8]
    3c60:	ldp	x29, x30, [sp, #64]
    3c64:	add	sp, sp, #0x50
    3c68:	ret

0000000000003c6c <pipecmd_new_function@@Base>:
    3c6c:	sub	sp, sp, #0x60
    3c70:	stp	x29, x30, [sp, #80]
    3c74:	add	x29, sp, #0x50
    3c78:	mov	x8, #0x68                  	// #104
    3c7c:	mov	w9, #0x1                   	// #1
    3c80:	mov	w10, #0xffffffff            	// #-1
    3c84:	mov	x11, xzr
    3c88:	mov	w12, #0x4                   	// #4
    3c8c:	mov	x13, #0x10                  	// #16
    3c90:	stur	x0, [x29, #-8]
    3c94:	stur	x1, [x29, #-16]
    3c98:	stur	x2, [x29, #-24]
    3c9c:	stur	x3, [x29, #-32]
    3ca0:	mov	x0, x8
    3ca4:	str	w9, [sp, #28]
    3ca8:	str	w10, [sp, #24]
    3cac:	str	x11, [sp, #16]
    3cb0:	str	w12, [sp, #12]
    3cb4:	str	x13, [sp]
    3cb8:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    3cbc:	str	x0, [sp, #40]
    3cc0:	ldr	x8, [sp, #40]
    3cc4:	ldr	w9, [sp, #28]
    3cc8:	str	w9, [x8]
    3ccc:	ldur	x0, [x29, #-8]
    3cd0:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    3cd4:	ldr	x8, [sp, #40]
    3cd8:	str	x0, [x8, #8]
    3cdc:	ldr	x8, [sp, #40]
    3ce0:	str	wzr, [x8, #16]
    3ce4:	ldr	x8, [sp, #40]
    3ce8:	str	wzr, [x8, #20]
    3cec:	ldr	x8, [sp, #40]
    3cf0:	ldr	w9, [sp, #24]
    3cf4:	str	w9, [x8, #24]
    3cf8:	ldr	x8, [sp, #40]
    3cfc:	ldr	x11, [sp, #16]
    3d00:	str	x11, [x8, #32]
    3d04:	ldr	x8, [sp, #40]
    3d08:	str	wzr, [x8, #40]
    3d0c:	ldr	x8, [sp, #40]
    3d10:	ldr	w10, [sp, #12]
    3d14:	str	w10, [x8, #44]
    3d18:	ldr	x8, [sp, #40]
    3d1c:	ldrsw	x0, [x8, #44]
    3d20:	ldr	x1, [sp]
    3d24:	bl	b16c <pipeline_peekline@@Base+0xf34>
    3d28:	ldr	x8, [sp, #40]
    3d2c:	str	x0, [x8, #48]
    3d30:	ldr	x8, [sp, #40]
    3d34:	ldr	x11, [sp, #16]
    3d38:	str	x11, [x8, #56]
    3d3c:	ldr	x8, [sp, #40]
    3d40:	str	x11, [x8, #64]
    3d44:	ldr	x8, [sp, #40]
    3d48:	str	x11, [x8, #72]
    3d4c:	ldr	x8, [sp, #40]
    3d50:	add	x8, x8, #0x50
    3d54:	str	x8, [sp, #32]
    3d58:	ldur	x8, [x29, #-16]
    3d5c:	ldr	x13, [sp, #32]
    3d60:	str	x8, [x13]
    3d64:	ldur	x8, [x29, #-24]
    3d68:	ldr	x13, [sp, #32]
    3d6c:	str	x8, [x13, #8]
    3d70:	ldur	x8, [x29, #-32]
    3d74:	ldr	x13, [sp, #32]
    3d78:	str	x8, [x13, #16]
    3d7c:	ldr	x0, [sp, #40]
    3d80:	ldp	x29, x30, [sp, #80]
    3d84:	add	sp, sp, #0x60
    3d88:	ret

0000000000003d8c <pipecmd_new_sequencev@@Base>:
    3d8c:	sub	sp, sp, #0x80
    3d90:	stp	x29, x30, [sp, #112]
    3d94:	add	x29, sp, #0x70
    3d98:	mov	x8, #0x68                  	// #104
    3d9c:	mov	w9, #0x2                   	// #2
    3da0:	mov	w10, #0xffffffff            	// #-1
    3da4:	mov	x11, xzr
    3da8:	mov	w12, #0x4                   	// #4
    3dac:	mov	x13, #0x10                  	// #16
    3db0:	mov	x14, #0x8                   	// #8
    3db4:	stur	x0, [x29, #-8]
    3db8:	mov	x0, x8
    3dbc:	stur	x1, [x29, #-40]
    3dc0:	stur	w9, [x29, #-44]
    3dc4:	stur	w10, [x29, #-48]
    3dc8:	str	x11, [sp, #56]
    3dcc:	str	w12, [sp, #52]
    3dd0:	str	x13, [sp, #40]
    3dd4:	str	x14, [sp, #32]
    3dd8:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    3ddc:	stur	x0, [x29, #-16]
    3de0:	ldur	x8, [x29, #-16]
    3de4:	ldur	w9, [x29, #-44]
    3de8:	str	w9, [x8]
    3dec:	ldur	x0, [x29, #-8]
    3df0:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    3df4:	ldur	x8, [x29, #-16]
    3df8:	str	x0, [x8, #8]
    3dfc:	ldur	x8, [x29, #-16]
    3e00:	str	wzr, [x8, #16]
    3e04:	ldur	x8, [x29, #-16]
    3e08:	str	wzr, [x8, #20]
    3e0c:	ldur	x8, [x29, #-16]
    3e10:	ldur	w9, [x29, #-48]
    3e14:	str	w9, [x8, #24]
    3e18:	ldur	x8, [x29, #-16]
    3e1c:	ldr	x11, [sp, #56]
    3e20:	str	x11, [x8, #32]
    3e24:	ldur	x8, [x29, #-16]
    3e28:	str	wzr, [x8, #40]
    3e2c:	ldur	x8, [x29, #-16]
    3e30:	ldr	w10, [sp, #52]
    3e34:	str	w10, [x8, #44]
    3e38:	ldur	x8, [x29, #-16]
    3e3c:	ldrsw	x0, [x8, #44]
    3e40:	ldr	x1, [sp, #40]
    3e44:	bl	b16c <pipeline_peekline@@Base+0xf34>
    3e48:	ldur	x8, [x29, #-16]
    3e4c:	str	x0, [x8, #48]
    3e50:	ldur	x8, [x29, #-16]
    3e54:	ldr	x11, [sp, #56]
    3e58:	str	x11, [x8, #56]
    3e5c:	ldur	x8, [x29, #-16]
    3e60:	str	x11, [x8, #64]
    3e64:	ldur	x8, [x29, #-16]
    3e68:	str	x11, [x8, #72]
    3e6c:	ldur	x8, [x29, #-16]
    3e70:	add	x8, x8, #0x50
    3e74:	stur	x8, [x29, #-24]
    3e78:	ldur	x8, [x29, #-24]
    3e7c:	str	wzr, [x8]
    3e80:	ldur	x8, [x29, #-24]
    3e84:	ldr	w9, [sp, #52]
    3e88:	str	w9, [x8, #4]
    3e8c:	ldur	x8, [x29, #-24]
    3e90:	ldrsw	x0, [x8, #4]
    3e94:	ldr	x1, [sp, #32]
    3e98:	bl	b16c <pipeline_peekline@@Base+0xf34>
    3e9c:	ldur	x8, [x29, #-24]
    3ea0:	str	x0, [x8, #8]
    3ea4:	ldur	x8, [x29, #-40]
    3ea8:	ldrsw	x11, [x8, #24]
    3eac:	mov	w9, w11
    3eb0:	cmp	w9, #0x0
    3eb4:	cset	w9, ge  // ge = tcont
    3eb8:	str	x11, [sp, #24]
    3ebc:	tbnz	w9, #0, 3ef4 <pipecmd_new_sequencev@@Base+0x168>
    3ec0:	ldr	x8, [sp, #24]
    3ec4:	add	w8, w8, #0x8
    3ec8:	ldur	x9, [x29, #-40]
    3ecc:	str	w8, [x9, #24]
    3ed0:	cmp	w8, #0x0
    3ed4:	cset	w8, gt
    3ed8:	tbnz	w8, #0, 3ef4 <pipecmd_new_sequencev@@Base+0x168>
    3edc:	ldur	x8, [x29, #-40]
    3ee0:	ldr	x9, [x8, #8]
    3ee4:	ldr	x10, [sp, #24]
    3ee8:	add	x9, x9, x10
    3eec:	str	x9, [sp, #16]
    3ef0:	b	3f08 <pipecmd_new_sequencev@@Base+0x17c>
    3ef4:	ldur	x8, [x29, #-40]
    3ef8:	ldr	x9, [x8]
    3efc:	add	x10, x9, #0x8
    3f00:	str	x10, [x8]
    3f04:	str	x9, [sp, #16]
    3f08:	ldr	x8, [sp, #16]
    3f0c:	ldr	x8, [x8]
    3f10:	stur	x8, [x29, #-32]
    3f14:	ldur	x8, [x29, #-32]
    3f18:	cbz	x8, 3f9c <pipecmd_new_sequencev@@Base+0x210>
    3f1c:	ldur	x0, [x29, #-16]
    3f20:	ldur	x1, [x29, #-32]
    3f24:	bl	28d0 <pipecmd_sequence_command@plt>
    3f28:	ldur	x8, [x29, #-40]
    3f2c:	ldrsw	x9, [x8, #24]
    3f30:	mov	w10, w9
    3f34:	cmp	w10, #0x0
    3f38:	cset	w10, ge  // ge = tcont
    3f3c:	str	x9, [sp, #8]
    3f40:	tbnz	w10, #0, 3f78 <pipecmd_new_sequencev@@Base+0x1ec>
    3f44:	ldr	x8, [sp, #8]
    3f48:	add	w8, w8, #0x8
    3f4c:	ldur	x9, [x29, #-40]
    3f50:	str	w8, [x9, #24]
    3f54:	cmp	w8, #0x0
    3f58:	cset	w8, gt
    3f5c:	tbnz	w8, #0, 3f78 <pipecmd_new_sequencev@@Base+0x1ec>
    3f60:	ldur	x8, [x29, #-40]
    3f64:	ldr	x9, [x8, #8]
    3f68:	ldr	x10, [sp, #8]
    3f6c:	add	x9, x9, x10
    3f70:	str	x9, [sp]
    3f74:	b	3f8c <pipecmd_new_sequencev@@Base+0x200>
    3f78:	ldur	x8, [x29, #-40]
    3f7c:	ldr	x9, [x8]
    3f80:	add	x10, x9, #0x8
    3f84:	str	x10, [x8]
    3f88:	str	x9, [sp]
    3f8c:	ldr	x8, [sp]
    3f90:	ldr	x8, [x8]
    3f94:	stur	x8, [x29, #-32]
    3f98:	b	3f14 <pipecmd_new_sequencev@@Base+0x188>
    3f9c:	ldur	x0, [x29, #-16]
    3fa0:	ldp	x29, x30, [sp, #112]
    3fa4:	add	sp, sp, #0x80
    3fa8:	ret

0000000000003fac <pipecmd_sequence_command@@Base>:
    3fac:	sub	sp, sp, #0x30
    3fb0:	stp	x29, x30, [sp, #32]
    3fb4:	add	x29, sp, #0x20
    3fb8:	stur	x0, [x29, #-8]
    3fbc:	str	x1, [sp, #16]
    3fc0:	ldur	x8, [x29, #-8]
    3fc4:	ldr	w9, [x8]
    3fc8:	cmp	w9, #0x2
    3fcc:	b.ne	3fd4 <pipecmd_sequence_command@@Base+0x28>  // b.any
    3fd0:	b	3ff4 <pipecmd_sequence_command@@Base+0x48>
    3fd4:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    3fd8:	add	x0, x0, #0xfac
    3fdc:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    3fe0:	add	x1, x1, #0xe3b
    3fe4:	mov	w2, #0x26e                 	// #622
    3fe8:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    3fec:	add	x3, x3, #0xfc9
    3ff0:	bl	2df0 <__assert_fail@plt>
    3ff4:	ldur	x8, [x29, #-8]
    3ff8:	add	x8, x8, #0x50
    3ffc:	str	x8, [sp, #8]
    4000:	ldr	x8, [sp, #8]
    4004:	ldr	w9, [x8]
    4008:	ldr	x8, [sp, #8]
    400c:	ldr	w10, [x8, #4]
    4010:	cmp	w9, w10
    4014:	b.lt	4050 <pipecmd_sequence_command@@Base+0xa4>  // b.tstop
    4018:	ldr	x8, [sp, #8]
    401c:	ldr	w9, [x8, #4]
    4020:	mov	w10, #0x2                   	// #2
    4024:	mul	w9, w9, w10
    4028:	str	w9, [x8, #4]
    402c:	ldr	x8, [sp, #8]
    4030:	ldr	x0, [x8, #8]
    4034:	ldr	x8, [sp, #8]
    4038:	ldrsw	x8, [x8, #4]
    403c:	mov	x11, #0x8                   	// #8
    4040:	mul	x1, x8, x11
    4044:	bl	b24c <pipeline_peekline@@Base+0x1014>
    4048:	ldr	x8, [sp, #8]
    404c:	str	x0, [x8, #8]
    4050:	ldr	x8, [sp, #16]
    4054:	ldr	x9, [sp, #8]
    4058:	mov	x10, #0x8                   	// #8
    405c:	ldr	x9, [x9, #8]
    4060:	ldr	x11, [sp, #8]
    4064:	ldrsw	x12, [x11]
    4068:	mov	w13, w12
    406c:	add	w13, w13, #0x1
    4070:	str	w13, [x11]
    4074:	mul	x10, x10, x12
    4078:	add	x9, x9, x10
    407c:	str	x8, [x9]
    4080:	ldp	x29, x30, [sp, #32]
    4084:	add	sp, sp, #0x30
    4088:	ret

000000000000408c <pipecmd_new_sequence@@Base>:
    408c:	sub	sp, sp, #0x130
    4090:	stp	x29, x30, [sp, #272]
    4094:	str	x28, [sp, #288]
    4098:	add	x29, sp, #0x110
    409c:	sub	x8, x29, #0x28
    40a0:	str	q7, [sp, #112]
    40a4:	str	q6, [sp, #96]
    40a8:	str	q5, [sp, #80]
    40ac:	str	q4, [sp, #64]
    40b0:	str	q3, [sp, #48]
    40b4:	str	q2, [sp, #32]
    40b8:	str	q1, [sp, #16]
    40bc:	str	q0, [sp]
    40c0:	str	x7, [sp, #184]
    40c4:	str	x6, [sp, #176]
    40c8:	str	x5, [sp, #168]
    40cc:	str	x4, [sp, #160]
    40d0:	str	x3, [sp, #152]
    40d4:	str	x2, [sp, #144]
    40d8:	str	x1, [sp, #136]
    40dc:	stur	x0, [x29, #-8]
    40e0:	mov	w9, #0xffffff80            	// #-128
    40e4:	stur	w9, [x29, #-12]
    40e8:	mov	w9, #0xffffffc8            	// #-56
    40ec:	stur	w9, [x29, #-16]
    40f0:	mov	x10, sp
    40f4:	add	x10, x10, #0x80
    40f8:	stur	x10, [x29, #-24]
    40fc:	add	x10, sp, #0x88
    4100:	add	x10, x10, #0x38
    4104:	stur	x10, [x29, #-32]
    4108:	add	x10, x29, #0x20
    410c:	stur	x10, [x29, #-40]
    4110:	ldur	x0, [x29, #-8]
    4114:	ldr	q0, [x8]
    4118:	ldr	q1, [x8, #16]
    411c:	stur	q1, [x29, #-64]
    4120:	stur	q0, [x29, #-80]
    4124:	sub	x1, x29, #0x50
    4128:	bl	2c50 <pipecmd_new_sequencev@plt>
    412c:	stur	x0, [x29, #-48]
    4130:	ldur	x0, [x29, #-48]
    4134:	ldr	x28, [sp, #288]
    4138:	ldp	x29, x30, [sp, #272]
    413c:	add	sp, sp, #0x130
    4140:	ret

0000000000004144 <pipecmd_new_passthrough@@Base>:
    4144:	stp	x29, x30, [sp, #-16]!
    4148:	mov	x29, sp
    414c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    4150:	add	x0, x0, #0xe17
    4154:	adrp	x1, 4000 <pipecmd_sequence_command@@Base+0x54>
    4158:	add	x1, x1, #0x174
    415c:	mov	x8, xzr
    4160:	mov	x2, x8
    4164:	mov	x3, x8
    4168:	bl	2c80 <pipecmd_new_function@plt>
    416c:	ldp	x29, x30, [sp], #16
    4170:	ret
    4174:	stp	x29, x30, [sp, #-32]!
    4178:	str	x28, [sp, #16]
    417c:	mov	x29, sp
    4180:	sub	sp, sp, #0x1, lsl #12
    4184:	sub	sp, sp, #0x10
    4188:	stur	x0, [x29, #-8]
    418c:	mov	w8, wzr
    4190:	mov	w0, w8
    4194:	add	x1, sp, #0x8
    4198:	mov	x2, #0x1000                	// #4096
    419c:	bl	aa50 <pipeline_peekline@@Base+0x818>
    41a0:	str	w0, [sp, #4]
    41a4:	ldr	w8, [sp, #4]
    41a8:	cmp	w8, #0x0
    41ac:	cset	w8, gt
    41b0:	tbnz	w8, #0, 41b8 <pipecmd_new_passthrough@@Base+0x74>
    41b4:	b	41dc <pipecmd_new_passthrough@@Base+0x98>
    41b8:	ldrsw	x2, [sp, #4]
    41bc:	mov	w0, #0x1                   	// #1
    41c0:	add	x1, sp, #0x8
    41c4:	bl	a6ec <pipeline_peekline@@Base+0x4b4>
    41c8:	ldrsw	x8, [sp, #4]
    41cc:	cmp	x0, x8
    41d0:	b.cs	41d8 <pipecmd_new_passthrough@@Base+0x94>  // b.hs, b.nlast
    41d4:	b	41dc <pipecmd_new_passthrough@@Base+0x98>
    41d8:	b	418c <pipecmd_new_passthrough@@Base+0x48>
    41dc:	add	sp, sp, #0x1, lsl #12
    41e0:	add	sp, sp, #0x10
    41e4:	ldr	x28, [sp, #16]
    41e8:	ldp	x29, x30, [sp], #32
    41ec:	ret

00000000000041f0 <pipecmd_dup@@Base>:
    41f0:	sub	sp, sp, #0xa0
    41f4:	stp	x29, x30, [sp, #144]
    41f8:	add	x29, sp, #0x90
    41fc:	mov	x8, #0x68                  	// #104
    4200:	adrp	x9, f000 <pipeline_peekline@@Base+0x4dc8>
    4204:	add	x9, x9, #0xe3b
    4208:	adrp	x10, f000 <pipeline_peekline@@Base+0x4dc8>
    420c:	add	x10, x10, #0xe46
    4210:	stur	x0, [x29, #-8]
    4214:	mov	x0, x8
    4218:	str	x9, [sp, #64]
    421c:	str	x10, [sp, #56]
    4220:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    4224:	stur	x0, [x29, #-16]
    4228:	ldur	x8, [x29, #-8]
    422c:	ldr	w11, [x8]
    4230:	ldur	x8, [x29, #-16]
    4234:	str	w11, [x8]
    4238:	ldur	x8, [x29, #-8]
    423c:	ldr	x0, [x8, #8]
    4240:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4244:	ldur	x8, [x29, #-16]
    4248:	str	x0, [x8, #8]
    424c:	ldur	x8, [x29, #-8]
    4250:	ldr	w11, [x8, #16]
    4254:	ldur	x8, [x29, #-16]
    4258:	str	w11, [x8, #16]
    425c:	ldur	x8, [x29, #-8]
    4260:	ldr	w11, [x8, #20]
    4264:	ldur	x8, [x29, #-16]
    4268:	str	w11, [x8, #20]
    426c:	ldur	x8, [x29, #-8]
    4270:	ldr	w11, [x8, #24]
    4274:	ldur	x8, [x29, #-16]
    4278:	str	w11, [x8, #24]
    427c:	ldur	x8, [x29, #-8]
    4280:	ldr	x8, [x8, #32]
    4284:	cbz	x8, 429c <pipecmd_dup@@Base+0xac>
    4288:	ldur	x8, [x29, #-8]
    428c:	ldr	x0, [x8, #32]
    4290:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4294:	str	x0, [sp, #48]
    4298:	b	42a4 <pipecmd_dup@@Base+0xb4>
    429c:	mov	x8, xzr
    42a0:	str	x8, [sp, #48]
    42a4:	ldr	x8, [sp, #48]
    42a8:	ldur	x9, [x29, #-16]
    42ac:	str	x8, [x9, #32]
    42b0:	ldur	x8, [x29, #-8]
    42b4:	ldr	w10, [x8, #40]
    42b8:	ldur	x8, [x29, #-16]
    42bc:	str	w10, [x8, #40]
    42c0:	ldur	x8, [x29, #-8]
    42c4:	ldr	w10, [x8, #44]
    42c8:	ldur	x8, [x29, #-16]
    42cc:	str	w10, [x8, #44]
    42d0:	ldur	x8, [x29, #-16]
    42d4:	ldr	w10, [x8, #40]
    42d8:	ldur	x8, [x29, #-16]
    42dc:	ldr	w11, [x8, #44]
    42e0:	cmp	w10, w11
    42e4:	b.gt	42ec <pipecmd_dup@@Base+0xfc>
    42e8:	b	4304 <pipecmd_dup@@Base+0x114>
    42ec:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    42f0:	add	x0, x0, #0xe1b
    42f4:	ldr	x1, [sp, #64]
    42f8:	mov	w2, #0x198                 	// #408
    42fc:	ldr	x3, [sp, #56]
    4300:	bl	2df0 <__assert_fail@plt>
    4304:	ldur	x8, [x29, #-16]
    4308:	ldrsw	x8, [x8, #44]
    430c:	mov	x9, #0x10                  	// #16
    4310:	mul	x0, x8, x9
    4314:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    4318:	ldur	x8, [x29, #-16]
    431c:	str	x0, [x8, #48]
    4320:	ldur	x8, [x29, #-8]
    4324:	ldr	x8, [x8, #56]
    4328:	ldur	x9, [x29, #-16]
    432c:	str	x8, [x9, #56]
    4330:	ldur	x8, [x29, #-8]
    4334:	ldr	x8, [x8, #64]
    4338:	ldur	x9, [x29, #-16]
    433c:	str	x8, [x9, #64]
    4340:	ldur	x8, [x29, #-8]
    4344:	ldr	x8, [x8, #72]
    4348:	ldur	x9, [x29, #-16]
    434c:	str	x8, [x9, #72]
    4350:	stur	wzr, [x29, #-20]
    4354:	ldur	w8, [x29, #-20]
    4358:	ldur	x9, [x29, #-8]
    435c:	ldr	w10, [x9, #40]
    4360:	cmp	w8, w10
    4364:	b.ge	4454 <pipecmd_dup@@Base+0x264>  // b.tcont
    4368:	ldur	x8, [x29, #-8]
    436c:	ldr	x8, [x8, #48]
    4370:	ldursw	x9, [x29, #-20]
    4374:	mov	x10, #0x10                  	// #16
    4378:	mul	x9, x10, x9
    437c:	add	x8, x8, x9
    4380:	ldr	x8, [x8]
    4384:	cbz	x8, 43b0 <pipecmd_dup@@Base+0x1c0>
    4388:	ldur	x8, [x29, #-8]
    438c:	ldr	x8, [x8, #48]
    4390:	ldursw	x9, [x29, #-20]
    4394:	mov	x10, #0x10                  	// #16
    4398:	mul	x9, x10, x9
    439c:	add	x8, x8, x9
    43a0:	ldr	x0, [x8]
    43a4:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    43a8:	str	x0, [sp, #40]
    43ac:	b	43b8 <pipecmd_dup@@Base+0x1c8>
    43b0:	mov	x8, xzr
    43b4:	str	x8, [sp, #40]
    43b8:	ldr	x8, [sp, #40]
    43bc:	ldur	x9, [x29, #-16]
    43c0:	ldr	x9, [x9, #48]
    43c4:	ldursw	x10, [x29, #-20]
    43c8:	mov	x11, #0x10                  	// #16
    43cc:	mul	x10, x11, x10
    43d0:	add	x9, x9, x10
    43d4:	str	x8, [x9]
    43d8:	ldur	x8, [x29, #-8]
    43dc:	ldr	x8, [x8, #48]
    43e0:	ldursw	x9, [x29, #-20]
    43e4:	mul	x9, x11, x9
    43e8:	add	x8, x8, x9
    43ec:	ldr	x8, [x8, #8]
    43f0:	cbz	x8, 441c <pipecmd_dup@@Base+0x22c>
    43f4:	ldur	x8, [x29, #-8]
    43f8:	ldr	x8, [x8, #48]
    43fc:	ldursw	x9, [x29, #-20]
    4400:	mov	x10, #0x10                  	// #16
    4404:	mul	x9, x10, x9
    4408:	add	x8, x8, x9
    440c:	ldr	x0, [x8, #8]
    4410:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4414:	str	x0, [sp, #32]
    4418:	b	4424 <pipecmd_dup@@Base+0x234>
    441c:	mov	x8, xzr
    4420:	str	x8, [sp, #32]
    4424:	ldr	x8, [sp, #32]
    4428:	ldur	x9, [x29, #-16]
    442c:	ldr	x9, [x9, #48]
    4430:	ldursw	x10, [x29, #-20]
    4434:	mov	x11, #0x10                  	// #16
    4438:	mul	x10, x11, x10
    443c:	add	x9, x9, x10
    4440:	str	x8, [x9, #8]
    4444:	ldur	w8, [x29, #-20]
    4448:	add	w8, w8, #0x1
    444c:	stur	w8, [x29, #-20]
    4450:	b	4354 <pipecmd_dup@@Base+0x164>
    4454:	ldur	x8, [x29, #-16]
    4458:	ldr	w9, [x8]
    445c:	str	w9, [sp, #28]
    4460:	cbz	w9, 4488 <pipecmd_dup@@Base+0x298>
    4464:	b	4468 <pipecmd_dup@@Base+0x278>
    4468:	ldr	w8, [sp, #28]
    446c:	cmp	w8, #0x1
    4470:	b.eq	45a0 <pipecmd_dup@@Base+0x3b0>  // b.none
    4474:	b	4478 <pipecmd_dup@@Base+0x288>
    4478:	ldr	w8, [sp, #28]
    447c:	cmp	w8, #0x2
    4480:	b.eq	45ec <pipecmd_dup@@Base+0x3fc>  // b.none
    4484:	b	46dc <pipecmd_dup@@Base+0x4ec>
    4488:	ldur	x8, [x29, #-8]
    448c:	add	x8, x8, #0x50
    4490:	stur	x8, [x29, #-32]
    4494:	ldur	x8, [x29, #-16]
    4498:	add	x8, x8, #0x50
    449c:	stur	x8, [x29, #-40]
    44a0:	ldur	x8, [x29, #-32]
    44a4:	ldr	w9, [x8]
    44a8:	ldur	x8, [x29, #-40]
    44ac:	str	w9, [x8]
    44b0:	ldur	x8, [x29, #-32]
    44b4:	ldr	w9, [x8, #4]
    44b8:	ldur	x8, [x29, #-40]
    44bc:	str	w9, [x8, #4]
    44c0:	ldur	x8, [x29, #-40]
    44c4:	ldr	w9, [x8]
    44c8:	ldur	x8, [x29, #-40]
    44cc:	ldr	w10, [x8, #4]
    44d0:	cmp	w9, w10
    44d4:	b.ge	44dc <pipecmd_dup@@Base+0x2ec>  // b.tcont
    44d8:	b	44f4 <pipecmd_dup@@Base+0x304>
    44dc:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    44e0:	add	x0, x0, #0xe66
    44e4:	ldr	x1, [sp, #64]
    44e8:	mov	w2, #0x1ad                 	// #429
    44ec:	ldr	x3, [sp, #56]
    44f0:	bl	2df0 <__assert_fail@plt>
    44f4:	ldur	x8, [x29, #-40]
    44f8:	ldrsw	x8, [x8, #4]
    44fc:	mov	x9, #0x8                   	// #8
    4500:	mul	x0, x8, x9
    4504:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    4508:	ldur	x8, [x29, #-40]
    450c:	str	x0, [x8, #8]
    4510:	stur	wzr, [x29, #-20]
    4514:	ldur	w8, [x29, #-20]
    4518:	ldur	x9, [x29, #-32]
    451c:	ldr	w10, [x9]
    4520:	cmp	w8, w10
    4524:	b.ge	4578 <pipecmd_dup@@Base+0x388>  // b.tcont
    4528:	ldur	x8, [x29, #-32]
    452c:	mov	x9, #0x8                   	// #8
    4530:	ldr	x8, [x8, #8]
    4534:	ldursw	x10, [x29, #-20]
    4538:	mul	x10, x9, x10
    453c:	add	x8, x8, x10
    4540:	ldr	x0, [x8]
    4544:	str	x9, [sp, #16]
    4548:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    454c:	ldur	x8, [x29, #-40]
    4550:	ldr	x8, [x8, #8]
    4554:	ldursw	x9, [x29, #-20]
    4558:	ldr	x10, [sp, #16]
    455c:	mul	x9, x10, x9
    4560:	add	x8, x8, x9
    4564:	str	x0, [x8]
    4568:	ldur	w8, [x29, #-20]
    456c:	add	w8, w8, #0x1
    4570:	stur	w8, [x29, #-20]
    4574:	b	4514 <pipecmd_dup@@Base+0x324>
    4578:	ldur	x8, [x29, #-40]
    457c:	mov	x9, #0x8                   	// #8
    4580:	ldr	x8, [x8, #8]
    4584:	ldur	x10, [x29, #-32]
    4588:	ldrsw	x10, [x10]
    458c:	mul	x9, x9, x10
    4590:	add	x8, x8, x9
    4594:	mov	x9, xzr
    4598:	str	x9, [x8]
    459c:	b	46dc <pipecmd_dup@@Base+0x4ec>
    45a0:	ldur	x8, [x29, #-8]
    45a4:	add	x8, x8, #0x50
    45a8:	stur	x8, [x29, #-48]
    45ac:	ldur	x8, [x29, #-16]
    45b0:	add	x8, x8, #0x50
    45b4:	stur	x8, [x29, #-56]
    45b8:	ldur	x8, [x29, #-48]
    45bc:	ldr	x8, [x8]
    45c0:	ldur	x9, [x29, #-56]
    45c4:	str	x8, [x9]
    45c8:	ldur	x8, [x29, #-48]
    45cc:	ldr	x8, [x8, #8]
    45d0:	ldur	x9, [x29, #-56]
    45d4:	str	x8, [x9, #8]
    45d8:	ldur	x8, [x29, #-48]
    45dc:	ldr	x8, [x8, #16]
    45e0:	ldur	x9, [x29, #-56]
    45e4:	str	x8, [x9, #16]
    45e8:	b	46dc <pipecmd_dup@@Base+0x4ec>
    45ec:	ldur	x8, [x29, #-8]
    45f0:	add	x8, x8, #0x50
    45f4:	stur	x8, [x29, #-64]
    45f8:	ldur	x8, [x29, #-16]
    45fc:	add	x8, x8, #0x50
    4600:	str	x8, [sp, #72]
    4604:	ldur	x8, [x29, #-64]
    4608:	ldr	w9, [x8]
    460c:	ldr	x8, [sp, #72]
    4610:	str	w9, [x8]
    4614:	ldur	x8, [x29, #-64]
    4618:	ldr	w9, [x8, #4]
    461c:	ldr	x8, [sp, #72]
    4620:	str	w9, [x8, #4]
    4624:	ldr	x8, [sp, #72]
    4628:	ldr	w9, [x8]
    462c:	ldr	x8, [sp, #72]
    4630:	ldr	w10, [x8, #4]
    4634:	cmp	w9, w10
    4638:	b.gt	4640 <pipecmd_dup@@Base+0x450>
    463c:	b	4658 <pipecmd_dup@@Base+0x468>
    4640:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    4644:	add	x0, x0, #0xe88
    4648:	ldr	x1, [sp, #64]
    464c:	mov	w2, #0x1c9                 	// #457
    4650:	ldr	x3, [sp, #56]
    4654:	bl	2df0 <__assert_fail@plt>
    4658:	ldr	x8, [sp, #72]
    465c:	ldrsw	x8, [x8, #4]
    4660:	mov	x9, #0x8                   	// #8
    4664:	mul	x0, x8, x9
    4668:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    466c:	ldr	x8, [sp, #72]
    4670:	str	x0, [x8, #8]
    4674:	stur	wzr, [x29, #-20]
    4678:	ldur	w8, [x29, #-20]
    467c:	ldur	x9, [x29, #-64]
    4680:	ldr	w10, [x9]
    4684:	cmp	w8, w10
    4688:	b.ge	46dc <pipecmd_dup@@Base+0x4ec>  // b.tcont
    468c:	ldur	x8, [x29, #-64]
    4690:	mov	x9, #0x8                   	// #8
    4694:	ldr	x8, [x8, #8]
    4698:	ldursw	x10, [x29, #-20]
    469c:	mul	x10, x9, x10
    46a0:	add	x8, x8, x10
    46a4:	ldr	x0, [x8]
    46a8:	str	x9, [sp, #8]
    46ac:	bl	2d70 <pipecmd_dup@plt>
    46b0:	ldr	x8, [sp, #72]
    46b4:	ldr	x8, [x8, #8]
    46b8:	ldursw	x9, [x29, #-20]
    46bc:	ldr	x10, [sp, #8]
    46c0:	mul	x9, x10, x9
    46c4:	add	x8, x8, x9
    46c8:	str	x0, [x8]
    46cc:	ldur	w8, [x29, #-20]
    46d0:	add	w8, w8, #0x1
    46d4:	stur	w8, [x29, #-20]
    46d8:	b	4678 <pipecmd_dup@@Base+0x488>
    46dc:	ldur	x0, [x29, #-16]
    46e0:	ldp	x29, x30, [sp, #144]
    46e4:	add	sp, sp, #0xa0
    46e8:	ret

00000000000046ec <pipecmd_argf@@Base>:
    46ec:	sub	sp, sp, #0x130
    46f0:	stp	x29, x30, [sp, #272]
    46f4:	str	x28, [sp, #288]
    46f8:	add	x29, sp, #0x110
    46fc:	str	q7, [sp, #112]
    4700:	str	q6, [sp, #96]
    4704:	str	q5, [sp, #80]
    4708:	str	q4, [sp, #64]
    470c:	str	q3, [sp, #48]
    4710:	str	q2, [sp, #32]
    4714:	str	q1, [sp, #16]
    4718:	str	q0, [sp]
    471c:	str	x7, [sp, #168]
    4720:	str	x6, [sp, #160]
    4724:	str	x5, [sp, #152]
    4728:	str	x4, [sp, #144]
    472c:	str	x3, [sp, #136]
    4730:	str	x2, [sp, #128]
    4734:	stur	x0, [x29, #-8]
    4738:	stur	x1, [x29, #-16]
    473c:	mov	w8, #0xffffff80            	// #-128
    4740:	stur	w8, [x29, #-20]
    4744:	mov	w8, #0xffffffd0            	// #-48
    4748:	stur	w8, [x29, #-24]
    474c:	mov	x9, sp
    4750:	add	x9, x9, #0x80
    4754:	stur	x9, [x29, #-32]
    4758:	add	x9, sp, #0x80
    475c:	add	x9, x9, #0x30
    4760:	stur	x9, [x29, #-40]
    4764:	add	x9, x29, #0x20
    4768:	stur	x9, [x29, #-48]
    476c:	ldur	x0, [x29, #-16]
    4770:	ldur	q0, [x29, #-48]
    4774:	ldur	q1, [x29, #-32]
    4778:	stur	q1, [x29, #-80]
    477c:	stur	q0, [x29, #-96]
    4780:	sub	x1, x29, #0x60
    4784:	bl	b688 <pipeline_peekline@@Base+0x1450>
    4788:	stur	x0, [x29, #-56]
    478c:	ldur	x0, [x29, #-8]
    4790:	ldur	x1, [x29, #-56]
    4794:	bl	2970 <pipecmd_arg@plt>
    4798:	ldur	x0, [x29, #-56]
    479c:	bl	2c00 <free@plt>
    47a0:	ldr	x28, [sp, #288]
    47a4:	ldp	x29, x30, [sp, #272]
    47a8:	add	sp, sp, #0x130
    47ac:	ret

00000000000047b0 <pipecmd_args@@Base>:
    47b0:	sub	sp, sp, #0x140
    47b4:	stp	x29, x30, [sp, #288]
    47b8:	str	x28, [sp, #304]
    47bc:	add	x29, sp, #0x120
    47c0:	sub	x8, x29, #0x28
    47c4:	str	q7, [sp, #128]
    47c8:	str	q6, [sp, #112]
    47cc:	str	q5, [sp, #96]
    47d0:	str	q4, [sp, #80]
    47d4:	str	q3, [sp, #64]
    47d8:	str	q2, [sp, #48]
    47dc:	str	q1, [sp, #32]
    47e0:	str	q0, [sp, #16]
    47e4:	stur	x7, [x29, #-88]
    47e8:	stur	x6, [x29, #-96]
    47ec:	stur	x5, [x29, #-104]
    47f0:	stur	x4, [x29, #-112]
    47f4:	stur	x3, [x29, #-120]
    47f8:	stur	x2, [x29, #-128]
    47fc:	stur	x1, [x29, #-136]
    4800:	stur	x0, [x29, #-8]
    4804:	ldur	x9, [x29, #-8]
    4808:	ldr	w10, [x9]
    480c:	str	x8, [sp, #8]
    4810:	cbnz	w10, 481c <pipecmd_args@@Base+0x6c>
    4814:	b	4818 <pipecmd_args@@Base+0x68>
    4818:	b	483c <pipecmd_args@@Base+0x8c>
    481c:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    4820:	add	x0, x0, #0xeb4
    4824:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    4828:	add	x1, x1, #0xe3b
    482c:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    4830:	add	x3, x3, #0xf3c
    4834:	mov	w2, #0x207                 	// #519
    4838:	bl	2df0 <__assert_fail@plt>
    483c:	mov	w8, #0xffffff80            	// #-128
    4840:	stur	w8, [x29, #-12]
    4844:	mov	w8, #0xffffffc8            	// #-56
    4848:	stur	w8, [x29, #-16]
    484c:	add	x9, x29, #0x20
    4850:	stur	x9, [x29, #-40]
    4854:	add	x9, sp, #0x10
    4858:	add	x9, x9, #0x80
    485c:	stur	x9, [x29, #-24]
    4860:	sub	x9, x29, #0x88
    4864:	add	x9, x9, #0x38
    4868:	stur	x9, [x29, #-32]
    486c:	ldur	x0, [x29, #-8]
    4870:	ldr	x9, [sp, #8]
    4874:	ldr	q0, [x9]
    4878:	ldr	q1, [x9, #16]
    487c:	stur	q1, [x29, #-64]
    4880:	stur	q0, [x29, #-80]
    4884:	sub	x1, x29, #0x50
    4888:	bl	2b90 <pipecmd_argv@plt>
    488c:	ldr	x28, [sp, #304]
    4890:	ldp	x29, x30, [sp, #288]
    4894:	add	sp, sp, #0x140
    4898:	ret

000000000000489c <pipecmd_argstr@@Base>:
    489c:	sub	sp, sp, #0x30
    48a0:	stp	x29, x30, [sp, #32]
    48a4:	add	x29, sp, #0x20
    48a8:	stur	x0, [x29, #-8]
    48ac:	str	x1, [sp, #16]
    48b0:	ldur	x8, [x29, #-8]
    48b4:	ldr	w9, [x8]
    48b8:	cbnz	w9, 48c0 <pipecmd_argstr@@Base+0x24>
    48bc:	b	48e0 <pipecmd_argstr@@Base+0x44>
    48c0:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    48c4:	add	x0, x0, #0xeb4
    48c8:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    48cc:	add	x1, x1, #0xe3b
    48d0:	mov	w2, #0x212                 	// #530
    48d4:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    48d8:	add	x3, x3, #0xf5e
    48dc:	bl	2df0 <__assert_fail@plt>
    48e0:	add	x0, sp, #0x10
    48e4:	bl	38f8 <pipecmd_new_argstr@@Base+0xdc>
    48e8:	str	x0, [sp, #8]
    48ec:	cbz	x0, 4908 <pipecmd_argstr@@Base+0x6c>
    48f0:	ldur	x0, [x29, #-8]
    48f4:	ldr	x1, [sp, #8]
    48f8:	bl	2970 <pipecmd_arg@plt>
    48fc:	ldr	x0, [sp, #8]
    4900:	bl	2c00 <free@plt>
    4904:	b	48e0 <pipecmd_argstr@@Base+0x44>
    4908:	ldp	x29, x30, [sp, #32]
    490c:	add	sp, sp, #0x30
    4910:	ret

0000000000004914 <pipecmd_get_nargs@@Base>:
    4914:	sub	sp, sp, #0x20
    4918:	stp	x29, x30, [sp, #16]
    491c:	add	x29, sp, #0x10
    4920:	str	x0, [sp, #8]
    4924:	ldr	x8, [sp, #8]
    4928:	ldr	w9, [x8]
    492c:	cbnz	w9, 4934 <pipecmd_get_nargs@@Base+0x20>
    4930:	b	4954 <pipecmd_get_nargs@@Base+0x40>
    4934:	adrp	x0, f000 <pipeline_peekline@@Base+0x4dc8>
    4938:	add	x0, x0, #0xeb4
    493c:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    4940:	add	x1, x1, #0xe3b
    4944:	mov	w2, #0x21e                 	// #542
    4948:	adrp	x3, f000 <pipeline_peekline@@Base+0x4dc8>
    494c:	add	x3, x3, #0xf8b
    4950:	bl	2df0 <__assert_fail@plt>
    4954:	ldr	x8, [sp, #8]
    4958:	add	x8, x8, #0x50
    495c:	str	x8, [sp]
    4960:	ldr	x8, [sp]
    4964:	ldr	w0, [x8]
    4968:	ldp	x29, x30, [sp, #16]
    496c:	add	sp, sp, #0x20
    4970:	ret

0000000000004974 <pipecmd_nice@@Base>:
    4974:	sub	sp, sp, #0x10
    4978:	str	x0, [sp, #8]
    497c:	str	w1, [sp, #4]
    4980:	ldr	w8, [sp, #4]
    4984:	ldr	x9, [sp, #8]
    4988:	str	w8, [x9, #16]
    498c:	add	sp, sp, #0x10
    4990:	ret

0000000000004994 <pipecmd_discard_err@@Base>:
    4994:	sub	sp, sp, #0x10
    4998:	str	x0, [sp, #8]
    499c:	str	w1, [sp, #4]
    49a0:	ldr	w8, [sp, #4]
    49a4:	ldr	x9, [sp, #8]
    49a8:	str	w8, [x9, #20]
    49ac:	add	sp, sp, #0x10
    49b0:	ret

00000000000049b4 <pipecmd_chdir@@Base>:
    49b4:	sub	sp, sp, #0x20
    49b8:	stp	x29, x30, [sp, #16]
    49bc:	add	x29, sp, #0x10
    49c0:	str	x0, [sp, #8]
    49c4:	str	x1, [sp]
    49c8:	ldr	x8, [sp, #8]
    49cc:	ldr	x0, [x8, #32]
    49d0:	bl	2c00 <free@plt>
    49d4:	ldr	x0, [sp]
    49d8:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    49dc:	ldr	x8, [sp, #8]
    49e0:	str	x0, [x8, #32]
    49e4:	ldp	x29, x30, [sp, #16]
    49e8:	add	sp, sp, #0x20
    49ec:	ret

00000000000049f0 <pipecmd_fchdir@@Base>:
    49f0:	sub	sp, sp, #0x10
    49f4:	str	x0, [sp, #8]
    49f8:	str	w1, [sp, #4]
    49fc:	ldr	w8, [sp, #4]
    4a00:	ldr	x9, [sp, #8]
    4a04:	str	w8, [x9, #24]
    4a08:	add	sp, sp, #0x10
    4a0c:	ret

0000000000004a10 <pipecmd_setenv@@Base>:
    4a10:	sub	sp, sp, #0x30
    4a14:	stp	x29, x30, [sp, #32]
    4a18:	add	x29, sp, #0x20
    4a1c:	stur	x0, [x29, #-8]
    4a20:	str	x1, [sp, #16]
    4a24:	str	x2, [sp, #8]
    4a28:	ldur	x8, [x29, #-8]
    4a2c:	ldr	w9, [x8, #40]
    4a30:	ldur	x8, [x29, #-8]
    4a34:	ldr	w10, [x8, #44]
    4a38:	cmp	w9, w10
    4a3c:	b.lt	4a78 <pipecmd_setenv@@Base+0x68>  // b.tstop
    4a40:	ldur	x8, [x29, #-8]
    4a44:	ldr	w9, [x8, #44]
    4a48:	mov	w10, #0x2                   	// #2
    4a4c:	mul	w9, w9, w10
    4a50:	str	w9, [x8, #44]
    4a54:	ldur	x8, [x29, #-8]
    4a58:	ldr	x0, [x8, #48]
    4a5c:	ldur	x8, [x29, #-8]
    4a60:	ldrsw	x8, [x8, #44]
    4a64:	mov	x11, #0x10                  	// #16
    4a68:	mul	x1, x8, x11
    4a6c:	bl	b24c <pipeline_peekline@@Base+0x1014>
    4a70:	ldur	x8, [x29, #-8]
    4a74:	str	x0, [x8, #48]
    4a78:	ldr	x0, [sp, #16]
    4a7c:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4a80:	ldur	x8, [x29, #-8]
    4a84:	ldr	x8, [x8, #48]
    4a88:	ldur	x9, [x29, #-8]
    4a8c:	ldrsw	x9, [x9, #40]
    4a90:	mov	x10, #0x10                  	// #16
    4a94:	mul	x9, x10, x9
    4a98:	add	x8, x8, x9
    4a9c:	str	x0, [x8]
    4aa0:	ldr	x0, [sp, #8]
    4aa4:	str	x10, [sp]
    4aa8:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4aac:	ldur	x8, [x29, #-8]
    4ab0:	ldr	x8, [x8, #48]
    4ab4:	ldur	x9, [x29, #-8]
    4ab8:	ldrsw	x9, [x9, #40]
    4abc:	ldr	x10, [sp]
    4ac0:	mul	x9, x10, x9
    4ac4:	add	x8, x8, x9
    4ac8:	str	x0, [x8, #8]
    4acc:	ldur	x8, [x29, #-8]
    4ad0:	ldr	w11, [x8, #40]
    4ad4:	add	w11, w11, #0x1
    4ad8:	str	w11, [x8, #40]
    4adc:	ldp	x29, x30, [sp, #32]
    4ae0:	add	sp, sp, #0x30
    4ae4:	ret

0000000000004ae8 <pipecmd_unsetenv@@Base>:
    4ae8:	sub	sp, sp, #0x20
    4aec:	stp	x29, x30, [sp, #16]
    4af0:	add	x29, sp, #0x10
    4af4:	str	x0, [sp, #8]
    4af8:	str	x1, [sp]
    4afc:	ldr	x8, [sp, #8]
    4b00:	ldr	w9, [x8, #40]
    4b04:	ldr	x8, [sp, #8]
    4b08:	ldr	w10, [x8, #44]
    4b0c:	cmp	w9, w10
    4b10:	b.lt	4b4c <pipecmd_unsetenv@@Base+0x64>  // b.tstop
    4b14:	ldr	x8, [sp, #8]
    4b18:	ldr	w9, [x8, #44]
    4b1c:	mov	w10, #0x2                   	// #2
    4b20:	mul	w9, w9, w10
    4b24:	str	w9, [x8, #44]
    4b28:	ldr	x8, [sp, #8]
    4b2c:	ldr	x0, [x8, #48]
    4b30:	ldr	x8, [sp, #8]
    4b34:	ldrsw	x8, [x8, #44]
    4b38:	mov	x11, #0x10                  	// #16
    4b3c:	mul	x1, x8, x11
    4b40:	bl	b24c <pipeline_peekline@@Base+0x1014>
    4b44:	ldr	x8, [sp, #8]
    4b48:	str	x0, [x8, #48]
    4b4c:	ldr	x0, [sp]
    4b50:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    4b54:	ldr	x8, [sp, #8]
    4b58:	ldr	x8, [x8, #48]
    4b5c:	ldr	x9, [sp, #8]
    4b60:	ldrsw	x9, [x9, #40]
    4b64:	mov	x10, #0x10                  	// #16
    4b68:	mul	x9, x10, x9
    4b6c:	add	x8, x8, x9
    4b70:	str	x0, [x8]
    4b74:	ldr	x8, [sp, #8]
    4b78:	ldr	x8, [x8, #48]
    4b7c:	ldr	x9, [sp, #8]
    4b80:	ldrsw	x9, [x9, #40]
    4b84:	mul	x9, x10, x9
    4b88:	add	x8, x8, x9
    4b8c:	mov	x9, xzr
    4b90:	str	x9, [x8, #8]
    4b94:	ldr	x8, [sp, #8]
    4b98:	ldr	w11, [x8, #40]
    4b9c:	add	w11, w11, #0x1
    4ba0:	str	w11, [x8, #40]
    4ba4:	ldp	x29, x30, [sp, #16]
    4ba8:	add	sp, sp, #0x20
    4bac:	ret

0000000000004bb0 <pipecmd_clearenv@@Base>:
    4bb0:	sub	sp, sp, #0x20
    4bb4:	stp	x29, x30, [sp, #16]
    4bb8:	add	x29, sp, #0x10
    4bbc:	str	x0, [sp, #8]
    4bc0:	ldr	x8, [sp, #8]
    4bc4:	ldr	w9, [x8, #40]
    4bc8:	ldr	x8, [sp, #8]
    4bcc:	ldr	w10, [x8, #44]
    4bd0:	cmp	w9, w10
    4bd4:	b.lt	4c10 <pipecmd_clearenv@@Base+0x60>  // b.tstop
    4bd8:	ldr	x8, [sp, #8]
    4bdc:	ldr	w9, [x8, #44]
    4be0:	mov	w10, #0x2                   	// #2
    4be4:	mul	w9, w9, w10
    4be8:	str	w9, [x8, #44]
    4bec:	ldr	x8, [sp, #8]
    4bf0:	ldr	x0, [x8, #48]
    4bf4:	ldr	x8, [sp, #8]
    4bf8:	ldrsw	x8, [x8, #44]
    4bfc:	mov	x11, #0x10                  	// #16
    4c00:	mul	x1, x8, x11
    4c04:	bl	b24c <pipeline_peekline@@Base+0x1014>
    4c08:	ldr	x8, [sp, #8]
    4c0c:	str	x0, [x8, #48]
    4c10:	ldr	x8, [sp, #8]
    4c14:	ldr	x8, [x8, #48]
    4c18:	ldr	x9, [sp, #8]
    4c1c:	ldrsw	x9, [x9, #40]
    4c20:	mov	x10, #0x10                  	// #16
    4c24:	mul	x9, x10, x9
    4c28:	add	x8, x8, x9
    4c2c:	mov	x9, xzr
    4c30:	str	x9, [x8]
    4c34:	ldr	x8, [sp, #8]
    4c38:	ldr	x8, [x8, #48]
    4c3c:	ldr	x11, [sp, #8]
    4c40:	ldrsw	x11, [x11, #40]
    4c44:	mul	x10, x10, x11
    4c48:	add	x8, x8, x10
    4c4c:	str	x9, [x8, #8]
    4c50:	ldr	x8, [sp, #8]
    4c54:	ldr	w12, [x8, #40]
    4c58:	add	w12, w12, #0x1
    4c5c:	str	w12, [x8, #40]
    4c60:	ldp	x29, x30, [sp, #16]
    4c64:	add	sp, sp, #0x20
    4c68:	ret

0000000000004c6c <pipecmd_pre_exec@@Base>:
    4c6c:	sub	sp, sp, #0x20
    4c70:	str	x0, [sp, #24]
    4c74:	str	x1, [sp, #16]
    4c78:	str	x2, [sp, #8]
    4c7c:	str	x3, [sp]
    4c80:	ldr	x8, [sp, #16]
    4c84:	ldr	x9, [sp, #24]
    4c88:	str	x8, [x9, #56]
    4c8c:	ldr	x8, [sp, #8]
    4c90:	ldr	x9, [sp, #24]
    4c94:	str	x8, [x9, #64]
    4c98:	ldr	x8, [sp]
    4c9c:	ldr	x9, [sp, #24]
    4ca0:	str	x8, [x9, #72]
    4ca4:	add	sp, sp, #0x20
    4ca8:	ret

0000000000004cac <pipecmd_dump@@Base>:
    4cac:	sub	sp, sp, #0x60
    4cb0:	stp	x29, x30, [sp, #80]
    4cb4:	add	x29, sp, #0x50
    4cb8:	stur	x0, [x29, #-8]
    4cbc:	stur	x1, [x29, #-16]
    4cc0:	ldur	x8, [x29, #-8]
    4cc4:	ldr	w9, [x8, #24]
    4cc8:	cmp	w9, #0x0
    4ccc:	cset	w9, lt  // lt = tstop
    4cd0:	tbnz	w9, #0, 4cf0 <pipecmd_dump@@Base+0x44>
    4cd4:	ldur	x0, [x29, #-16]
    4cd8:	ldur	x8, [x29, #-8]
    4cdc:	ldr	w2, [x8, #24]
    4ce0:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    4ce4:	add	x1, x1, #0xffd
    4ce8:	bl	2e50 <fprintf@plt>
    4cec:	b	4d14 <pipecmd_dump@@Base+0x68>
    4cf0:	ldur	x8, [x29, #-8]
    4cf4:	ldr	x8, [x8, #32]
    4cf8:	cbz	x8, 4d14 <pipecmd_dump@@Base+0x68>
    4cfc:	ldur	x0, [x29, #-16]
    4d00:	ldur	x8, [x29, #-8]
    4d04:	ldr	x2, [x8, #32]
    4d08:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    4d0c:	add	x1, x1, #0xd
    4d10:	bl	2e50 <fprintf@plt>
    4d14:	stur	wzr, [x29, #-20]
    4d18:	ldur	w8, [x29, #-20]
    4d1c:	ldur	x9, [x29, #-8]
    4d20:	ldr	w10, [x9, #40]
    4d24:	cmp	w8, w10
    4d28:	b.ge	4e00 <pipecmd_dump@@Base+0x154>  // b.tcont
    4d2c:	ldur	x8, [x29, #-8]
    4d30:	ldr	x8, [x8, #48]
    4d34:	ldursw	x9, [x29, #-20]
    4d38:	mov	x10, #0x10                  	// #16
    4d3c:	mul	x9, x10, x9
    4d40:	add	x8, x8, x9
    4d44:	ldr	x8, [x8]
    4d48:	cbz	x8, 4de0 <pipecmd_dump@@Base+0x134>
    4d4c:	ldur	x0, [x29, #-16]
    4d50:	ldur	x8, [x29, #-8]
    4d54:	ldr	x8, [x8, #48]
    4d58:	ldursw	x9, [x29, #-20]
    4d5c:	mov	x10, #0x10                  	// #16
    4d60:	mul	x9, x10, x9
    4d64:	add	x8, x8, x9
    4d68:	ldr	x2, [x8]
    4d6c:	ldur	x8, [x29, #-8]
    4d70:	ldr	x8, [x8, #48]
    4d74:	ldursw	x9, [x29, #-20]
    4d78:	mul	x9, x10, x9
    4d7c:	add	x8, x8, x9
    4d80:	ldr	x8, [x8, #8]
    4d84:	str	x0, [sp, #32]
    4d88:	str	x2, [sp, #24]
    4d8c:	cbz	x8, 4db4 <pipecmd_dump@@Base+0x108>
    4d90:	ldur	x8, [x29, #-8]
    4d94:	ldr	x8, [x8, #48]
    4d98:	ldursw	x9, [x29, #-20]
    4d9c:	mov	x10, #0x10                  	// #16
    4da0:	mul	x9, x10, x9
    4da4:	add	x8, x8, x9
    4da8:	ldr	x8, [x8, #8]
    4dac:	str	x8, [sp, #16]
    4db0:	b	4dc0 <pipecmd_dump@@Base+0x114>
    4db4:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    4db8:	add	x8, x8, #0x1f
    4dbc:	str	x8, [sp, #16]
    4dc0:	ldr	x8, [sp, #16]
    4dc4:	ldr	x0, [sp, #32]
    4dc8:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    4dcc:	add	x1, x1, #0x18
    4dd0:	ldr	x2, [sp, #24]
    4dd4:	mov	x3, x8
    4dd8:	bl	2e50 <fprintf@plt>
    4ddc:	b	4df0 <pipecmd_dump@@Base+0x144>
    4de0:	ldur	x1, [x29, #-16]
    4de4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    4de8:	add	x0, x0, #0x27
    4dec:	bl	28b0 <fputs@plt>
    4df0:	ldur	w8, [x29, #-20]
    4df4:	add	w8, w8, #0x1
    4df8:	stur	w8, [x29, #-20]
    4dfc:	b	4d18 <pipecmd_dump@@Base+0x6c>
    4e00:	ldur	x8, [x29, #-8]
    4e04:	ldr	w9, [x8]
    4e08:	str	w9, [sp, #12]
    4e0c:	cbz	w9, 4e34 <pipecmd_dump@@Base+0x188>
    4e10:	b	4e14 <pipecmd_dump@@Base+0x168>
    4e14:	ldr	w8, [sp, #12]
    4e18:	cmp	w8, #0x1
    4e1c:	b.eq	4eb4 <pipecmd_dump@@Base+0x208>  // b.none
    4e20:	b	4e24 <pipecmd_dump@@Base+0x178>
    4e24:	ldr	w8, [sp, #12]
    4e28:	cmp	w8, #0x2
    4e2c:	b.eq	4ec8 <pipecmd_dump@@Base+0x21c>  // b.none
    4e30:	b	4f60 <pipecmd_dump@@Base+0x2b4>
    4e34:	ldur	x8, [x29, #-8]
    4e38:	add	x8, x8, #0x50
    4e3c:	stur	x8, [x29, #-32]
    4e40:	ldur	x8, [x29, #-8]
    4e44:	ldr	x0, [x8, #8]
    4e48:	ldur	x1, [x29, #-16]
    4e4c:	bl	28b0 <fputs@plt>
    4e50:	mov	w9, #0x1                   	// #1
    4e54:	stur	w9, [x29, #-20]
    4e58:	ldur	w8, [x29, #-20]
    4e5c:	ldur	x9, [x29, #-32]
    4e60:	ldr	w10, [x9]
    4e64:	cmp	w8, w10
    4e68:	b.ge	4eb0 <pipecmd_dump@@Base+0x204>  // b.tcont
    4e6c:	ldur	x1, [x29, #-16]
    4e70:	mov	w0, #0x20                  	// #32
    4e74:	bl	2990 <putc@plt>
    4e78:	ldur	x8, [x29, #-32]
    4e7c:	mov	x9, #0x8                   	// #8
    4e80:	ldr	x8, [x8, #8]
    4e84:	ldursw	x10, [x29, #-20]
    4e88:	mul	x9, x9, x10
    4e8c:	add	x8, x8, x9
    4e90:	ldr	x8, [x8]
    4e94:	ldur	x1, [x29, #-16]
    4e98:	mov	x0, x8
    4e9c:	bl	28b0 <fputs@plt>
    4ea0:	ldur	w8, [x29, #-20]
    4ea4:	add	w8, w8, #0x1
    4ea8:	stur	w8, [x29, #-20]
    4eac:	b	4e58 <pipecmd_dump@@Base+0x1ac>
    4eb0:	b	4f60 <pipecmd_dump@@Base+0x2b4>
    4eb4:	ldur	x8, [x29, #-8]
    4eb8:	ldr	x0, [x8, #8]
    4ebc:	ldur	x1, [x29, #-16]
    4ec0:	bl	28b0 <fputs@plt>
    4ec4:	b	4f60 <pipecmd_dump@@Base+0x2b4>
    4ec8:	ldur	x8, [x29, #-8]
    4ecc:	add	x8, x8, #0x50
    4ed0:	str	x8, [sp, #40]
    4ed4:	ldur	x1, [x29, #-16]
    4ed8:	mov	w0, #0x28                  	// #40
    4edc:	bl	2990 <putc@plt>
    4ee0:	stur	wzr, [x29, #-20]
    4ee4:	ldur	w8, [x29, #-20]
    4ee8:	ldr	x9, [sp, #40]
    4eec:	ldr	w10, [x9]
    4ef0:	cmp	w8, w10
    4ef4:	b.ge	4f54 <pipecmd_dump@@Base+0x2a8>  // b.tcont
    4ef8:	ldr	x8, [sp, #40]
    4efc:	mov	x9, #0x8                   	// #8
    4f00:	ldr	x8, [x8, #8]
    4f04:	ldursw	x10, [x29, #-20]
    4f08:	mul	x9, x9, x10
    4f0c:	add	x8, x8, x9
    4f10:	ldr	x0, [x8]
    4f14:	ldur	x1, [x29, #-16]
    4f18:	bl	2c10 <pipecmd_dump@plt>
    4f1c:	ldur	w11, [x29, #-20]
    4f20:	ldr	x8, [sp, #40]
    4f24:	ldr	w12, [x8]
    4f28:	subs	w12, w12, #0x1
    4f2c:	cmp	w11, w12
    4f30:	b.ge	4f44 <pipecmd_dump@@Base+0x298>  // b.tcont
    4f34:	ldur	x1, [x29, #-16]
    4f38:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    4f3c:	add	x0, x0, #0x8
    4f40:	bl	28b0 <fputs@plt>
    4f44:	ldur	w8, [x29, #-20]
    4f48:	add	w8, w8, #0x1
    4f4c:	stur	w8, [x29, #-20]
    4f50:	b	4ee4 <pipecmd_dump@@Base+0x238>
    4f54:	ldur	x1, [x29, #-16]
    4f58:	mov	w0, #0x29                  	// #41
    4f5c:	bl	2990 <putc@plt>
    4f60:	ldur	x8, [x29, #-8]
    4f64:	ldr	w9, [x8, #24]
    4f68:	cmp	w9, #0x0
    4f6c:	cset	w9, ge  // ge = tcont
    4f70:	tbnz	w9, #0, 4f80 <pipecmd_dump@@Base+0x2d4>
    4f74:	ldur	x8, [x29, #-8]
    4f78:	ldr	x8, [x8, #32]
    4f7c:	cbz	x8, 4f8c <pipecmd_dump@@Base+0x2e0>
    4f80:	ldur	x1, [x29, #-16]
    4f84:	mov	w0, #0x29                  	// #41
    4f88:	bl	2990 <putc@plt>
    4f8c:	ldp	x29, x30, [sp, #80]
    4f90:	add	sp, sp, #0x60
    4f94:	ret

0000000000004f98 <pipecmd_tostring@@Base>:
    4f98:	sub	sp, sp, #0x70
    4f9c:	stp	x29, x30, [sp, #96]
    4fa0:	add	x29, sp, #0x60
    4fa4:	mov	x8, xzr
    4fa8:	stur	x0, [x29, #-8]
    4fac:	stur	x8, [x29, #-16]
    4fb0:	ldur	x8, [x29, #-8]
    4fb4:	ldr	w9, [x8, #24]
    4fb8:	cmp	w9, #0x0
    4fbc:	cset	w9, lt  // lt = tstop
    4fc0:	tbnz	w9, #0, 5010 <pipecmd_tostring@@Base+0x78>
    4fc4:	ldur	x8, [x29, #-8]
    4fc8:	ldr	w1, [x8, #24]
    4fcc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    4fd0:	add	x0, x0, #0x79
    4fd4:	bl	b9cc <pipeline_peekline@@Base+0x1794>
    4fd8:	stur	x0, [x29, #-32]
    4fdc:	ldur	x0, [x29, #-16]
    4fe0:	ldur	x2, [x29, #-32]
    4fe4:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    4fe8:	add	x1, x1, #0x2f
    4fec:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    4ff0:	add	x3, x3, #0x7
    4ff4:	mov	x8, xzr
    4ff8:	mov	x4, x8
    4ffc:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5000:	stur	x0, [x29, #-16]
    5004:	ldur	x0, [x29, #-32]
    5008:	bl	2c00 <free@plt>
    500c:	b	5048 <pipecmd_tostring@@Base+0xb0>
    5010:	ldur	x8, [x29, #-8]
    5014:	ldr	x8, [x8, #32]
    5018:	cbz	x8, 5048 <pipecmd_tostring@@Base+0xb0>
    501c:	ldur	x0, [x29, #-16]
    5020:	ldur	x8, [x29, #-8]
    5024:	ldr	x2, [x8, #32]
    5028:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    502c:	add	x1, x1, #0x38
    5030:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    5034:	add	x3, x3, #0x8
    5038:	mov	x8, xzr
    503c:	mov	x4, x8
    5040:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5044:	stur	x0, [x29, #-16]
    5048:	stur	wzr, [x29, #-20]
    504c:	ldur	w8, [x29, #-20]
    5050:	ldur	x9, [x29, #-8]
    5054:	ldr	w10, [x9, #40]
    5058:	cmp	w8, w10
    505c:	b.ge	5154 <pipecmd_tostring@@Base+0x1bc>  // b.tcont
    5060:	ldur	x8, [x29, #-8]
    5064:	ldr	x8, [x8, #48]
    5068:	ldursw	x9, [x29, #-20]
    506c:	mov	x10, #0x10                  	// #16
    5070:	mul	x9, x10, x9
    5074:	add	x8, x8, x9
    5078:	ldr	x8, [x8]
    507c:	cbz	x8, 5128 <pipecmd_tostring@@Base+0x190>
    5080:	ldur	x0, [x29, #-16]
    5084:	ldur	x8, [x29, #-8]
    5088:	ldr	x8, [x8, #48]
    508c:	ldursw	x9, [x29, #-20]
    5090:	mov	x10, #0x10                  	// #16
    5094:	mul	x9, x10, x9
    5098:	add	x8, x8, x9
    509c:	ldr	x1, [x8]
    50a0:	ldur	x8, [x29, #-8]
    50a4:	ldr	x8, [x8, #48]
    50a8:	ldursw	x9, [x29, #-20]
    50ac:	mul	x9, x10, x9
    50b0:	add	x8, x8, x9
    50b4:	ldr	x8, [x8, #8]
    50b8:	str	x0, [sp, #32]
    50bc:	str	x1, [sp, #24]
    50c0:	cbz	x8, 50e8 <pipecmd_tostring@@Base+0x150>
    50c4:	ldur	x8, [x29, #-8]
    50c8:	ldr	x8, [x8, #48]
    50cc:	ldursw	x9, [x29, #-20]
    50d0:	mov	x10, #0x10                  	// #16
    50d4:	mul	x9, x10, x9
    50d8:	add	x8, x8, x9
    50dc:	ldr	x8, [x8, #8]
    50e0:	str	x8, [sp, #16]
    50e4:	b	50f4 <pipecmd_tostring@@Base+0x15c>
    50e8:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    50ec:	add	x8, x8, #0x1f
    50f0:	str	x8, [sp, #16]
    50f4:	ldr	x8, [sp, #16]
    50f8:	ldr	x0, [sp, #32]
    50fc:	ldr	x1, [sp, #24]
    5100:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5104:	add	x2, x2, #0x3d
    5108:	mov	x3, x8
    510c:	adrp	x4, 10000 <pipeline_peekline@@Base+0x5dc8>
    5110:	add	x4, x4, #0xb
    5114:	mov	x8, xzr
    5118:	mov	x5, x8
    511c:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5120:	stur	x0, [x29, #-16]
    5124:	b	5144 <pipecmd_tostring@@Base+0x1ac>
    5128:	ldur	x0, [x29, #-16]
    512c:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    5130:	add	x1, x1, #0x27
    5134:	mov	x8, xzr
    5138:	mov	x2, x8
    513c:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5140:	stur	x0, [x29, #-16]
    5144:	ldur	w8, [x29, #-20]
    5148:	add	w8, w8, #0x1
    514c:	stur	w8, [x29, #-20]
    5150:	b	504c <pipecmd_tostring@@Base+0xb4>
    5154:	ldur	x8, [x29, #-8]
    5158:	ldr	w9, [x8]
    515c:	str	w9, [sp, #12]
    5160:	cbz	w9, 5188 <pipecmd_tostring@@Base+0x1f0>
    5164:	b	5168 <pipecmd_tostring@@Base+0x1d0>
    5168:	ldr	w8, [sp, #12]
    516c:	cmp	w8, #0x1
    5170:	b.eq	5218 <pipecmd_tostring@@Base+0x280>  // b.none
    5174:	b	5178 <pipecmd_tostring@@Base+0x1e0>
    5178:	ldr	w8, [sp, #12]
    517c:	cmp	w8, #0x2
    5180:	b.eq	5238 <pipecmd_tostring@@Base+0x2a0>  // b.none
    5184:	b	531c <pipecmd_tostring@@Base+0x384>
    5188:	ldur	x8, [x29, #-8]
    518c:	add	x8, x8, #0x50
    5190:	stur	x8, [x29, #-40]
    5194:	ldur	x0, [x29, #-16]
    5198:	ldur	x8, [x29, #-8]
    519c:	ldr	x1, [x8, #8]
    51a0:	mov	x8, xzr
    51a4:	mov	x2, x8
    51a8:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    51ac:	stur	x0, [x29, #-16]
    51b0:	mov	w9, #0x1                   	// #1
    51b4:	stur	w9, [x29, #-20]
    51b8:	ldur	w8, [x29, #-20]
    51bc:	ldur	x9, [x29, #-40]
    51c0:	ldr	w10, [x9]
    51c4:	cmp	w8, w10
    51c8:	b.ge	5214 <pipecmd_tostring@@Base+0x27c>  // b.tcont
    51cc:	ldur	x0, [x29, #-16]
    51d0:	ldur	x8, [x29, #-40]
    51d4:	mov	x9, #0x8                   	// #8
    51d8:	ldr	x8, [x8, #8]
    51dc:	ldursw	x10, [x29, #-20]
    51e0:	mul	x9, x9, x10
    51e4:	add	x8, x8, x9
    51e8:	ldr	x2, [x8]
    51ec:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    51f0:	add	x1, x1, #0xb
    51f4:	mov	x8, xzr
    51f8:	mov	x3, x8
    51fc:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5200:	stur	x0, [x29, #-16]
    5204:	ldur	w8, [x29, #-20]
    5208:	add	w8, w8, #0x1
    520c:	stur	w8, [x29, #-20]
    5210:	b	51b8 <pipecmd_tostring@@Base+0x220>
    5214:	b	531c <pipecmd_tostring@@Base+0x384>
    5218:	ldur	x0, [x29, #-16]
    521c:	ldur	x8, [x29, #-8]
    5220:	ldr	x1, [x8, #8]
    5224:	mov	x8, xzr
    5228:	mov	x2, x8
    522c:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5230:	stur	x0, [x29, #-16]
    5234:	b	531c <pipecmd_tostring@@Base+0x384>
    5238:	ldur	x8, [x29, #-8]
    523c:	add	x8, x8, #0x50
    5240:	str	x8, [sp, #48]
    5244:	ldur	x0, [x29, #-16]
    5248:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    524c:	add	x1, x1, #0x3f
    5250:	mov	x8, xzr
    5254:	mov	x2, x8
    5258:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    525c:	stur	x0, [x29, #-16]
    5260:	stur	wzr, [x29, #-20]
    5264:	ldur	w8, [x29, #-20]
    5268:	ldr	x9, [sp, #48]
    526c:	ldr	w10, [x9]
    5270:	cmp	w8, w10
    5274:	b.ge	5300 <pipecmd_tostring@@Base+0x368>  // b.tcont
    5278:	ldr	x8, [sp, #48]
    527c:	mov	x9, #0x8                   	// #8
    5280:	ldr	x8, [x8, #8]
    5284:	ldursw	x10, [x29, #-20]
    5288:	mul	x9, x9, x10
    528c:	add	x8, x8, x9
    5290:	ldr	x0, [x8]
    5294:	bl	2a10 <pipecmd_tostring@plt>
    5298:	str	x0, [sp, #40]
    529c:	ldur	x0, [x29, #-16]
    52a0:	ldr	x1, [sp, #40]
    52a4:	mov	x8, xzr
    52a8:	mov	x2, x8
    52ac:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    52b0:	stur	x0, [x29, #-16]
    52b4:	ldr	x0, [sp, #40]
    52b8:	bl	2c00 <free@plt>
    52bc:	ldur	w11, [x29, #-20]
    52c0:	ldr	x8, [sp, #48]
    52c4:	ldr	w12, [x8]
    52c8:	subs	w12, w12, #0x1
    52cc:	cmp	w11, w12
    52d0:	b.ge	52f0 <pipecmd_tostring@@Base+0x358>  // b.tcont
    52d4:	ldur	x0, [x29, #-16]
    52d8:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    52dc:	add	x1, x1, #0x8
    52e0:	mov	x8, xzr
    52e4:	mov	x2, x8
    52e8:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    52ec:	stur	x0, [x29, #-16]
    52f0:	ldur	w8, [x29, #-20]
    52f4:	add	w8, w8, #0x1
    52f8:	stur	w8, [x29, #-20]
    52fc:	b	5264 <pipecmd_tostring@@Base+0x2cc>
    5300:	ldur	x0, [x29, #-16]
    5304:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    5308:	add	x1, x1, #0xffb
    530c:	mov	x8, xzr
    5310:	mov	x2, x8
    5314:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5318:	stur	x0, [x29, #-16]
    531c:	ldur	x8, [x29, #-8]
    5320:	ldr	w9, [x8, #24]
    5324:	cmp	w9, #0x0
    5328:	cset	w9, ge  // ge = tcont
    532c:	tbnz	w9, #0, 533c <pipecmd_tostring@@Base+0x3a4>
    5330:	ldur	x8, [x29, #-8]
    5334:	ldr	x8, [x8, #32]
    5338:	cbz	x8, 5358 <pipecmd_tostring@@Base+0x3c0>
    533c:	ldur	x0, [x29, #-16]
    5340:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    5344:	add	x1, x1, #0xffb
    5348:	mov	x8, xzr
    534c:	mov	x2, x8
    5350:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    5354:	stur	x0, [x29, #-16]
    5358:	ldur	x0, [x29, #-16]
    535c:	ldp	x29, x30, [sp, #96]
    5360:	add	sp, sp, #0x70
    5364:	ret

0000000000005368 <pipecmd_exec@@Base>:
    5368:	sub	sp, sp, #0x150
    536c:	stp	x29, x30, [sp, #304]
    5370:	str	x28, [sp, #320]
    5374:	add	x29, sp, #0x130
    5378:	stur	x0, [x29, #-8]
    537c:	ldur	x8, [x29, #-8]
    5380:	ldr	w9, [x8, #16]
    5384:	cbz	w9, 53c4 <pipecmd_exec@@Base+0x5c>
    5388:	ldur	x8, [x29, #-8]
    538c:	ldr	w0, [x8, #16]
    5390:	bl	29b0 <nice@plt>
    5394:	cmp	w0, #0x0
    5398:	cset	w9, ge  // ge = tcont
    539c:	tbnz	w9, #0, 53c4 <pipecmd_exec@@Base+0x5c>
    53a0:	bl	2e00 <__errno_location@plt>
    53a4:	ldr	w0, [x0]
    53a8:	bl	2b00 <strerror@plt>
    53ac:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    53b0:	add	x8, x8, #0x41
    53b4:	str	x0, [sp, #72]
    53b8:	mov	x0, x8
    53bc:	ldr	x1, [sp, #72]
    53c0:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    53c4:	ldur	x8, [x29, #-8]
    53c8:	ldr	w9, [x8, #20]
    53cc:	cbz	w9, 540c <pipecmd_exec@@Base+0xa4>
    53d0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    53d4:	add	x0, x0, #0x52
    53d8:	mov	w1, #0x1                   	// #1
    53dc:	bl	2a80 <open@plt>
    53e0:	stur	w0, [x29, #-16]
    53e4:	ldur	w8, [x29, #-16]
    53e8:	mov	w9, #0xffffffff            	// #-1
    53ec:	cmp	w8, w9
    53f0:	b.eq	540c <pipecmd_exec@@Base+0xa4>  // b.none
    53f4:	ldur	w0, [x29, #-16]
    53f8:	mov	w1, #0x2                   	// #2
    53fc:	bl	2da0 <dup2@plt>
    5400:	ldur	w8, [x29, #-16]
    5404:	mov	w0, w8
    5408:	bl	2b30 <close@plt>
    540c:	ldur	x8, [x29, #-8]
    5410:	ldr	w9, [x8, #24]
    5414:	cmp	w9, #0x0
    5418:	cset	w9, lt  // lt = tstop
    541c:	tbnz	w9, #0, 545c <pipecmd_exec@@Base+0xf4>
    5420:	ldur	x8, [x29, #-8]
    5424:	ldr	w0, [x8, #24]
    5428:	bl	2900 <fchdir@plt>
    542c:	cmp	w0, #0x0
    5430:	cset	w9, ge  // ge = tcont
    5434:	tbnz	w9, #0, 5458 <pipecmd_exec@@Base+0xf0>
    5438:	bl	2e00 <__errno_location@plt>
    543c:	ldr	w1, [x0]
    5440:	ldur	x8, [x29, #-8]
    5444:	ldr	w3, [x8, #24]
    5448:	mov	w0, #0xff                  	// #255
    544c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5450:	add	x2, x2, #0x5c
    5454:	bl	28e0 <error@plt>
    5458:	b	54a0 <pipecmd_exec@@Base+0x138>
    545c:	ldur	x8, [x29, #-8]
    5460:	ldr	x8, [x8, #32]
    5464:	cbz	x8, 54a0 <pipecmd_exec@@Base+0x138>
    5468:	ldur	x8, [x29, #-8]
    546c:	ldr	x0, [x8, #32]
    5470:	bl	2bf0 <chdir@plt>
    5474:	cmp	w0, #0x0
    5478:	cset	w9, ge  // ge = tcont
    547c:	tbnz	w9, #0, 54a0 <pipecmd_exec@@Base+0x138>
    5480:	bl	2e00 <__errno_location@plt>
    5484:	ldr	w1, [x0]
    5488:	ldur	x8, [x29, #-8]
    548c:	ldr	x3, [x8, #32]
    5490:	mov	w0, #0xff                  	// #255
    5494:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5498:	add	x2, x2, #0x7c
    549c:	bl	28e0 <error@plt>
    54a0:	stur	wzr, [x29, #-12]
    54a4:	ldur	w8, [x29, #-12]
    54a8:	ldur	x9, [x29, #-8]
    54ac:	ldr	w10, [x9, #40]
    54b0:	cmp	w8, w10
    54b4:	b.ge	5570 <pipecmd_exec@@Base+0x208>  // b.tcont
    54b8:	ldur	x8, [x29, #-8]
    54bc:	ldr	x8, [x8, #48]
    54c0:	ldursw	x9, [x29, #-12]
    54c4:	mov	x10, #0x10                  	// #16
    54c8:	mul	x9, x10, x9
    54cc:	add	x8, x8, x9
    54d0:	ldr	x8, [x8]
    54d4:	cbz	x8, 555c <pipecmd_exec@@Base+0x1f4>
    54d8:	ldur	x8, [x29, #-8]
    54dc:	ldr	x8, [x8, #48]
    54e0:	ldursw	x9, [x29, #-12]
    54e4:	mov	x10, #0x10                  	// #16
    54e8:	mul	x9, x10, x9
    54ec:	add	x8, x8, x9
    54f0:	ldr	x8, [x8, #8]
    54f4:	cbz	x8, 5538 <pipecmd_exec@@Base+0x1d0>
    54f8:	ldur	x8, [x29, #-8]
    54fc:	ldr	x8, [x8, #48]
    5500:	ldursw	x9, [x29, #-12]
    5504:	mov	x10, #0x10                  	// #16
    5508:	mul	x9, x10, x9
    550c:	add	x8, x8, x9
    5510:	ldr	x0, [x8]
    5514:	ldur	x8, [x29, #-8]
    5518:	ldr	x8, [x8, #48]
    551c:	ldursw	x9, [x29, #-12]
    5520:	mul	x9, x10, x9
    5524:	add	x8, x8, x9
    5528:	ldr	x1, [x8, #8]
    552c:	mov	w2, #0x1                   	// #1
    5530:	bl	2960 <setenv@plt>
    5534:	b	5558 <pipecmd_exec@@Base+0x1f0>
    5538:	ldur	x8, [x29, #-8]
    553c:	ldr	x8, [x8, #48]
    5540:	ldursw	x9, [x29, #-12]
    5544:	mov	x10, #0x10                  	// #16
    5548:	mul	x9, x10, x9
    554c:	add	x8, x8, x9
    5550:	ldr	x0, [x8]
    5554:	bl	2cb0 <unsetenv@plt>
    5558:	b	5560 <pipecmd_exec@@Base+0x1f8>
    555c:	bl	2dd0 <clearenv@plt>
    5560:	ldur	w8, [x29, #-12]
    5564:	add	w8, w8, #0x1
    5568:	stur	w8, [x29, #-12]
    556c:	b	54a4 <pipecmd_exec@@Base+0x13c>
    5570:	ldur	x8, [x29, #-8]
    5574:	ldr	w9, [x8]
    5578:	str	w9, [sp, #68]
    557c:	cbz	w9, 55a4 <pipecmd_exec@@Base+0x23c>
    5580:	b	5584 <pipecmd_exec@@Base+0x21c>
    5584:	ldr	w8, [sp, #68]
    5588:	cmp	w8, #0x1
    558c:	b.eq	55e8 <pipecmd_exec@@Base+0x280>  // b.none
    5590:	b	5594 <pipecmd_exec@@Base+0x22c>
    5594:	ldr	w8, [sp, #68]
    5598:	cmp	w8, #0x2
    559c:	b.eq	5680 <pipecmd_exec@@Base+0x318>  // b.none
    55a0:	b	59c4 <pipecmd_exec@@Base+0x65c>
    55a4:	ldur	x8, [x29, #-8]
    55a8:	add	x8, x8, #0x50
    55ac:	stur	x8, [x29, #-24]
    55b0:	ldur	x8, [x29, #-8]
    55b4:	ldr	x8, [x8, #56]
    55b8:	cbz	x8, 55d0 <pipecmd_exec@@Base+0x268>
    55bc:	ldur	x8, [x29, #-8]
    55c0:	ldr	x8, [x8, #56]
    55c4:	ldur	x9, [x29, #-8]
    55c8:	ldr	x0, [x9, #72]
    55cc:	blr	x8
    55d0:	ldur	x8, [x29, #-8]
    55d4:	ldr	x0, [x8, #8]
    55d8:	ldur	x8, [x29, #-24]
    55dc:	ldr	x1, [x8, #8]
    55e0:	bl	2bb0 <execvp@plt>
    55e4:	b	59c4 <pipecmd_exec@@Base+0x65c>
    55e8:	ldur	x8, [x29, #-8]
    55ec:	add	x8, x8, #0x50
    55f0:	stur	x8, [x29, #-32]
    55f4:	ldur	x8, [x29, #-8]
    55f8:	ldr	x8, [x8, #56]
    55fc:	cbz	x8, 5614 <pipecmd_exec@@Base+0x2ac>
    5600:	ldur	x8, [x29, #-8]
    5604:	ldr	x8, [x8, #56]
    5608:	ldur	x9, [x29, #-8]
    560c:	ldr	x0, [x9, #72]
    5610:	blr	x8
    5614:	ldur	x8, [x29, #-32]
    5618:	ldr	x8, [x8]
    561c:	ldur	x9, [x29, #-32]
    5620:	ldr	x0, [x9, #16]
    5624:	blr	x8
    5628:	ldur	x8, [x29, #-32]
    562c:	ldr	x8, [x8, #8]
    5630:	cbz	x8, 5648 <pipecmd_exec@@Base+0x2e0>
    5634:	ldur	x8, [x29, #-32]
    5638:	ldr	x8, [x8, #8]
    563c:	ldur	x9, [x29, #-32]
    5640:	ldr	x0, [x9, #16]
    5644:	blr	x8
    5648:	ldur	x8, [x29, #-8]
    564c:	ldr	x8, [x8, #64]
    5650:	cbz	x8, 5668 <pipecmd_exec@@Base+0x300>
    5654:	ldur	x8, [x29, #-8]
    5658:	ldr	x8, [x8, #64]
    565c:	ldur	x9, [x29, #-8]
    5660:	ldr	x0, [x9, #72]
    5664:	blr	x8
    5668:	mov	x8, xzr
    566c:	mov	x0, x8
    5670:	bl	2c90 <fflush@plt>
    5674:	mov	w9, wzr
    5678:	mov	w0, w9
    567c:	bl	2890 <_exit@plt>
    5680:	ldur	x8, [x29, #-8]
    5684:	add	x8, x8, #0x50
    5688:	stur	x8, [x29, #-40]
    568c:	mov	x8, xzr
    5690:	mov	x0, x8
    5694:	str	x8, [sp, #56]
    5698:	bl	2c90 <fflush@plt>
    569c:	add	x8, sp, #0x70
    56a0:	mov	x0, x8
    56a4:	mov	w9, wzr
    56a8:	mov	w1, w9
    56ac:	mov	x2, #0x98                  	// #152
    56b0:	str	x8, [sp, #48]
    56b4:	bl	2aa0 <memset@plt>
    56b8:	ldr	x8, [sp, #56]
    56bc:	str	x8, [sp, #112]
    56c0:	ldr	x10, [sp, #48]
    56c4:	add	x0, x10, #0x8
    56c8:	bl	2a90 <sigemptyset@plt>
    56cc:	str	wzr, [sp, #248]
    56d0:	mov	w9, #0x11                  	// #17
    56d4:	mov	w0, w9
    56d8:	ldr	x1, [sp, #48]
    56dc:	ldr	x8, [sp, #56]
    56e0:	mov	x2, x8
    56e4:	bl	2b40 <sigaction@plt>
    56e8:	mov	w9, #0xffffffff            	// #-1
    56ec:	cmp	w0, w9
    56f0:	b.ne	570c <pipecmd_exec@@Base+0x3a4>  // b.any
    56f4:	bl	2e00 <__errno_location@plt>
    56f8:	ldr	w1, [x0]
    56fc:	mov	w0, #0x2                   	// #2
    5700:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5704:	add	x2, x2, #0x9b
    5708:	bl	28e0 <error@plt>
    570c:	stur	wzr, [x29, #-12]
    5710:	ldur	w8, [x29, #-12]
    5714:	ldur	x9, [x29, #-40]
    5718:	ldr	w10, [x9]
    571c:	cmp	w8, w10
    5720:	b.ge	59b8 <pipecmd_exec@@Base+0x650>  // b.tcont
    5724:	ldur	x8, [x29, #-40]
    5728:	mov	x9, #0x8                   	// #8
    572c:	ldr	x8, [x8, #8]
    5730:	ldursw	x10, [x29, #-12]
    5734:	mul	x9, x9, x10
    5738:	add	x8, x8, x9
    573c:	ldr	x8, [x8]
    5740:	str	x8, [sp, #104]
    5744:	bl	29f0 <fork@plt>
    5748:	str	w0, [sp, #100]
    574c:	ldr	w11, [sp, #100]
    5750:	cmp	w11, #0x0
    5754:	cset	w11, ge  // ge = tcont
    5758:	tbnz	w11, #0, 5774 <pipecmd_exec@@Base+0x40c>
    575c:	bl	2e00 <__errno_location@plt>
    5760:	ldr	w1, [x0]
    5764:	mov	w0, #0x2                   	// #2
    5768:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    576c:	add	x2, x2, #0xb9
    5770:	bl	28e0 <error@plt>
    5774:	ldr	w8, [sp, #100]
    5778:	cbnz	w8, 5784 <pipecmd_exec@@Base+0x41c>
    577c:	ldr	x0, [sp, #104]
    5780:	bl	2be0 <pipecmd_exec@plt>
    5784:	ldr	x8, [sp, #104]
    5788:	ldr	x1, [x8, #8]
    578c:	ldr	w2, [sp, #100]
    5790:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    5794:	add	x0, x0, #0xc5
    5798:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    579c:	ldr	w0, [sp, #100]
    57a0:	add	x1, sp, #0x60
    57a4:	mov	w8, wzr
    57a8:	mov	w2, w8
    57ac:	bl	2e30 <waitpid@plt>
    57b0:	cmp	w0, #0x0
    57b4:	cset	w8, ge  // ge = tcont
    57b8:	tbnz	w8, #0, 57ec <pipecmd_exec@@Base+0x484>
    57bc:	bl	2e00 <__errno_location@plt>
    57c0:	ldr	w8, [x0]
    57c4:	cmp	w8, #0x4
    57c8:	b.ne	57d0 <pipecmd_exec@@Base+0x468>  // b.any
    57cc:	b	579c <pipecmd_exec@@Base+0x434>
    57d0:	bl	2e00 <__errno_location@plt>
    57d4:	ldr	w1, [x0]
    57d8:	mov	w0, #0x2                   	// #2
    57dc:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    57e0:	add	x2, x2, #0xdb
    57e4:	bl	28e0 <error@plt>
    57e8:	b	579c <pipecmd_exec@@Base+0x434>
    57ec:	ldr	x8, [sp, #104]
    57f0:	ldr	x1, [x8, #8]
    57f4:	ldr	w2, [sp, #100]
    57f8:	ldr	w3, [sp, #96]
    57fc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    5800:	add	x0, x0, #0xea
    5804:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    5808:	ldr	w9, [sp, #96]
    580c:	and	w9, w9, #0x7f
    5810:	add	w9, w9, #0x1
    5814:	lsl	w9, w9, #24
    5818:	asr	w9, w9, #24
    581c:	asr	w9, w9, #1
    5820:	cmp	w9, #0x0
    5824:	cset	w9, le
    5828:	tbnz	w9, #0, 58e4 <pipecmd_exec@@Base+0x57c>
    582c:	ldr	w8, [sp, #96]
    5830:	and	w8, w8, #0x7f
    5834:	str	w8, [sp, #92]
    5838:	ldr	w8, [sp, #92]
    583c:	cmp	w8, #0xd
    5840:	b.ne	584c <pipecmd_exec@@Base+0x4e4>  // b.any
    5844:	str	wzr, [sp, #96]
    5848:	b	58e0 <pipecmd_exec@@Base+0x578>
    584c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    5850:	add	x0, x0, #0xfd
    5854:	bl	2e10 <getenv@plt>
    5858:	cbz	x0, 5860 <pipecmd_exec@@Base+0x4f8>
    585c:	b	58e0 <pipecmd_exec@@Base+0x578>
    5860:	ldr	w8, [sp, #96]
    5864:	and	w8, w8, #0x80
    5868:	cbz	w8, 58a8 <pipecmd_exec@@Base+0x540>
    586c:	ldr	x8, [sp, #104]
    5870:	ldr	x3, [x8, #8]
    5874:	ldr	w0, [sp, #92]
    5878:	str	x3, [sp, #40]
    587c:	bl	2db0 <strsignal@plt>
    5880:	mov	w9, wzr
    5884:	str	x0, [sp, #32]
    5888:	mov	w0, w9
    588c:	mov	w1, w9
    5890:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5894:	add	x2, x2, #0x10c
    5898:	ldr	x3, [sp, #40]
    589c:	ldr	x4, [sp, #32]
    58a0:	bl	28e0 <error@plt>
    58a4:	b	58e0 <pipecmd_exec@@Base+0x578>
    58a8:	ldr	x8, [sp, #104]
    58ac:	ldr	x3, [x8, #8]
    58b0:	ldr	w0, [sp, #92]
    58b4:	str	x3, [sp, #24]
    58b8:	bl	2db0 <strsignal@plt>
    58bc:	mov	w9, wzr
    58c0:	str	x0, [sp, #16]
    58c4:	mov	w0, w9
    58c8:	mov	w1, w9
    58cc:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    58d0:	add	x2, x2, #0x121
    58d4:	ldr	x3, [sp, #24]
    58d8:	ldr	x4, [sp, #16]
    58dc:	bl	28e0 <error@plt>
    58e0:	b	590c <pipecmd_exec@@Base+0x5a4>
    58e4:	ldr	w8, [sp, #96]
    58e8:	and	w8, w8, #0x7f
    58ec:	cbz	w8, 590c <pipecmd_exec@@Base+0x5a4>
    58f0:	ldr	w3, [sp, #96]
    58f4:	mov	w8, wzr
    58f8:	mov	w0, w8
    58fc:	mov	w1, w8
    5900:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    5904:	add	x2, x2, #0x128
    5908:	bl	28e0 <error@plt>
    590c:	ldr	x8, [sp, #104]
    5910:	ldr	w9, [x8]
    5914:	cmp	w9, #0x1
    5918:	b.ne	5948 <pipecmd_exec@@Base+0x5e0>  // b.any
    591c:	ldr	x8, [sp, #104]
    5920:	add	x8, x8, #0x50
    5924:	str	x8, [sp, #80]
    5928:	ldr	x8, [sp, #80]
    592c:	ldr	x8, [x8, #8]
    5930:	cbz	x8, 5948 <pipecmd_exec@@Base+0x5e0>
    5934:	ldr	x8, [sp, #80]
    5938:	ldr	x8, [x8, #8]
    593c:	ldr	x9, [sp, #80]
    5940:	ldr	x0, [x9, #16]
    5944:	blr	x8
    5948:	ldr	w8, [sp, #96]
    594c:	and	w8, w8, #0x7f
    5950:	add	w8, w8, #0x1
    5954:	lsl	w8, w8, #24
    5958:	asr	w8, w8, #24
    595c:	asr	w8, w8, #1
    5960:	cmp	w8, #0x0
    5964:	cset	w8, le
    5968:	tbnz	w8, #0, 5984 <pipecmd_exec@@Base+0x61c>
    596c:	ldr	w8, [sp, #96]
    5970:	and	w0, w8, #0x7f
    5974:	bl	28c0 <raise@plt>
    5978:	mov	w8, #0x1                   	// #1
    597c:	mov	w0, w8
    5980:	bl	2890 <_exit@plt>
    5984:	ldr	w8, [sp, #96]
    5988:	cbz	w8, 59a8 <pipecmd_exec@@Base+0x640>
    598c:	ldr	w8, [sp, #96]
    5990:	and	w8, w8, #0x7f
    5994:	cbnz	w8, 59a8 <pipecmd_exec@@Base+0x640>
    5998:	ldr	w8, [sp, #96]
    599c:	and	w8, w8, #0xff00
    59a0:	asr	w0, w8, #8
    59a4:	bl	2890 <_exit@plt>
    59a8:	ldur	w8, [x29, #-12]
    59ac:	add	w8, w8, #0x1
    59b0:	stur	w8, [x29, #-12]
    59b4:	b	5710 <pipecmd_exec@@Base+0x3a8>
    59b8:	mov	w8, wzr
    59bc:	mov	w0, w8
    59c0:	bl	2890 <_exit@plt>
    59c4:	bl	2e00 <__errno_location@plt>
    59c8:	ldr	w1, [x0]
    59cc:	ldur	x8, [x29, #-8]
    59d0:	ldr	x3, [x8, #8]
    59d4:	mov	w9, #0xff                  	// #255
    59d8:	mov	w0, w9
    59dc:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    59e0:	add	x2, x2, #0x13d
    59e4:	str	w9, [sp, #12]
    59e8:	bl	28e0 <error@plt>
    59ec:	ldr	w0, [sp, #12]
    59f0:	bl	2890 <_exit@plt>

00000000000059f4 <pipecmd_free@@Base>:
    59f4:	sub	sp, sp, #0x40
    59f8:	stp	x29, x30, [sp, #48]
    59fc:	add	x29, sp, #0x30
    5a00:	stur	x0, [x29, #-8]
    5a04:	ldur	x8, [x29, #-8]
    5a08:	cbnz	x8, 5a10 <pipecmd_free@@Base+0x1c>
    5a0c:	b	5ba4 <pipecmd_free@@Base+0x1b0>
    5a10:	ldur	x8, [x29, #-8]
    5a14:	ldr	x0, [x8, #8]
    5a18:	bl	2c00 <free@plt>
    5a1c:	ldur	x8, [x29, #-8]
    5a20:	ldr	x0, [x8, #32]
    5a24:	bl	2c00 <free@plt>
    5a28:	stur	wzr, [x29, #-12]
    5a2c:	ldur	w8, [x29, #-12]
    5a30:	ldur	x9, [x29, #-8]
    5a34:	ldr	w10, [x9, #40]
    5a38:	cmp	w8, w10
    5a3c:	b.ge	5a94 <pipecmd_free@@Base+0xa0>  // b.tcont
    5a40:	ldur	x8, [x29, #-8]
    5a44:	ldr	x8, [x8, #48]
    5a48:	ldursw	x9, [x29, #-12]
    5a4c:	mov	x10, #0x10                  	// #16
    5a50:	mul	x9, x10, x9
    5a54:	add	x8, x8, x9
    5a58:	ldr	x0, [x8]
    5a5c:	str	x10, [sp, #8]
    5a60:	bl	2c00 <free@plt>
    5a64:	ldur	x8, [x29, #-8]
    5a68:	ldr	x8, [x8, #48]
    5a6c:	ldursw	x9, [x29, #-12]
    5a70:	ldr	x10, [sp, #8]
    5a74:	mul	x9, x10, x9
    5a78:	add	x8, x8, x9
    5a7c:	ldr	x0, [x8, #8]
    5a80:	bl	2c00 <free@plt>
    5a84:	ldur	w8, [x29, #-12]
    5a88:	add	w8, w8, #0x1
    5a8c:	stur	w8, [x29, #-12]
    5a90:	b	5a2c <pipecmd_free@@Base+0x38>
    5a94:	ldur	x8, [x29, #-8]
    5a98:	ldr	x0, [x8, #48]
    5a9c:	bl	2c00 <free@plt>
    5aa0:	ldur	x8, [x29, #-8]
    5aa4:	ldr	w9, [x8]
    5aa8:	str	w9, [sp, #4]
    5aac:	cbz	w9, 5ad4 <pipecmd_free@@Base+0xe0>
    5ab0:	b	5ab4 <pipecmd_free@@Base+0xc0>
    5ab4:	ldr	w8, [sp, #4]
    5ab8:	cmp	w8, #0x1
    5abc:	b.eq	5b38 <pipecmd_free@@Base+0x144>  // b.none
    5ac0:	b	5ac4 <pipecmd_free@@Base+0xd0>
    5ac4:	ldr	w8, [sp, #4]
    5ac8:	cmp	w8, #0x2
    5acc:	b.eq	5b3c <pipecmd_free@@Base+0x148>  // b.none
    5ad0:	b	5b9c <pipecmd_free@@Base+0x1a8>
    5ad4:	ldur	x8, [x29, #-8]
    5ad8:	add	x8, x8, #0x50
    5adc:	str	x8, [sp, #24]
    5ae0:	stur	wzr, [x29, #-12]
    5ae4:	ldur	w8, [x29, #-12]
    5ae8:	ldr	x9, [sp, #24]
    5aec:	ldr	w10, [x9]
    5af0:	cmp	w8, w10
    5af4:	b.ge	5b28 <pipecmd_free@@Base+0x134>  // b.tcont
    5af8:	ldr	x8, [sp, #24]
    5afc:	mov	x9, #0x8                   	// #8
    5b00:	ldr	x8, [x8, #8]
    5b04:	ldursw	x10, [x29, #-12]
    5b08:	mul	x9, x9, x10
    5b0c:	add	x8, x8, x9
    5b10:	ldr	x0, [x8]
    5b14:	bl	2c00 <free@plt>
    5b18:	ldur	w8, [x29, #-12]
    5b1c:	add	w8, w8, #0x1
    5b20:	stur	w8, [x29, #-12]
    5b24:	b	5ae4 <pipecmd_free@@Base+0xf0>
    5b28:	ldr	x8, [sp, #24]
    5b2c:	ldr	x0, [x8, #8]
    5b30:	bl	2c00 <free@plt>
    5b34:	b	5b9c <pipecmd_free@@Base+0x1a8>
    5b38:	b	5b9c <pipecmd_free@@Base+0x1a8>
    5b3c:	ldur	x8, [x29, #-8]
    5b40:	add	x8, x8, #0x50
    5b44:	str	x8, [sp, #16]
    5b48:	stur	wzr, [x29, #-12]
    5b4c:	ldur	w8, [x29, #-12]
    5b50:	ldr	x9, [sp, #16]
    5b54:	ldr	w10, [x9]
    5b58:	cmp	w8, w10
    5b5c:	b.ge	5b90 <pipecmd_free@@Base+0x19c>  // b.tcont
    5b60:	ldr	x8, [sp, #16]
    5b64:	mov	x9, #0x8                   	// #8
    5b68:	ldr	x8, [x8, #8]
    5b6c:	ldursw	x10, [x29, #-12]
    5b70:	mul	x9, x9, x10
    5b74:	add	x8, x8, x9
    5b78:	ldr	x0, [x8]
    5b7c:	bl	2a50 <pipecmd_free@plt>
    5b80:	ldur	w8, [x29, #-12]
    5b84:	add	w8, w8, #0x1
    5b88:	stur	w8, [x29, #-12]
    5b8c:	b	5b4c <pipecmd_free@@Base+0x158>
    5b90:	ldr	x8, [sp, #16]
    5b94:	ldr	x0, [x8, #8]
    5b98:	bl	2c00 <free@plt>
    5b9c:	ldur	x0, [x29, #-8]
    5ba0:	bl	2c00 <free@plt>
    5ba4:	ldp	x29, x30, [sp, #48]
    5ba8:	add	sp, sp, #0x40
    5bac:	ret

0000000000005bb0 <pipeline_new@@Base>:
    5bb0:	sub	sp, sp, #0x40
    5bb4:	stp	x29, x30, [sp, #48]
    5bb8:	add	x29, sp, #0x30
    5bbc:	mov	x0, #0x90                  	// #144
    5bc0:	mov	w8, #0x4                   	// #4
    5bc4:	mov	x1, #0x8                   	// #8
    5bc8:	mov	x9, xzr
    5bcc:	mov	w10, #0xffffffff            	// #-1
    5bd0:	stur	w8, [x29, #-12]
    5bd4:	str	x1, [sp, #24]
    5bd8:	str	x9, [sp, #16]
    5bdc:	str	w10, [sp, #12]
    5be0:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    5be4:	stur	x0, [x29, #-8]
    5be8:	ldur	x9, [x29, #-8]
    5bec:	str	wzr, [x9]
    5bf0:	ldur	x9, [x29, #-8]
    5bf4:	ldur	w8, [x29, #-12]
    5bf8:	str	w8, [x9, #4]
    5bfc:	ldur	x9, [x29, #-8]
    5c00:	ldrsw	x0, [x9, #4]
    5c04:	ldr	x1, [sp, #24]
    5c08:	bl	b16c <pipeline_peekline@@Base+0xf34>
    5c0c:	ldur	x9, [x29, #-8]
    5c10:	str	x0, [x9, #8]
    5c14:	ldur	x9, [x29, #-8]
    5c18:	ldr	x11, [sp, #16]
    5c1c:	str	x11, [x9, #16]
    5c20:	ldur	x9, [x29, #-8]
    5c24:	str	x11, [x9, #24]
    5c28:	ldur	x9, [x29, #-8]
    5c2c:	str	wzr, [x9, #36]
    5c30:	ldur	x9, [x29, #-8]
    5c34:	str	wzr, [x9, #32]
    5c38:	ldur	x9, [x29, #-8]
    5c3c:	str	wzr, [x9, #44]
    5c40:	ldur	x9, [x29, #-8]
    5c44:	str	wzr, [x9, #40]
    5c48:	ldur	x9, [x29, #-8]
    5c4c:	str	x11, [x9, #56]
    5c50:	ldur	x9, [x29, #-8]
    5c54:	str	x11, [x9, #48]
    5c58:	ldur	x9, [x29, #-8]
    5c5c:	ldr	w8, [sp, #12]
    5c60:	str	w8, [x9, #68]
    5c64:	ldur	x9, [x29, #-8]
    5c68:	str	w8, [x9, #64]
    5c6c:	ldur	x9, [x29, #-8]
    5c70:	str	x11, [x9, #80]
    5c74:	ldur	x9, [x29, #-8]
    5c78:	str	x11, [x9, #72]
    5c7c:	ldur	x9, [x29, #-8]
    5c80:	str	x11, [x9, #88]
    5c84:	ldur	x9, [x29, #-8]
    5c88:	str	x11, [x9, #96]
    5c8c:	ldur	x9, [x29, #-8]
    5c90:	str	xzr, [x9, #112]
    5c94:	ldur	x9, [x29, #-8]
    5c98:	str	xzr, [x9, #104]
    5c9c:	ldur	x9, [x29, #-8]
    5ca0:	str	x11, [x9, #120]
    5ca4:	ldur	x9, [x29, #-8]
    5ca8:	str	xzr, [x9, #128]
    5cac:	ldur	x9, [x29, #-8]
    5cb0:	str	wzr, [x9, #136]
    5cb4:	ldur	x0, [x29, #-8]
    5cb8:	ldp	x29, x30, [sp, #48]
    5cbc:	add	sp, sp, #0x40
    5cc0:	ret

0000000000005cc4 <pipeline_new_commandv@@Base>:
    5cc4:	sub	sp, sp, #0x50
    5cc8:	stp	x29, x30, [sp, #64]
    5ccc:	add	x29, sp, #0x40
    5cd0:	add	x8, sp, #0x10
    5cd4:	stur	x0, [x29, #-8]
    5cd8:	str	x1, [sp, #8]
    5cdc:	str	x8, [sp]
    5ce0:	bl	2d90 <pipeline_new@plt>
    5ce4:	stur	x0, [x29, #-16]
    5ce8:	ldur	x0, [x29, #-16]
    5cec:	ldur	x1, [x29, #-8]
    5cf0:	bl	2c60 <pipeline_command@plt>
    5cf4:	ldur	x0, [x29, #-16]
    5cf8:	ldr	x8, [sp, #8]
    5cfc:	ldr	q0, [x8]
    5d00:	str	q0, [sp, #16]
    5d04:	ldr	q0, [x8, #16]
    5d08:	str	q0, [sp, #32]
    5d0c:	ldr	x1, [sp]
    5d10:	bl	2bd0 <pipeline_commandv@plt>
    5d14:	ldur	x0, [x29, #-16]
    5d18:	ldp	x29, x30, [sp, #64]
    5d1c:	add	sp, sp, #0x50
    5d20:	ret

0000000000005d24 <pipeline_command@@Base>:
    5d24:	sub	sp, sp, #0x20
    5d28:	stp	x29, x30, [sp, #16]
    5d2c:	add	x29, sp, #0x10
    5d30:	str	x0, [sp, #8]
    5d34:	str	x1, [sp]
    5d38:	ldr	x8, [sp, #8]
    5d3c:	ldr	w9, [x8]
    5d40:	ldr	x8, [sp, #8]
    5d44:	ldr	w10, [x8, #4]
    5d48:	cmp	w9, w10
    5d4c:	b.lt	5d88 <pipeline_command@@Base+0x64>  // b.tstop
    5d50:	ldr	x8, [sp, #8]
    5d54:	ldr	w9, [x8, #4]
    5d58:	mov	w10, #0x2                   	// #2
    5d5c:	mul	w9, w9, w10
    5d60:	str	w9, [x8, #4]
    5d64:	ldr	x8, [sp, #8]
    5d68:	ldr	x0, [x8, #8]
    5d6c:	ldr	x8, [sp, #8]
    5d70:	ldrsw	x8, [x8, #4]
    5d74:	mov	x11, #0x8                   	// #8
    5d78:	mul	x1, x8, x11
    5d7c:	bl	b24c <pipeline_peekline@@Base+0x1014>
    5d80:	ldr	x8, [sp, #8]
    5d84:	str	x0, [x8, #8]
    5d88:	ldr	x8, [sp]
    5d8c:	ldr	x9, [sp, #8]
    5d90:	mov	x10, #0x8                   	// #8
    5d94:	ldr	x9, [x9, #8]
    5d98:	ldr	x11, [sp, #8]
    5d9c:	ldrsw	x12, [x11]
    5da0:	mov	w13, w12
    5da4:	add	w13, w13, #0x1
    5da8:	str	w13, [x11]
    5dac:	mul	x10, x10, x12
    5db0:	add	x9, x9, x10
    5db4:	str	x8, [x9]
    5db8:	ldp	x29, x30, [sp, #16]
    5dbc:	add	sp, sp, #0x20
    5dc0:	ret

0000000000005dc4 <pipeline_commandv@@Base>:
    5dc4:	sub	sp, sp, #0x50
    5dc8:	stp	x29, x30, [sp, #64]
    5dcc:	add	x29, sp, #0x40
    5dd0:	stur	x0, [x29, #-8]
    5dd4:	ldrsw	x8, [x1, #24]
    5dd8:	mov	w9, w8
    5ddc:	cmp	w9, #0x0
    5de0:	cset	w9, ge  // ge = tcont
    5de4:	stur	x1, [x29, #-24]
    5de8:	str	x8, [sp, #32]
    5dec:	tbnz	w9, #0, 5e24 <pipeline_commandv@@Base+0x60>
    5df0:	ldr	x8, [sp, #32]
    5df4:	add	w8, w8, #0x8
    5df8:	ldur	x9, [x29, #-24]
    5dfc:	str	w8, [x9, #24]
    5e00:	cmp	w8, #0x0
    5e04:	cset	w8, gt
    5e08:	tbnz	w8, #0, 5e24 <pipeline_commandv@@Base+0x60>
    5e0c:	ldur	x8, [x29, #-24]
    5e10:	ldr	x9, [x8, #8]
    5e14:	ldr	x10, [sp, #32]
    5e18:	add	x9, x9, x10
    5e1c:	str	x9, [sp, #24]
    5e20:	b	5e38 <pipeline_commandv@@Base+0x74>
    5e24:	ldur	x8, [x29, #-24]
    5e28:	ldr	x9, [x8]
    5e2c:	add	x10, x9, #0x8
    5e30:	str	x10, [x8]
    5e34:	str	x9, [sp, #24]
    5e38:	ldr	x8, [sp, #24]
    5e3c:	ldr	x8, [x8]
    5e40:	stur	x8, [x29, #-16]
    5e44:	ldur	x8, [x29, #-16]
    5e48:	cbz	x8, 5ecc <pipeline_commandv@@Base+0x108>
    5e4c:	ldur	x0, [x29, #-8]
    5e50:	ldur	x1, [x29, #-16]
    5e54:	bl	2c60 <pipeline_command@plt>
    5e58:	ldur	x8, [x29, #-24]
    5e5c:	ldrsw	x9, [x8, #24]
    5e60:	mov	w10, w9
    5e64:	cmp	w10, #0x0
    5e68:	cset	w10, ge  // ge = tcont
    5e6c:	str	x9, [sp, #16]
    5e70:	tbnz	w10, #0, 5ea8 <pipeline_commandv@@Base+0xe4>
    5e74:	ldr	x8, [sp, #16]
    5e78:	add	w8, w8, #0x8
    5e7c:	ldur	x9, [x29, #-24]
    5e80:	str	w8, [x9, #24]
    5e84:	cmp	w8, #0x0
    5e88:	cset	w8, gt
    5e8c:	tbnz	w8, #0, 5ea8 <pipeline_commandv@@Base+0xe4>
    5e90:	ldur	x8, [x29, #-24]
    5e94:	ldr	x9, [x8, #8]
    5e98:	ldr	x10, [sp, #16]
    5e9c:	add	x9, x9, x10
    5ea0:	str	x9, [sp, #8]
    5ea4:	b	5ebc <pipeline_commandv@@Base+0xf8>
    5ea8:	ldur	x8, [x29, #-24]
    5eac:	ldr	x9, [x8]
    5eb0:	add	x10, x9, #0x8
    5eb4:	str	x10, [x8]
    5eb8:	str	x9, [sp, #8]
    5ebc:	ldr	x8, [sp, #8]
    5ec0:	ldr	x8, [x8]
    5ec4:	stur	x8, [x29, #-16]
    5ec8:	b	5e44 <pipeline_commandv@@Base+0x80>
    5ecc:	ldp	x29, x30, [sp, #64]
    5ed0:	add	sp, sp, #0x50
    5ed4:	ret

0000000000005ed8 <pipeline_new_commands@@Base>:
    5ed8:	sub	sp, sp, #0x130
    5edc:	stp	x29, x30, [sp, #272]
    5ee0:	str	x28, [sp, #288]
    5ee4:	add	x29, sp, #0x110
    5ee8:	sub	x8, x29, #0x28
    5eec:	str	q7, [sp, #112]
    5ef0:	str	q6, [sp, #96]
    5ef4:	str	q5, [sp, #80]
    5ef8:	str	q4, [sp, #64]
    5efc:	str	q3, [sp, #48]
    5f00:	str	q2, [sp, #32]
    5f04:	str	q1, [sp, #16]
    5f08:	str	q0, [sp]
    5f0c:	str	x7, [sp, #184]
    5f10:	str	x6, [sp, #176]
    5f14:	str	x5, [sp, #168]
    5f18:	str	x4, [sp, #160]
    5f1c:	str	x3, [sp, #152]
    5f20:	str	x2, [sp, #144]
    5f24:	str	x1, [sp, #136]
    5f28:	stur	x0, [x29, #-8]
    5f2c:	mov	w9, #0xffffff80            	// #-128
    5f30:	stur	w9, [x29, #-12]
    5f34:	mov	w9, #0xffffffc8            	// #-56
    5f38:	stur	w9, [x29, #-16]
    5f3c:	mov	x10, sp
    5f40:	add	x10, x10, #0x80
    5f44:	stur	x10, [x29, #-24]
    5f48:	add	x10, sp, #0x88
    5f4c:	add	x10, x10, #0x38
    5f50:	stur	x10, [x29, #-32]
    5f54:	add	x10, x29, #0x20
    5f58:	stur	x10, [x29, #-40]
    5f5c:	ldur	x0, [x29, #-8]
    5f60:	ldr	q0, [x8]
    5f64:	ldr	q1, [x8, #16]
    5f68:	stur	q1, [x29, #-64]
    5f6c:	stur	q0, [x29, #-80]
    5f70:	sub	x1, x29, #0x50
    5f74:	bl	2920 <pipeline_new_commandv@plt>
    5f78:	stur	x0, [x29, #-48]
    5f7c:	ldur	x0, [x29, #-48]
    5f80:	ldr	x28, [sp, #288]
    5f84:	ldp	x29, x30, [sp, #272]
    5f88:	add	sp, sp, #0x130
    5f8c:	ret

0000000000005f90 <pipeline_new_command_argv@@Base>:
    5f90:	sub	sp, sp, #0x60
    5f94:	stp	x29, x30, [sp, #80]
    5f98:	add	x29, sp, #0x50
    5f9c:	add	x8, sp, #0x10
    5fa0:	stur	x0, [x29, #-8]
    5fa4:	str	x1, [sp, #8]
    5fa8:	str	x8, [sp]
    5fac:	bl	2d90 <pipeline_new@plt>
    5fb0:	stur	x0, [x29, #-16]
    5fb4:	ldur	x0, [x29, #-8]
    5fb8:	ldr	x8, [sp, #8]
    5fbc:	ldr	q0, [x8]
    5fc0:	str	q0, [sp, #16]
    5fc4:	ldr	q0, [x8, #16]
    5fc8:	str	q0, [sp, #32]
    5fcc:	ldr	x1, [sp]
    5fd0:	bl	2950 <pipecmd_new_argv@plt>
    5fd4:	stur	x0, [x29, #-24]
    5fd8:	ldur	x0, [x29, #-16]
    5fdc:	ldur	x1, [x29, #-24]
    5fe0:	bl	2c60 <pipeline_command@plt>
    5fe4:	ldur	x0, [x29, #-16]
    5fe8:	ldp	x29, x30, [sp, #80]
    5fec:	add	sp, sp, #0x60
    5ff0:	ret

0000000000005ff4 <pipeline_new_command_args@@Base>:
    5ff4:	sub	sp, sp, #0x130
    5ff8:	stp	x29, x30, [sp, #272]
    5ffc:	str	x28, [sp, #288]
    6000:	add	x29, sp, #0x110
    6004:	sub	x8, x29, #0x28
    6008:	str	q7, [sp, #112]
    600c:	str	q6, [sp, #96]
    6010:	str	q5, [sp, #80]
    6014:	str	q4, [sp, #64]
    6018:	str	q3, [sp, #48]
    601c:	str	q2, [sp, #32]
    6020:	str	q1, [sp, #16]
    6024:	str	q0, [sp]
    6028:	str	x7, [sp, #184]
    602c:	str	x6, [sp, #176]
    6030:	str	x5, [sp, #168]
    6034:	str	x4, [sp, #160]
    6038:	str	x3, [sp, #152]
    603c:	str	x2, [sp, #144]
    6040:	str	x1, [sp, #136]
    6044:	stur	x0, [x29, #-8]
    6048:	mov	w9, #0xffffff80            	// #-128
    604c:	stur	w9, [x29, #-12]
    6050:	mov	w9, #0xffffffc8            	// #-56
    6054:	stur	w9, [x29, #-16]
    6058:	mov	x10, sp
    605c:	add	x10, x10, #0x80
    6060:	stur	x10, [x29, #-24]
    6064:	add	x10, sp, #0x88
    6068:	add	x10, x10, #0x38
    606c:	stur	x10, [x29, #-32]
    6070:	add	x10, x29, #0x20
    6074:	stur	x10, [x29, #-40]
    6078:	ldur	x0, [x29, #-8]
    607c:	ldr	q0, [x8]
    6080:	ldr	q1, [x8, #16]
    6084:	stur	q1, [x29, #-64]
    6088:	stur	q0, [x29, #-80]
    608c:	sub	x1, x29, #0x50
    6090:	bl	2e60 <pipeline_new_command_argv@plt>
    6094:	stur	x0, [x29, #-48]
    6098:	ldur	x0, [x29, #-48]
    609c:	ldr	x28, [sp, #288]
    60a0:	ldp	x29, x30, [sp, #272]
    60a4:	add	sp, sp, #0x130
    60a8:	ret

00000000000060ac <pipeline_join@@Base>:
    60ac:	sub	sp, sp, #0x70
    60b0:	stp	x29, x30, [sp, #96]
    60b4:	add	x29, sp, #0x60
    60b8:	mov	x8, #0x90                  	// #144
    60bc:	adrp	x9, f000 <pipeline_peekline@@Base+0x4dc8>
    60c0:	add	x9, x9, #0xe3b
    60c4:	adrp	x10, 10000 <pipeline_peekline@@Base+0x5dc8>
    60c8:	add	x10, x10, #0x158
    60cc:	stur	x0, [x29, #-8]
    60d0:	stur	x1, [x29, #-16]
    60d4:	mov	x0, x8
    60d8:	stur	x9, [x29, #-40]
    60dc:	str	x10, [sp, #48]
    60e0:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    60e4:	stur	x0, [x29, #-24]
    60e8:	ldur	x8, [x29, #-8]
    60ec:	ldr	x8, [x8, #16]
    60f0:	cbnz	x8, 60f8 <pipeline_join@@Base+0x4c>
    60f4:	b	6110 <pipeline_join@@Base+0x64>
    60f8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    60fc:	add	x0, x0, #0x14e
    6100:	ldur	x1, [x29, #-40]
    6104:	mov	w2, #0x40c                 	// #1036
    6108:	ldr	x3, [sp, #48]
    610c:	bl	2df0 <__assert_fail@plt>
    6110:	ldur	x8, [x29, #-16]
    6114:	ldr	x8, [x8, #16]
    6118:	cbnz	x8, 6120 <pipeline_join@@Base+0x74>
    611c:	b	6138 <pipeline_join@@Base+0x8c>
    6120:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6124:	add	x0, x0, #0x188
    6128:	ldur	x1, [x29, #-40]
    612c:	mov	w2, #0x40d                 	// #1037
    6130:	ldr	x3, [sp, #48]
    6134:	bl	2df0 <__assert_fail@plt>
    6138:	ldur	x8, [x29, #-8]
    613c:	ldr	x8, [x8, #24]
    6140:	cbnz	x8, 6148 <pipeline_join@@Base+0x9c>
    6144:	b	6160 <pipeline_join@@Base+0xb4>
    6148:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    614c:	add	x0, x0, #0x192
    6150:	ldur	x1, [x29, #-40]
    6154:	mov	w2, #0x40e                 	// #1038
    6158:	ldr	x3, [sp, #48]
    615c:	bl	2df0 <__assert_fail@plt>
    6160:	ldur	x8, [x29, #-16]
    6164:	ldr	x8, [x8, #24]
    6168:	cbnz	x8, 6170 <pipeline_join@@Base+0xc4>
    616c:	b	6188 <pipeline_join@@Base+0xdc>
    6170:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6174:	add	x0, x0, #0x1a0
    6178:	ldur	x1, [x29, #-40]
    617c:	mov	w2, #0x40f                 	// #1039
    6180:	ldr	x3, [sp, #48]
    6184:	bl	2df0 <__assert_fail@plt>
    6188:	ldur	x8, [x29, #-8]
    618c:	ldr	w9, [x8]
    6190:	ldur	x8, [x29, #-16]
    6194:	ldr	w10, [x8]
    6198:	add	w9, w9, w10
    619c:	ldur	x8, [x29, #-24]
    61a0:	str	w9, [x8]
    61a4:	ldur	x8, [x29, #-8]
    61a8:	ldr	w9, [x8]
    61ac:	ldur	x8, [x29, #-16]
    61b0:	ldr	w10, [x8]
    61b4:	add	w9, w9, w10
    61b8:	ldur	x8, [x29, #-24]
    61bc:	str	w9, [x8, #4]
    61c0:	ldur	x8, [x29, #-24]
    61c4:	ldrsw	x0, [x8, #4]
    61c8:	mov	x1, #0x8                   	// #8
    61cc:	bl	b16c <pipeline_peekline@@Base+0xf34>
    61d0:	ldur	x8, [x29, #-24]
    61d4:	str	x0, [x8, #8]
    61d8:	ldur	x8, [x29, #-24]
    61dc:	mov	x11, xzr
    61e0:	str	x11, [x8, #16]
    61e4:	ldur	x8, [x29, #-24]
    61e8:	str	x11, [x8, #24]
    61ec:	ldur	x8, [x29, #-8]
    61f0:	ldr	w9, [x8, #32]
    61f4:	ldur	x8, [x29, #-24]
    61f8:	str	w9, [x8, #32]
    61fc:	ldur	x8, [x29, #-8]
    6200:	ldr	w9, [x8, #40]
    6204:	ldur	x8, [x29, #-24]
    6208:	str	w9, [x8, #40]
    620c:	ldur	x8, [x29, #-8]
    6210:	ldr	x8, [x8, #48]
    6214:	cbz	x8, 622c <pipeline_join@@Base+0x180>
    6218:	ldur	x8, [x29, #-8]
    621c:	ldr	x0, [x8, #48]
    6220:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    6224:	str	x0, [sp, #40]
    6228:	b	6234 <pipeline_join@@Base+0x188>
    622c:	mov	x8, xzr
    6230:	str	x8, [sp, #40]
    6234:	ldr	x8, [sp, #40]
    6238:	ldur	x9, [x29, #-24]
    623c:	str	x8, [x9, #48]
    6240:	ldur	x8, [x29, #-16]
    6244:	ldr	w10, [x8, #36]
    6248:	ldur	x8, [x29, #-24]
    624c:	str	w10, [x8, #36]
    6250:	ldur	x8, [x29, #-16]
    6254:	ldr	w10, [x8, #44]
    6258:	ldur	x8, [x29, #-24]
    625c:	str	w10, [x8, #44]
    6260:	ldur	x8, [x29, #-16]
    6264:	ldr	x8, [x8, #56]
    6268:	cbz	x8, 6280 <pipeline_join@@Base+0x1d4>
    626c:	ldur	x8, [x29, #-16]
    6270:	ldr	x0, [x8, #56]
    6274:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    6278:	str	x0, [sp, #32]
    627c:	b	6288 <pipeline_join@@Base+0x1dc>
    6280:	mov	x8, xzr
    6284:	str	x8, [sp, #32]
    6288:	ldr	x8, [sp, #32]
    628c:	ldur	x9, [x29, #-24]
    6290:	str	x8, [x9, #56]
    6294:	ldur	x8, [x29, #-8]
    6298:	ldr	w10, [x8, #64]
    629c:	ldur	x8, [x29, #-24]
    62a0:	str	w10, [x8, #64]
    62a4:	ldur	x8, [x29, #-16]
    62a8:	ldr	w10, [x8, #68]
    62ac:	ldur	x8, [x29, #-24]
    62b0:	str	w10, [x8, #68]
    62b4:	ldur	x8, [x29, #-8]
    62b8:	ldr	x8, [x8, #72]
    62bc:	ldur	x9, [x29, #-24]
    62c0:	str	x8, [x9, #72]
    62c4:	ldur	x8, [x29, #-16]
    62c8:	ldr	x8, [x8, #80]
    62cc:	ldur	x9, [x29, #-24]
    62d0:	str	x8, [x9, #80]
    62d4:	ldur	x8, [x29, #-24]
    62d8:	mov	x9, xzr
    62dc:	str	x9, [x8, #88]
    62e0:	ldur	x8, [x29, #-24]
    62e4:	str	x9, [x8, #96]
    62e8:	ldur	x8, [x29, #-24]
    62ec:	str	xzr, [x8, #112]
    62f0:	ldur	x8, [x29, #-24]
    62f4:	str	xzr, [x8, #104]
    62f8:	ldur	x8, [x29, #-24]
    62fc:	str	x9, [x8, #120]
    6300:	ldur	x8, [x29, #-24]
    6304:	str	xzr, [x8, #128]
    6308:	ldur	x8, [x29, #-8]
    630c:	ldr	w10, [x8, #136]
    6310:	mov	w11, #0x1                   	// #1
    6314:	str	w11, [sp, #28]
    6318:	cbnz	w10, 6330 <pipeline_join@@Base+0x284>
    631c:	ldur	x8, [x29, #-16]
    6320:	ldr	w9, [x8, #136]
    6324:	cmp	w9, #0x0
    6328:	cset	w9, ne  // ne = any
    632c:	str	w9, [sp, #28]
    6330:	ldr	w8, [sp, #28]
    6334:	and	w8, w8, #0x1
    6338:	ldur	x9, [x29, #-24]
    633c:	str	w8, [x9, #136]
    6340:	stur	wzr, [x29, #-28]
    6344:	ldur	w8, [x29, #-28]
    6348:	ldur	x9, [x29, #-8]
    634c:	ldr	w10, [x9]
    6350:	cmp	w8, w10
    6354:	b.ge	63a8 <pipeline_join@@Base+0x2fc>  // b.tcont
    6358:	ldur	x8, [x29, #-8]
    635c:	mov	x9, #0x8                   	// #8
    6360:	ldr	x8, [x8, #8]
    6364:	ldursw	x10, [x29, #-28]
    6368:	mul	x10, x9, x10
    636c:	add	x8, x8, x10
    6370:	ldr	x0, [x8]
    6374:	str	x9, [sp, #16]
    6378:	bl	2d70 <pipecmd_dup@plt>
    637c:	ldur	x8, [x29, #-24]
    6380:	ldr	x8, [x8, #8]
    6384:	ldursw	x9, [x29, #-28]
    6388:	ldr	x10, [sp, #16]
    638c:	mul	x9, x10, x9
    6390:	add	x8, x8, x9
    6394:	str	x0, [x8]
    6398:	ldur	w8, [x29, #-28]
    639c:	add	w8, w8, #0x1
    63a0:	stur	w8, [x29, #-28]
    63a4:	b	6344 <pipeline_join@@Base+0x298>
    63a8:	stur	wzr, [x29, #-28]
    63ac:	ldur	w8, [x29, #-28]
    63b0:	ldur	x9, [x29, #-16]
    63b4:	ldr	w10, [x9]
    63b8:	cmp	w8, w10
    63bc:	b.ge	6424 <pipeline_join@@Base+0x378>  // b.tcont
    63c0:	ldur	x8, [x29, #-16]
    63c4:	mov	x9, #0x8                   	// #8
    63c8:	ldr	x8, [x8, #8]
    63cc:	ldursw	x10, [x29, #-28]
    63d0:	mul	x10, x9, x10
    63d4:	add	x8, x8, x10
    63d8:	ldr	x0, [x8]
    63dc:	str	x9, [sp, #8]
    63e0:	bl	2d70 <pipecmd_dup@plt>
    63e4:	ldur	x8, [x29, #-24]
    63e8:	ldr	x8, [x8, #8]
    63ec:	ldur	x9, [x29, #-8]
    63f0:	ldr	w11, [x9]
    63f4:	ldur	w12, [x29, #-28]
    63f8:	add	w11, w11, w12
    63fc:	mov	w1, w11
    6400:	sxtw	x9, w1
    6404:	ldr	x10, [sp, #8]
    6408:	mul	x9, x10, x9
    640c:	add	x8, x8, x9
    6410:	str	x0, [x8]
    6414:	ldur	w8, [x29, #-28]
    6418:	add	w8, w8, #0x1
    641c:	stur	w8, [x29, #-28]
    6420:	b	63ac <pipeline_join@@Base+0x300>
    6424:	ldur	x0, [x29, #-24]
    6428:	ldp	x29, x30, [sp, #96]
    642c:	add	sp, sp, #0x70
    6430:	ret

0000000000006434 <pipeline_connect@@Base>:
    6434:	sub	sp, sp, #0x140
    6438:	stp	x29, x30, [sp, #288]
    643c:	str	x28, [sp, #304]
    6440:	add	x29, sp, #0x120
    6444:	str	q7, [sp, #160]
    6448:	str	q6, [sp, #144]
    644c:	str	q5, [sp, #128]
    6450:	str	q4, [sp, #112]
    6454:	str	q3, [sp, #96]
    6458:	str	q2, [sp, #80]
    645c:	str	q1, [sp, #64]
    6460:	str	q0, [sp, #48]
    6464:	stur	x7, [x29, #-64]
    6468:	stur	x6, [x29, #-72]
    646c:	stur	x5, [x29, #-80]
    6470:	stur	x4, [x29, #-88]
    6474:	stur	x3, [x29, #-96]
    6478:	stur	x2, [x29, #-104]
    647c:	stur	x0, [x29, #-8]
    6480:	stur	x1, [x29, #-16]
    6484:	ldur	x8, [x29, #-8]
    6488:	ldr	x8, [x8, #16]
    648c:	cbnz	x8, 64a4 <pipeline_connect@@Base+0x70>
    6490:	b	6494 <pipeline_connect@@Base+0x60>
    6494:	ldur	x0, [x29, #-8]
    6498:	mov	w1, #0xffffffff            	// #-1
    649c:	bl	29c0 <pipeline_want_out@plt>
    64a0:	b	64a4 <pipeline_connect@@Base+0x70>
    64a4:	ldur	x8, [x29, #-8]
    64a8:	ldr	w9, [x8, #36]
    64ac:	subs	w9, w9, #0x1
    64b0:	b.ne	64bc <pipeline_connect@@Base+0x88>  // b.any
    64b4:	b	64b8 <pipeline_connect@@Base+0x84>
    64b8:	b	64dc <pipeline_connect@@Base+0xa8>
    64bc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    64c0:	add	x0, x0, #0x1ae
    64c4:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    64c8:	add	x1, x1, #0xe3b
    64cc:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    64d0:	add	x3, x3, #0x1d2
    64d4:	mov	w2, #0x439                 	// #1081
    64d8:	bl	2df0 <__assert_fail@plt>
    64dc:	ldur	x8, [x29, #-8]
    64e0:	ldr	w9, [x8, #44]
    64e4:	tbz	w9, #31, 64f0 <pipeline_connect@@Base+0xbc>
    64e8:	b	64ec <pipeline_connect@@Base+0xb8>
    64ec:	b	6510 <pipeline_connect@@Base+0xdc>
    64f0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    64f4:	add	x0, x0, #0x205
    64f8:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    64fc:	add	x1, x1, #0xe3b
    6500:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6504:	add	x3, x3, #0x1d2
    6508:	mov	w2, #0x43a                 	// #1082
    650c:	bl	2df0 <__assert_fail@plt>
    6510:	mov	w8, #0xffffff80            	// #-128
    6514:	stur	w8, [x29, #-20]
    6518:	mov	w8, #0xffffffd0            	// #-48
    651c:	stur	w8, [x29, #-24]
    6520:	add	x9, x29, #0x20
    6524:	stur	x9, [x29, #-48]
    6528:	add	x9, sp, #0x30
    652c:	add	x9, x9, #0x80
    6530:	stur	x9, [x29, #-32]
    6534:	sub	x9, x29, #0x68
    6538:	add	x9, x9, #0x30
    653c:	stur	x9, [x29, #-40]
    6540:	ldur	x9, [x29, #-16]
    6544:	stur	x9, [x29, #-56]
    6548:	b	654c <pipeline_connect@@Base+0x118>
    654c:	ldur	x8, [x29, #-56]
    6550:	cbz	x8, 6650 <pipeline_connect@@Base+0x21c>
    6554:	b	6558 <pipeline_connect@@Base+0x124>
    6558:	ldur	x8, [x29, #-56]
    655c:	ldr	x8, [x8, #16]
    6560:	cbnz	x8, 656c <pipeline_connect@@Base+0x138>
    6564:	b	6568 <pipeline_connect@@Base+0x134>
    6568:	b	658c <pipeline_connect@@Base+0x158>
    656c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6570:	add	x0, x0, #0x21a
    6574:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6578:	add	x1, x1, #0xe3b
    657c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6580:	add	x3, x3, #0x1d2
    6584:	mov	w2, #0x43e                 	// #1086
    6588:	bl	2df0 <__assert_fail@plt>
    658c:	ldur	x8, [x29, #-8]
    6590:	ldur	x9, [x29, #-56]
    6594:	str	x8, [x9, #88]
    6598:	ldur	x0, [x29, #-56]
    659c:	mov	w1, #0xffffffff            	// #-1
    65a0:	bl	2e20 <pipeline_want_in@plt>
    65a4:	ldur	x8, [x29, #-56]
    65a8:	ldr	w10, [x8]
    65ac:	cbnz	w10, 65d8 <pipeline_connect@@Base+0x1a4>
    65b0:	b	65b4 <pipeline_connect@@Base+0x180>
    65b4:	ldur	x0, [x29, #-56]
    65b8:	str	x0, [sp, #40]
    65bc:	bl	2a30 <pipecmd_new_passthrough@plt>
    65c0:	ldr	x8, [sp, #40]
    65c4:	str	x0, [sp, #32]
    65c8:	mov	x0, x8
    65cc:	ldr	x1, [sp, #32]
    65d0:	bl	2c60 <pipeline_command@plt>
    65d4:	b	65d8 <pipeline_connect@@Base+0x1a4>
    65d8:	b	65dc <pipeline_connect@@Base+0x1a8>
    65dc:	sub	x8, x29, #0x30
    65e0:	add	x8, x8, #0x18
    65e4:	ldur	w9, [x29, #-24]
    65e8:	mov	w10, w9
    65ec:	str	x8, [sp, #24]
    65f0:	str	w10, [sp, #20]
    65f4:	tbz	w9, #31, 662c <pipeline_connect@@Base+0x1f8>
    65f8:	b	65fc <pipeline_connect@@Base+0x1c8>
    65fc:	ldr	w8, [sp, #20]
    6600:	add	w9, w8, #0x8
    6604:	ldr	x10, [sp, #24]
    6608:	str	w9, [x10]
    660c:	subs	w9, w9, #0x0
    6610:	b.gt	662c <pipeline_connect@@Base+0x1f8>
    6614:	b	6618 <pipeline_connect@@Base+0x1e4>
    6618:	ldur	x8, [x29, #-40]
    661c:	ldr	w9, [sp, #20]
    6620:	add	x8, x8, w9, sxtw
    6624:	str	x8, [sp, #8]
    6628:	b	6640 <pipeline_connect@@Base+0x20c>
    662c:	ldur	x8, [x29, #-48]
    6630:	add	x9, x8, #0x8
    6634:	stur	x9, [x29, #-48]
    6638:	str	x8, [sp, #8]
    663c:	b	6640 <pipeline_connect@@Base+0x20c>
    6640:	ldr	x8, [sp, #8]
    6644:	ldr	x8, [x8]
    6648:	stur	x8, [x29, #-56]
    664c:	b	654c <pipeline_connect@@Base+0x118>
    6650:	ldr	x28, [sp, #304]
    6654:	ldp	x29, x30, [sp, #288]
    6658:	add	sp, sp, #0x140
    665c:	ret

0000000000006660 <pipeline_want_out@@Base>:
    6660:	sub	sp, sp, #0x10
    6664:	mov	w8, #0x1                   	// #1
    6668:	mov	x9, xzr
    666c:	str	x0, [sp, #8]
    6670:	str	w1, [sp, #4]
    6674:	ldr	x10, [sp, #8]
    6678:	str	w8, [x10, #36]
    667c:	ldr	w8, [sp, #4]
    6680:	ldr	x10, [sp, #8]
    6684:	str	w8, [x10, #44]
    6688:	ldr	x10, [sp, #8]
    668c:	str	x9, [x10, #56]
    6690:	add	sp, sp, #0x10
    6694:	ret

0000000000006698 <pipeline_want_in@@Base>:
    6698:	sub	sp, sp, #0x10
    669c:	mov	w8, #0x1                   	// #1
    66a0:	mov	x9, xzr
    66a4:	str	x0, [sp, #8]
    66a8:	str	w1, [sp, #4]
    66ac:	ldr	x10, [sp, #8]
    66b0:	str	w8, [x10, #32]
    66b4:	ldr	w8, [sp, #4]
    66b8:	ldr	x10, [sp, #8]
    66bc:	str	w8, [x10, #40]
    66c0:	ldr	x10, [sp, #8]
    66c4:	str	x9, [x10, #48]
    66c8:	add	sp, sp, #0x10
    66cc:	ret

00000000000066d0 <pipeline_command_argv@@Base>:
    66d0:	sub	sp, sp, #0x50
    66d4:	stp	x29, x30, [sp, #64]
    66d8:	add	x29, sp, #0x40
    66dc:	mov	x8, sp
    66e0:	stur	x0, [x29, #-8]
    66e4:	stur	x1, [x29, #-16]
    66e8:	ldur	x0, [x29, #-16]
    66ec:	ldr	q0, [x2]
    66f0:	str	q0, [sp]
    66f4:	ldr	q0, [x2, #16]
    66f8:	str	q0, [sp, #16]
    66fc:	mov	x1, x8
    6700:	bl	2950 <pipecmd_new_argv@plt>
    6704:	stur	x0, [x29, #-24]
    6708:	ldur	x0, [x29, #-8]
    670c:	ldur	x1, [x29, #-24]
    6710:	bl	2c60 <pipeline_command@plt>
    6714:	ldp	x29, x30, [sp, #64]
    6718:	add	sp, sp, #0x50
    671c:	ret

0000000000006720 <pipeline_command_args@@Base>:
    6720:	sub	sp, sp, #0x120
    6724:	stp	x29, x30, [sp, #256]
    6728:	str	x28, [sp, #272]
    672c:	add	x29, sp, #0x100
    6730:	str	q7, [sp, #112]
    6734:	str	q6, [sp, #96]
    6738:	str	q5, [sp, #80]
    673c:	str	q4, [sp, #64]
    6740:	str	q3, [sp, #48]
    6744:	str	q2, [sp, #32]
    6748:	str	q1, [sp, #16]
    674c:	str	q0, [sp]
    6750:	str	x7, [sp, #168]
    6754:	str	x6, [sp, #160]
    6758:	str	x5, [sp, #152]
    675c:	str	x4, [sp, #144]
    6760:	str	x3, [sp, #136]
    6764:	str	x2, [sp, #128]
    6768:	stur	x0, [x29, #-8]
    676c:	stur	x1, [x29, #-16]
    6770:	mov	w8, #0xffffff80            	// #-128
    6774:	stur	w8, [x29, #-20]
    6778:	mov	w8, #0xffffffd0            	// #-48
    677c:	stur	w8, [x29, #-24]
    6780:	mov	x9, sp
    6784:	add	x9, x9, #0x80
    6788:	stur	x9, [x29, #-32]
    678c:	add	x9, sp, #0x80
    6790:	add	x9, x9, #0x30
    6794:	stur	x9, [x29, #-40]
    6798:	add	x9, x29, #0x20
    679c:	stur	x9, [x29, #-48]
    67a0:	ldur	x0, [x29, #-8]
    67a4:	ldur	x1, [x29, #-16]
    67a8:	ldur	q0, [x29, #-48]
    67ac:	ldur	q1, [x29, #-32]
    67b0:	stur	q1, [x29, #-64]
    67b4:	stur	q0, [x29, #-80]
    67b8:	sub	x2, x29, #0x50
    67bc:	bl	2d80 <pipeline_command_argv@plt>
    67c0:	ldr	x28, [sp, #272]
    67c4:	ldp	x29, x30, [sp, #256]
    67c8:	add	sp, sp, #0x120
    67cc:	ret

00000000000067d0 <pipeline_command_argstr@@Base>:
    67d0:	sub	sp, sp, #0x30
    67d4:	stp	x29, x30, [sp, #32]
    67d8:	add	x29, sp, #0x20
    67dc:	stur	x0, [x29, #-8]
    67e0:	str	x1, [sp, #16]
    67e4:	ldur	x0, [x29, #-8]
    67e8:	ldr	x8, [sp, #16]
    67ec:	str	x0, [sp, #8]
    67f0:	mov	x0, x8
    67f4:	bl	2cf0 <pipecmd_new_argstr@plt>
    67f8:	ldr	x8, [sp, #8]
    67fc:	str	x0, [sp]
    6800:	mov	x0, x8
    6804:	ldr	x1, [sp]
    6808:	bl	2c60 <pipeline_command@plt>
    680c:	ldp	x29, x30, [sp, #32]
    6810:	add	sp, sp, #0x30
    6814:	ret

0000000000006818 <pipeline_commands@@Base>:
    6818:	sub	sp, sp, #0x130
    681c:	stp	x29, x30, [sp, #272]
    6820:	str	x28, [sp, #288]
    6824:	add	x29, sp, #0x110
    6828:	sub	x8, x29, #0x28
    682c:	str	q7, [sp, #112]
    6830:	str	q6, [sp, #96]
    6834:	str	q5, [sp, #80]
    6838:	str	q4, [sp, #64]
    683c:	str	q3, [sp, #48]
    6840:	str	q2, [sp, #32]
    6844:	str	q1, [sp, #16]
    6848:	str	q0, [sp]
    684c:	str	x7, [sp, #184]
    6850:	str	x6, [sp, #176]
    6854:	str	x5, [sp, #168]
    6858:	str	x4, [sp, #160]
    685c:	str	x3, [sp, #152]
    6860:	str	x2, [sp, #144]
    6864:	str	x1, [sp, #136]
    6868:	stur	x0, [x29, #-8]
    686c:	mov	w9, #0xffffff80            	// #-128
    6870:	stur	w9, [x29, #-12]
    6874:	mov	w9, #0xffffffc8            	// #-56
    6878:	stur	w9, [x29, #-16]
    687c:	mov	x10, sp
    6880:	add	x10, x10, #0x80
    6884:	stur	x10, [x29, #-24]
    6888:	add	x10, sp, #0x88
    688c:	add	x10, x10, #0x38
    6890:	stur	x10, [x29, #-32]
    6894:	add	x10, x29, #0x20
    6898:	stur	x10, [x29, #-40]
    689c:	ldur	x0, [x29, #-8]
    68a0:	ldr	q0, [x8]
    68a4:	ldr	q1, [x8, #16]
    68a8:	stur	q1, [x29, #-64]
    68ac:	stur	q0, [x29, #-80]
    68b0:	sub	x1, x29, #0x50
    68b4:	bl	2bd0 <pipeline_commandv@plt>
    68b8:	ldr	x28, [sp, #288]
    68bc:	ldp	x29, x30, [sp, #272]
    68c0:	add	sp, sp, #0x130
    68c4:	ret

00000000000068c8 <pipeline_get_ncommands@@Base>:
    68c8:	sub	sp, sp, #0x10
    68cc:	str	x0, [sp, #8]
    68d0:	ldr	x8, [sp, #8]
    68d4:	ldr	w0, [x8]
    68d8:	add	sp, sp, #0x10
    68dc:	ret

00000000000068e0 <pipeline_get_command@@Base>:
    68e0:	sub	sp, sp, #0x20
    68e4:	str	x0, [sp, #16]
    68e8:	str	w1, [sp, #12]
    68ec:	ldr	w8, [sp, #12]
    68f0:	cmp	w8, #0x0
    68f4:	cset	w8, lt  // lt = tstop
    68f8:	tbnz	w8, #0, 6910 <pipeline_get_command@@Base+0x30>
    68fc:	ldr	w8, [sp, #12]
    6900:	ldr	x9, [sp, #16]
    6904:	ldr	w10, [x9]
    6908:	cmp	w8, w10
    690c:	b.lt	691c <pipeline_get_command@@Base+0x3c>  // b.tstop
    6910:	mov	x8, xzr
    6914:	str	x8, [sp, #24]
    6918:	b	693c <pipeline_get_command@@Base+0x5c>
    691c:	ldr	x8, [sp, #16]
    6920:	mov	x9, #0x8                   	// #8
    6924:	ldr	x8, [x8, #8]
    6928:	ldrsw	x10, [sp, #12]
    692c:	mul	x9, x9, x10
    6930:	add	x8, x8, x9
    6934:	ldr	x8, [x8]
    6938:	str	x8, [sp, #24]
    693c:	ldr	x0, [sp, #24]
    6940:	add	sp, sp, #0x20
    6944:	ret

0000000000006948 <pipeline_set_command@@Base>:
    6948:	sub	sp, sp, #0x30
    694c:	str	x0, [sp, #32]
    6950:	str	w1, [sp, #28]
    6954:	str	x2, [sp, #16]
    6958:	ldr	w8, [sp, #28]
    695c:	cmp	w8, #0x0
    6960:	cset	w8, lt  // lt = tstop
    6964:	tbnz	w8, #0, 697c <pipeline_set_command@@Base+0x34>
    6968:	ldr	w8, [sp, #28]
    696c:	ldr	x9, [sp, #32]
    6970:	ldr	w10, [x9]
    6974:	cmp	w8, w10
    6978:	b.lt	6988 <pipeline_set_command@@Base+0x40>  // b.tstop
    697c:	mov	x8, xzr
    6980:	str	x8, [sp, #40]
    6984:	b	69cc <pipeline_set_command@@Base+0x84>
    6988:	ldr	x8, [sp, #32]
    698c:	mov	x9, #0x8                   	// #8
    6990:	ldr	x8, [x8, #8]
    6994:	ldrsw	x10, [sp, #28]
    6998:	mul	x10, x9, x10
    699c:	add	x8, x8, x10
    69a0:	ldr	x8, [x8]
    69a4:	str	x8, [sp, #8]
    69a8:	ldr	x8, [sp, #16]
    69ac:	ldr	x10, [sp, #32]
    69b0:	ldr	x10, [x10, #8]
    69b4:	ldrsw	x11, [sp, #28]
    69b8:	mul	x9, x9, x11
    69bc:	add	x9, x10, x9
    69c0:	str	x8, [x9]
    69c4:	ldr	x8, [sp, #8]
    69c8:	str	x8, [sp, #40]
    69cc:	ldr	x0, [sp, #40]
    69d0:	add	sp, sp, #0x30
    69d4:	ret

00000000000069d8 <pipeline_get_pid@@Base>:
    69d8:	sub	sp, sp, #0x30
    69dc:	stp	x29, x30, [sp, #32]
    69e0:	add	x29, sp, #0x20
    69e4:	str	x0, [sp, #16]
    69e8:	str	w1, [sp, #12]
    69ec:	ldr	x8, [sp, #16]
    69f0:	ldr	x8, [x8, #16]
    69f4:	cbz	x8, 69fc <pipeline_get_pid@@Base+0x24>
    69f8:	b	6a1c <pipeline_get_pid@@Base+0x44>
    69fc:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6a00:	add	x0, x0, #0x2f8
    6a04:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6a08:	add	x1, x1, #0xe3b
    6a0c:	mov	w2, #0x49d                 	// #1181
    6a10:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6a14:	add	x3, x3, #0x225
    6a18:	bl	2df0 <__assert_fail@plt>
    6a1c:	ldr	w8, [sp, #12]
    6a20:	cmp	w8, #0x0
    6a24:	cset	w8, lt  // lt = tstop
    6a28:	tbnz	w8, #0, 6a40 <pipeline_get_pid@@Base+0x68>
    6a2c:	ldr	w8, [sp, #12]
    6a30:	ldr	x9, [sp, #16]
    6a34:	ldr	w10, [x9]
    6a38:	cmp	w8, w10
    6a3c:	b.lt	6a4c <pipeline_get_pid@@Base+0x74>  // b.tstop
    6a40:	mov	w8, #0xffffffff            	// #-1
    6a44:	stur	w8, [x29, #-4]
    6a48:	b	6a60 <pipeline_get_pid@@Base+0x88>
    6a4c:	ldr	x8, [sp, #16]
    6a50:	ldr	x8, [x8, #16]
    6a54:	ldrsw	x9, [sp, #12]
    6a58:	ldr	w10, [x8, x9, lsl #2]
    6a5c:	stur	w10, [x29, #-4]
    6a60:	ldur	w0, [x29, #-4]
    6a64:	ldp	x29, x30, [sp, #32]
    6a68:	add	sp, sp, #0x30
    6a6c:	ret

0000000000006a70 <pipeline_want_infile@@Base>:
    6a70:	sub	sp, sp, #0x30
    6a74:	stp	x29, x30, [sp, #32]
    6a78:	add	x29, sp, #0x20
    6a7c:	mov	w8, #0x2                   	// #2
    6a80:	mov	w9, wzr
    6a84:	stur	x0, [x29, #-8]
    6a88:	str	x1, [sp, #16]
    6a8c:	ldr	x10, [sp, #16]
    6a90:	cmp	x10, #0x0
    6a94:	csel	w8, w8, w9, ne  // ne = any
    6a98:	ldur	x10, [x29, #-8]
    6a9c:	str	w8, [x10, #32]
    6aa0:	ldur	x10, [x29, #-8]
    6aa4:	str	wzr, [x10, #40]
    6aa8:	ldr	x10, [sp, #16]
    6aac:	cbz	x10, 6ac0 <pipeline_want_infile@@Base+0x50>
    6ab0:	ldr	x0, [sp, #16]
    6ab4:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    6ab8:	str	x0, [sp, #8]
    6abc:	b	6ac8 <pipeline_want_infile@@Base+0x58>
    6ac0:	mov	x8, xzr
    6ac4:	str	x8, [sp, #8]
    6ac8:	ldr	x8, [sp, #8]
    6acc:	ldur	x9, [x29, #-8]
    6ad0:	str	x8, [x9, #48]
    6ad4:	ldp	x29, x30, [sp, #32]
    6ad8:	add	sp, sp, #0x30
    6adc:	ret

0000000000006ae0 <pipeline_want_outfile@@Base>:
    6ae0:	sub	sp, sp, #0x30
    6ae4:	stp	x29, x30, [sp, #32]
    6ae8:	add	x29, sp, #0x20
    6aec:	mov	w8, #0x2                   	// #2
    6af0:	mov	w9, wzr
    6af4:	stur	x0, [x29, #-8]
    6af8:	str	x1, [sp, #16]
    6afc:	ldr	x10, [sp, #16]
    6b00:	cmp	x10, #0x0
    6b04:	csel	w8, w8, w9, ne  // ne = any
    6b08:	ldur	x10, [x29, #-8]
    6b0c:	str	w8, [x10, #36]
    6b10:	ldur	x10, [x29, #-8]
    6b14:	str	wzr, [x10, #44]
    6b18:	ldr	x10, [sp, #16]
    6b1c:	cbz	x10, 6b30 <pipeline_want_outfile@@Base+0x50>
    6b20:	ldr	x0, [sp, #16]
    6b24:	bl	b4cc <pipeline_peekline@@Base+0x1294>
    6b28:	str	x0, [sp, #8]
    6b2c:	b	6b38 <pipeline_want_outfile@@Base+0x58>
    6b30:	mov	x8, xzr
    6b34:	str	x8, [sp, #8]
    6b38:	ldr	x8, [sp, #8]
    6b3c:	ldur	x9, [x29, #-8]
    6b40:	str	x8, [x9, #56]
    6b44:	ldp	x29, x30, [sp, #32]
    6b48:	add	sp, sp, #0x30
    6b4c:	ret

0000000000006b50 <pipeline_ignore_signals@@Base>:
    6b50:	sub	sp, sp, #0x10
    6b54:	str	x0, [sp, #8]
    6b58:	str	w1, [sp, #4]
    6b5c:	ldr	w8, [sp, #4]
    6b60:	ldr	x9, [sp, #8]
    6b64:	str	w8, [x9, #136]
    6b68:	add	sp, sp, #0x10
    6b6c:	ret

0000000000006b70 <pipeline_get_infile@@Base>:
    6b70:	sub	sp, sp, #0x20
    6b74:	stp	x29, x30, [sp, #16]
    6b78:	add	x29, sp, #0x10
    6b7c:	str	x0, [sp]
    6b80:	ldr	x8, [sp]
    6b84:	ldr	x8, [x8, #16]
    6b88:	cbz	x8, 6b90 <pipeline_get_infile@@Base+0x20>
    6b8c:	b	6bb0 <pipeline_get_infile@@Base+0x40>
    6b90:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6b94:	add	x0, x0, #0x2f8
    6b98:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6b9c:	add	x1, x1, #0xe3b
    6ba0:	mov	w2, #0x4c6                 	// #1222
    6ba4:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6ba8:	add	x3, x3, #0x24d
    6bac:	bl	2df0 <__assert_fail@plt>
    6bb0:	ldr	x8, [sp]
    6bb4:	ldr	x8, [x8, #24]
    6bb8:	cbz	x8, 6bc0 <pipeline_get_infile@@Base+0x50>
    6bbc:	b	6be0 <pipeline_get_infile@@Base+0x70>
    6bc0:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6bc4:	add	x0, x0, #0x321
    6bc8:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6bcc:	add	x1, x1, #0xe3b
    6bd0:	mov	w2, #0x4c7                 	// #1223
    6bd4:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6bd8:	add	x3, x3, #0x24d
    6bdc:	bl	2df0 <__assert_fail@plt>
    6be0:	ldr	x8, [sp]
    6be4:	ldr	x8, [x8, #72]
    6be8:	cbz	x8, 6bfc <pipeline_get_infile@@Base+0x8c>
    6bec:	ldr	x8, [sp]
    6bf0:	ldr	x8, [x8, #72]
    6bf4:	str	x8, [sp, #8]
    6bf8:	b	6c54 <pipeline_get_infile@@Base+0xe4>
    6bfc:	ldr	x8, [sp]
    6c00:	ldr	w9, [x8, #64]
    6c04:	mov	w10, #0xffffffff            	// #-1
    6c08:	cmp	w9, w10
    6c0c:	b.ne	6c34 <pipeline_get_infile@@Base+0xc4>  // b.any
    6c10:	mov	w8, wzr
    6c14:	mov	w0, w8
    6c18:	mov	w1, w8
    6c1c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    6c20:	add	x2, x2, #0x273
    6c24:	bl	28e0 <error@plt>
    6c28:	mov	x9, xzr
    6c2c:	str	x9, [sp, #8]
    6c30:	b	6c54 <pipeline_get_infile@@Base+0xe4>
    6c34:	ldr	x8, [sp]
    6c38:	ldr	w0, [x8, #64]
    6c3c:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    6c40:	add	x1, x1, #0x28b
    6c44:	bl	2ab0 <fdopen@plt>
    6c48:	ldr	x8, [sp]
    6c4c:	str	x0, [x8, #72]
    6c50:	str	x0, [sp, #8]
    6c54:	ldr	x0, [sp, #8]
    6c58:	ldp	x29, x30, [sp, #16]
    6c5c:	add	sp, sp, #0x20
    6c60:	ret

0000000000006c64 <pipeline_get_outfile@@Base>:
    6c64:	sub	sp, sp, #0x20
    6c68:	stp	x29, x30, [sp, #16]
    6c6c:	add	x29, sp, #0x10
    6c70:	str	x0, [sp]
    6c74:	ldr	x8, [sp]
    6c78:	ldr	x8, [x8, #16]
    6c7c:	cbz	x8, 6c84 <pipeline_get_outfile@@Base+0x20>
    6c80:	b	6ca4 <pipeline_get_outfile@@Base+0x40>
    6c84:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6c88:	add	x0, x0, #0x2f8
    6c8c:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6c90:	add	x1, x1, #0xe3b
    6c94:	mov	w2, #0x4d3                 	// #1235
    6c98:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6c9c:	add	x3, x3, #0x28d
    6ca0:	bl	2df0 <__assert_fail@plt>
    6ca4:	ldr	x8, [sp]
    6ca8:	ldr	x8, [x8, #24]
    6cac:	cbz	x8, 6cb4 <pipeline_get_outfile@@Base+0x50>
    6cb0:	b	6cd4 <pipeline_get_outfile@@Base+0x70>
    6cb4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6cb8:	add	x0, x0, #0x321
    6cbc:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    6cc0:	add	x1, x1, #0xe3b
    6cc4:	mov	w2, #0x4d4                 	// #1236
    6cc8:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    6ccc:	add	x3, x3, #0x28d
    6cd0:	bl	2df0 <__assert_fail@plt>
    6cd4:	ldr	x8, [sp]
    6cd8:	ldr	x8, [x8, #80]
    6cdc:	cbz	x8, 6cf0 <pipeline_get_outfile@@Base+0x8c>
    6ce0:	ldr	x8, [sp]
    6ce4:	ldr	x8, [x8, #80]
    6ce8:	str	x8, [sp, #8]
    6cec:	b	6d48 <pipeline_get_outfile@@Base+0xe4>
    6cf0:	ldr	x8, [sp]
    6cf4:	ldr	w9, [x8, #68]
    6cf8:	mov	w10, #0xffffffff            	// #-1
    6cfc:	cmp	w9, w10
    6d00:	b.ne	6d28 <pipeline_get_outfile@@Base+0xc4>  // b.any
    6d04:	mov	w8, wzr
    6d08:	mov	w0, w8
    6d0c:	mov	w1, w8
    6d10:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    6d14:	add	x2, x2, #0x2b4
    6d18:	bl	28e0 <error@plt>
    6d1c:	mov	x9, xzr
    6d20:	str	x9, [sp, #8]
    6d24:	b	6d48 <pipeline_get_outfile@@Base+0xe4>
    6d28:	ldr	x8, [sp]
    6d2c:	ldr	w0, [x8, #68]
    6d30:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    6d34:	add	x1, x1, #0x5a7
    6d38:	bl	2ab0 <fdopen@plt>
    6d3c:	ldr	x8, [sp]
    6d40:	str	x0, [x8, #80]
    6d44:	str	x0, [sp, #8]
    6d48:	ldr	x0, [sp, #8]
    6d4c:	ldp	x29, x30, [sp, #16]
    6d50:	add	sp, sp, #0x20
    6d54:	ret

0000000000006d58 <pipeline_dump@@Base>:
    6d58:	sub	sp, sp, #0x60
    6d5c:	stp	x29, x30, [sp, #80]
    6d60:	add	x29, sp, #0x50
    6d64:	stur	x0, [x29, #-8]
    6d68:	stur	x1, [x29, #-16]
    6d6c:	stur	wzr, [x29, #-20]
    6d70:	ldur	w8, [x29, #-20]
    6d74:	ldur	x9, [x29, #-8]
    6d78:	ldr	w10, [x9]
    6d7c:	cmp	w8, w10
    6d80:	b.ge	6de0 <pipeline_dump@@Base+0x88>  // b.tcont
    6d84:	ldur	x8, [x29, #-8]
    6d88:	mov	x9, #0x8                   	// #8
    6d8c:	ldr	x8, [x8, #8]
    6d90:	ldursw	x10, [x29, #-20]
    6d94:	mul	x9, x9, x10
    6d98:	add	x8, x8, x9
    6d9c:	ldr	x0, [x8]
    6da0:	ldur	x1, [x29, #-16]
    6da4:	bl	2c10 <pipecmd_dump@plt>
    6da8:	ldur	w11, [x29, #-20]
    6dac:	ldur	x8, [x29, #-8]
    6db0:	ldr	w12, [x8]
    6db4:	subs	w12, w12, #0x1
    6db8:	cmp	w11, w12
    6dbc:	b.ge	6dd0 <pipeline_dump@@Base+0x78>  // b.tcont
    6dc0:	ldur	x1, [x29, #-16]
    6dc4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    6dc8:	add	x0, x0, #0x2cd
    6dcc:	bl	28b0 <fputs@plt>
    6dd0:	ldur	w8, [x29, #-20]
    6dd4:	add	w8, w8, #0x1
    6dd8:	stur	w8, [x29, #-20]
    6ddc:	b	6d70 <pipeline_dump@@Base+0x18>
    6de0:	ldur	x0, [x29, #-16]
    6de4:	ldur	x8, [x29, #-8]
    6de8:	ldr	w2, [x8, #40]
    6dec:	ldur	x8, [x29, #-8]
    6df0:	ldr	x8, [x8, #48]
    6df4:	stur	x0, [x29, #-32]
    6df8:	stur	w2, [x29, #-36]
    6dfc:	cbz	x8, 6e10 <pipeline_dump@@Base+0xb8>
    6e00:	ldur	x8, [x29, #-8]
    6e04:	ldr	x8, [x8, #48]
    6e08:	str	x8, [sp, #32]
    6e0c:	b	6e1c <pipeline_dump@@Base+0xc4>
    6e10:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    6e14:	add	x8, x8, #0x4da
    6e18:	str	x8, [sp, #32]
    6e1c:	ldr	x8, [sp, #32]
    6e20:	ldur	x9, [x29, #-8]
    6e24:	ldr	w4, [x9, #44]
    6e28:	ldur	x9, [x29, #-8]
    6e2c:	ldr	x9, [x9, #56]
    6e30:	str	x8, [sp, #24]
    6e34:	str	w4, [sp, #20]
    6e38:	cbz	x9, 6e4c <pipeline_dump@@Base+0xf4>
    6e3c:	ldur	x8, [x29, #-8]
    6e40:	ldr	x8, [x8, #56]
    6e44:	str	x8, [sp, #8]
    6e48:	b	6e58 <pipeline_dump@@Base+0x100>
    6e4c:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    6e50:	add	x8, x8, #0x4da
    6e54:	str	x8, [sp, #8]
    6e58:	ldr	x8, [sp, #8]
    6e5c:	ldur	x0, [x29, #-32]
    6e60:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    6e64:	add	x1, x1, #0x2d1
    6e68:	ldur	w2, [x29, #-36]
    6e6c:	ldr	x3, [sp, #24]
    6e70:	ldr	w4, [sp, #20]
    6e74:	mov	x5, x8
    6e78:	bl	2e50 <fprintf@plt>
    6e7c:	ldp	x29, x30, [sp, #80]
    6e80:	add	sp, sp, #0x60
    6e84:	ret

0000000000006e88 <pipeline_tostring@@Base>:
    6e88:	sub	sp, sp, #0x30
    6e8c:	stp	x29, x30, [sp, #32]
    6e90:	add	x29, sp, #0x20
    6e94:	mov	x8, xzr
    6e98:	stur	x0, [x29, #-8]
    6e9c:	str	x8, [sp, #16]
    6ea0:	str	wzr, [sp, #12]
    6ea4:	ldr	w8, [sp, #12]
    6ea8:	ldur	x9, [x29, #-8]
    6eac:	ldr	w10, [x9]
    6eb0:	cmp	w8, w10
    6eb4:	b.ge	6f40 <pipeline_tostring@@Base+0xb8>  // b.tcont
    6eb8:	ldur	x8, [x29, #-8]
    6ebc:	mov	x9, #0x8                   	// #8
    6ec0:	ldr	x8, [x8, #8]
    6ec4:	ldrsw	x10, [sp, #12]
    6ec8:	mul	x9, x9, x10
    6ecc:	add	x8, x8, x9
    6ed0:	ldr	x0, [x8]
    6ed4:	bl	2a10 <pipecmd_tostring@plt>
    6ed8:	str	x0, [sp]
    6edc:	ldr	x0, [sp, #16]
    6ee0:	ldr	x1, [sp]
    6ee4:	mov	x8, xzr
    6ee8:	mov	x2, x8
    6eec:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    6ef0:	str	x0, [sp, #16]
    6ef4:	ldr	x0, [sp]
    6ef8:	bl	2c00 <free@plt>
    6efc:	ldr	w11, [sp, #12]
    6f00:	ldur	x8, [x29, #-8]
    6f04:	ldr	w12, [x8]
    6f08:	subs	w12, w12, #0x1
    6f0c:	cmp	w11, w12
    6f10:	b.ge	6f30 <pipeline_tostring@@Base+0xa8>  // b.tcont
    6f14:	ldr	x0, [sp, #16]
    6f18:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    6f1c:	add	x1, x1, #0x2cd
    6f20:	mov	x8, xzr
    6f24:	mov	x2, x8
    6f28:	bl	2f44 <pipeline_new_command_argv@plt+0xe4>
    6f2c:	str	x0, [sp, #16]
    6f30:	ldr	w8, [sp, #12]
    6f34:	add	w8, w8, #0x1
    6f38:	str	w8, [sp, #12]
    6f3c:	b	6ea4 <pipeline_tostring@@Base+0x1c>
    6f40:	ldr	x0, [sp, #16]
    6f44:	ldp	x29, x30, [sp, #32]
    6f48:	add	sp, sp, #0x30
    6f4c:	ret

0000000000006f50 <pipeline_free@@Base>:
    6f50:	sub	sp, sp, #0x20
    6f54:	stp	x29, x30, [sp, #16]
    6f58:	add	x29, sp, #0x10
    6f5c:	str	x0, [sp, #8]
    6f60:	ldr	x8, [sp, #8]
    6f64:	cbnz	x8, 6f6c <pipeline_free@@Base+0x1c>
    6f68:	b	7024 <pipeline_free@@Base+0xd4>
    6f6c:	ldr	x8, [sp, #8]
    6f70:	ldr	x8, [x8, #16]
    6f74:	cbz	x8, 6f80 <pipeline_free@@Base+0x30>
    6f78:	ldr	x0, [sp, #8]
    6f7c:	bl	2a00 <pipeline_wait@plt>
    6f80:	str	wzr, [sp, #4]
    6f84:	ldr	w8, [sp, #4]
    6f88:	ldr	x9, [sp, #8]
    6f8c:	ldr	w10, [x9]
    6f90:	cmp	w8, w10
    6f94:	b.ge	6fc8 <pipeline_free@@Base+0x78>  // b.tcont
    6f98:	ldr	x8, [sp, #8]
    6f9c:	mov	x9, #0x8                   	// #8
    6fa0:	ldr	x8, [x8, #8]
    6fa4:	ldrsw	x10, [sp, #4]
    6fa8:	mul	x9, x9, x10
    6fac:	add	x8, x8, x9
    6fb0:	ldr	x0, [x8]
    6fb4:	bl	2a50 <pipecmd_free@plt>
    6fb8:	ldr	w8, [sp, #4]
    6fbc:	add	w8, w8, #0x1
    6fc0:	str	w8, [sp, #4]
    6fc4:	b	6f84 <pipeline_free@@Base+0x34>
    6fc8:	ldr	x8, [sp, #8]
    6fcc:	ldr	x0, [x8, #8]
    6fd0:	bl	2c00 <free@plt>
    6fd4:	ldr	x8, [sp, #8]
    6fd8:	ldr	x0, [x8, #16]
    6fdc:	bl	2c00 <free@plt>
    6fe0:	ldr	x8, [sp, #8]
    6fe4:	ldr	x0, [x8, #24]
    6fe8:	bl	2c00 <free@plt>
    6fec:	ldr	x8, [sp, #8]
    6ff0:	ldr	x0, [x8, #48]
    6ff4:	bl	2c00 <free@plt>
    6ff8:	ldr	x8, [sp, #8]
    6ffc:	ldr	x0, [x8, #56]
    7000:	bl	2c00 <free@plt>
    7004:	ldr	x8, [sp, #8]
    7008:	ldr	x0, [x8, #96]
    700c:	bl	2c00 <free@plt>
    7010:	ldr	x8, [sp, #8]
    7014:	ldr	x0, [x8, #120]
    7018:	bl	2c00 <free@plt>
    701c:	ldr	x0, [sp, #8]
    7020:	bl	2c00 <free@plt>
    7024:	ldp	x29, x30, [sp, #16]
    7028:	add	sp, sp, #0x20
    702c:	ret

0000000000007030 <pipeline_wait@@Base>:
    7030:	sub	sp, sp, #0x20
    7034:	stp	x29, x30, [sp, #16]
    7038:	add	x29, sp, #0x10
    703c:	mov	x8, xzr
    7040:	mov	x1, x8
    7044:	str	x0, [sp, #8]
    7048:	ldr	x0, [sp, #8]
    704c:	mov	x2, x8
    7050:	bl	2d20 <pipeline_wait_all@plt>
    7054:	ldp	x29, x30, [sp, #16]
    7058:	add	sp, sp, #0x20
    705c:	ret

0000000000007060 <pipeline_install_post_fork@@Base>:
    7060:	sub	sp, sp, #0x10
    7064:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    7068:	add	x8, x8, #0x320
    706c:	str	x0, [sp, #8]
    7070:	ldr	x9, [sp, #8]
    7074:	str	x9, [x8]
    7078:	add	sp, sp, #0x10
    707c:	ret

0000000000007080 <pipeline_start@@Base>:
    7080:	stp	x29, x30, [sp, #-32]!
    7084:	str	x28, [sp, #16]
    7088:	mov	x29, sp
    708c:	sub	sp, sp, #0x250
    7090:	mov	w8, #0xffffffff            	// #-1
    7094:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    7098:	add	x9, x9, #0x460
    709c:	adrp	x10, 21000 <pipeline_peekline@@Base+0x16dc8>
    70a0:	add	x10, x10, #0x464
    70a4:	adrp	x11, 21000 <pipeline_peekline@@Base+0x16dc8>
    70a8:	add	x11, x11, #0x468
    70ac:	adrp	x12, f000 <pipeline_peekline@@Base+0x4dc8>
    70b0:	add	x12, x12, #0xe3b
    70b4:	adrp	x13, 10000 <pipeline_peekline@@Base+0x5dc8>
    70b8:	add	x13, x13, #0x300
    70bc:	adrp	x14, 10000 <pipeline_peekline@@Base+0x5dc8>
    70c0:	add	x14, x14, #0x3ce
    70c4:	stur	x0, [x29, #-8]
    70c8:	stur	w8, [x29, #-20]
    70cc:	str	x9, [sp, #112]
    70d0:	str	x10, [sp, #104]
    70d4:	str	x11, [sp, #96]
    70d8:	str	x12, [sp, #88]
    70dc:	str	x13, [sp, #80]
    70e0:	str	x14, [sp, #72]
    70e4:	bl	7b78 <pipeline_start@@Base+0xaf8>
    70e8:	ldur	x9, [x29, #-8]
    70ec:	ldr	x9, [x9, #16]
    70f0:	cbnz	x9, 70f8 <pipeline_start@@Base+0x78>
    70f4:	b	7110 <pipeline_start@@Base+0x90>
    70f8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    70fc:	add	x0, x0, #0x2f7
    7100:	ldr	x1, [sp, #88]
    7104:	mov	w2, #0x58d                 	// #1421
    7108:	ldr	x3, [sp, #80]
    710c:	bl	2df0 <__assert_fail@plt>
    7110:	ldur	x8, [x29, #-8]
    7114:	ldr	x8, [x8, #24]
    7118:	cbnz	x8, 7120 <pipeline_start@@Base+0xa0>
    711c:	b	7138 <pipeline_start@@Base+0xb8>
    7120:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7124:	add	x0, x0, #0x320
    7128:	ldr	x1, [sp, #88]
    712c:	mov	w2, #0x58e                 	// #1422
    7130:	ldr	x3, [sp, #80]
    7134:	bl	2df0 <__assert_fail@plt>
    7138:	bl	31a4 <pipeline_new_command_argv@plt+0x344>
    713c:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    7140:	ldr	x8, [x8, #4024]
    7144:	ldr	w9, [x8]
    7148:	cbz	w9, 716c <pipeline_start@@Base+0xec>
    714c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7150:	add	x0, x0, #0x32d
    7154:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    7158:	ldur	x0, [x29, #-8]
    715c:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    7160:	ldr	x8, [x8, #4032]
    7164:	ldr	x1, [x8]
    7168:	bl	29e0 <pipeline_dump@plt>
    716c:	mov	x8, xzr
    7170:	mov	x0, x8
    7174:	bl	2c90 <fflush@plt>
    7178:	ldur	x8, [x29, #-8]
    717c:	ldr	w9, [x8, #136]
    7180:	cbz	w9, 7244 <pipeline_start@@Base+0x1c4>
    7184:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    7188:	add	x8, x8, #0x328
    718c:	ldr	w9, [x8]
    7190:	add	w10, w9, #0x1
    7194:	str	w10, [x8]
    7198:	cbnz	w9, 7244 <pipeline_start@@Base+0x1c4>
    719c:	add	x8, sp, #0x98
    71a0:	mov	x0, x8
    71a4:	mov	w9, wzr
    71a8:	mov	w1, w9
    71ac:	mov	x2, #0x98                  	// #152
    71b0:	str	x8, [sp, #64]
    71b4:	bl	2aa0 <memset@plt>
    71b8:	mov	x8, #0x1                   	// #1
    71bc:	str	x8, [sp, #152]
    71c0:	ldr	x8, [sp, #64]
    71c4:	add	x0, x8, #0x8
    71c8:	bl	2a90 <sigemptyset@plt>
    71cc:	str	wzr, [sp, #288]
    71d0:	mov	w9, #0x2                   	// #2
    71d4:	mov	w0, w9
    71d8:	ldr	x1, [sp, #64]
    71dc:	adrp	x2, 21000 <pipeline_peekline@@Base+0x16dc8>
    71e0:	add	x2, x2, #0x330
    71e4:	bl	2b40 <sigaction@plt>
    71e8:	cmp	w0, #0x0
    71ec:	cset	w9, ge  // ge = tcont
    71f0:	tbnz	w9, #0, 720c <pipeline_start@@Base+0x18c>
    71f4:	bl	2e00 <__errno_location@plt>
    71f8:	ldr	w1, [x0]
    71fc:	mov	w0, #0x2                   	// #2
    7200:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7204:	add	x2, x2, #0x341
    7208:	bl	28e0 <error@plt>
    720c:	mov	w0, #0x3                   	// #3
    7210:	add	x1, sp, #0x98
    7214:	adrp	x2, 21000 <pipeline_peekline@@Base+0x16dc8>
    7218:	add	x2, x2, #0x3c8
    721c:	bl	2b40 <sigaction@plt>
    7220:	cmp	w0, #0x0
    7224:	cset	w8, ge  // ge = tcont
    7228:	tbnz	w8, #0, 7244 <pipeline_start@@Base+0x1c4>
    722c:	bl	2e00 <__errno_location@plt>
    7230:	ldr	w1, [x0]
    7234:	mov	w0, #0x2                   	// #2
    7238:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    723c:	add	x2, x2, #0x358
    7240:	bl	28e0 <error@plt>
    7244:	sub	x8, x29, #0xa0
    7248:	mov	x0, x8
    724c:	str	x8, [sp, #56]
    7250:	bl	2a90 <sigemptyset@plt>
    7254:	ldr	x8, [sp, #56]
    7258:	mov	x0, x8
    725c:	mov	w1, #0x11                  	// #17
    7260:	bl	2dc0 <sigaddset@plt>
    7264:	add	x8, sp, #0x130
    7268:	mov	x0, x8
    726c:	bl	2a90 <sigemptyset@plt>
    7270:	mov	w8, wzr
    7274:	mov	w0, w8
    7278:	sub	x1, x29, #0xa0
    727c:	add	x2, sp, #0x130
    7280:	bl	2910 <sigprocmask@plt>
    7284:	mov	w8, #0xffffffff            	// #-1
    7288:	mov	w9, #0x0                   	// #0
    728c:	cmp	w0, w8
    7290:	str	w9, [sp, #52]
    7294:	b.ne	72ac <pipeline_start@@Base+0x22c>  // b.any
    7298:	bl	2e00 <__errno_location@plt>
    729c:	ldr	w8, [x0]
    72a0:	cmp	w8, #0x4
    72a4:	cset	w8, eq  // eq = none
    72a8:	str	w8, [sp, #52]
    72ac:	ldr	w8, [sp, #52]
    72b0:	tbnz	w8, #0, 72b8 <pipeline_start@@Base+0x238>
    72b4:	b	72bc <pipeline_start@@Base+0x23c>
    72b8:	b	7270 <pipeline_start@@Base+0x1f0>
    72bc:	ldr	x8, [sp, #112]
    72c0:	ldr	w9, [x8]
    72c4:	ldr	x10, [sp, #104]
    72c8:	ldr	w11, [x10]
    72cc:	cmp	w9, w11
    72d0:	b.lt	7368 <pipeline_start@@Base+0x2e8>  // b.tstop
    72d4:	ldr	x8, [sp, #104]
    72d8:	ldr	w9, [x8]
    72dc:	str	w9, [sp, #148]
    72e0:	ldr	w9, [x8]
    72e4:	cbz	w9, 7300 <pipeline_start@@Base+0x280>
    72e8:	ldr	x8, [sp, #104]
    72ec:	ldr	w9, [x8]
    72f0:	mov	w10, #0x2                   	// #2
    72f4:	mul	w9, w9, w10
    72f8:	str	w9, [x8]
    72fc:	b	730c <pipeline_start@@Base+0x28c>
    7300:	mov	w8, #0x4                   	// #4
    7304:	ldr	x9, [sp, #104]
    7308:	str	w8, [x9]
    730c:	ldr	x8, [sp, #96]
    7310:	ldr	x0, [x8]
    7314:	ldr	x9, [sp, #104]
    7318:	ldrsw	x10, [x9]
    731c:	mov	x11, #0x8                   	// #8
    7320:	mul	x1, x10, x11
    7324:	bl	b24c <pipeline_peekline@@Base+0x1014>
    7328:	ldr	x8, [sp, #96]
    732c:	str	x0, [x8]
    7330:	ldr	x9, [x8]
    7334:	ldrsw	x10, [sp, #148]
    7338:	mov	x11, #0x8                   	// #8
    733c:	mul	x10, x11, x10
    7340:	add	x0, x9, x10
    7344:	ldr	x9, [sp, #104]
    7348:	ldr	w12, [x9]
    734c:	ldr	w13, [sp, #148]
    7350:	subs	w12, w12, w13
    7354:	mov	w13, #0x8                   	// #8
    7358:	smull	x2, w12, w13
    735c:	mov	w12, wzr
    7360:	mov	w1, w12
    7364:	bl	2aa0 <memset@plt>
    7368:	stur	wzr, [x29, #-12]
    736c:	ldur	w8, [x29, #-12]
    7370:	ldr	x9, [sp, #104]
    7374:	ldr	w10, [x9]
    7378:	cmp	w8, w10
    737c:	b.ge	73d4 <pipeline_start@@Base+0x354>  // b.tcont
    7380:	ldr	x8, [sp, #96]
    7384:	ldr	x9, [x8]
    7388:	ldursw	x10, [x29, #-12]
    738c:	mov	x11, #0x8                   	// #8
    7390:	mul	x10, x11, x10
    7394:	add	x9, x9, x10
    7398:	ldr	x9, [x9]
    739c:	cbnz	x9, 73c4 <pipeline_start@@Base+0x344>
    73a0:	ldur	x8, [x29, #-8]
    73a4:	ldr	x9, [sp, #96]
    73a8:	ldr	x10, [x9]
    73ac:	ldursw	x11, [x29, #-12]
    73b0:	mov	x12, #0x8                   	// #8
    73b4:	mul	x11, x12, x11
    73b8:	add	x10, x10, x11
    73bc:	str	x8, [x10]
    73c0:	b	73d4 <pipeline_start@@Base+0x354>
    73c4:	ldur	w8, [x29, #-12]
    73c8:	add	w8, w8, #0x1
    73cc:	stur	w8, [x29, #-12]
    73d0:	b	736c <pipeline_start@@Base+0x2ec>
    73d4:	ldur	w8, [x29, #-12]
    73d8:	ldr	x9, [sp, #104]
    73dc:	ldr	w10, [x9]
    73e0:	cmp	w8, w10
    73e4:	b.ge	73ec <pipeline_start@@Base+0x36c>  // b.tcont
    73e8:	b	7404 <pipeline_start@@Base+0x384>
    73ec:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    73f0:	add	x0, x0, #0x370
    73f4:	ldr	x1, [sp, #88]
    73f8:	mov	w2, #0x5c8                 	// #1480
    73fc:	ldr	x3, [sp, #80]
    7400:	bl	2df0 <__assert_fail@plt>
    7404:	ldr	x8, [sp, #112]
    7408:	ldr	w9, [x8]
    740c:	add	w9, w9, #0x1
    7410:	str	w9, [x8]
    7414:	ldur	x10, [x29, #-8]
    7418:	ldrsw	x0, [x10]
    741c:	mov	x10, #0x4                   	// #4
    7420:	mov	x1, x10
    7424:	str	x10, [sp, #40]
    7428:	bl	b43c <pipeline_peekline@@Base+0x1204>
    742c:	ldur	x8, [x29, #-8]
    7430:	str	x0, [x8, #16]
    7434:	ldur	x8, [x29, #-8]
    7438:	ldrsw	x0, [x8]
    743c:	ldr	x1, [sp, #40]
    7440:	bl	b43c <pipeline_peekline@@Base+0x1204>
    7444:	ldur	x8, [x29, #-8]
    7448:	str	x0, [x8, #24]
    744c:	mov	w0, #0x2                   	// #2
    7450:	add	x1, sp, #0x130
    7454:	mov	x8, xzr
    7458:	mov	x2, x8
    745c:	bl	2910 <sigprocmask@plt>
    7460:	mov	w9, #0xffffffff            	// #-1
    7464:	mov	w10, #0x0                   	// #0
    7468:	cmp	w0, w9
    746c:	str	w10, [sp, #36]
    7470:	b.ne	7488 <pipeline_start@@Base+0x408>  // b.any
    7474:	bl	2e00 <__errno_location@plt>
    7478:	ldr	w8, [x0]
    747c:	cmp	w8, #0x4
    7480:	cset	w8, eq  // eq = none
    7484:	str	w8, [sp, #36]
    7488:	ldr	w8, [sp, #36]
    748c:	tbnz	w8, #0, 7494 <pipeline_start@@Base+0x414>
    7490:	b	7498 <pipeline_start@@Base+0x418>
    7494:	b	744c <pipeline_start@@Base+0x3cc>
    7498:	ldur	x8, [x29, #-8]
    749c:	ldr	w9, [x8, #32]
    74a0:	cmp	w9, #0x1
    74a4:	b.ne	7500 <pipeline_start@@Base+0x480>  // b.any
    74a8:	ldur	x8, [x29, #-8]
    74ac:	ldr	w9, [x8, #40]
    74b0:	cmp	w9, #0x0
    74b4:	cset	w9, ge  // ge = tcont
    74b8:	tbnz	w9, #0, 7500 <pipeline_start@@Base+0x480>
    74bc:	sub	x0, x29, #0x1c
    74c0:	bl	29a0 <pipe@plt>
    74c4:	cmp	w0, #0x0
    74c8:	cset	w8, ge  // ge = tcont
    74cc:	tbnz	w8, #0, 74e8 <pipeline_start@@Base+0x468>
    74d0:	bl	2e00 <__errno_location@plt>
    74d4:	ldr	w1, [x0]
    74d8:	mov	w0, #0x2                   	// #2
    74dc:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    74e0:	add	x2, x2, #0x389
    74e4:	bl	28e0 <error@plt>
    74e8:	ldur	w8, [x29, #-28]
    74ec:	stur	w8, [x29, #-20]
    74f0:	ldur	w8, [x29, #-24]
    74f4:	ldur	x9, [x29, #-8]
    74f8:	str	w8, [x9, #64]
    74fc:	b	75a0 <pipeline_start@@Base+0x520>
    7500:	ldur	x8, [x29, #-8]
    7504:	ldr	w9, [x8, #32]
    7508:	cmp	w9, #0x1
    750c:	b.ne	7520 <pipeline_start@@Base+0x4a0>  // b.any
    7510:	ldur	x8, [x29, #-8]
    7514:	ldr	w9, [x8, #40]
    7518:	stur	w9, [x29, #-20]
    751c:	b	75a0 <pipeline_start@@Base+0x520>
    7520:	ldur	x8, [x29, #-8]
    7524:	ldr	w9, [x8, #32]
    7528:	cmp	w9, #0x2
    752c:	b.ne	75a0 <pipeline_start@@Base+0x520>  // b.any
    7530:	ldur	x8, [x29, #-8]
    7534:	ldr	x8, [x8, #48]
    7538:	cbz	x8, 7540 <pipeline_start@@Base+0x4c0>
    753c:	b	7558 <pipeline_start@@Base+0x4d8>
    7540:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7544:	add	x0, x0, #0x395
    7548:	ldr	x1, [sp, #88]
    754c:	mov	w2, #0x5da                 	// #1498
    7550:	ldr	x3, [sp, #80]
    7554:	bl	2df0 <__assert_fail@plt>
    7558:	ldur	x8, [x29, #-8]
    755c:	ldr	x0, [x8, #48]
    7560:	mov	w9, wzr
    7564:	mov	w1, w9
    7568:	bl	2a80 <open@plt>
    756c:	stur	w0, [x29, #-20]
    7570:	ldur	w9, [x29, #-20]
    7574:	cmp	w9, #0x0
    7578:	cset	w9, ge  // ge = tcont
    757c:	tbnz	w9, #0, 75a0 <pipeline_start@@Base+0x520>
    7580:	bl	2e00 <__errno_location@plt>
    7584:	ldr	w1, [x0]
    7588:	ldur	x8, [x29, #-8]
    758c:	ldr	x3, [x8, #48]
    7590:	mov	w0, #0x2                   	// #2
    7594:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7598:	add	x2, x2, #0x3a4
    759c:	bl	28e0 <error@plt>
    75a0:	stur	wzr, [x29, #-12]
    75a4:	ldur	w8, [x29, #-12]
    75a8:	ldur	x9, [x29, #-8]
    75ac:	ldr	w10, [x9]
    75b0:	cmp	w8, w10
    75b4:	b.ge	7b50 <pipeline_start@@Base+0xad0>  // b.tcont
    75b8:	mov	w8, #0xffffffff            	// #-1
    75bc:	str	w8, [sp, #132]
    75c0:	str	w8, [sp, #128]
    75c4:	ldur	w8, [x29, #-12]
    75c8:	ldur	x9, [x29, #-8]
    75cc:	ldr	w10, [x9]
    75d0:	subs	w10, w10, #0x1
    75d4:	cmp	w8, w10
    75d8:	b.ne	7600 <pipeline_start@@Base+0x580>  // b.any
    75dc:	ldur	x8, [x29, #-8]
    75e0:	ldr	w9, [x8, #36]
    75e4:	cmp	w9, #0x1
    75e8:	b.ne	7664 <pipeline_start@@Base+0x5e4>  // b.any
    75ec:	ldur	x8, [x29, #-8]
    75f0:	ldr	w9, [x8, #44]
    75f4:	cmp	w9, #0x0
    75f8:	cset	w9, ge  // ge = tcont
    75fc:	tbnz	w9, #0, 7664 <pipeline_start@@Base+0x5e4>
    7600:	add	x0, sp, #0x8c
    7604:	bl	29a0 <pipe@plt>
    7608:	cmp	w0, #0x0
    760c:	cset	w8, ge  // ge = tcont
    7610:	tbnz	w8, #0, 762c <pipeline_start@@Base+0x5ac>
    7614:	bl	2e00 <__errno_location@plt>
    7618:	ldr	w1, [x0]
    761c:	mov	w0, #0x2                   	// #2
    7620:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7624:	add	x2, x2, #0x389
    7628:	bl	28e0 <error@plt>
    762c:	ldur	w8, [x29, #-12]
    7630:	ldur	x9, [x29, #-8]
    7634:	ldr	w10, [x9]
    7638:	subs	w10, w10, #0x1
    763c:	cmp	w8, w10
    7640:	b.ne	7650 <pipeline_start@@Base+0x5d0>  // b.any
    7644:	ldr	w8, [sp, #140]
    7648:	ldur	x9, [x29, #-8]
    764c:	str	w8, [x9, #68]
    7650:	ldr	w8, [sp, #140]
    7654:	str	w8, [sp, #132]
    7658:	ldr	w8, [sp, #144]
    765c:	str	w8, [sp, #128]
    7660:	b	7704 <pipeline_start@@Base+0x684>
    7664:	ldur	x8, [x29, #-8]
    7668:	ldr	w9, [x8, #36]
    766c:	cmp	w9, #0x1
    7670:	b.ne	7684 <pipeline_start@@Base+0x604>  // b.any
    7674:	ldur	x8, [x29, #-8]
    7678:	ldr	w9, [x8, #44]
    767c:	str	w9, [sp, #128]
    7680:	b	7704 <pipeline_start@@Base+0x684>
    7684:	ldur	x8, [x29, #-8]
    7688:	ldr	w9, [x8, #36]
    768c:	cmp	w9, #0x2
    7690:	b.ne	7704 <pipeline_start@@Base+0x684>  // b.any
    7694:	ldur	x8, [x29, #-8]
    7698:	ldr	x8, [x8, #56]
    769c:	cbz	x8, 76a4 <pipeline_start@@Base+0x624>
    76a0:	b	76bc <pipeline_start@@Base+0x63c>
    76a4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    76a8:	add	x0, x0, #0x3b2
    76ac:	ldr	x1, [sp, #88]
    76b0:	mov	w2, #0x5f1                 	// #1521
    76b4:	ldr	x3, [sp, #80]
    76b8:	bl	2df0 <__assert_fail@plt>
    76bc:	ldur	x8, [x29, #-8]
    76c0:	ldr	x0, [x8, #56]
    76c4:	mov	w1, #0x241                 	// #577
    76c8:	mov	w2, #0x1b6                 	// #438
    76cc:	bl	2a80 <open@plt>
    76d0:	str	w0, [sp, #128]
    76d4:	ldr	w9, [sp, #128]
    76d8:	cmp	w9, #0x0
    76dc:	cset	w9, ge  // ge = tcont
    76e0:	tbnz	w9, #0, 7704 <pipeline_start@@Base+0x684>
    76e4:	bl	2e00 <__errno_location@plt>
    76e8:	ldr	w1, [x0]
    76ec:	ldur	x8, [x29, #-8]
    76f0:	ldr	x3, [x8, #56]
    76f4:	mov	w0, #0x2                   	// #2
    76f8:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    76fc:	add	x2, x2, #0x3a4
    7700:	bl	28e0 <error@plt>
    7704:	sub	x8, x29, #0xa0
    7708:	mov	x0, x8
    770c:	str	x8, [sp, #24]
    7710:	bl	2a90 <sigemptyset@plt>
    7714:	ldr	x8, [sp, #24]
    7718:	mov	x0, x8
    771c:	mov	w1, #0x11                  	// #17
    7720:	bl	2dc0 <sigaddset@plt>
    7724:	add	x8, sp, #0x130
    7728:	mov	x0, x8
    772c:	bl	2a90 <sigemptyset@plt>
    7730:	mov	w8, wzr
    7734:	mov	w0, w8
    7738:	sub	x1, x29, #0xa0
    773c:	add	x2, sp, #0x130
    7740:	bl	2910 <sigprocmask@plt>
    7744:	mov	w8, #0xffffffff            	// #-1
    7748:	mov	w9, #0x0                   	// #0
    774c:	cmp	w0, w8
    7750:	str	w9, [sp, #20]
    7754:	b.ne	776c <pipeline_start@@Base+0x6ec>  // b.any
    7758:	bl	2e00 <__errno_location@plt>
    775c:	ldr	w8, [x0]
    7760:	cmp	w8, #0x4
    7764:	cset	w8, eq  // eq = none
    7768:	str	w8, [sp, #20]
    776c:	ldr	w8, [sp, #20]
    7770:	tbnz	w8, #0, 7778 <pipeline_start@@Base+0x6f8>
    7774:	b	777c <pipeline_start@@Base+0x6fc>
    7778:	b	7730 <pipeline_start@@Base+0x6b0>
    777c:	bl	29f0 <fork@plt>
    7780:	str	w0, [sp, #136]
    7784:	ldr	w8, [sp, #136]
    7788:	cmp	w8, #0x0
    778c:	cset	w8, ge  // ge = tcont
    7790:	tbnz	w8, #0, 77ac <pipeline_start@@Base+0x72c>
    7794:	bl	2e00 <__errno_location@plt>
    7798:	ldr	w1, [x0]
    779c:	mov	w0, #0x2                   	// #2
    77a0:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    77a4:	add	x2, x2, #0xb9
    77a8:	bl	28e0 <error@plt>
    77ac:	ldr	w8, [sp, #136]
    77b0:	cbnz	w8, 7a14 <pipeline_start@@Base+0x994>
    77b4:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    77b8:	add	x8, x8, #0x320
    77bc:	ldr	x8, [x8]
    77c0:	cbz	x8, 77d4 <pipeline_start@@Base+0x754>
    77c4:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    77c8:	add	x8, x8, #0x320
    77cc:	ldr	x8, [x8]
    77d0:	blr	x8
    77d4:	ldur	w8, [x29, #-20]
    77d8:	mov	w9, #0xffffffff            	// #-1
    77dc:	cmp	w8, w9
    77e0:	b.eq	7840 <pipeline_start@@Base+0x7c0>  // b.none
    77e4:	ldur	w0, [x29, #-20]
    77e8:	mov	w8, wzr
    77ec:	mov	w1, w8
    77f0:	bl	2da0 <dup2@plt>
    77f4:	cmp	w0, #0x0
    77f8:	cset	w8, ge  // ge = tcont
    77fc:	tbnz	w8, #0, 7818 <pipeline_start@@Base+0x798>
    7800:	bl	2e00 <__errno_location@plt>
    7804:	ldr	w1, [x0]
    7808:	mov	w0, #0x2                   	// #2
    780c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7810:	add	x2, x2, #0x3c2
    7814:	bl	28e0 <error@plt>
    7818:	ldur	w0, [x29, #-20]
    781c:	bl	2b30 <close@plt>
    7820:	cmp	w0, #0x0
    7824:	cset	w8, ge  // ge = tcont
    7828:	tbnz	w8, #0, 7840 <pipeline_start@@Base+0x7c0>
    782c:	bl	2e00 <__errno_location@plt>
    7830:	ldr	w1, [x0]
    7834:	mov	w0, #0x2                   	// #2
    7838:	ldr	x2, [sp, #72]
    783c:	bl	28e0 <error@plt>
    7840:	ldr	w8, [sp, #128]
    7844:	mov	w9, #0xffffffff            	// #-1
    7848:	cmp	w8, w9
    784c:	b.eq	78a8 <pipeline_start@@Base+0x828>  // b.none
    7850:	ldr	w0, [sp, #128]
    7854:	mov	w1, #0x1                   	// #1
    7858:	bl	2da0 <dup2@plt>
    785c:	cmp	w0, #0x0
    7860:	cset	w8, ge  // ge = tcont
    7864:	tbnz	w8, #0, 7880 <pipeline_start@@Base+0x800>
    7868:	bl	2e00 <__errno_location@plt>
    786c:	ldr	w1, [x0]
    7870:	mov	w0, #0x2                   	// #2
    7874:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7878:	add	x2, x2, #0x3c2
    787c:	bl	28e0 <error@plt>
    7880:	ldr	w0, [sp, #128]
    7884:	bl	2b30 <close@plt>
    7888:	cmp	w0, #0x0
    788c:	cset	w8, ge  // ge = tcont
    7890:	tbnz	w8, #0, 78a8 <pipeline_start@@Base+0x828>
    7894:	bl	2e00 <__errno_location@plt>
    7898:	ldr	w1, [x0]
    789c:	mov	w0, #0x2                   	// #2
    78a0:	ldr	x2, [sp, #72]
    78a4:	bl	28e0 <error@plt>
    78a8:	ldr	w8, [sp, #132]
    78ac:	mov	w9, #0xffffffff            	// #-1
    78b0:	cmp	w8, w9
    78b4:	b.eq	78d8 <pipeline_start@@Base+0x858>  // b.none
    78b8:	ldr	w0, [sp, #132]
    78bc:	bl	2b30 <close@plt>
    78c0:	cbz	w0, 78d8 <pipeline_start@@Base+0x858>
    78c4:	bl	2e00 <__errno_location@plt>
    78c8:	ldr	w1, [x0]
    78cc:	mov	w0, #0x2                   	// #2
    78d0:	ldr	x2, [sp, #72]
    78d4:	bl	28e0 <error@plt>
    78d8:	ldur	x8, [x29, #-8]
    78dc:	ldr	w9, [x8, #64]
    78e0:	mov	w10, #0xffffffff            	// #-1
    78e4:	cmp	w9, w10
    78e8:	b.eq	7910 <pipeline_start@@Base+0x890>  // b.none
    78ec:	ldur	x8, [x29, #-8]
    78f0:	ldr	w0, [x8, #64]
    78f4:	bl	2b30 <close@plt>
    78f8:	cbz	w0, 7910 <pipeline_start@@Base+0x890>
    78fc:	bl	2e00 <__errno_location@plt>
    7900:	ldr	w1, [x0]
    7904:	mov	w0, #0x2                   	// #2
    7908:	ldr	x2, [sp, #72]
    790c:	bl	28e0 <error@plt>
    7910:	stur	wzr, [x29, #-16]
    7914:	ldur	w8, [x29, #-16]
    7918:	ldr	x9, [sp, #112]
    791c:	ldr	w10, [x9]
    7920:	cmp	w8, w10
    7924:	b.ge	79b4 <pipeline_start@@Base+0x934>  // b.tcont
    7928:	ldr	x8, [sp, #96]
    792c:	ldr	x9, [x8]
    7930:	ldursw	x10, [x29, #-16]
    7934:	mov	x11, #0x8                   	// #8
    7938:	mul	x10, x11, x10
    793c:	add	x9, x9, x10
    7940:	ldr	x9, [x9]
    7944:	str	x9, [sp, #120]
    7948:	ldr	x9, [sp, #120]
    794c:	cbz	x9, 7960 <pipeline_start@@Base+0x8e0>
    7950:	ldr	x8, [sp, #120]
    7954:	ldur	x9, [x29, #-8]
    7958:	cmp	x8, x9
    795c:	b.ne	7964 <pipeline_start@@Base+0x8e4>  // b.any
    7960:	b	79a4 <pipeline_start@@Base+0x924>
    7964:	ldr	x8, [sp, #120]
    7968:	ldr	w9, [x8, #64]
    796c:	mov	w10, #0xffffffff            	// #-1
    7970:	cmp	w9, w10
    7974:	b.eq	7984 <pipeline_start@@Base+0x904>  // b.none
    7978:	ldr	x8, [sp, #120]
    797c:	ldr	w0, [x8, #64]
    7980:	bl	2b30 <close@plt>
    7984:	ldr	x8, [sp, #120]
    7988:	ldr	w9, [x8, #68]
    798c:	mov	w10, #0xffffffff            	// #-1
    7990:	cmp	w9, w10
    7994:	b.eq	79a4 <pipeline_start@@Base+0x924>  // b.none
    7998:	ldr	x8, [sp, #120]
    799c:	ldr	w0, [x8, #68]
    79a0:	bl	2b30 <close@plt>
    79a4:	ldur	w8, [x29, #-16]
    79a8:	add	w8, w8, #0x1
    79ac:	stur	w8, [x29, #-16]
    79b0:	b	7914 <pipeline_start@@Base+0x894>
    79b4:	ldur	x8, [x29, #-8]
    79b8:	ldr	w9, [x8, #136]
    79bc:	cbz	w9, 79f4 <pipeline_start@@Base+0x974>
    79c0:	mov	w0, #0x2                   	// #2
    79c4:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    79c8:	add	x1, x1, #0x330
    79cc:	mov	x8, xzr
    79d0:	mov	x2, x8
    79d4:	str	x8, [sp, #8]
    79d8:	bl	2b40 <sigaction@plt>
    79dc:	mov	w9, #0x3                   	// #3
    79e0:	mov	w0, w9
    79e4:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    79e8:	add	x1, x1, #0x3c8
    79ec:	ldr	x2, [sp, #8]
    79f0:	bl	2b40 <sigaction@plt>
    79f4:	ldur	x8, [x29, #-8]
    79f8:	mov	x9, #0x8                   	// #8
    79fc:	ldr	x8, [x8, #8]
    7a00:	ldursw	x10, [x29, #-12]
    7a04:	mul	x9, x9, x10
    7a08:	add	x8, x8, x9
    7a0c:	ldr	x0, [x8]
    7a10:	bl	2be0 <pipecmd_exec@plt>
    7a14:	ldur	w8, [x29, #-20]
    7a18:	mov	w9, #0xffffffff            	// #-1
    7a1c:	cmp	w8, w9
    7a20:	b.eq	7a4c <pipeline_start@@Base+0x9cc>  // b.none
    7a24:	ldur	w0, [x29, #-20]
    7a28:	bl	2b30 <close@plt>
    7a2c:	cmp	w0, #0x0
    7a30:	cset	w8, ge  // ge = tcont
    7a34:	tbnz	w8, #0, 7a4c <pipeline_start@@Base+0x9cc>
    7a38:	bl	2e00 <__errno_location@plt>
    7a3c:	ldr	w1, [x0]
    7a40:	mov	w0, #0x2                   	// #2
    7a44:	ldr	x2, [sp, #72]
    7a48:	bl	28e0 <error@plt>
    7a4c:	ldr	w8, [sp, #128]
    7a50:	mov	w9, #0xffffffff            	// #-1
    7a54:	cmp	w8, w9
    7a58:	b.eq	7a84 <pipeline_start@@Base+0xa04>  // b.none
    7a5c:	ldr	w0, [sp, #128]
    7a60:	bl	2b30 <close@plt>
    7a64:	cmp	w0, #0x0
    7a68:	cset	w8, ge  // ge = tcont
    7a6c:	tbnz	w8, #0, 7a84 <pipeline_start@@Base+0xa04>
    7a70:	bl	2e00 <__errno_location@plt>
    7a74:	ldr	w1, [x0]
    7a78:	mov	w0, #0x2                   	// #2
    7a7c:	ldr	x2, [sp, #72]
    7a80:	bl	28e0 <error@plt>
    7a84:	ldr	w8, [sp, #132]
    7a88:	mov	w9, #0xffffffff            	// #-1
    7a8c:	cmp	w8, w9
    7a90:	b.eq	7a9c <pipeline_start@@Base+0xa1c>  // b.none
    7a94:	ldr	w8, [sp, #132]
    7a98:	stur	w8, [x29, #-20]
    7a9c:	ldr	w8, [sp, #136]
    7aa0:	ldur	x9, [x29, #-8]
    7aa4:	ldr	x9, [x9, #16]
    7aa8:	ldursw	x10, [x29, #-12]
    7aac:	str	w8, [x9, x10, lsl #2]
    7ab0:	ldur	x9, [x29, #-8]
    7ab4:	ldr	x9, [x9, #24]
    7ab8:	ldursw	x10, [x29, #-12]
    7abc:	mov	w8, #0xffffffff            	// #-1
    7ac0:	str	w8, [x9, x10, lsl #2]
    7ac4:	mov	w0, #0x2                   	// #2
    7ac8:	add	x1, sp, #0x130
    7acc:	mov	x8, xzr
    7ad0:	mov	x2, x8
    7ad4:	bl	2910 <sigprocmask@plt>
    7ad8:	mov	w9, #0xffffffff            	// #-1
    7adc:	mov	w10, #0x0                   	// #0
    7ae0:	cmp	w0, w9
    7ae4:	str	w10, [sp, #4]
    7ae8:	b.ne	7b00 <pipeline_start@@Base+0xa80>  // b.any
    7aec:	bl	2e00 <__errno_location@plt>
    7af0:	ldr	w8, [x0]
    7af4:	cmp	w8, #0x4
    7af8:	cset	w8, eq  // eq = none
    7afc:	str	w8, [sp, #4]
    7b00:	ldr	w8, [sp, #4]
    7b04:	tbnz	w8, #0, 7b0c <pipeline_start@@Base+0xa8c>
    7b08:	b	7b10 <pipeline_start@@Base+0xa90>
    7b0c:	b	7ac4 <pipeline_start@@Base+0xa44>
    7b10:	ldur	x8, [x29, #-8]
    7b14:	mov	x9, #0x8                   	// #8
    7b18:	ldr	x8, [x8, #8]
    7b1c:	ldursw	x10, [x29, #-12]
    7b20:	mul	x9, x9, x10
    7b24:	add	x8, x8, x9
    7b28:	ldr	x8, [x8]
    7b2c:	ldr	x1, [x8, #8]
    7b30:	ldr	w2, [sp, #136]
    7b34:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7b38:	add	x0, x0, #0xc5
    7b3c:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    7b40:	ldur	w8, [x29, #-12]
    7b44:	add	w8, w8, #0x1
    7b48:	stur	w8, [x29, #-12]
    7b4c:	b	75a4 <pipeline_start@@Base+0x524>
    7b50:	ldur	x8, [x29, #-8]
    7b54:	ldr	w9, [x8]
    7b58:	cbnz	w9, 7b68 <pipeline_start@@Base+0xae8>
    7b5c:	ldur	w8, [x29, #-20]
    7b60:	ldur	x9, [x29, #-8]
    7b64:	str	w8, [x9, #68]
    7b68:	add	sp, sp, #0x250
    7b6c:	ldr	x28, [sp, #16]
    7b70:	ldp	x29, x30, [sp], #32
    7b74:	ret
    7b78:	sub	sp, sp, #0xc0
    7b7c:	stp	x29, x30, [sp, #176]
    7b80:	add	x29, sp, #0xb0
    7b84:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    7b88:	add	x8, x8, #0x474
    7b8c:	ldr	w9, [x8]
    7b90:	cbz	w9, 7b98 <pipeline_start@@Base+0xb18>
    7b94:	b	7c8c <pipeline_start@@Base+0xc0c>
    7b98:	add	x8, sp, #0x18
    7b9c:	mov	x0, x8
    7ba0:	mov	w9, wzr
    7ba4:	mov	w1, w9
    7ba8:	mov	x2, #0x98                  	// #152
    7bac:	str	x8, [sp, #16]
    7bb0:	bl	2aa0 <memset@plt>
    7bb4:	adrp	x8, a000 <pipeline_read@@Base+0x274>
    7bb8:	add	x8, x8, #0x264
    7bbc:	str	x8, [sp, #24]
    7bc0:	ldr	x8, [sp, #16]
    7bc4:	add	x0, x8, #0x8
    7bc8:	bl	2a90 <sigemptyset@plt>
    7bcc:	ldr	x8, [sp, #16]
    7bd0:	add	x10, x8, #0x8
    7bd4:	mov	x0, x10
    7bd8:	mov	w1, #0x2                   	// #2
    7bdc:	bl	2dc0 <sigaddset@plt>
    7be0:	ldr	x8, [sp, #16]
    7be4:	add	x10, x8, #0x8
    7be8:	mov	x0, x10
    7bec:	mov	w1, #0xf                   	// #15
    7bf0:	bl	2dc0 <sigaddset@plt>
    7bf4:	ldr	x8, [sp, #16]
    7bf8:	add	x10, x8, #0x8
    7bfc:	mov	x0, x10
    7c00:	mov	w1, #0x1                   	// #1
    7c04:	bl	2dc0 <sigaddset@plt>
    7c08:	ldr	x8, [sp, #16]
    7c0c:	add	x10, x8, #0x8
    7c10:	mov	x0, x10
    7c14:	mov	w9, #0x11                  	// #17
    7c18:	mov	w1, w9
    7c1c:	str	w9, [sp, #12]
    7c20:	bl	2dc0 <sigaddset@plt>
    7c24:	str	wzr, [sp, #160]
    7c28:	ldr	w9, [sp, #160]
    7c2c:	orr	w9, w9, #0x1
    7c30:	str	w9, [sp, #160]
    7c34:	ldr	w9, [sp, #160]
    7c38:	orr	w9, w9, #0x10000000
    7c3c:	str	w9, [sp, #160]
    7c40:	ldr	w9, [sp, #12]
    7c44:	mov	w0, w9
    7c48:	ldr	x1, [sp, #16]
    7c4c:	mov	x8, xzr
    7c50:	mov	x2, x8
    7c54:	bl	2b40 <sigaction@plt>
    7c58:	mov	w9, #0xffffffff            	// #-1
    7c5c:	cmp	w0, w9
    7c60:	b.ne	7c7c <pipeline_start@@Base+0xbfc>  // b.any
    7c64:	bl	2e00 <__errno_location@plt>
    7c68:	ldr	w1, [x0]
    7c6c:	mov	w0, #0x2                   	// #2
    7c70:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7c74:	add	x2, x2, #0x9b
    7c78:	bl	28e0 <error@plt>
    7c7c:	mov	w8, #0x1                   	// #1
    7c80:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    7c84:	add	x9, x9, #0x474
    7c88:	str	w8, [x9]
    7c8c:	ldp	x29, x30, [sp, #176]
    7c90:	add	sp, sp, #0xc0
    7c94:	ret

0000000000007c98 <pipeline_wait_all@@Base>:
    7c98:	sub	sp, sp, #0xb0
    7c9c:	stp	x29, x30, [sp, #160]
    7ca0:	add	x29, sp, #0xa0
    7ca4:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    7ca8:	ldr	x8, [x8, #4024]
    7cac:	adrp	x9, f000 <pipeline_peekline@@Base+0x4dc8>
    7cb0:	add	x9, x9, #0xe3b
    7cb4:	adrp	x10, 10000 <pipeline_peekline@@Base+0x5dc8>
    7cb8:	add	x10, x10, #0x3f2
    7cbc:	adrp	x11, 21000 <pipeline_peekline@@Base+0x16dc8>
    7cc0:	add	x11, x11, #0x460
    7cc4:	adrp	x12, 21000 <pipeline_peekline@@Base+0x16dc8>
    7cc8:	add	x12, x12, #0x468
    7ccc:	stur	x0, [x29, #-8]
    7cd0:	stur	x1, [x29, #-16]
    7cd4:	stur	x2, [x29, #-24]
    7cd8:	stur	wzr, [x29, #-28]
    7cdc:	ldur	x13, [x29, #-8]
    7ce0:	ldr	w14, [x13]
    7ce4:	stur	w14, [x29, #-32]
    7ce8:	stur	wzr, [x29, #-40]
    7cec:	stur	x8, [x29, #-72]
    7cf0:	str	x9, [sp, #80]
    7cf4:	str	x10, [sp, #72]
    7cf8:	str	x11, [sp, #64]
    7cfc:	str	x12, [sp, #56]
    7d00:	bl	31a4 <pipeline_new_command_argv@plt+0x344>
    7d04:	ldur	x8, [x29, #-72]
    7d08:	ldr	w14, [x8]
    7d0c:	cbz	w14, 7d30 <pipeline_wait_all@@Base+0x98>
    7d10:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7d14:	add	x0, x0, #0x3db
    7d18:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    7d1c:	ldur	x0, [x29, #-8]
    7d20:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    7d24:	ldr	x8, [x8, #4032]
    7d28:	ldr	x1, [x8]
    7d2c:	bl	29e0 <pipeline_dump@plt>
    7d30:	ldur	x8, [x29, #-8]
    7d34:	ldr	x8, [x8, #16]
    7d38:	cbz	x8, 7d40 <pipeline_wait_all@@Base+0xa8>
    7d3c:	b	7d58 <pipeline_wait_all@@Base+0xc0>
    7d40:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7d44:	add	x0, x0, #0x2f8
    7d48:	ldr	x1, [sp, #80]
    7d4c:	mov	w2, #0x667                 	// #1639
    7d50:	ldr	x3, [sp, #72]
    7d54:	bl	2df0 <__assert_fail@plt>
    7d58:	ldur	x8, [x29, #-8]
    7d5c:	ldr	x8, [x8, #24]
    7d60:	cbz	x8, 7d68 <pipeline_wait_all@@Base+0xd0>
    7d64:	b	7d80 <pipeline_wait_all@@Base+0xe8>
    7d68:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7d6c:	add	x0, x0, #0x321
    7d70:	ldr	x1, [sp, #80]
    7d74:	mov	w2, #0x668                 	// #1640
    7d78:	ldr	x3, [sp, #72]
    7d7c:	bl	2df0 <__assert_fail@plt>
    7d80:	ldur	x8, [x29, #-8]
    7d84:	ldr	x8, [x8, #72]
    7d88:	cbz	x8, 7dd4 <pipeline_wait_all@@Base+0x13c>
    7d8c:	ldur	x8, [x29, #-8]
    7d90:	ldr	x0, [x8, #72]
    7d94:	bl	2a40 <fclose@plt>
    7d98:	cbz	w0, 7db8 <pipeline_wait_all@@Base+0x120>
    7d9c:	bl	2e00 <__errno_location@plt>
    7da0:	ldr	w1, [x0]
    7da4:	mov	w8, wzr
    7da8:	mov	w0, w8
    7dac:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7db0:	add	x2, x2, #0x423
    7db4:	bl	28e0 <error@plt>
    7db8:	ldur	x8, [x29, #-8]
    7dbc:	mov	x9, xzr
    7dc0:	str	x9, [x8, #72]
    7dc4:	ldur	x8, [x29, #-8]
    7dc8:	mov	w10, #0xffffffff            	// #-1
    7dcc:	str	w10, [x8, #64]
    7dd0:	b	7e20 <pipeline_wait_all@@Base+0x188>
    7dd4:	ldur	x8, [x29, #-8]
    7dd8:	ldr	w9, [x8, #64]
    7ddc:	mov	w10, #0xffffffff            	// #-1
    7de0:	cmp	w9, w10
    7de4:	b.eq	7e20 <pipeline_wait_all@@Base+0x188>  // b.none
    7de8:	ldur	x8, [x29, #-8]
    7dec:	ldr	w0, [x8, #64]
    7df0:	bl	2b30 <close@plt>
    7df4:	cbz	w0, 7e14 <pipeline_wait_all@@Base+0x17c>
    7df8:	bl	2e00 <__errno_location@plt>
    7dfc:	ldr	w1, [x0]
    7e00:	mov	w8, wzr
    7e04:	mov	w0, w8
    7e08:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7e0c:	add	x2, x2, #0x448
    7e10:	bl	28e0 <error@plt>
    7e14:	ldur	x8, [x29, #-8]
    7e18:	mov	w9, #0xffffffff            	// #-1
    7e1c:	str	w9, [x8, #64]
    7e20:	ldur	x8, [x29, #-8]
    7e24:	ldr	x8, [x8, #80]
    7e28:	cbz	x8, 7e7c <pipeline_wait_all@@Base+0x1e4>
    7e2c:	ldur	x8, [x29, #-8]
    7e30:	ldr	x0, [x8, #80]
    7e34:	bl	2a40 <fclose@plt>
    7e38:	cbz	w0, 7e60 <pipeline_wait_all@@Base+0x1c8>
    7e3c:	bl	2e00 <__errno_location@plt>
    7e40:	ldr	w1, [x0]
    7e44:	mov	w8, wzr
    7e48:	mov	w0, w8
    7e4c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7e50:	add	x2, x2, #0x466
    7e54:	bl	28e0 <error@plt>
    7e58:	mov	w8, #0x7f                  	// #127
    7e5c:	stur	w8, [x29, #-28]
    7e60:	ldur	x8, [x29, #-8]
    7e64:	mov	x9, xzr
    7e68:	str	x9, [x8, #80]
    7e6c:	ldur	x8, [x29, #-8]
    7e70:	mov	w10, #0xffffffff            	// #-1
    7e74:	str	w10, [x8, #68]
    7e78:	b	7ed0 <pipeline_wait_all@@Base+0x238>
    7e7c:	ldur	x8, [x29, #-8]
    7e80:	ldr	w9, [x8, #68]
    7e84:	mov	w10, #0xffffffff            	// #-1
    7e88:	cmp	w9, w10
    7e8c:	b.eq	7ed0 <pipeline_wait_all@@Base+0x238>  // b.none
    7e90:	ldur	x8, [x29, #-8]
    7e94:	ldr	w0, [x8, #68]
    7e98:	bl	2b30 <close@plt>
    7e9c:	cbz	w0, 7ec4 <pipeline_wait_all@@Base+0x22c>
    7ea0:	bl	2e00 <__errno_location@plt>
    7ea4:	ldr	w1, [x0]
    7ea8:	mov	w8, wzr
    7eac:	mov	w0, w8
    7eb0:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    7eb4:	add	x2, x2, #0x48c
    7eb8:	bl	28e0 <error@plt>
    7ebc:	mov	w8, #0x7f                  	// #127
    7ec0:	stur	w8, [x29, #-28]
    7ec4:	ldur	x8, [x29, #-8]
    7ec8:	mov	w9, #0xffffffff            	// #-1
    7ecc:	str	w9, [x8, #68]
    7ed0:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    7ed4:	add	x8, x8, #0x470
    7ed8:	mov	w9, #0x1                   	// #1
    7edc:	str	w9, [x8]
    7ee0:	ldur	w8, [x29, #-32]
    7ee4:	cmp	w8, #0x0
    7ee8:	cset	w8, le
    7eec:	tbnz	w8, #0, 82f0 <pipeline_wait_all@@Base+0x658>
    7ef0:	ldur	w1, [x29, #-32]
    7ef4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7ef8:	add	x0, x0, #0x4ab
    7efc:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    7f00:	stur	wzr, [x29, #-36]
    7f04:	ldur	w8, [x29, #-36]
    7f08:	ldur	x9, [x29, #-8]
    7f0c:	ldr	w10, [x9]
    7f10:	cmp	w8, w10
    7f14:	b.ge	8268 <pipeline_wait_all@@Base+0x5d0>  // b.tcont
    7f18:	ldur	x8, [x29, #-8]
    7f1c:	ldr	x8, [x8, #16]
    7f20:	ldursw	x9, [x29, #-36]
    7f24:	ldr	w10, [x8, x9, lsl #2]
    7f28:	mov	w11, #0xffffffff            	// #-1
    7f2c:	cmp	w10, w11
    7f30:	b.ne	7f38 <pipeline_wait_all@@Base+0x2a0>  // b.any
    7f34:	b	8258 <pipeline_wait_all@@Base+0x5c0>
    7f38:	ldur	x8, [x29, #-8]
    7f3c:	mov	x9, #0x8                   	// #8
    7f40:	ldr	x8, [x8, #8]
    7f44:	ldursw	x10, [x29, #-36]
    7f48:	mul	x9, x9, x10
    7f4c:	add	x8, x8, x9
    7f50:	ldr	x8, [x8]
    7f54:	ldr	x1, [x8, #8]
    7f58:	ldur	x8, [x29, #-8]
    7f5c:	ldr	x8, [x8, #16]
    7f60:	ldursw	x9, [x29, #-36]
    7f64:	ldr	w2, [x8, x9, lsl #2]
    7f68:	ldur	x8, [x29, #-8]
    7f6c:	ldr	x8, [x8, #24]
    7f70:	ldursw	x9, [x29, #-36]
    7f74:	ldr	w3, [x8, x9, lsl #2]
    7f78:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    7f7c:	add	x0, x0, #0xea
    7f80:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    7f84:	ldur	x8, [x29, #-8]
    7f88:	ldr	x8, [x8, #24]
    7f8c:	ldursw	x9, [x29, #-36]
    7f90:	ldr	w11, [x8, x9, lsl #2]
    7f94:	mov	w12, #0xffffffff            	// #-1
    7f98:	cmp	w11, w12
    7f9c:	b.ne	7fa4 <pipeline_wait_all@@Base+0x30c>  // b.any
    7fa0:	b	8258 <pipeline_wait_all@@Base+0x5c0>
    7fa4:	ldur	x8, [x29, #-8]
    7fa8:	mov	x9, #0x18                  	// #24
    7fac:	ldr	x8, [x8, #24]
    7fb0:	ldursw	x10, [x29, #-36]
    7fb4:	ldr	w11, [x8, x10, lsl #2]
    7fb8:	stur	w11, [x29, #-48]
    7fbc:	ldur	x8, [x29, #-8]
    7fc0:	ldr	x8, [x8, #16]
    7fc4:	ldursw	x10, [x29, #-36]
    7fc8:	mov	w11, #0xffffffff            	// #-1
    7fcc:	str	w11, [x8, x10, lsl #2]
    7fd0:	ldur	w11, [x29, #-32]
    7fd4:	subs	w11, w11, #0x1
    7fd8:	stur	w11, [x29, #-32]
    7fdc:	ldur	w11, [x29, #-48]
    7fe0:	and	w11, w11, #0x7f
    7fe4:	add	w11, w11, #0x1
    7fe8:	lsl	w11, w11, #24
    7fec:	asr	w9, w11, w9
    7ff0:	asr	w9, w9, #1
    7ff4:	cmp	w9, #0x0
    7ff8:	cset	w9, le
    7ffc:	tbnz	w9, #0, 810c <pipeline_wait_all@@Base+0x474>
    8000:	ldur	w8, [x29, #-48]
    8004:	and	w8, w8, #0x7f
    8008:	stur	w8, [x29, #-52]
    800c:	ldur	w8, [x29, #-52]
    8010:	cmp	w8, #0xd
    8014:	b.ne	8020 <pipeline_wait_all@@Base+0x388>  // b.any
    8018:	stur	wzr, [x29, #-48]
    801c:	b	8108 <pipeline_wait_all@@Base+0x470>
    8020:	ldur	w8, [x29, #-52]
    8024:	cmp	w8, #0x2
    8028:	b.eq	8038 <pipeline_wait_all@@Base+0x3a0>  // b.none
    802c:	ldur	w8, [x29, #-52]
    8030:	cmp	w8, #0x3
    8034:	b.ne	8044 <pipeline_wait_all@@Base+0x3ac>  // b.any
    8038:	ldur	w8, [x29, #-52]
    803c:	stur	w8, [x29, #-40]
    8040:	b	8108 <pipeline_wait_all@@Base+0x470>
    8044:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    8048:	add	x0, x0, #0xfd
    804c:	bl	2e10 <getenv@plt>
    8050:	cbz	x0, 8058 <pipeline_wait_all@@Base+0x3c0>
    8054:	b	8108 <pipeline_wait_all@@Base+0x470>
    8058:	ldur	w8, [x29, #-48]
    805c:	and	w8, w8, #0x80
    8060:	cbz	w8, 80b8 <pipeline_wait_all@@Base+0x420>
    8064:	ldur	x8, [x29, #-8]
    8068:	mov	x9, #0x8                   	// #8
    806c:	ldr	x8, [x8, #8]
    8070:	ldursw	x10, [x29, #-36]
    8074:	mul	x9, x9, x10
    8078:	add	x8, x8, x9
    807c:	ldr	x8, [x8]
    8080:	ldr	x3, [x8, #8]
    8084:	ldur	w0, [x29, #-52]
    8088:	str	x3, [sp, #48]
    808c:	bl	2db0 <strsignal@plt>
    8090:	mov	w11, wzr
    8094:	str	x0, [sp, #40]
    8098:	mov	w0, w11
    809c:	mov	w1, w11
    80a0:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    80a4:	add	x2, x2, #0x10c
    80a8:	ldr	x3, [sp, #48]
    80ac:	ldr	x4, [sp, #40]
    80b0:	bl	28e0 <error@plt>
    80b4:	b	8108 <pipeline_wait_all@@Base+0x470>
    80b8:	ldur	x8, [x29, #-8]
    80bc:	mov	x9, #0x8                   	// #8
    80c0:	ldr	x8, [x8, #8]
    80c4:	ldursw	x10, [x29, #-36]
    80c8:	mul	x9, x9, x10
    80cc:	add	x8, x8, x9
    80d0:	ldr	x8, [x8]
    80d4:	ldr	x3, [x8, #8]
    80d8:	ldur	w0, [x29, #-52]
    80dc:	str	x3, [sp, #32]
    80e0:	bl	2db0 <strsignal@plt>
    80e4:	mov	w11, wzr
    80e8:	str	x0, [sp, #24]
    80ec:	mov	w0, w11
    80f0:	mov	w1, w11
    80f4:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    80f8:	add	x2, x2, #0x121
    80fc:	ldr	x3, [sp, #32]
    8100:	ldr	x4, [sp, #24]
    8104:	bl	28e0 <error@plt>
    8108:	b	8134 <pipeline_wait_all@@Base+0x49c>
    810c:	ldur	w8, [x29, #-48]
    8110:	and	w8, w8, #0x7f
    8114:	cbz	w8, 8134 <pipeline_wait_all@@Base+0x49c>
    8118:	ldur	w3, [x29, #-48]
    811c:	mov	w8, wzr
    8120:	mov	w0, w8
    8124:	mov	w1, w8
    8128:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    812c:	add	x2, x2, #0x128
    8130:	bl	28e0 <error@plt>
    8134:	ldur	x8, [x29, #-8]
    8138:	mov	x9, #0x8                   	// #8
    813c:	ldr	x8, [x8, #8]
    8140:	ldursw	x10, [x29, #-36]
    8144:	mul	x9, x9, x10
    8148:	add	x8, x8, x9
    814c:	ldr	x8, [x8]
    8150:	ldr	w11, [x8]
    8154:	cmp	w11, #0x1
    8158:	b.ne	81a0 <pipeline_wait_all@@Base+0x508>  // b.any
    815c:	ldur	x8, [x29, #-8]
    8160:	mov	x9, #0x8                   	// #8
    8164:	ldr	x8, [x8, #8]
    8168:	ldursw	x10, [x29, #-36]
    816c:	mul	x9, x9, x10
    8170:	add	x8, x8, x9
    8174:	ldr	x8, [x8]
    8178:	add	x8, x8, #0x50
    817c:	stur	x8, [x29, #-64]
    8180:	ldur	x8, [x29, #-64]
    8184:	ldr	x8, [x8, #8]
    8188:	cbz	x8, 81a0 <pipeline_wait_all@@Base+0x508>
    818c:	ldur	x8, [x29, #-64]
    8190:	ldr	x8, [x8, #8]
    8194:	ldur	x9, [x29, #-64]
    8198:	ldr	x0, [x9, #16]
    819c:	blr	x8
    81a0:	ldur	w8, [x29, #-36]
    81a4:	ldur	x9, [x29, #-8]
    81a8:	ldr	w10, [x9]
    81ac:	subs	w10, w10, #0x1
    81b0:	cmp	w8, w10
    81b4:	b.ne	8214 <pipeline_wait_all@@Base+0x57c>  // b.any
    81b8:	ldur	w8, [x29, #-48]
    81bc:	and	w8, w8, #0x7f
    81c0:	add	w8, w8, #0x1
    81c4:	lsl	w8, w8, #24
    81c8:	asr	w8, w8, #24
    81cc:	asr	w8, w8, #1
    81d0:	cmp	w8, #0x0
    81d4:	cset	w8, le
    81d8:	tbnz	w8, #0, 81f0 <pipeline_wait_all@@Base+0x558>
    81dc:	ldur	w8, [x29, #-48]
    81e0:	and	w8, w8, #0x7f
    81e4:	add	w8, w8, #0x80
    81e8:	stur	w8, [x29, #-28]
    81ec:	b	8210 <pipeline_wait_all@@Base+0x578>
    81f0:	ldur	w8, [x29, #-48]
    81f4:	and	w8, w8, #0xff00
    81f8:	asr	w8, w8, #8
    81fc:	cbz	w8, 8210 <pipeline_wait_all@@Base+0x578>
    8200:	ldur	w8, [x29, #-48]
    8204:	and	w8, w8, #0xff00
    8208:	asr	w8, w8, #8
    820c:	stur	w8, [x29, #-28]
    8210:	b	8258 <pipeline_wait_all@@Base+0x5c0>
    8214:	ldur	w8, [x29, #-28]
    8218:	cbnz	w8, 8258 <pipeline_wait_all@@Base+0x5c0>
    821c:	ldur	w8, [x29, #-48]
    8220:	and	w8, w8, #0x7f
    8224:	add	w8, w8, #0x1
    8228:	lsl	w8, w8, #24
    822c:	asr	w8, w8, #24
    8230:	asr	w8, w8, #1
    8234:	cmp	w8, #0x0
    8238:	cset	w8, gt
    823c:	tbnz	w8, #0, 8250 <pipeline_wait_all@@Base+0x5b8>
    8240:	ldur	w8, [x29, #-48]
    8244:	and	w8, w8, #0xff00
    8248:	asr	w8, w8, #8
    824c:	cbz	w8, 8258 <pipeline_wait_all@@Base+0x5c0>
    8250:	mov	w8, #0x7f                  	// #127
    8254:	stur	w8, [x29, #-28]
    8258:	ldur	w8, [x29, #-36]
    825c:	add	w8, w8, #0x1
    8260:	stur	w8, [x29, #-36]
    8264:	b	7f04 <pipeline_wait_all@@Base+0x26c>
    8268:	ldur	w8, [x29, #-32]
    826c:	cmp	w8, #0x0
    8270:	cset	w8, lt  // lt = tstop
    8274:	tbnz	w8, #0, 827c <pipeline_wait_all@@Base+0x5e4>
    8278:	b	8294 <pipeline_wait_all@@Base+0x5fc>
    827c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    8280:	add	x0, x0, #0x4c3
    8284:	ldr	x1, [sp, #80]
    8288:	mov	w2, #0x6d2                 	// #1746
    828c:	ldr	x3, [sp, #72]
    8290:	bl	2df0 <__assert_fail@plt>
    8294:	ldur	w8, [x29, #-32]
    8298:	cbnz	w8, 82a0 <pipeline_wait_all@@Base+0x608>
    829c:	b	82f0 <pipeline_wait_all@@Base+0x658>
    82a0:	bl	2e00 <__errno_location@plt>
    82a4:	str	wzr, [x0]
    82a8:	mov	w0, #0x1                   	// #1
    82ac:	bl	8524 <pipeline_wait_all@@Base+0x88c>
    82b0:	stur	w0, [x29, #-44]
    82b4:	ldur	w8, [x29, #-44]
    82b8:	mov	w9, #0xffffffff            	// #-1
    82bc:	cmp	w8, w9
    82c0:	b.ne	82ec <pipeline_wait_all@@Base+0x654>  // b.any
    82c4:	bl	2e00 <__errno_location@plt>
    82c8:	ldr	w8, [x0]
    82cc:	cmp	w8, #0xa
    82d0:	b.ne	82ec <pipeline_wait_all@@Base+0x654>  // b.any
    82d4:	bl	2e00 <__errno_location@plt>
    82d8:	ldr	w1, [x0]
    82dc:	mov	w0, #0x2                   	// #2
    82e0:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    82e4:	add	x2, x2, #0xdb
    82e8:	bl	28e0 <error@plt>
    82ec:	b	7ee0 <pipeline_wait_all@@Base+0x248>
    82f0:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    82f4:	add	x8, x8, #0x470
    82f8:	str	wzr, [x8]
    82fc:	stur	wzr, [x29, #-36]
    8300:	ldur	w8, [x29, #-36]
    8304:	ldr	x9, [sp, #64]
    8308:	ldr	w10, [x9]
    830c:	cmp	w8, w10
    8310:	b.ge	836c <pipeline_wait_all@@Base+0x6d4>  // b.tcont
    8314:	ldr	x8, [sp, #56]
    8318:	ldr	x9, [x8]
    831c:	ldursw	x10, [x29, #-36]
    8320:	mov	x11, #0x8                   	// #8
    8324:	mul	x10, x11, x10
    8328:	add	x9, x9, x10
    832c:	ldr	x9, [x9]
    8330:	ldur	x10, [x29, #-8]
    8334:	cmp	x9, x10
    8338:	b.ne	835c <pipeline_wait_all@@Base+0x6c4>  // b.any
    833c:	ldr	x8, [sp, #56]
    8340:	ldr	x9, [x8]
    8344:	ldursw	x10, [x29, #-36]
    8348:	mov	x11, #0x8                   	// #8
    834c:	mul	x10, x11, x10
    8350:	add	x9, x9, x10
    8354:	mov	x10, xzr
    8358:	str	x10, [x9]
    835c:	ldur	w8, [x29, #-36]
    8360:	add	w8, w8, #0x1
    8364:	stur	w8, [x29, #-36]
    8368:	b	8300 <pipeline_wait_all@@Base+0x668>
    836c:	stur	wzr, [x29, #-36]
    8370:	ldur	w8, [x29, #-36]
    8374:	ldr	x9, [sp, #64]
    8378:	ldr	w10, [x9]
    837c:	cmp	w8, w10
    8380:	b.ge	83b8 <pipeline_wait_all@@Base+0x720>  // b.tcont
    8384:	ldr	x8, [sp, #56]
    8388:	ldr	x9, [x8]
    838c:	ldursw	x10, [x29, #-36]
    8390:	mov	x11, #0x8                   	// #8
    8394:	mul	x10, x11, x10
    8398:	add	x9, x9, x10
    839c:	ldr	x9, [x9]
    83a0:	cbz	x9, 83a8 <pipeline_wait_all@@Base+0x710>
    83a4:	b	83b8 <pipeline_wait_all@@Base+0x720>
    83a8:	ldur	w8, [x29, #-36]
    83ac:	add	w8, w8, #0x1
    83b0:	stur	w8, [x29, #-36]
    83b4:	b	8370 <pipeline_wait_all@@Base+0x6d8>
    83b8:	ldur	w8, [x29, #-36]
    83bc:	ldr	x9, [sp, #64]
    83c0:	ldr	w10, [x9]
    83c4:	cmp	w8, w10
    83c8:	b.ne	83f8 <pipeline_wait_all@@Base+0x760>  // b.any
    83cc:	ldr	x8, [sp, #64]
    83d0:	str	wzr, [x8]
    83d4:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    83d8:	add	x9, x9, #0x464
    83dc:	str	wzr, [x9]
    83e0:	ldr	x9, [sp, #56]
    83e4:	ldr	x0, [x9]
    83e8:	bl	2c00 <free@plt>
    83ec:	mov	x8, xzr
    83f0:	ldr	x9, [sp, #56]
    83f4:	str	x8, [x9]
    83f8:	ldur	x8, [x29, #-16]
    83fc:	cbz	x8, 8478 <pipeline_wait_all@@Base+0x7e0>
    8400:	ldur	x8, [x29, #-24]
    8404:	cbz	x8, 8478 <pipeline_wait_all@@Base+0x7e0>
    8408:	ldur	x8, [x29, #-8]
    840c:	ldrsw	x0, [x8]
    8410:	mov	x1, #0x4                   	// #4
    8414:	bl	b16c <pipeline_peekline@@Base+0xf34>
    8418:	ldur	x8, [x29, #-16]
    841c:	str	x0, [x8]
    8420:	ldur	x8, [x29, #-8]
    8424:	ldr	w9, [x8]
    8428:	ldur	x8, [x29, #-24]
    842c:	str	w9, [x8]
    8430:	stur	wzr, [x29, #-36]
    8434:	ldur	w8, [x29, #-36]
    8438:	ldur	x9, [x29, #-8]
    843c:	ldr	w10, [x9]
    8440:	cmp	w8, w10
    8444:	b.ge	8478 <pipeline_wait_all@@Base+0x7e0>  // b.tcont
    8448:	ldur	x8, [x29, #-8]
    844c:	ldr	x8, [x8, #24]
    8450:	ldursw	x9, [x29, #-36]
    8454:	ldr	w10, [x8, x9, lsl #2]
    8458:	ldur	x8, [x29, #-16]
    845c:	ldr	x8, [x8]
    8460:	ldursw	x9, [x29, #-36]
    8464:	str	w10, [x8, x9, lsl #2]
    8468:	ldur	w8, [x29, #-36]
    846c:	add	w8, w8, #0x1
    8470:	stur	w8, [x29, #-36]
    8474:	b	8434 <pipeline_wait_all@@Base+0x79c>
    8478:	ldur	x8, [x29, #-8]
    847c:	ldr	x0, [x8, #16]
    8480:	bl	2c00 <free@plt>
    8484:	ldur	x8, [x29, #-8]
    8488:	mov	x9, xzr
    848c:	str	x9, [x8, #16]
    8490:	ldur	x8, [x29, #-8]
    8494:	ldr	x0, [x8, #24]
    8498:	str	x9, [sp, #16]
    849c:	bl	2c00 <free@plt>
    84a0:	ldur	x8, [x29, #-8]
    84a4:	ldr	x9, [sp, #16]
    84a8:	str	x9, [x8, #24]
    84ac:	ldur	x8, [x29, #-8]
    84b0:	ldr	w10, [x8, #136]
    84b4:	cbz	w10, 8504 <pipeline_wait_all@@Base+0x86c>
    84b8:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    84bc:	add	x8, x8, #0x328
    84c0:	ldr	w9, [x8]
    84c4:	subs	w9, w9, #0x1
    84c8:	str	w9, [x8]
    84cc:	cbnz	w9, 8504 <pipeline_wait_all@@Base+0x86c>
    84d0:	mov	w0, #0x2                   	// #2
    84d4:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    84d8:	add	x1, x1, #0x330
    84dc:	mov	x8, xzr
    84e0:	mov	x2, x8
    84e4:	str	x8, [sp, #8]
    84e8:	bl	2b40 <sigaction@plt>
    84ec:	mov	w9, #0x3                   	// #3
    84f0:	mov	w0, w9
    84f4:	adrp	x1, 21000 <pipeline_peekline@@Base+0x16dc8>
    84f8:	add	x1, x1, #0x3c8
    84fc:	ldr	x2, [sp, #8]
    8500:	bl	2b40 <sigaction@plt>
    8504:	ldur	w8, [x29, #-40]
    8508:	cbz	w8, 8514 <pipeline_wait_all@@Base+0x87c>
    850c:	ldur	w0, [x29, #-40]
    8510:	bl	28c0 <raise@plt>
    8514:	ldur	w0, [x29, #-28]
    8518:	ldp	x29, x30, [sp, #160]
    851c:	add	sp, sp, #0xb0
    8520:	ret
    8524:	sub	sp, sp, #0x50
    8528:	stp	x29, x30, [sp, #64]
    852c:	add	x29, sp, #0x40
    8530:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    8534:	add	x8, x8, #0x478
    8538:	stur	w0, [x29, #-8]
    853c:	stur	wzr, [x29, #-20]
    8540:	str	x8, [sp, #16]
    8544:	ldr	x8, [sp, #16]
    8548:	ldr	w9, [x8]
    854c:	cbz	w9, 8578 <pipeline_wait_all@@Base+0x8e0>
    8550:	mov	w0, #0xffffffff            	// #-1
    8554:	sub	x1, x29, #0x10
    8558:	mov	w2, #0x1                   	// #1
    855c:	bl	2e30 <waitpid@plt>
    8560:	stur	w0, [x29, #-12]
    8564:	ldr	x8, [sp, #16]
    8568:	ldr	w9, [x8]
    856c:	subs	w9, w9, #0x1
    8570:	str	w9, [x8]
    8574:	b	859c <pipeline_wait_all@@Base+0x904>
    8578:	ldur	w8, [x29, #-8]
    857c:	mov	w9, wzr
    8580:	mov	w10, #0x1                   	// #1
    8584:	cmp	w8, #0x0
    8588:	csel	w2, w9, w10, ne  // ne = any
    858c:	mov	w0, #0xffffffff            	// #-1
    8590:	sub	x1, x29, #0x10
    8594:	bl	2e30 <waitpid@plt>
    8598:	stur	w0, [x29, #-12]
    859c:	ldur	w8, [x29, #-12]
    85a0:	cmp	w8, #0x0
    85a4:	cset	w8, ge  // ge = tcont
    85a8:	tbnz	w8, #0, 85c4 <pipeline_wait_all@@Base+0x92c>
    85ac:	bl	2e00 <__errno_location@plt>
    85b0:	ldr	w8, [x0]
    85b4:	cmp	w8, #0x4
    85b8:	b.ne	85c4 <pipeline_wait_all@@Base+0x92c>  // b.any
    85bc:	stur	wzr, [x29, #-12]
    85c0:	b	86c4 <pipeline_wait_all@@Base+0xa2c>
    85c4:	ldur	w8, [x29, #-12]
    85c8:	cmp	w8, #0x0
    85cc:	cset	w8, gt
    85d0:	tbnz	w8, #0, 85d8 <pipeline_wait_all@@Base+0x940>
    85d4:	b	86f8 <pipeline_wait_all@@Base+0xa60>
    85d8:	ldur	w8, [x29, #-20]
    85dc:	add	w8, w8, #0x1
    85e0:	stur	w8, [x29, #-20]
    85e4:	stur	wzr, [x29, #-24]
    85e8:	ldur	w8, [x29, #-24]
    85ec:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    85f0:	add	x9, x9, #0x460
    85f4:	ldr	w10, [x9]
    85f8:	cmp	w8, w10
    85fc:	b.ge	86c4 <pipeline_wait_all@@Base+0xa2c>  // b.tcont
    8600:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    8604:	add	x8, x8, #0x468
    8608:	ldr	x8, [x8]
    860c:	ldursw	x9, [x29, #-24]
    8610:	mov	x10, #0x8                   	// #8
    8614:	mul	x9, x10, x9
    8618:	add	x8, x8, x9
    861c:	ldr	x8, [x8]
    8620:	str	x8, [sp, #32]
    8624:	ldr	x8, [sp, #32]
    8628:	cbz	x8, 8644 <pipeline_wait_all@@Base+0x9ac>
    862c:	ldr	x8, [sp, #32]
    8630:	ldr	x8, [x8, #16]
    8634:	cbz	x8, 8644 <pipeline_wait_all@@Base+0x9ac>
    8638:	ldr	x8, [sp, #32]
    863c:	ldr	x8, [x8, #24]
    8640:	cbnz	x8, 8648 <pipeline_wait_all@@Base+0x9b0>
    8644:	b	86b4 <pipeline_wait_all@@Base+0xa1c>
    8648:	str	wzr, [sp, #28]
    864c:	ldr	w8, [sp, #28]
    8650:	ldr	x9, [sp, #32]
    8654:	ldr	w10, [x9]
    8658:	cmp	w8, w10
    865c:	b.ge	86b4 <pipeline_wait_all@@Base+0xa1c>  // b.tcont
    8660:	ldr	x8, [sp, #32]
    8664:	ldr	x8, [x8, #16]
    8668:	ldrsw	x9, [sp, #28]
    866c:	ldr	w10, [x8, x9, lsl #2]
    8670:	ldur	w11, [x29, #-12]
    8674:	cmp	w10, w11
    8678:	b.ne	86a4 <pipeline_wait_all@@Base+0xa0c>  // b.any
    867c:	ldur	w8, [x29, #-16]
    8680:	ldr	x9, [sp, #32]
    8684:	ldr	x9, [x9, #24]
    8688:	ldrsw	x10, [sp, #28]
    868c:	str	w8, [x9, x10, lsl #2]
    8690:	adrp	x9, 21000 <pipeline_peekline@@Base+0x16dc8>
    8694:	add	x9, x9, #0x460
    8698:	ldr	w8, [x9]
    869c:	stur	w8, [x29, #-24]
    86a0:	b	86b4 <pipeline_wait_all@@Base+0xa1c>
    86a4:	ldr	w8, [sp, #28]
    86a8:	add	w8, w8, #0x1
    86ac:	str	w8, [sp, #28]
    86b0:	b	864c <pipeline_wait_all@@Base+0x9b4>
    86b4:	ldur	w8, [x29, #-24]
    86b8:	add	w8, w8, #0x1
    86bc:	stur	w8, [x29, #-24]
    86c0:	b	85e8 <pipeline_wait_all@@Base+0x950>
    86c4:	ldr	x8, [sp, #16]
    86c8:	ldr	w9, [x8]
    86cc:	cbnz	w9, 86e0 <pipeline_wait_all@@Base+0xa48>
    86d0:	ldur	w8, [x29, #-8]
    86d4:	mov	w9, #0x0                   	// #0
    86d8:	str	w9, [sp, #12]
    86dc:	cbnz	w8, 86f0 <pipeline_wait_all@@Base+0xa58>
    86e0:	ldur	w8, [x29, #-12]
    86e4:	cmp	w8, #0x0
    86e8:	cset	w8, ge  // ge = tcont
    86ec:	str	w8, [sp, #12]
    86f0:	ldr	w8, [sp, #12]
    86f4:	tbnz	w8, #0, 8544 <pipeline_wait_all@@Base+0x8ac>
    86f8:	ldur	w8, [x29, #-20]
    86fc:	cbz	w8, 870c <pipeline_wait_all@@Base+0xa74>
    8700:	ldur	w8, [x29, #-20]
    8704:	stur	w8, [x29, #-4]
    8708:	b	8714 <pipeline_wait_all@@Base+0xa7c>
    870c:	mov	w8, #0xffffffff            	// #-1
    8710:	stur	w8, [x29, #-4]
    8714:	ldur	w0, [x29, #-4]
    8718:	ldp	x29, x30, [sp, #64]
    871c:	add	sp, sp, #0x50
    8720:	ret

0000000000008724 <pipeline_run@@Base>:
    8724:	sub	sp, sp, #0x20
    8728:	stp	x29, x30, [sp, #16]
    872c:	add	x29, sp, #0x10
    8730:	str	x0, [sp, #8]
    8734:	ldr	x0, [sp, #8]
    8738:	bl	2b10 <pipeline_start@plt>
    873c:	ldr	x0, [sp, #8]
    8740:	bl	2a00 <pipeline_wait@plt>
    8744:	str	w0, [sp, #4]
    8748:	ldr	x0, [sp, #8]
    874c:	bl	2cd0 <pipeline_free@plt>
    8750:	ldr	w0, [sp, #4]
    8754:	ldp	x29, x30, [sp, #16]
    8758:	add	sp, sp, #0x20
    875c:	ret

0000000000008760 <pipeline_pump@@Base>:
    8760:	stp	x29, x30, [sp, #-32]!
    8764:	str	x28, [sp, #16]
    8768:	mov	x29, sp
    876c:	sub	sp, sp, #0x470
    8770:	str	q7, [sp, #256]
    8774:	str	q6, [sp, #240]
    8778:	str	q5, [sp, #224]
    877c:	str	q4, [sp, #208]
    8780:	str	q3, [sp, #192]
    8784:	str	q2, [sp, #176]
    8788:	str	q1, [sp, #160]
    878c:	str	q0, [sp, #144]
    8790:	str	x7, [sp, #320]
    8794:	str	x6, [sp, #312]
    8798:	str	x5, [sp, #304]
    879c:	str	x4, [sp, #296]
    87a0:	str	x3, [sp, #288]
    87a4:	str	x2, [sp, #280]
    87a8:	str	x1, [sp, #272]
    87ac:	stur	x0, [x29, #-8]
    87b0:	mov	w8, #0xffffff80            	// #-128
    87b4:	stur	w8, [x29, #-12]
    87b8:	mov	w8, #0xffffffc8            	// #-56
    87bc:	stur	w8, [x29, #-16]
    87c0:	add	x9, sp, #0x90
    87c4:	add	x9, x9, #0x80
    87c8:	stur	x9, [x29, #-24]
    87cc:	add	x9, sp, #0x110
    87d0:	add	x9, x9, #0x38
    87d4:	stur	x9, [x29, #-32]
    87d8:	add	x9, x29, #0x20
    87dc:	stur	x9, [x29, #-40]
    87e0:	mov	w8, wzr
    87e4:	stur	w8, [x29, #-44]
    87e8:	ldur	x9, [x29, #-8]
    87ec:	stur	x9, [x29, #-64]
    87f0:	b	87f4 <pipeline_pump@@Base+0x94>
    87f4:	ldur	x8, [x29, #-64]
    87f8:	cbz	x8, 8884 <pipeline_pump@@Base+0x124>
    87fc:	b	8800 <pipeline_pump@@Base+0xa0>
    8800:	ldur	w8, [x29, #-44]
    8804:	add	w8, w8, #0x1
    8808:	stur	w8, [x29, #-44]
    880c:	b	8810 <pipeline_pump@@Base+0xb0>
    8810:	sub	x8, x29, #0x28
    8814:	add	x8, x8, #0x18
    8818:	ldur	w9, [x29, #-16]
    881c:	mov	w10, w9
    8820:	str	x8, [sp, #136]
    8824:	str	w10, [sp, #132]
    8828:	tbz	w9, #31, 8860 <pipeline_pump@@Base+0x100>
    882c:	b	8830 <pipeline_pump@@Base+0xd0>
    8830:	ldr	w8, [sp, #132]
    8834:	add	w9, w8, #0x8
    8838:	ldr	x10, [sp, #136]
    883c:	str	w9, [x10]
    8840:	subs	w9, w9, #0x0
    8844:	b.gt	8860 <pipeline_pump@@Base+0x100>
    8848:	b	884c <pipeline_pump@@Base+0xec>
    884c:	ldur	x8, [x29, #-32]
    8850:	ldr	w9, [sp, #132]
    8854:	add	x8, x8, w9, sxtw
    8858:	str	x8, [sp, #120]
    885c:	b	8874 <pipeline_pump@@Base+0x114>
    8860:	ldur	x8, [x29, #-40]
    8864:	add	x9, x8, #0x8
    8868:	stur	x9, [x29, #-40]
    886c:	str	x8, [sp, #120]
    8870:	b	8874 <pipeline_pump@@Base+0x114>
    8874:	ldr	x8, [sp, #120]
    8878:	ldr	x8, [x8]
    887c:	stur	x8, [x29, #-64]
    8880:	b	87f4 <pipeline_pump@@Base+0x94>
    8884:	ldursw	x0, [x29, #-44]
    8888:	mov	w8, #0x8                   	// #8
    888c:	mov	w1, w8
    8890:	str	x1, [sp, #112]
    8894:	bl	b16c <pipeline_peekline@@Base+0xf34>
    8898:	stur	x0, [x29, #-72]
    889c:	ldursw	x0, [x29, #-44]
    88a0:	ldr	x1, [sp, #112]
    88a4:	bl	b16c <pipeline_peekline@@Base+0xf34>
    88a8:	stur	x0, [x29, #-80]
    88ac:	ldursw	x0, [x29, #-44]
    88b0:	mov	w8, #0x4                   	// #4
    88b4:	mov	w1, w8
    88b8:	str	x1, [sp, #104]
    88bc:	bl	b43c <pipeline_peekline@@Base+0x1204>
    88c0:	stur	x0, [x29, #-88]
    88c4:	ldursw	x0, [x29, #-44]
    88c8:	ldr	x1, [sp, #104]
    88cc:	bl	b43c <pipeline_peekline@@Base+0x1204>
    88d0:	stur	x0, [x29, #-96]
    88d4:	ldursw	x0, [x29, #-44]
    88d8:	ldr	x1, [sp, #104]
    88dc:	bl	b43c <pipeline_peekline@@Base+0x1204>
    88e0:	stur	x0, [x29, #-104]
    88e4:	ldursw	x0, [x29, #-44]
    88e8:	ldr	x1, [sp, #104]
    88ec:	bl	b43c <pipeline_peekline@@Base+0x1204>
    88f0:	stur	x0, [x29, #-112]
    88f4:	ldursw	x0, [x29, #-44]
    88f8:	ldr	x1, [sp, #104]
    88fc:	bl	b43c <pipeline_peekline@@Base+0x1204>
    8900:	stur	x0, [x29, #-120]
    8904:	ldursw	x0, [x29, #-44]
    8908:	ldr	x1, [sp, #104]
    890c:	bl	b43c <pipeline_peekline@@Base+0x1204>
    8910:	stur	x0, [x29, #-128]
    8914:	mov	w8, #0xffffff80            	// #-128
    8918:	stur	w8, [x29, #-12]
    891c:	mov	w8, #0xffffffc8            	// #-56
    8920:	stur	w8, [x29, #-16]
    8924:	add	x9, sp, #0x90
    8928:	add	x9, x9, #0x80
    892c:	stur	x9, [x29, #-24]
    8930:	add	x9, sp, #0x110
    8934:	add	x9, x9, #0x38
    8938:	stur	x9, [x29, #-32]
    893c:	add	x9, x29, #0x20
    8940:	stur	x9, [x29, #-40]
    8944:	ldur	x9, [x29, #-8]
    8948:	stur	x9, [x29, #-64]
    894c:	mov	w8, wzr
    8950:	stur	w8, [x29, #-48]
    8954:	b	8958 <pipeline_pump@@Base+0x1f8>
    8958:	ldur	w8, [x29, #-48]
    895c:	ldur	w9, [x29, #-44]
    8960:	subs	w8, w8, w9
    8964:	b.ge	8a3c <pipeline_pump@@Base+0x2dc>  // b.tcont
    8968:	b	896c <pipeline_pump@@Base+0x20c>
    896c:	ldur	x8, [x29, #-64]
    8970:	ldur	x9, [x29, #-72]
    8974:	ldursw	x10, [x29, #-48]
    8978:	str	x8, [x9, x10, lsl #3]
    897c:	ldur	x8, [x29, #-80]
    8980:	ldursw	x9, [x29, #-48]
    8984:	mov	x10, xzr
    8988:	str	x10, [x8, x9, lsl #3]
    898c:	ldur	x8, [x29, #-72]
    8990:	ldursw	x9, [x29, #-48]
    8994:	ldr	x8, [x8, x9, lsl #3]
    8998:	ldr	x8, [x8, #16]
    899c:	cbnz	x8, 89b8 <pipeline_pump@@Base+0x258>
    89a0:	b	89a4 <pipeline_pump@@Base+0x244>
    89a4:	ldur	x8, [x29, #-72]
    89a8:	ldursw	x9, [x29, #-48]
    89ac:	ldr	x0, [x8, x9, lsl #3]
    89b0:	bl	2b10 <pipeline_start@plt>
    89b4:	b	89b8 <pipeline_pump@@Base+0x258>
    89b8:	b	89bc <pipeline_pump@@Base+0x25c>
    89bc:	sub	x8, x29, #0x28
    89c0:	add	x8, x8, #0x18
    89c4:	ldur	w9, [x29, #-16]
    89c8:	mov	w10, w9
    89cc:	str	x8, [sp, #96]
    89d0:	str	w10, [sp, #92]
    89d4:	tbz	w9, #31, 8a0c <pipeline_pump@@Base+0x2ac>
    89d8:	b	89dc <pipeline_pump@@Base+0x27c>
    89dc:	ldr	w8, [sp, #92]
    89e0:	add	w9, w8, #0x8
    89e4:	ldr	x10, [sp, #96]
    89e8:	str	w9, [x10]
    89ec:	subs	w9, w9, #0x0
    89f0:	b.gt	8a0c <pipeline_pump@@Base+0x2ac>
    89f4:	b	89f8 <pipeline_pump@@Base+0x298>
    89f8:	ldur	x8, [x29, #-32]
    89fc:	ldr	w9, [sp, #92]
    8a00:	add	x8, x8, w9, sxtw
    8a04:	str	x8, [sp, #80]
    8a08:	b	8a20 <pipeline_pump@@Base+0x2c0>
    8a0c:	ldur	x8, [x29, #-40]
    8a10:	add	x9, x8, #0x8
    8a14:	stur	x9, [x29, #-40]
    8a18:	str	x8, [sp, #80]
    8a1c:	b	8a20 <pipeline_pump@@Base+0x2c0>
    8a20:	ldr	x8, [sp, #80]
    8a24:	ldr	x8, [x8]
    8a28:	stur	x8, [x29, #-64]
    8a2c:	ldur	w9, [x29, #-48]
    8a30:	add	w9, w9, #0x1
    8a34:	stur	w9, [x29, #-48]
    8a38:	b	8958 <pipeline_pump@@Base+0x1f8>
    8a3c:	ldur	x8, [x29, #-64]
    8a40:	cbnz	x8, 8a4c <pipeline_pump@@Base+0x2ec>
    8a44:	b	8a48 <pipeline_pump@@Base+0x2e8>
    8a48:	b	8a6c <pipeline_pump@@Base+0x30c>
    8a4c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    8a50:	add	x0, x0, #0x4d3
    8a54:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    8a58:	add	x1, x1, #0xe3b
    8a5c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    8a60:	add	x3, x3, #0x4df
    8a64:	mov	w2, #0x740                 	// #1856
    8a68:	bl	2df0 <__assert_fail@plt>
    8a6c:	mov	w8, wzr
    8a70:	stur	w8, [x29, #-48]
    8a74:	b	8a78 <pipeline_pump@@Base+0x318>
    8a78:	ldur	w8, [x29, #-48]
    8a7c:	ldur	w9, [x29, #-44]
    8a80:	subs	w8, w8, w9
    8a84:	b.ge	8b64 <pipeline_pump@@Base+0x404>  // b.tcont
    8a88:	b	8a8c <pipeline_pump@@Base+0x32c>
    8a8c:	mov	w8, wzr
    8a90:	str	w8, [sp, #692]
    8a94:	ldur	x9, [x29, #-72]
    8a98:	ldursw	x10, [x29, #-48]
    8a9c:	ldr	x9, [x9, x10, lsl #3]
    8aa0:	ldr	x9, [x9, #88]
    8aa4:	cbnz	x9, 8ab0 <pipeline_pump@@Base+0x350>
    8aa8:	b	8aac <pipeline_pump@@Base+0x34c>
    8aac:	b	8b54 <pipeline_pump@@Base+0x3f4>
    8ab0:	mov	w8, wzr
    8ab4:	stur	w8, [x29, #-52]
    8ab8:	b	8abc <pipeline_pump@@Base+0x35c>
    8abc:	ldur	w8, [x29, #-52]
    8ac0:	ldur	w9, [x29, #-44]
    8ac4:	subs	w8, w8, w9
    8ac8:	b.ge	8b20 <pipeline_pump@@Base+0x3c0>  // b.tcont
    8acc:	b	8ad0 <pipeline_pump@@Base+0x370>
    8ad0:	ldur	x8, [x29, #-72]
    8ad4:	ldursw	x9, [x29, #-48]
    8ad8:	ldr	x9, [x8, x9, lsl #3]
    8adc:	ldr	x9, [x9, #88]
    8ae0:	ldursw	x10, [x29, #-52]
    8ae4:	ldr	x8, [x8, x10, lsl #3]
    8ae8:	subs	x8, x9, x8
    8aec:	b.ne	8b0c <pipeline_pump@@Base+0x3ac>  // b.any
    8af0:	b	8af4 <pipeline_pump@@Base+0x394>
    8af4:	mov	w8, #0x1                   	// #1
    8af8:	str	w8, [sp, #692]
    8afc:	ldur	x9, [x29, #-88]
    8b00:	ldursw	x10, [x29, #-52]
    8b04:	str	w8, [x9, x10, lsl #2]
    8b08:	b	8b20 <pipeline_pump@@Base+0x3c0>
    8b0c:	b	8b10 <pipeline_pump@@Base+0x3b0>
    8b10:	ldur	w8, [x29, #-52]
    8b14:	add	w8, w8, #0x1
    8b18:	stur	w8, [x29, #-52]
    8b1c:	b	8abc <pipeline_pump@@Base+0x35c>
    8b20:	ldr	w8, [sp, #692]
    8b24:	cbz	w8, 8b30 <pipeline_pump@@Base+0x3d0>
    8b28:	b	8b2c <pipeline_pump@@Base+0x3cc>
    8b2c:	b	8b50 <pipeline_pump@@Base+0x3f0>
    8b30:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    8b34:	add	x0, x0, #0x503
    8b38:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    8b3c:	add	x1, x1, #0xe3b
    8b40:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    8b44:	add	x3, x3, #0x4df
    8b48:	mov	w2, #0x74e                 	// #1870
    8b4c:	bl	2df0 <__assert_fail@plt>
    8b50:	b	8b54 <pipeline_pump@@Base+0x3f4>
    8b54:	ldur	w8, [x29, #-48]
    8b58:	add	w8, w8, #0x1
    8b5c:	stur	w8, [x29, #-48]
    8b60:	b	8a78 <pipeline_pump@@Base+0x318>
    8b64:	mov	w8, wzr
    8b68:	stur	w8, [x29, #-48]
    8b6c:	b	8b70 <pipeline_pump@@Base+0x410>
    8b70:	ldur	w8, [x29, #-48]
    8b74:	ldur	w9, [x29, #-44]
    8b78:	subs	w8, w8, w9
    8b7c:	b.ge	8c90 <pipeline_pump@@Base+0x530>  // b.tcont
    8b80:	b	8b84 <pipeline_pump@@Base+0x424>
    8b84:	ldur	x8, [x29, #-72]
    8b88:	ldursw	x9, [x29, #-48]
    8b8c:	ldr	x8, [x8, x9, lsl #3]
    8b90:	ldr	w10, [x8, #64]
    8b94:	adds	w10, w10, #0x1
    8b98:	b.eq	8c00 <pipeline_pump@@Base+0x4a0>  // b.none
    8b9c:	b	8ba0 <pipeline_pump@@Base+0x440>
    8ba0:	ldur	x8, [x29, #-72]
    8ba4:	ldursw	x9, [x29, #-48]
    8ba8:	ldr	x8, [x8, x9, lsl #3]
    8bac:	ldr	w0, [x8, #64]
    8bb0:	mov	w1, #0x3                   	// #3
    8bb4:	bl	2c70 <fcntl@plt>
    8bb8:	str	w0, [sp, #688]
    8bbc:	ldrb	w10, [sp, #689]
    8bc0:	tbnz	w10, #3, 8bfc <pipeline_pump@@Base+0x49c>
    8bc4:	b	8bc8 <pipeline_pump@@Base+0x468>
    8bc8:	ldur	x8, [x29, #-96]
    8bcc:	ldursw	x9, [x29, #-48]
    8bd0:	mov	w10, #0x1                   	// #1
    8bd4:	str	w10, [x8, x9, lsl #2]
    8bd8:	ldur	x8, [x29, #-72]
    8bdc:	ldursw	x9, [x29, #-48]
    8be0:	ldr	x8, [x8, x9, lsl #3]
    8be4:	ldr	w0, [x8, #64]
    8be8:	ldr	w10, [sp, #688]
    8bec:	orr	w2, w10, #0x800
    8bf0:	mov	w1, #0x4                   	// #4
    8bf4:	bl	2c70 <fcntl@plt>
    8bf8:	b	8bfc <pipeline_pump@@Base+0x49c>
    8bfc:	b	8c00 <pipeline_pump@@Base+0x4a0>
    8c00:	ldur	x8, [x29, #-72]
    8c04:	ldursw	x9, [x29, #-48]
    8c08:	ldr	x8, [x8, x9, lsl #3]
    8c0c:	ldr	w10, [x8, #68]
    8c10:	adds	w10, w10, #0x1
    8c14:	b.eq	8c7c <pipeline_pump@@Base+0x51c>  // b.none
    8c18:	b	8c1c <pipeline_pump@@Base+0x4bc>
    8c1c:	ldur	x8, [x29, #-72]
    8c20:	ldursw	x9, [x29, #-48]
    8c24:	ldr	x8, [x8, x9, lsl #3]
    8c28:	ldr	w0, [x8, #68]
    8c2c:	mov	w1, #0x3                   	// #3
    8c30:	bl	2c70 <fcntl@plt>
    8c34:	str	w0, [sp, #688]
    8c38:	ldrb	w10, [sp, #689]
    8c3c:	tbnz	w10, #3, 8c78 <pipeline_pump@@Base+0x518>
    8c40:	b	8c44 <pipeline_pump@@Base+0x4e4>
    8c44:	ldur	x8, [x29, #-104]
    8c48:	ldursw	x9, [x29, #-48]
    8c4c:	mov	w10, #0x1                   	// #1
    8c50:	str	w10, [x8, x9, lsl #2]
    8c54:	ldur	x8, [x29, #-72]
    8c58:	ldursw	x9, [x29, #-48]
    8c5c:	ldr	x8, [x8, x9, lsl #3]
    8c60:	ldr	w0, [x8, #68]
    8c64:	ldr	w10, [sp, #688]
    8c68:	orr	w2, w10, #0x800
    8c6c:	mov	w1, #0x4                   	// #4
    8c70:	bl	2c70 <fcntl@plt>
    8c74:	b	8c78 <pipeline_pump@@Base+0x518>
    8c78:	b	8c7c <pipeline_pump@@Base+0x51c>
    8c7c:	b	8c80 <pipeline_pump@@Base+0x520>
    8c80:	ldur	w8, [x29, #-48]
    8c84:	add	w8, w8, #0x1
    8c88:	stur	w8, [x29, #-48]
    8c8c:	b	8b70 <pipeline_pump@@Base+0x410>
    8c90:	mov	x8, xzr
    8c94:	str	x8, [sp, #992]
    8c98:	movi	v0.2d, #0x0
    8c9c:	str	q0, [sp, #976]
    8ca0:	str	q0, [sp, #960]
    8ca4:	str	q0, [sp, #944]
    8ca8:	str	q0, [sp, #928]
    8cac:	str	q0, [sp, #912]
    8cb0:	str	q0, [sp, #896]
    8cb4:	str	q0, [sp, #880]
    8cb8:	str	q0, [sp, #864]
    8cbc:	str	q0, [sp, #848]
    8cc0:	mov	w9, #0x1                   	// #1
    8cc4:	mov	w10, w9
    8cc8:	str	x10, [sp, #848]
    8ccc:	add	x10, sp, #0x350
    8cd0:	orr	x0, x10, #0x8
    8cd4:	str	x8, [sp, #72]
    8cd8:	str	x10, [sp, #64]
    8cdc:	bl	2a90 <sigemptyset@plt>
    8ce0:	mov	w9, wzr
    8ce4:	str	w9, [sp, #984]
    8ce8:	mov	w9, #0xd                   	// #13
    8cec:	add	x2, sp, #0x2b8
    8cf0:	str	w0, [sp, #60]
    8cf4:	mov	w0, w9
    8cf8:	ldr	x1, [sp, #64]
    8cfc:	bl	2b40 <sigaction@plt>
    8d00:	mov	w9, #0x11                  	// #17
    8d04:	str	w0, [sp, #56]
    8d08:	mov	w0, w9
    8d0c:	ldr	x1, [sp, #72]
    8d10:	ldr	x2, [sp, #64]
    8d14:	str	w9, [sp, #52]
    8d18:	bl	2b40 <sigaction@plt>
    8d1c:	ldr	w9, [sp, #984]
    8d20:	and	w9, w9, #0xefffffff
    8d24:	str	w9, [sp, #984]
    8d28:	ldr	w9, [sp, #52]
    8d2c:	str	w0, [sp, #48]
    8d30:	mov	w0, w9
    8d34:	ldr	x1, [sp, #64]
    8d38:	ldr	x2, [sp, #72]
    8d3c:	bl	2b40 <sigaction@plt>
    8d40:	b	8d44 <pipeline_pump@@Base+0x5e4>
    8d44:	mov	w8, #0xffffffff            	// #-1
    8d48:	str	w8, [sp, #428]
    8d4c:	mov	w8, wzr
    8d50:	stur	w8, [x29, #-48]
    8d54:	b	8d58 <pipeline_pump@@Base+0x5f8>
    8d58:	ldur	w8, [x29, #-48]
    8d5c:	ldur	w9, [x29, #-44]
    8d60:	subs	w8, w8, w9
    8d64:	b.ge	8e94 <pipeline_pump@@Base+0x734>  // b.tcont
    8d68:	b	8d6c <pipeline_pump@@Base+0x60c>
    8d6c:	ldur	x8, [x29, #-88]
    8d70:	ldursw	x9, [x29, #-48]
    8d74:	ldr	w10, [x8, x9, lsl #2]
    8d78:	cbz	w10, 8db4 <pipeline_pump@@Base+0x654>
    8d7c:	b	8d80 <pipeline_pump@@Base+0x620>
    8d80:	ldur	x8, [x29, #-72]
    8d84:	ldursw	x9, [x29, #-48]
    8d88:	ldr	x8, [x8, x9, lsl #3]
    8d8c:	ldr	w10, [x8, #68]
    8d90:	adds	w10, w10, #0x1
    8d94:	b.ne	8db4 <pipeline_pump@@Base+0x654>  // b.any
    8d98:	b	8d9c <pipeline_pump@@Base+0x63c>
    8d9c:	ldur	x8, [x29, #-72]
    8da0:	ldursw	x9, [x29, #-48]
    8da4:	ldr	x0, [x8, x9, lsl #3]
    8da8:	bl	29d0 <pipeline_peek_size@plt>
    8dac:	cbz	x0, 8db8 <pipeline_pump@@Base+0x658>
    8db0:	b	8db4 <pipeline_pump@@Base+0x654>
    8db4:	b	8e84 <pipeline_pump@@Base+0x724>
    8db8:	mov	w8, wzr
    8dbc:	stur	w8, [x29, #-52]
    8dc0:	b	8dc4 <pipeline_pump@@Base+0x664>
    8dc4:	ldur	w8, [x29, #-52]
    8dc8:	ldur	w9, [x29, #-44]
    8dcc:	subs	w8, w8, w9
    8dd0:	b.ge	8e80 <pipeline_pump@@Base+0x720>  // b.tcont
    8dd4:	b	8dd8 <pipeline_pump@@Base+0x678>
    8dd8:	ldur	x8, [x29, #-72]
    8ddc:	ldursw	x9, [x29, #-52]
    8de0:	ldr	x9, [x8, x9, lsl #3]
    8de4:	ldr	x9, [x9, #88]
    8de8:	ldursw	x10, [x29, #-48]
    8dec:	ldr	x8, [x8, x10, lsl #3]
    8df0:	subs	x8, x9, x8
    8df4:	b.ne	8e6c <pipeline_pump@@Base+0x70c>  // b.any
    8df8:	b	8dfc <pipeline_pump@@Base+0x69c>
    8dfc:	ldur	x8, [x29, #-72]
    8e00:	ldursw	x9, [x29, #-52]
    8e04:	ldr	x8, [x8, x9, lsl #3]
    8e08:	ldr	w10, [x8, #64]
    8e0c:	adds	w10, w10, #0x1
    8e10:	b.eq	8e6c <pipeline_pump@@Base+0x70c>  // b.none
    8e14:	b	8e18 <pipeline_pump@@Base+0x6b8>
    8e18:	ldur	x8, [x29, #-72]
    8e1c:	ldursw	x9, [x29, #-52]
    8e20:	ldr	x8, [x8, x9, lsl #3]
    8e24:	ldr	w0, [x8, #64]
    8e28:	bl	2b30 <close@plt>
    8e2c:	cbz	w0, 8e54 <pipeline_pump@@Base+0x6f4>
    8e30:	b	8e34 <pipeline_pump@@Base+0x6d4>
    8e34:	bl	2e00 <__errno_location@plt>
    8e38:	ldr	w1, [x0]
    8e3c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    8e40:	add	x2, x2, #0x448
    8e44:	mov	w3, wzr
    8e48:	mov	w0, w3
    8e4c:	bl	28e0 <error@plt>
    8e50:	b	8e54 <pipeline_pump@@Base+0x6f4>
    8e54:	ldur	x8, [x29, #-72]
    8e58:	ldursw	x9, [x29, #-52]
    8e5c:	ldr	x8, [x8, x9, lsl #3]
    8e60:	mov	w10, #0xffffffff            	// #-1
    8e64:	str	w10, [x8, #64]
    8e68:	b	8e6c <pipeline_pump@@Base+0x70c>
    8e6c:	b	8e70 <pipeline_pump@@Base+0x710>
    8e70:	ldur	w8, [x29, #-52]
    8e74:	add	w8, w8, #0x1
    8e78:	stur	w8, [x29, #-52]
    8e7c:	b	8dc4 <pipeline_pump@@Base+0x664>
    8e80:	b	8e84 <pipeline_pump@@Base+0x724>
    8e84:	ldur	w8, [x29, #-48]
    8e88:	add	w8, w8, #0x1
    8e8c:	stur	w8, [x29, #-48]
    8e90:	b	8d58 <pipeline_pump@@Base+0x5f8>
    8e94:	mov	w8, wzr
    8e98:	stur	w8, [x29, #-48]
    8e9c:	b	8ea0 <pipeline_pump@@Base+0x740>
    8ea0:	ldur	w8, [x29, #-48]
    8ea4:	ldur	w9, [x29, #-44]
    8ea8:	subs	w8, w8, w9
    8eac:	b.ge	8fe4 <pipeline_pump@@Base+0x884>  // b.tcont
    8eb0:	b	8eb4 <pipeline_pump@@Base+0x754>
    8eb4:	mov	w8, wzr
    8eb8:	str	w8, [sp, #420]
    8ebc:	ldur	x9, [x29, #-88]
    8ec0:	ldursw	x10, [x29, #-48]
    8ec4:	ldr	w8, [x9, x10, lsl #2]
    8ec8:	cbz	w8, 8eec <pipeline_pump@@Base+0x78c>
    8ecc:	b	8ed0 <pipeline_pump@@Base+0x770>
    8ed0:	ldur	x8, [x29, #-72]
    8ed4:	ldursw	x9, [x29, #-48]
    8ed8:	ldr	x8, [x8, x9, lsl #3]
    8edc:	ldr	w10, [x8, #68]
    8ee0:	adds	w10, w10, #0x1
    8ee4:	b.ne	8ef0 <pipeline_pump@@Base+0x790>  // b.any
    8ee8:	b	8eec <pipeline_pump@@Base+0x78c>
    8eec:	b	8fd4 <pipeline_pump@@Base+0x874>
    8ef0:	mov	w8, wzr
    8ef4:	stur	w8, [x29, #-52]
    8ef8:	b	8efc <pipeline_pump@@Base+0x79c>
    8efc:	ldur	w8, [x29, #-52]
    8f00:	ldur	w9, [x29, #-44]
    8f04:	subs	w8, w8, w9
    8f08:	b.ge	8f70 <pipeline_pump@@Base+0x810>  // b.tcont
    8f0c:	b	8f10 <pipeline_pump@@Base+0x7b0>
    8f10:	ldur	x8, [x29, #-72]
    8f14:	ldursw	x9, [x29, #-52]
    8f18:	ldr	x9, [x8, x9, lsl #3]
    8f1c:	ldr	x9, [x9, #88]
    8f20:	ldursw	x10, [x29, #-48]
    8f24:	ldr	x8, [x8, x10, lsl #3]
    8f28:	subs	x8, x9, x8
    8f2c:	b.ne	8f5c <pipeline_pump@@Base+0x7fc>  // b.any
    8f30:	b	8f34 <pipeline_pump@@Base+0x7d4>
    8f34:	ldur	x8, [x29, #-72]
    8f38:	ldursw	x9, [x29, #-52]
    8f3c:	ldr	x8, [x8, x9, lsl #3]
    8f40:	ldr	w10, [x8, #64]
    8f44:	adds	w10, w10, #0x1
    8f48:	b.eq	8f5c <pipeline_pump@@Base+0x7fc>  // b.none
    8f4c:	b	8f50 <pipeline_pump@@Base+0x7f0>
    8f50:	mov	w8, #0x1                   	// #1
    8f54:	str	w8, [sp, #420]
    8f58:	b	8f70 <pipeline_pump@@Base+0x810>
    8f5c:	b	8f60 <pipeline_pump@@Base+0x800>
    8f60:	ldur	w8, [x29, #-52]
    8f64:	add	w8, w8, #0x1
    8f68:	stur	w8, [x29, #-52]
    8f6c:	b	8efc <pipeline_pump@@Base+0x79c>
    8f70:	ldr	w8, [sp, #420]
    8f74:	cbz	w8, 8f80 <pipeline_pump@@Base+0x820>
    8f78:	b	8f7c <pipeline_pump@@Base+0x81c>
    8f7c:	b	8fd4 <pipeline_pump@@Base+0x874>
    8f80:	ldur	x8, [x29, #-72]
    8f84:	ldursw	x9, [x29, #-48]
    8f88:	ldr	x8, [x8, x9, lsl #3]
    8f8c:	ldr	w0, [x8, #68]
    8f90:	bl	2b30 <close@plt>
    8f94:	cbz	w0, 8fbc <pipeline_pump@@Base+0x85c>
    8f98:	b	8f9c <pipeline_pump@@Base+0x83c>
    8f9c:	bl	2e00 <__errno_location@plt>
    8fa0:	ldr	w1, [x0]
    8fa4:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    8fa8:	add	x2, x2, #0x48c
    8fac:	mov	w3, wzr
    8fb0:	mov	w0, w3
    8fb4:	bl	28e0 <error@plt>
    8fb8:	b	8fbc <pipeline_pump@@Base+0x85c>
    8fbc:	ldur	x8, [x29, #-72]
    8fc0:	ldursw	x9, [x29, #-48]
    8fc4:	ldr	x8, [x8, x9, lsl #3]
    8fc8:	mov	w10, #0xffffffff            	// #-1
    8fcc:	str	w10, [x8, #68]
    8fd0:	b	8fd4 <pipeline_pump@@Base+0x874>
    8fd4:	ldur	w8, [x29, #-48]
    8fd8:	add	w8, w8, #0x1
    8fdc:	stur	w8, [x29, #-48]
    8fe0:	b	8ea0 <pipeline_pump@@Base+0x740>
    8fe4:	b	8fe8 <pipeline_pump@@Base+0x888>
    8fe8:	add	x8, sp, #0x230
    8fec:	str	x8, [sp, #408]
    8ff0:	mov	w9, wzr
    8ff4:	str	w9, [sp, #416]
    8ff8:	b	8ffc <pipeline_pump@@Base+0x89c>
    8ffc:	ldr	w8, [sp, #416]
    9000:	subs	w8, w8, #0xf
    9004:	b.hi	9034 <pipeline_pump@@Base+0x8d4>  // b.pmore
    9008:	b	900c <pipeline_pump@@Base+0x8ac>
    900c:	ldr	x8, [sp, #408]
    9010:	ldr	w9, [sp, #416]
    9014:	mov	w10, w9
    9018:	mov	x11, xzr
    901c:	str	x11, [x8, x10, lsl #3]
    9020:	b	9024 <pipeline_pump@@Base+0x8c4>
    9024:	ldr	w8, [sp, #416]
    9028:	add	w8, w8, #0x1
    902c:	str	w8, [sp, #416]
    9030:	b	8ffc <pipeline_pump@@Base+0x89c>
    9034:	b	9038 <pipeline_pump@@Base+0x8d8>
    9038:	b	903c <pipeline_pump@@Base+0x8dc>
    903c:	add	x8, sp, #0x1b0
    9040:	str	x8, [sp, #392]
    9044:	mov	w9, wzr
    9048:	str	w9, [sp, #404]
    904c:	b	9050 <pipeline_pump@@Base+0x8f0>
    9050:	ldr	w8, [sp, #404]
    9054:	subs	w8, w8, #0xf
    9058:	b.hi	9088 <pipeline_pump@@Base+0x928>  // b.pmore
    905c:	b	9060 <pipeline_pump@@Base+0x900>
    9060:	ldr	x8, [sp, #392]
    9064:	ldr	w9, [sp, #404]
    9068:	mov	w10, w9
    906c:	mov	x11, xzr
    9070:	str	x11, [x8, x10, lsl #3]
    9074:	b	9078 <pipeline_pump@@Base+0x918>
    9078:	ldr	w8, [sp, #404]
    907c:	add	w8, w8, #0x1
    9080:	str	w8, [sp, #404]
    9084:	b	9050 <pipeline_pump@@Base+0x8f0>
    9088:	b	908c <pipeline_pump@@Base+0x92c>
    908c:	mov	w8, wzr
    9090:	stur	w8, [x29, #-48]
    9094:	b	9098 <pipeline_pump@@Base+0x938>
    9098:	ldur	w8, [x29, #-48]
    909c:	ldur	w9, [x29, #-44]
    90a0:	subs	w8, w8, w9
    90a4:	b.ge	9250 <pipeline_pump@@Base+0xaf0>  // b.tcont
    90a8:	b	90ac <pipeline_pump@@Base+0x94c>
    90ac:	ldur	x8, [x29, #-72]
    90b0:	ldursw	x9, [x29, #-48]
    90b4:	ldr	x8, [x8, x9, lsl #3]
    90b8:	ldr	x8, [x8, #88]
    90bc:	cbz	x8, 9180 <pipeline_pump@@Base+0xa20>
    90c0:	b	90c4 <pipeline_pump@@Base+0x964>
    90c4:	ldur	x8, [x29, #-72]
    90c8:	ldursw	x9, [x29, #-48]
    90cc:	ldr	x8, [x8, x9, lsl #3]
    90d0:	ldr	w10, [x8, #64]
    90d4:	adds	w10, w10, #0x1
    90d8:	b.eq	9180 <pipeline_pump@@Base+0xa20>  // b.none
    90dc:	b	90e0 <pipeline_pump@@Base+0x980>
    90e0:	ldur	x8, [x29, #-120]
    90e4:	ldursw	x9, [x29, #-48]
    90e8:	ldr	w10, [x8, x9, lsl #2]
    90ec:	cbnz	w10, 9180 <pipeline_pump@@Base+0xa20>
    90f0:	b	90f4 <pipeline_pump@@Base+0x994>
    90f4:	ldur	x8, [x29, #-72]
    90f8:	ldursw	x9, [x29, #-48]
    90fc:	ldr	x8, [x8, x9, lsl #3]
    9100:	ldr	w10, [x8, #64]
    9104:	add	w11, w10, #0x3f
    9108:	subs	w12, w10, #0x0
    910c:	csel	w11, w11, w10, lt  // lt = tstop
    9110:	and	w13, w11, #0xffffffc0
    9114:	subs	w10, w10, w13
    9118:	mov	w8, w10
    911c:	mov	w10, #0x1                   	// #1
    9120:	mov	w9, w10
    9124:	lsl	x8, x9, x8
    9128:	asr	w10, w11, #6
    912c:	mov	w0, w10
    9130:	sbfiz	x9, x0, #3, #32
    9134:	add	x14, sp, #0x1b0
    9138:	ldr	x15, [x14, x9]
    913c:	orr	x8, x15, x8
    9140:	str	x8, [x14, x9]
    9144:	ldur	x8, [x29, #-72]
    9148:	ldursw	x9, [x29, #-48]
    914c:	ldr	x8, [x8, x9, lsl #3]
    9150:	ldr	w10, [x8, #64]
    9154:	ldr	w11, [sp, #428]
    9158:	subs	w10, w10, w11
    915c:	b.le	917c <pipeline_pump@@Base+0xa1c>
    9160:	b	9164 <pipeline_pump@@Base+0xa04>
    9164:	ldur	x8, [x29, #-72]
    9168:	ldursw	x9, [x29, #-48]
    916c:	ldr	x8, [x8, x9, lsl #3]
    9170:	ldr	w10, [x8, #64]
    9174:	str	w10, [sp, #428]
    9178:	b	917c <pipeline_pump@@Base+0xa1c>
    917c:	b	9180 <pipeline_pump@@Base+0xa20>
    9180:	ldur	x8, [x29, #-88]
    9184:	ldursw	x9, [x29, #-48]
    9188:	ldr	w10, [x8, x9, lsl #2]
    918c:	cbz	w10, 923c <pipeline_pump@@Base+0xadc>
    9190:	b	9194 <pipeline_pump@@Base+0xa34>
    9194:	ldur	x8, [x29, #-72]
    9198:	ldursw	x9, [x29, #-48]
    919c:	ldr	x8, [x8, x9, lsl #3]
    91a0:	ldr	w10, [x8, #68]
    91a4:	adds	w10, w10, #0x1
    91a8:	b.eq	923c <pipeline_pump@@Base+0xadc>  // b.none
    91ac:	b	91b0 <pipeline_pump@@Base+0xa50>
    91b0:	ldur	x8, [x29, #-72]
    91b4:	ldursw	x9, [x29, #-48]
    91b8:	ldr	x8, [x8, x9, lsl #3]
    91bc:	ldr	w10, [x8, #68]
    91c0:	add	w11, w10, #0x3f
    91c4:	subs	w12, w10, #0x0
    91c8:	csel	w11, w11, w10, lt  // lt = tstop
    91cc:	and	w13, w11, #0xffffffc0
    91d0:	subs	w10, w10, w13
    91d4:	mov	w8, w10
    91d8:	mov	w10, #0x1                   	// #1
    91dc:	mov	w9, w10
    91e0:	lsl	x8, x9, x8
    91e4:	asr	w10, w11, #6
    91e8:	mov	w0, w10
    91ec:	sbfiz	x9, x0, #3, #32
    91f0:	add	x14, sp, #0x230
    91f4:	ldr	x15, [x14, x9]
    91f8:	orr	x8, x15, x8
    91fc:	str	x8, [x14, x9]
    9200:	ldur	x8, [x29, #-72]
    9204:	ldursw	x9, [x29, #-48]
    9208:	ldr	x8, [x8, x9, lsl #3]
    920c:	ldr	w10, [x8, #68]
    9210:	ldr	w11, [sp, #428]
    9214:	subs	w10, w10, w11
    9218:	b.le	9238 <pipeline_pump@@Base+0xad8>
    921c:	b	9220 <pipeline_pump@@Base+0xac0>
    9220:	ldur	x8, [x29, #-72]
    9224:	ldursw	x9, [x29, #-48]
    9228:	ldr	x8, [x8, x9, lsl #3]
    922c:	ldr	w10, [x8, #68]
    9230:	str	w10, [sp, #428]
    9234:	b	9238 <pipeline_pump@@Base+0xad8>
    9238:	b	923c <pipeline_pump@@Base+0xadc>
    923c:	b	9240 <pipeline_pump@@Base+0xae0>
    9240:	ldur	w8, [x29, #-48]
    9244:	add	w8, w8, #0x1
    9248:	stur	w8, [x29, #-48]
    924c:	b	9098 <pipeline_pump@@Base+0x938>
    9250:	ldr	w8, [sp, #428]
    9254:	adds	w8, w8, #0x1
    9258:	b.ne	9264 <pipeline_pump@@Base+0xb04>  // b.any
    925c:	b	9260 <pipeline_pump@@Base+0xb00>
    9260:	b	9a3c <pipeline_pump@@Base+0x12dc>
    9264:	ldr	w8, [sp, #428]
    9268:	add	w0, w8, #0x1
    926c:	add	x1, sp, #0x230
    9270:	add	x2, sp, #0x1b0
    9274:	mov	x3, xzr
    9278:	str	x3, [sp, #40]
    927c:	ldr	x4, [sp, #40]
    9280:	bl	2d40 <select@plt>
    9284:	str	w0, [sp, #424]
    9288:	ldr	w8, [sp, #424]
    928c:	tbz	w8, #31, 94b0 <pipeline_pump@@Base+0xd50>
    9290:	b	9294 <pipeline_pump@@Base+0xb34>
    9294:	bl	2e00 <__errno_location@plt>
    9298:	ldr	w8, [x0]
    929c:	subs	w8, w8, #0x4
    92a0:	b.ne	94b0 <pipeline_pump@@Base+0xd50>  // b.any
    92a4:	b	92a8 <pipeline_pump@@Base+0xb48>
    92a8:	mov	w8, wzr
    92ac:	stur	w8, [x29, #-48]
    92b0:	b	92b4 <pipeline_pump@@Base+0xb54>
    92b4:	ldur	w8, [x29, #-48]
    92b8:	ldur	w9, [x29, #-44]
    92bc:	subs	w8, w8, w9
    92c0:	b.ge	94ac <pipeline_pump@@Base+0xd4c>  // b.tcont
    92c4:	b	92c8 <pipeline_pump@@Base+0xb68>
    92c8:	ldur	x8, [x29, #-72]
    92cc:	ldursw	x9, [x29, #-48]
    92d0:	ldr	x8, [x8, x9, lsl #3]
    92d4:	ldr	w10, [x8]
    92d8:	cbnz	w10, 92e4 <pipeline_pump@@Base+0xb84>
    92dc:	b	92e0 <pipeline_pump@@Base+0xb80>
    92e0:	b	949c <pipeline_pump@@Base+0xd3c>
    92e4:	ldur	x8, [x29, #-88]
    92e8:	ldursw	x9, [x29, #-48]
    92ec:	ldr	w10, [x8, x9, lsl #2]
    92f0:	cbz	w10, 93c8 <pipeline_pump@@Base+0xc68>
    92f4:	b	92f8 <pipeline_pump@@Base+0xb98>
    92f8:	ldur	x8, [x29, #-112]
    92fc:	ldursw	x9, [x29, #-48]
    9300:	ldr	w10, [x8, x9, lsl #2]
    9304:	cbnz	w10, 93c8 <pipeline_pump@@Base+0xc68>
    9308:	b	930c <pipeline_pump@@Base+0xbac>
    930c:	ldur	x8, [x29, #-72]
    9310:	ldursw	x9, [x29, #-48]
    9314:	ldr	x8, [x8, x9, lsl #3]
    9318:	ldr	w10, [x8, #68]
    931c:	adds	w10, w10, #0x1
    9320:	b.eq	93c8 <pipeline_pump@@Base+0xc68>  // b.none
    9324:	b	9328 <pipeline_pump@@Base+0xbc8>
    9328:	ldur	x8, [x29, #-72]
    932c:	ldursw	x9, [x29, #-48]
    9330:	ldr	x8, [x8, x9, lsl #3]
    9334:	ldr	w10, [x8]
    9338:	subs	w10, w10, #0x1
    933c:	str	w10, [sp, #388]
    9340:	ldur	x8, [x29, #-72]
    9344:	ldursw	x9, [x29, #-48]
    9348:	ldr	x8, [x8, x9, lsl #3]
    934c:	ldr	x8, [x8, #24]
    9350:	cbz	x8, 935c <pipeline_pump@@Base+0xbfc>
    9354:	b	9358 <pipeline_pump@@Base+0xbf8>
    9358:	b	937c <pipeline_pump@@Base+0xc1c>
    935c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9360:	add	x0, x0, #0x509
    9364:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9368:	add	x1, x1, #0xe3b
    936c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9370:	add	x3, x3, #0x4df
    9374:	mov	w2, #0x7c0                 	// #1984
    9378:	bl	2df0 <__assert_fail@plt>
    937c:	ldur	x8, [x29, #-72]
    9380:	ldursw	x9, [x29, #-48]
    9384:	ldr	x8, [x8, x9, lsl #3]
    9388:	ldr	x8, [x8, #24]
    938c:	ldrsw	x9, [sp, #388]
    9390:	ldr	w10, [x8, x9, lsl #2]
    9394:	adds	w10, w10, #0x1
    9398:	b.eq	93c4 <pipeline_pump@@Base+0xc64>  // b.none
    939c:	b	93a0 <pipeline_pump@@Base+0xc40>
    93a0:	ldur	w1, [x29, #-48]
    93a4:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    93a8:	add	x0, x0, #0x51d
    93ac:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    93b0:	ldur	x8, [x29, #-112]
    93b4:	ldursw	x9, [x29, #-48]
    93b8:	mov	w10, #0x1                   	// #1
    93bc:	str	w10, [x8, x9, lsl #2]
    93c0:	b	93c4 <pipeline_pump@@Base+0xc64>
    93c4:	b	93c8 <pipeline_pump@@Base+0xc68>
    93c8:	ldur	x8, [x29, #-72]
    93cc:	ldursw	x9, [x29, #-48]
    93d0:	ldr	x8, [x8, x9, lsl #3]
    93d4:	ldr	x8, [x8, #88]
    93d8:	cbz	x8, 9498 <pipeline_pump@@Base+0xd38>
    93dc:	b	93e0 <pipeline_pump@@Base+0xc80>
    93e0:	ldur	x8, [x29, #-72]
    93e4:	ldursw	x9, [x29, #-48]
    93e8:	ldr	x8, [x8, x9, lsl #3]
    93ec:	ldr	w10, [x8, #64]
    93f0:	adds	w10, w10, #0x1
    93f4:	b.eq	9498 <pipeline_pump@@Base+0xd38>  // b.none
    93f8:	b	93fc <pipeline_pump@@Base+0xc9c>
    93fc:	ldur	x8, [x29, #-72]
    9400:	ldursw	x9, [x29, #-48]
    9404:	ldr	x8, [x8, x9, lsl #3]
    9408:	ldr	x8, [x8, #24]
    940c:	cbz	x8, 9418 <pipeline_pump@@Base+0xcb8>
    9410:	b	9414 <pipeline_pump@@Base+0xcb4>
    9414:	b	9438 <pipeline_pump@@Base+0xcd8>
    9418:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    941c:	add	x0, x0, #0x509
    9420:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9424:	add	x1, x1, #0xe3b
    9428:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    942c:	add	x3, x3, #0x4df
    9430:	mov	w2, #0x7c9                 	// #1993
    9434:	bl	2df0 <__assert_fail@plt>
    9438:	ldur	x8, [x29, #-72]
    943c:	ldursw	x9, [x29, #-48]
    9440:	ldr	x8, [x8, x9, lsl #3]
    9444:	ldr	x8, [x8, #24]
    9448:	ldr	w10, [x8]
    944c:	adds	w10, w10, #0x1
    9450:	b.eq	9494 <pipeline_pump@@Base+0xd34>  // b.none
    9454:	b	9458 <pipeline_pump@@Base+0xcf8>
    9458:	ldur	w1, [x29, #-48]
    945c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9460:	add	x0, x0, #0x536
    9464:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    9468:	ldur	x8, [x29, #-72]
    946c:	ldursw	x9, [x29, #-48]
    9470:	ldr	x8, [x8, x9, lsl #3]
    9474:	ldr	w0, [x8, #64]
    9478:	bl	2b30 <close@plt>
    947c:	ldur	x8, [x29, #-72]
    9480:	ldursw	x9, [x29, #-48]
    9484:	ldr	x8, [x8, x9, lsl #3]
    9488:	mov	w10, #0xffffffff            	// #-1
    948c:	str	w10, [x8, #64]
    9490:	b	9494 <pipeline_pump@@Base+0xd34>
    9494:	b	9498 <pipeline_pump@@Base+0xd38>
    9498:	b	949c <pipeline_pump@@Base+0xd3c>
    949c:	ldur	w8, [x29, #-48]
    94a0:	add	w8, w8, #0x1
    94a4:	stur	w8, [x29, #-48]
    94a8:	b	92b4 <pipeline_pump@@Base+0xb54>
    94ac:	b	8d44 <pipeline_pump@@Base+0x5e4>
    94b0:	ldr	w8, [sp, #424]
    94b4:	tbz	w8, #31, 94d8 <pipeline_pump@@Base+0xd78>
    94b8:	b	94bc <pipeline_pump@@Base+0xd5c>
    94bc:	bl	2e00 <__errno_location@plt>
    94c0:	ldr	w1, [x0]
    94c4:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    94c8:	add	x2, x2, #0x54d
    94cc:	mov	w0, #0x2                   	// #2
    94d0:	bl	28e0 <error@plt>
    94d4:	b	94d8 <pipeline_pump@@Base+0xd78>
    94d8:	b	94dc <pipeline_pump@@Base+0xd7c>
    94dc:	mov	w8, wzr
    94e0:	stur	w8, [x29, #-48]
    94e4:	b	94e8 <pipeline_pump@@Base+0xd88>
    94e8:	ldur	w8, [x29, #-48]
    94ec:	ldur	w9, [x29, #-44]
    94f0:	subs	w8, w8, w9
    94f4:	b.ge	962c <pipeline_pump@@Base+0xecc>  // b.tcont
    94f8:	b	94fc <pipeline_pump@@Base+0xd9c>
    94fc:	ldur	x8, [x29, #-88]
    9500:	ldursw	x9, [x29, #-48]
    9504:	ldr	w10, [x8, x9, lsl #2]
    9508:	cbz	w10, 952c <pipeline_pump@@Base+0xdcc>
    950c:	b	9510 <pipeline_pump@@Base+0xdb0>
    9510:	ldur	x8, [x29, #-72]
    9514:	ldursw	x9, [x29, #-48]
    9518:	ldr	x8, [x8, x9, lsl #3]
    951c:	ldr	w10, [x8, #68]
    9520:	adds	w10, w10, #0x1
    9524:	b.ne	9530 <pipeline_pump@@Base+0xdd0>  // b.any
    9528:	b	952c <pipeline_pump@@Base+0xdcc>
    952c:	b	961c <pipeline_pump@@Base+0xebc>
    9530:	ldur	x8, [x29, #-72]
    9534:	ldursw	x9, [x29, #-48]
    9538:	ldr	x8, [x8, x9, lsl #3]
    953c:	ldr	w10, [x8, #68]
    9540:	add	w11, w10, #0x3f
    9544:	subs	w12, w10, #0x0
    9548:	csel	w11, w11, w10, lt  // lt = tstop
    954c:	asr	w13, w11, #6
    9550:	add	x8, sp, #0x230
    9554:	ldr	x8, [x8, w13, sxtw #3]
    9558:	and	w11, w11, #0xffffffc0
    955c:	subs	w10, w10, w11
    9560:	mov	w9, w10
    9564:	lsr	x8, x8, x9
    9568:	tbnz	w8, #0, 9574 <pipeline_pump@@Base+0xe14>
    956c:	b	9570 <pipeline_pump@@Base+0xe10>
    9570:	b	961c <pipeline_pump@@Base+0xebc>
    9574:	ldur	x8, [x29, #-72]
    9578:	ldursw	x9, [x29, #-48]
    957c:	ldr	x0, [x8, x9, lsl #3]
    9580:	bl	29d0 <pipeline_peek_size@plt>
    9584:	str	x0, [sp, #376]
    9588:	ldr	x8, [sp, #376]
    958c:	add	x8, x8, #0x1, lsl #12
    9590:	str	x8, [sp, #368]
    9594:	ldur	x8, [x29, #-72]
    9598:	ldursw	x9, [x29, #-48]
    959c:	ldr	x0, [x8, x9, lsl #3]
    95a0:	add	x1, sp, #0x170
    95a4:	bl	2ce0 <pipeline_peek@plt>
    95a8:	cbz	x0, 95c4 <pipeline_pump@@Base+0xe64>
    95ac:	b	95b0 <pipeline_pump@@Base+0xe50>
    95b0:	ldr	x8, [sp, #368]
    95b4:	ldr	x9, [sp, #376]
    95b8:	subs	x8, x8, x9
    95bc:	b.ne	9600 <pipeline_pump@@Base+0xea0>  // b.any
    95c0:	b	95c4 <pipeline_pump@@Base+0xe64>
    95c4:	ldur	w1, [x29, #-48]
    95c8:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    95cc:	add	x0, x0, #0x554
    95d0:	bl	321c <pipeline_new_command_argv@plt+0x3bc>
    95d4:	ldur	x8, [x29, #-72]
    95d8:	ldursw	x9, [x29, #-48]
    95dc:	ldr	x8, [x8, x9, lsl #3]
    95e0:	ldr	w0, [x8, #68]
    95e4:	bl	2b30 <close@plt>
    95e8:	ldur	x8, [x29, #-72]
    95ec:	ldursw	x9, [x29, #-48]
    95f0:	ldr	x8, [x8, x9, lsl #3]
    95f4:	mov	w10, #0xffffffff            	// #-1
    95f8:	str	w10, [x8, #68]
    95fc:	b	9618 <pipeline_pump@@Base+0xeb8>
    9600:	ldur	x0, [x29, #-120]
    9604:	ldursw	x8, [x29, #-44]
    9608:	lsl	x2, x8, #2
    960c:	mov	w1, wzr
    9610:	bl	2aa0 <memset@plt>
    9614:	b	9618 <pipeline_pump@@Base+0xeb8>
    9618:	b	961c <pipeline_pump@@Base+0xebc>
    961c:	ldur	w8, [x29, #-48]
    9620:	add	w8, w8, #0x1
    9624:	stur	w8, [x29, #-48]
    9628:	b	94e8 <pipeline_pump@@Base+0xd88>
    962c:	mov	w8, wzr
    9630:	stur	w8, [x29, #-48]
    9634:	b	9638 <pipeline_pump@@Base+0xed8>
    9638:	ldur	w8, [x29, #-48]
    963c:	ldur	w9, [x29, #-44]
    9640:	subs	w8, w8, w9
    9644:	b.ge	9a38 <pipeline_pump@@Base+0x12d8>  // b.tcont
    9648:	b	964c <pipeline_pump@@Base+0xeec>
    964c:	ldur	x8, [x29, #-72]
    9650:	ldursw	x9, [x29, #-48]
    9654:	ldr	x8, [x8, x9, lsl #3]
    9658:	ldr	x8, [x8, #88]
    965c:	cbz	x8, 9680 <pipeline_pump@@Base+0xf20>
    9660:	b	9664 <pipeline_pump@@Base+0xf04>
    9664:	ldur	x8, [x29, #-72]
    9668:	ldursw	x9, [x29, #-48]
    966c:	ldr	x8, [x8, x9, lsl #3]
    9670:	ldr	w10, [x8, #64]
    9674:	adds	w10, w10, #0x1
    9678:	b.ne	9684 <pipeline_pump@@Base+0xf24>  // b.any
    967c:	b	9680 <pipeline_pump@@Base+0xf20>
    9680:	b	9a28 <pipeline_pump@@Base+0x12c8>
    9684:	ldur	x8, [x29, #-72]
    9688:	ldursw	x9, [x29, #-48]
    968c:	ldr	x8, [x8, x9, lsl #3]
    9690:	ldr	w10, [x8, #64]
    9694:	add	w11, w10, #0x3f
    9698:	subs	w12, w10, #0x0
    969c:	csel	w11, w11, w10, lt  // lt = tstop
    96a0:	asr	w13, w11, #6
    96a4:	add	x8, sp, #0x1b0
    96a8:	ldr	x8, [x8, w13, sxtw #3]
    96ac:	and	w11, w11, #0xffffffc0
    96b0:	subs	w10, w10, w11
    96b4:	mov	w9, w10
    96b8:	lsr	x8, x8, x9
    96bc:	tbnz	w8, #0, 96c8 <pipeline_pump@@Base+0xf68>
    96c0:	b	96c4 <pipeline_pump@@Base+0xf64>
    96c4:	b	9a28 <pipeline_pump@@Base+0x12c8>
    96c8:	ldur	x8, [x29, #-72]
    96cc:	ldursw	x9, [x29, #-48]
    96d0:	ldr	x8, [x8, x9, lsl #3]
    96d4:	ldr	x0, [x8, #88]
    96d8:	bl	29d0 <pipeline_peek_size@plt>
    96dc:	str	x0, [sp, #352]
    96e0:	ldr	x8, [sp, #352]
    96e4:	ldur	x9, [x29, #-80]
    96e8:	ldursw	x10, [x29, #-48]
    96ec:	ldr	x9, [x9, x10, lsl #3]
    96f0:	subs	x8, x8, x9
    96f4:	b.hi	9710 <pipeline_pump@@Base+0xfb0>  // b.pmore
    96f8:	b	96fc <pipeline_pump@@Base+0xf9c>
    96fc:	ldur	x8, [x29, #-120]
    9700:	ldursw	x9, [x29, #-48]
    9704:	mov	w10, #0x1                   	// #1
    9708:	str	w10, [x8, x9, lsl #2]
    970c:	b	9a28 <pipeline_pump@@Base+0x12c8>
    9710:	ldur	x8, [x29, #-72]
    9714:	ldursw	x9, [x29, #-48]
    9718:	ldr	x8, [x8, x9, lsl #3]
    971c:	ldr	x0, [x8, #88]
    9720:	add	x1, sp, #0x160
    9724:	bl	2ce0 <pipeline_peek@plt>
    9728:	str	x0, [sp, #360]
    972c:	ldr	x8, [sp, #360]
    9730:	cbz	x8, 973c <pipeline_pump@@Base+0xfdc>
    9734:	b	9738 <pipeline_pump@@Base+0xfd8>
    9738:	b	975c <pipeline_pump@@Base+0xffc>
    973c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9740:	add	x0, x0, #0x57e
    9744:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9748:	add	x1, x1, #0xe3b
    974c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9750:	add	x3, x3, #0x4df
    9754:	mov	w2, #0x813                 	// #2067
    9758:	bl	2df0 <__assert_fail@plt>
    975c:	ldr	x8, [sp, #352]
    9760:	cbz	x8, 976c <pipeline_pump@@Base+0x100c>
    9764:	b	9768 <pipeline_pump@@Base+0x1008>
    9768:	b	978c <pipeline_pump@@Base+0x102c>
    976c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9770:	add	x0, x0, #0x584
    9774:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9778:	add	x1, x1, #0xe3b
    977c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9780:	add	x3, x3, #0x4df
    9784:	mov	w2, #0x814                 	// #2068
    9788:	bl	2df0 <__assert_fail@plt>
    978c:	b	9790 <pipeline_pump@@Base+0x1030>
    9790:	ldur	x8, [x29, #-72]
    9794:	ldursw	x9, [x29, #-48]
    9798:	lsl	x9, x9, #3
    979c:	ldr	x8, [x8, x9]
    97a0:	ldr	w0, [x8, #64]
    97a4:	ldr	x8, [sp, #360]
    97a8:	ldur	x10, [x29, #-80]
    97ac:	ldr	x9, [x10, x9]
    97b0:	add	x1, x8, x9
    97b4:	ldr	x8, [sp, #352]
    97b8:	subs	x2, x8, x9
    97bc:	bl	aafc <pipeline_peekline@@Base+0x8c4>
    97c0:	str	x0, [sp, #344]
    97c4:	ldr	x8, [sp, #344]
    97c8:	tbnz	x8, #63, 97d4 <pipeline_pump@@Base+0x1074>
    97cc:	b	97d0 <pipeline_pump@@Base+0x1070>
    97d0:	b	984c <pipeline_pump@@Base+0x10ec>
    97d4:	bl	2e00 <__errno_location@plt>
    97d8:	ldr	w8, [x0]
    97dc:	subs	w8, w8, #0xb
    97e0:	b.ne	97f4 <pipeline_pump@@Base+0x1094>  // b.any
    97e4:	b	97e8 <pipeline_pump@@Base+0x1088>
    97e8:	mov	x8, xzr
    97ec:	str	x8, [sp, #344]
    97f0:	b	984c <pipeline_pump@@Base+0x10ec>
    97f4:	bl	2e00 <__errno_location@plt>
    97f8:	ldr	w8, [x0]
    97fc:	subs	w8, w8, #0x20
    9800:	b.eq	9820 <pipeline_pump@@Base+0x10c0>  // b.none
    9804:	b	9808 <pipeline_pump@@Base+0x10a8>
    9808:	bl	2e00 <__errno_location@plt>
    980c:	ldr	w8, [x0]
    9810:	ldur	x9, [x29, #-128]
    9814:	ldursw	x10, [x29, #-48]
    9818:	str	w8, [x9, x10, lsl #2]
    981c:	b	9820 <pipeline_pump@@Base+0x10c0>
    9820:	ldur	x8, [x29, #-72]
    9824:	ldursw	x9, [x29, #-48]
    9828:	ldr	x8, [x8, x9, lsl #3]
    982c:	ldr	w0, [x8, #64]
    9830:	bl	2b30 <close@plt>
    9834:	ldur	x8, [x29, #-72]
    9838:	ldursw	x9, [x29, #-48]
    983c:	ldr	x8, [x8, x9, lsl #3]
    9840:	mov	w10, #0xffffffff            	// #-1
    9844:	str	w10, [x8, #64]
    9848:	b	9a24 <pipeline_pump@@Base+0x12c4>
    984c:	ldr	x8, [sp, #344]
    9850:	ldur	x9, [x29, #-80]
    9854:	ldursw	x10, [x29, #-48]
    9858:	lsl	x10, x10, #3
    985c:	ldr	x11, [x9, x10]
    9860:	add	x8, x11, x8
    9864:	str	x8, [x9, x10]
    9868:	ldur	x8, [x29, #-80]
    986c:	ldursw	x9, [x29, #-48]
    9870:	ldr	x8, [x8, x9, lsl #3]
    9874:	str	x8, [sp, #336]
    9878:	mov	w12, wzr
    987c:	stur	w12, [x29, #-52]
    9880:	b	9884 <pipeline_pump@@Base+0x1124>
    9884:	ldur	w8, [x29, #-52]
    9888:	ldur	w9, [x29, #-44]
    988c:	subs	w8, w8, w9
    9890:	b.ge	998c <pipeline_pump@@Base+0x122c>  // b.tcont
    9894:	b	9898 <pipeline_pump@@Base+0x1138>
    9898:	ldur	x8, [x29, #-72]
    989c:	ldursw	x9, [x29, #-48]
    98a0:	ldr	x9, [x8, x9, lsl #3]
    98a4:	ldr	x9, [x9, #88]
    98a8:	ldursw	x10, [x29, #-52]
    98ac:	ldr	x8, [x8, x10, lsl #3]
    98b0:	ldr	x8, [x8, #88]
    98b4:	subs	x8, x9, x8
    98b8:	b.ne	98dc <pipeline_pump@@Base+0x117c>  // b.any
    98bc:	b	98c0 <pipeline_pump@@Base+0x1160>
    98c0:	ldur	x8, [x29, #-72]
    98c4:	ldursw	x9, [x29, #-52]
    98c8:	ldr	x8, [x8, x9, lsl #3]
    98cc:	ldr	w10, [x8, #64]
    98d0:	adds	w10, w10, #0x1
    98d4:	b.ne	98e0 <pipeline_pump@@Base+0x1180>  // b.any
    98d8:	b	98dc <pipeline_pump@@Base+0x117c>
    98dc:	b	997c <pipeline_pump@@Base+0x121c>
    98e0:	ldur	x8, [x29, #-80]
    98e4:	ldursw	x9, [x29, #-52]
    98e8:	ldr	x8, [x8, x9, lsl #3]
    98ec:	ldr	x9, [sp, #336]
    98f0:	subs	x8, x8, x9
    98f4:	b.cs	9910 <pipeline_pump@@Base+0x11b0>  // b.hs, b.nlast
    98f8:	b	98fc <pipeline_pump@@Base+0x119c>
    98fc:	ldur	x8, [x29, #-80]
    9900:	ldursw	x9, [x29, #-52]
    9904:	ldr	x8, [x8, x9, lsl #3]
    9908:	str	x8, [sp, #336]
    990c:	b	9910 <pipeline_pump@@Base+0x11b0>
    9910:	ldur	x8, [x29, #-72]
    9914:	ldursw	x9, [x29, #-52]
    9918:	ldr	x8, [x8, x9, lsl #3]
    991c:	ldr	x8, [x8, #88]
    9920:	ldr	w10, [x8, #68]
    9924:	adds	w10, w10, #0x1
    9928:	b.ne	9978 <pipeline_pump@@Base+0x1218>  // b.any
    992c:	b	9930 <pipeline_pump@@Base+0x11d0>
    9930:	ldur	x8, [x29, #-80]
    9934:	ldursw	x9, [x29, #-52]
    9938:	ldr	x8, [x8, x9, lsl #3]
    993c:	ldr	x9, [sp, #352]
    9940:	subs	x8, x8, x9
    9944:	b.cc	9978 <pipeline_pump@@Base+0x1218>  // b.lo, b.ul, b.last
    9948:	b	994c <pipeline_pump@@Base+0x11ec>
    994c:	ldur	x8, [x29, #-72]
    9950:	ldursw	x9, [x29, #-52]
    9954:	ldr	x8, [x8, x9, lsl #3]
    9958:	ldr	w0, [x8, #64]
    995c:	bl	2b30 <close@plt>
    9960:	ldur	x8, [x29, #-72]
    9964:	ldursw	x9, [x29, #-52]
    9968:	ldr	x8, [x8, x9, lsl #3]
    996c:	mov	w10, #0xffffffff            	// #-1
    9970:	str	w10, [x8, #64]
    9974:	b	9978 <pipeline_pump@@Base+0x1218>
    9978:	b	997c <pipeline_pump@@Base+0x121c>
    997c:	ldur	w8, [x29, #-52]
    9980:	add	w8, w8, #0x1
    9984:	stur	w8, [x29, #-52]
    9988:	b	9884 <pipeline_pump@@Base+0x1124>
    998c:	ldur	x8, [x29, #-72]
    9990:	ldursw	x9, [x29, #-48]
    9994:	ldr	x8, [x8, x9, lsl #3]
    9998:	ldr	x0, [x8, #88]
    999c:	ldr	x1, [sp, #336]
    99a0:	bl	2b50 <pipeline_peek_skip@plt>
    99a4:	mov	w10, wzr
    99a8:	stur	w10, [x29, #-52]
    99ac:	b	99b0 <pipeline_pump@@Base+0x1250>
    99b0:	ldur	w8, [x29, #-52]
    99b4:	ldur	w9, [x29, #-44]
    99b8:	subs	w8, w8, w9
    99bc:	b.ge	9a20 <pipeline_pump@@Base+0x12c0>  // b.tcont
    99c0:	b	99c4 <pipeline_pump@@Base+0x1264>
    99c4:	ldur	x8, [x29, #-72]
    99c8:	ldursw	x9, [x29, #-48]
    99cc:	ldr	x9, [x8, x9, lsl #3]
    99d0:	ldr	x9, [x9, #88]
    99d4:	ldursw	x10, [x29, #-52]
    99d8:	ldr	x8, [x8, x10, lsl #3]
    99dc:	ldr	x8, [x8, #88]
    99e0:	subs	x8, x9, x8
    99e4:	b.ne	9a0c <pipeline_pump@@Base+0x12ac>  // b.any
    99e8:	b	99ec <pipeline_pump@@Base+0x128c>
    99ec:	ldr	x8, [sp, #336]
    99f0:	ldur	x9, [x29, #-80]
    99f4:	ldursw	x10, [x29, #-52]
    99f8:	lsl	x10, x10, #3
    99fc:	ldr	x11, [x9, x10]
    9a00:	subs	x8, x11, x8
    9a04:	str	x8, [x9, x10]
    9a08:	b	9a0c <pipeline_pump@@Base+0x12ac>
    9a0c:	b	9a10 <pipeline_pump@@Base+0x12b0>
    9a10:	ldur	w8, [x29, #-52]
    9a14:	add	w8, w8, #0x1
    9a18:	stur	w8, [x29, #-52]
    9a1c:	b	99b0 <pipeline_pump@@Base+0x1250>
    9a20:	b	9a24 <pipeline_pump@@Base+0x12c4>
    9a24:	b	9a28 <pipeline_pump@@Base+0x12c8>
    9a28:	ldur	w8, [x29, #-48]
    9a2c:	add	w8, w8, #0x1
    9a30:	stur	w8, [x29, #-48]
    9a34:	b	9638 <pipeline_pump@@Base+0xed8>
    9a38:	b	8d44 <pipeline_pump@@Base+0x5e4>
    9a3c:	mov	w8, #0x11                  	// #17
    9a40:	mov	x0, xzr
    9a44:	add	x9, sp, #0x350
    9a48:	str	x0, [sp, #32]
    9a4c:	mov	w0, w8
    9a50:	ldr	x1, [sp, #32]
    9a54:	mov	x2, x9
    9a58:	str	w8, [sp, #28]
    9a5c:	str	x9, [sp, #16]
    9a60:	bl	2b40 <sigaction@plt>
    9a64:	ldr	w8, [sp, #984]
    9a68:	orr	w8, w8, #0x10000000
    9a6c:	str	w8, [sp, #984]
    9a70:	ldr	w8, [sp, #28]
    9a74:	str	w0, [sp, #12]
    9a78:	mov	w0, w8
    9a7c:	ldr	x1, [sp, #16]
    9a80:	ldr	x2, [sp, #32]
    9a84:	bl	2b40 <sigaction@plt>
    9a88:	mov	w8, #0xd                   	// #13
    9a8c:	add	x1, sp, #0x2b8
    9a90:	str	w0, [sp, #8]
    9a94:	mov	w0, w8
    9a98:	ldr	x2, [sp, #32]
    9a9c:	bl	2b40 <sigaction@plt>
    9aa0:	mov	w8, wzr
    9aa4:	stur	w8, [x29, #-48]
    9aa8:	b	9aac <pipeline_pump@@Base+0x134c>
    9aac:	ldur	w8, [x29, #-48]
    9ab0:	ldur	w9, [x29, #-44]
    9ab4:	subs	w8, w8, w9
    9ab8:	b.ge	9bb4 <pipeline_pump@@Base+0x1454>  // b.tcont
    9abc:	b	9ac0 <pipeline_pump@@Base+0x1360>
    9ac0:	ldur	x8, [x29, #-96]
    9ac4:	ldursw	x9, [x29, #-48]
    9ac8:	ldr	w10, [x8, x9, lsl #2]
    9acc:	cbz	w10, 9b30 <pipeline_pump@@Base+0x13d0>
    9ad0:	b	9ad4 <pipeline_pump@@Base+0x1374>
    9ad4:	ldur	x8, [x29, #-72]
    9ad8:	ldursw	x9, [x29, #-48]
    9adc:	ldr	x8, [x8, x9, lsl #3]
    9ae0:	ldr	w10, [x8, #64]
    9ae4:	adds	w10, w10, #0x1
    9ae8:	b.eq	9b30 <pipeline_pump@@Base+0x13d0>  // b.none
    9aec:	b	9af0 <pipeline_pump@@Base+0x1390>
    9af0:	ldur	x8, [x29, #-72]
    9af4:	ldursw	x9, [x29, #-48]
    9af8:	ldr	x8, [x8, x9, lsl #3]
    9afc:	ldr	w0, [x8, #64]
    9b00:	mov	w1, #0x3                   	// #3
    9b04:	bl	2c70 <fcntl@plt>
    9b08:	str	w0, [sp, #332]
    9b0c:	ldur	x8, [x29, #-72]
    9b10:	ldursw	x9, [x29, #-48]
    9b14:	ldr	x8, [x8, x9, lsl #3]
    9b18:	ldr	w0, [x8, #64]
    9b1c:	ldr	w10, [sp, #332]
    9b20:	and	w2, w10, #0xfffff7ff
    9b24:	mov	w1, #0x4                   	// #4
    9b28:	bl	2c70 <fcntl@plt>
    9b2c:	b	9b30 <pipeline_pump@@Base+0x13d0>
    9b30:	ldur	x8, [x29, #-104]
    9b34:	ldursw	x9, [x29, #-48]
    9b38:	ldr	w10, [x8, x9, lsl #2]
    9b3c:	cbz	w10, 9ba0 <pipeline_pump@@Base+0x1440>
    9b40:	b	9b44 <pipeline_pump@@Base+0x13e4>
    9b44:	ldur	x8, [x29, #-72]
    9b48:	ldursw	x9, [x29, #-48]
    9b4c:	ldr	x8, [x8, x9, lsl #3]
    9b50:	ldr	w10, [x8, #68]
    9b54:	adds	w10, w10, #0x1
    9b58:	b.eq	9ba0 <pipeline_pump@@Base+0x1440>  // b.none
    9b5c:	b	9b60 <pipeline_pump@@Base+0x1400>
    9b60:	ldur	x8, [x29, #-72]
    9b64:	ldursw	x9, [x29, #-48]
    9b68:	ldr	x8, [x8, x9, lsl #3]
    9b6c:	ldr	w0, [x8, #68]
    9b70:	mov	w1, #0x3                   	// #3
    9b74:	bl	2c70 <fcntl@plt>
    9b78:	str	w0, [sp, #332]
    9b7c:	ldur	x8, [x29, #-72]
    9b80:	ldursw	x9, [x29, #-48]
    9b84:	ldr	x8, [x8, x9, lsl #3]
    9b88:	ldr	w0, [x8, #68]
    9b8c:	ldr	w10, [sp, #332]
    9b90:	and	w2, w10, #0xfffff7ff
    9b94:	mov	w1, #0x4                   	// #4
    9b98:	bl	2c70 <fcntl@plt>
    9b9c:	b	9ba0 <pipeline_pump@@Base+0x1440>
    9ba0:	b	9ba4 <pipeline_pump@@Base+0x1444>
    9ba4:	ldur	w8, [x29, #-48]
    9ba8:	add	w8, w8, #0x1
    9bac:	stur	w8, [x29, #-48]
    9bb0:	b	9aac <pipeline_pump@@Base+0x134c>
    9bb4:	mov	w8, wzr
    9bb8:	stur	w8, [x29, #-48]
    9bbc:	b	9bc0 <pipeline_pump@@Base+0x1460>
    9bc0:	ldur	w8, [x29, #-48]
    9bc4:	ldur	w9, [x29, #-44]
    9bc8:	subs	w8, w8, w9
    9bcc:	b.ge	9c2c <pipeline_pump@@Base+0x14cc>  // b.tcont
    9bd0:	b	9bd4 <pipeline_pump@@Base+0x1474>
    9bd4:	ldur	x8, [x29, #-128]
    9bd8:	ldursw	x9, [x29, #-48]
    9bdc:	ldr	w10, [x8, x9, lsl #2]
    9be0:	cbz	w10, 9c18 <pipeline_pump@@Base+0x14b8>
    9be4:	b	9be8 <pipeline_pump@@Base+0x1488>
    9be8:	ldur	x8, [x29, #-128]
    9bec:	ldursw	x9, [x29, #-48]
    9bf0:	mov	w0, w9
    9bf4:	ldr	w1, [x8, x9, lsl #2]
    9bf8:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    9bfc:	add	x2, x2, #0x58e
    9c00:	mov	w10, #0x2                   	// #2
    9c04:	str	w0, [sp, #4]
    9c08:	mov	w0, w10
    9c0c:	ldr	w3, [sp, #4]
    9c10:	bl	28e0 <error@plt>
    9c14:	b	9c18 <pipeline_pump@@Base+0x14b8>
    9c18:	b	9c1c <pipeline_pump@@Base+0x14bc>
    9c1c:	ldur	w8, [x29, #-48]
    9c20:	add	w8, w8, #0x1
    9c24:	stur	w8, [x29, #-48]
    9c28:	b	9bc0 <pipeline_pump@@Base+0x1460>
    9c2c:	ldur	x0, [x29, #-128]
    9c30:	bl	2c00 <free@plt>
    9c34:	ldur	x0, [x29, #-120]
    9c38:	bl	2c00 <free@plt>
    9c3c:	ldur	x0, [x29, #-112]
    9c40:	bl	2c00 <free@plt>
    9c44:	ldur	x0, [x29, #-104]
    9c48:	bl	2c00 <free@plt>
    9c4c:	ldur	x0, [x29, #-96]
    9c50:	bl	2c00 <free@plt>
    9c54:	ldur	x0, [x29, #-88]
    9c58:	bl	2c00 <free@plt>
    9c5c:	ldur	x0, [x29, #-72]
    9c60:	bl	2c00 <free@plt>
    9c64:	ldur	x0, [x29, #-80]
    9c68:	bl	2c00 <free@plt>
    9c6c:	add	sp, sp, #0x470
    9c70:	ldr	x28, [sp, #16]
    9c74:	ldp	x29, x30, [sp], #32
    9c78:	ret

0000000000009c7c <pipeline_peek_size@@Base>:
    9c7c:	sub	sp, sp, #0x10
    9c80:	str	x0, [sp]
    9c84:	ldr	x8, [sp]
    9c88:	ldr	x8, [x8, #96]
    9c8c:	cbnz	x8, 9c98 <pipeline_peek_size@@Base+0x1c>
    9c90:	str	xzr, [sp, #8]
    9c94:	b	9ca4 <pipeline_peek_size@@Base+0x28>
    9c98:	ldr	x8, [sp]
    9c9c:	ldr	x8, [x8, #128]
    9ca0:	str	x8, [sp, #8]
    9ca4:	ldr	x0, [sp, #8]
    9ca8:	add	sp, sp, #0x10
    9cac:	ret

0000000000009cb0 <pipeline_peek@@Base>:
    9cb0:	sub	sp, sp, #0x20
    9cb4:	stp	x29, x30, [sp, #16]
    9cb8:	add	x29, sp, #0x10
    9cbc:	mov	w2, #0x1                   	// #1
    9cc0:	str	x0, [sp, #8]
    9cc4:	str	x1, [sp]
    9cc8:	ldr	x0, [sp, #8]
    9ccc:	ldr	x1, [sp]
    9cd0:	bl	9dc0 <pipeline_read@@Base+0x34>
    9cd4:	ldp	x29, x30, [sp, #16]
    9cd8:	add	sp, sp, #0x20
    9cdc:	ret

0000000000009ce0 <pipeline_peek_skip@@Base>:
    9ce0:	sub	sp, sp, #0x20
    9ce4:	stp	x29, x30, [sp, #16]
    9ce8:	add	x29, sp, #0x10
    9cec:	str	x0, [sp, #8]
    9cf0:	str	x1, [sp]
    9cf4:	ldr	x8, [sp]
    9cf8:	cmp	x8, #0x0
    9cfc:	cset	w9, ls  // ls = plast
    9d00:	tbnz	w9, #0, 9d80 <pipeline_peek_skip@@Base+0xa0>
    9d04:	ldr	x8, [sp, #8]
    9d08:	ldr	x8, [x8, #96]
    9d0c:	cbz	x8, 9d14 <pipeline_peek_skip@@Base+0x34>
    9d10:	b	9d34 <pipeline_peek_skip@@Base+0x54>
    9d14:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9d18:	add	x0, x0, #0x59f
    9d1c:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9d20:	add	x1, x1, #0xe3b
    9d24:	mov	w2, #0x8bd                 	// #2237
    9d28:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9d2c:	add	x3, x3, #0x5a9
    9d30:	bl	2df0 <__assert_fail@plt>
    9d34:	ldr	x8, [sp]
    9d38:	ldr	x9, [sp, #8]
    9d3c:	ldr	x9, [x9, #128]
    9d40:	cmp	x8, x9
    9d44:	b.hi	9d4c <pipeline_peek_skip@@Base+0x6c>  // b.pmore
    9d48:	b	9d6c <pipeline_peek_skip@@Base+0x8c>
    9d4c:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9d50:	add	x0, x0, #0x5d5
    9d54:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9d58:	add	x1, x1, #0xe3b
    9d5c:	mov	w2, #0x8be                 	// #2238
    9d60:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9d64:	add	x3, x3, #0x5a9
    9d68:	bl	2df0 <__assert_fail@plt>
    9d6c:	ldr	x8, [sp]
    9d70:	ldr	x9, [sp, #8]
    9d74:	ldr	x10, [x9, #128]
    9d78:	subs	x8, x10, x8
    9d7c:	str	x8, [x9, #128]
    9d80:	ldp	x29, x30, [sp, #16]
    9d84:	add	sp, sp, #0x20
    9d88:	ret

0000000000009d8c <pipeline_read@@Base>:
    9d8c:	sub	sp, sp, #0x20
    9d90:	stp	x29, x30, [sp, #16]
    9d94:	add	x29, sp, #0x10
    9d98:	mov	w8, wzr
    9d9c:	str	x0, [sp, #8]
    9da0:	str	x1, [sp]
    9da4:	ldr	x0, [sp, #8]
    9da8:	ldr	x1, [sp]
    9dac:	mov	w2, w8
    9db0:	bl	9dc0 <pipeline_read@@Base+0x34>
    9db4:	ldp	x29, x30, [sp, #16]
    9db8:	add	sp, sp, #0x20
    9dbc:	ret
    9dc0:	sub	sp, sp, #0x60
    9dc4:	stp	x29, x30, [sp, #80]
    9dc8:	add	x29, sp, #0x50
    9dcc:	stur	x0, [x29, #-16]
    9dd0:	stur	x1, [x29, #-24]
    9dd4:	stur	w2, [x29, #-28]
    9dd8:	str	xzr, [sp, #40]
    9ddc:	str	xzr, [sp, #32]
    9de0:	ldur	x8, [x29, #-16]
    9de4:	ldr	x8, [x8, #112]
    9de8:	str	x8, [sp, #24]
    9dec:	ldur	x8, [x29, #-24]
    9df0:	ldr	x8, [x8]
    9df4:	str	x8, [sp, #16]
    9df8:	ldur	x8, [x29, #-16]
    9dfc:	ldr	x8, [x8, #96]
    9e00:	cbz	x8, 9f00 <pipeline_read@@Base+0x174>
    9e04:	ldur	x8, [x29, #-16]
    9e08:	ldr	x8, [x8, #128]
    9e0c:	cbz	x8, 9f00 <pipeline_read@@Base+0x174>
    9e10:	ldur	x8, [x29, #-16]
    9e14:	ldr	x8, [x8, #128]
    9e18:	ldr	x9, [sp, #16]
    9e1c:	cmp	x8, x9
    9e20:	b.cc	9eb4 <pipeline_read@@Base+0x128>  // b.lo, b.ul, b.last
    9e24:	ldur	x8, [x29, #-16]
    9e28:	ldr	x8, [x8, #128]
    9e2c:	ldur	x9, [x29, #-16]
    9e30:	ldr	x9, [x9, #104]
    9e34:	cmp	x8, x9
    9e38:	b.hi	9e40 <pipeline_read@@Base+0xb4>  // b.pmore
    9e3c:	b	9e60 <pipeline_read@@Base+0xd4>
    9e40:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9e44:	add	x0, x0, #0x641
    9e48:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9e4c:	add	x1, x1, #0xe3b
    9e50:	mov	w2, #0x885                 	// #2181
    9e54:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9e58:	add	x3, x3, #0x65d
    9e5c:	bl	2df0 <__assert_fail@plt>
    9e60:	ldur	x8, [x29, #-16]
    9e64:	ldr	x8, [x8, #96]
    9e68:	ldur	x9, [x29, #-16]
    9e6c:	ldr	x9, [x9, #104]
    9e70:	add	x8, x8, x9
    9e74:	ldur	x9, [x29, #-16]
    9e78:	ldr	x9, [x9, #128]
    9e7c:	mov	x10, xzr
    9e80:	subs	x9, x10, x9
    9e84:	add	x8, x8, x9
    9e88:	str	x8, [sp]
    9e8c:	ldur	w11, [x29, #-28]
    9e90:	cbnz	w11, 9ea8 <pipeline_read@@Base+0x11c>
    9e94:	ldr	x8, [sp, #16]
    9e98:	ldur	x9, [x29, #-16]
    9e9c:	ldr	x10, [x9, #128]
    9ea0:	subs	x8, x10, x8
    9ea4:	str	x8, [x9, #128]
    9ea8:	ldr	x8, [sp]
    9eac:	stur	x8, [x29, #-8]
    9eb0:	b	a048 <pipeline_read@@Base+0x2bc>
    9eb4:	ldur	x8, [x29, #-16]
    9eb8:	ldr	x8, [x8, #104]
    9ebc:	str	x8, [sp, #40]
    9ec0:	ldur	x8, [x29, #-16]
    9ec4:	ldr	x8, [x8, #104]
    9ec8:	ldur	x9, [x29, #-16]
    9ecc:	ldr	x9, [x9, #128]
    9ed0:	subs	x8, x8, x9
    9ed4:	str	x8, [sp, #32]
    9ed8:	ldur	x8, [x29, #-16]
    9edc:	ldr	x8, [x8, #104]
    9ee0:	ldr	x9, [sp, #24]
    9ee4:	subs	x8, x9, x8
    9ee8:	str	x8, [sp, #24]
    9eec:	ldur	x8, [x29, #-16]
    9ef0:	ldr	x8, [x8, #128]
    9ef4:	ldr	x9, [sp, #16]
    9ef8:	subs	x8, x9, x8
    9efc:	str	x8, [sp, #16]
    9f00:	ldr	x8, [sp, #16]
    9f04:	ldr	x9, [sp, #24]
    9f08:	cmp	x8, x9
    9f0c:	b.ls	9f60 <pipeline_read@@Base+0x1d4>  // b.plast
    9f10:	ldur	x8, [x29, #-16]
    9f14:	ldr	x8, [x8, #96]
    9f18:	cbz	x8, 9f34 <pipeline_read@@Base+0x1a8>
    9f1c:	ldr	x8, [sp, #40]
    9f20:	ldr	x9, [sp, #16]
    9f24:	add	x8, x8, x9
    9f28:	ldur	x9, [x29, #-16]
    9f2c:	str	x8, [x9, #112]
    9f30:	b	9f40 <pipeline_read@@Base+0x1b4>
    9f34:	ldr	x8, [sp, #16]
    9f38:	ldur	x9, [x29, #-16]
    9f3c:	str	x8, [x9, #112]
    9f40:	ldur	x8, [x29, #-16]
    9f44:	ldr	x0, [x8, #96]
    9f48:	ldur	x8, [x29, #-16]
    9f4c:	ldr	x8, [x8, #112]
    9f50:	add	x1, x8, #0x1
    9f54:	bl	b24c <pipeline_peekline@@Base+0x1014>
    9f58:	ldur	x8, [x29, #-16]
    9f5c:	str	x0, [x8, #96]
    9f60:	ldur	w8, [x29, #-28]
    9f64:	cbnz	w8, 9f70 <pipeline_read@@Base+0x1e4>
    9f68:	ldur	x8, [x29, #-16]
    9f6c:	str	xzr, [x8, #128]
    9f70:	ldur	x8, [x29, #-16]
    9f74:	ldr	w9, [x8, #68]
    9f78:	mov	w10, #0xffffffff            	// #-1
    9f7c:	cmp	w9, w10
    9f80:	b.eq	9f88 <pipeline_read@@Base+0x1fc>  // b.none
    9f84:	b	9fa8 <pipeline_read@@Base+0x21c>
    9f88:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    9f8c:	add	x0, x0, #0x68e
    9f90:	adrp	x1, f000 <pipeline_peekline@@Base+0x4dc8>
    9f94:	add	x1, x1, #0xe3b
    9f98:	mov	w2, #0x89d                 	// #2205
    9f9c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    9fa0:	add	x3, x3, #0x65d
    9fa4:	bl	2df0 <__assert_fail@plt>
    9fa8:	ldur	x8, [x29, #-16]
    9fac:	ldr	w0, [x8, #68]
    9fb0:	ldur	x8, [x29, #-16]
    9fb4:	ldr	x8, [x8, #96]
    9fb8:	ldr	x9, [sp, #40]
    9fbc:	add	x1, x8, x9
    9fc0:	ldr	x2, [sp, #16]
    9fc4:	bl	aa50 <pipeline_peekline@@Base+0x818>
    9fc8:	str	x0, [sp, #8]
    9fcc:	ldr	x8, [sp, #8]
    9fd0:	mov	x9, #0xffffffffffffffff    	// #-1
    9fd4:	cmp	x8, x9
    9fd8:	b.ne	9fe8 <pipeline_read@@Base+0x25c>  // b.any
    9fdc:	mov	x8, xzr
    9fe0:	stur	x8, [x29, #-8]
    9fe4:	b	a048 <pipeline_read@@Base+0x2bc>
    9fe8:	ldr	x8, [sp, #40]
    9fec:	ldr	x9, [sp, #8]
    9ff0:	add	x8, x8, x9
    9ff4:	ldur	x9, [x29, #-16]
    9ff8:	str	x8, [x9, #104]
    9ffc:	ldur	w10, [x29, #-28]
    a000:	cbz	w10, a018 <pipeline_read@@Base+0x28c>
    a004:	ldr	x8, [sp, #8]
    a008:	ldur	x9, [x29, #-16]
    a00c:	ldr	x10, [x9, #128]
    a010:	add	x8, x10, x8
    a014:	str	x8, [x9, #128]
    a018:	ldr	x8, [sp, #16]
    a01c:	ldr	x9, [sp, #8]
    a020:	subs	x8, x8, x9
    a024:	ldur	x9, [x29, #-24]
    a028:	ldr	x10, [x9]
    a02c:	subs	x8, x10, x8
    a030:	str	x8, [x9]
    a034:	ldur	x8, [x29, #-16]
    a038:	ldr	x8, [x8, #96]
    a03c:	ldr	x9, [sp, #32]
    a040:	add	x8, x8, x9
    a044:	stur	x8, [x29, #-8]
    a048:	ldur	x0, [x29, #-8]
    a04c:	ldp	x29, x30, [sp, #80]
    a050:	add	sp, sp, #0x60
    a054:	ret

000000000000a058 <pipeline_readline@@Base>:
    a058:	sub	sp, sp, #0x30
    a05c:	stp	x29, x30, [sp, #32]
    a060:	add	x29, sp, #0x20
    a064:	add	x1, sp, #0x10
    a068:	stur	x0, [x29, #-8]
    a06c:	ldur	x0, [x29, #-8]
    a070:	bl	a0a4 <pipeline_readline@@Base+0x4c>
    a074:	str	x0, [sp, #8]
    a078:	ldr	x8, [sp, #8]
    a07c:	cbz	x8, a094 <pipeline_readline@@Base+0x3c>
    a080:	ldr	x8, [sp, #16]
    a084:	ldur	x9, [x29, #-8]
    a088:	ldr	x10, [x9, #128]
    a08c:	subs	x8, x10, x8
    a090:	str	x8, [x9, #128]
    a094:	ldr	x0, [sp, #8]
    a098:	ldp	x29, x30, [sp, #32]
    a09c:	add	sp, sp, #0x30
    a0a0:	ret
    a0a4:	sub	sp, sp, #0x60
    a0a8:	stp	x29, x30, [sp, #80]
    a0ac:	add	x29, sp, #0x50
    a0b0:	mov	x8, #0x1000                	// #4096
    a0b4:	mov	x9, xzr
    a0b8:	stur	x0, [x29, #-16]
    a0bc:	stur	x1, [x29, #-24]
    a0c0:	stur	x8, [x29, #-32]
    a0c4:	str	x9, [sp, #40]
    a0c8:	str	x9, [sp, #32]
    a0cc:	str	xzr, [sp, #16]
    a0d0:	ldur	x8, [x29, #-16]
    a0d4:	ldr	x8, [x8, #120]
    a0d8:	cbz	x8, a0f4 <pipeline_readline@@Base+0x9c>
    a0dc:	ldur	x8, [x29, #-16]
    a0e0:	ldr	x0, [x8, #120]
    a0e4:	bl	2c00 <free@plt>
    a0e8:	ldur	x8, [x29, #-16]
    a0ec:	mov	x9, xzr
    a0f0:	str	x9, [x8, #120]
    a0f4:	ldur	x8, [x29, #-24]
    a0f8:	cbz	x8, a104 <pipeline_readline@@Base+0xac>
    a0fc:	ldur	x8, [x29, #-24]
    a100:	str	xzr, [x8]
    a104:	str	wzr, [sp, #28]
    a108:	ldr	w8, [sp, #28]
    a10c:	mov	w2, #0x1                   	// #1
    a110:	add	w8, w8, #0x1
    a114:	mov	w0, w8
    a118:	sxtw	x9, w0
    a11c:	mov	x10, #0x1000                	// #4096
    a120:	mul	x9, x10, x9
    a124:	add	x1, sp, #0x8
    a128:	str	x9, [sp, #8]
    a12c:	ldur	x0, [x29, #-16]
    a130:	bl	9dc0 <pipeline_read@@Base+0x34>
    a134:	str	x0, [sp, #40]
    a138:	ldr	x9, [sp, #40]
    a13c:	cbz	x9, a148 <pipeline_readline@@Base+0xf0>
    a140:	ldr	x8, [sp, #8]
    a144:	cbnz	x8, a154 <pipeline_readline@@Base+0xfc>
    a148:	mov	x8, xzr
    a14c:	stur	x8, [x29, #-8]
    a150:	b	a228 <pipeline_readline@@Base+0x1d0>
    a154:	ldr	x8, [sp, #8]
    a158:	ldr	x9, [sp, #16]
    a15c:	cmp	x8, x9
    a160:	b.ne	a180 <pipeline_readline@@Base+0x128>  // b.any
    a164:	ldr	x8, [sp, #40]
    a168:	ldr	x9, [sp, #8]
    a16c:	add	x8, x8, x9
    a170:	mov	x9, #0xffffffffffffffff    	// #-1
    a174:	add	x8, x8, x9
    a178:	str	x8, [sp, #32]
    a17c:	b	a1a4 <pipeline_readline@@Base+0x14c>
    a180:	ldr	x8, [sp, #40]
    a184:	ldr	x9, [sp, #16]
    a188:	add	x0, x8, x9
    a18c:	ldr	x8, [sp, #8]
    a190:	ldr	x9, [sp, #16]
    a194:	subs	x2, x8, x9
    a198:	mov	w1, #0xa                   	// #10
    a19c:	bl	2d10 <memchr@plt>
    a1a0:	str	x0, [sp, #32]
    a1a4:	ldr	x8, [sp, #32]
    a1a8:	cbz	x8, a1b0 <pipeline_readline@@Base+0x158>
    a1ac:	b	a1c8 <pipeline_readline@@Base+0x170>
    a1b0:	ldr	x8, [sp, #8]
    a1b4:	str	x8, [sp, #16]
    a1b8:	ldr	w8, [sp, #28]
    a1bc:	add	w8, w8, #0x1
    a1c0:	str	w8, [sp, #28]
    a1c4:	b	a108 <pipeline_readline@@Base+0xb0>
    a1c8:	ldr	x8, [sp, #32]
    a1cc:	cbz	x8, a220 <pipeline_readline@@Base+0x1c8>
    a1d0:	ldr	x0, [sp, #40]
    a1d4:	ldr	x8, [sp, #32]
    a1d8:	ldr	x9, [sp, #40]
    a1dc:	subs	x8, x8, x9
    a1e0:	add	x1, x8, #0x1
    a1e4:	bl	b648 <pipeline_peekline@@Base+0x1410>
    a1e8:	ldur	x8, [x29, #-16]
    a1ec:	str	x0, [x8, #120]
    a1f0:	ldur	x8, [x29, #-24]
    a1f4:	cbz	x8, a210 <pipeline_readline@@Base+0x1b8>
    a1f8:	ldr	x8, [sp, #32]
    a1fc:	ldr	x9, [sp, #40]
    a200:	subs	x8, x8, x9
    a204:	add	x8, x8, #0x1
    a208:	ldur	x9, [x29, #-24]
    a20c:	str	x8, [x9]
    a210:	ldur	x8, [x29, #-16]
    a214:	ldr	x8, [x8, #120]
    a218:	stur	x8, [x29, #-8]
    a21c:	b	a228 <pipeline_readline@@Base+0x1d0>
    a220:	mov	x8, xzr
    a224:	stur	x8, [x29, #-8]
    a228:	ldur	x0, [x29, #-8]
    a22c:	ldp	x29, x30, [sp, #80]
    a230:	add	sp, sp, #0x60
    a234:	ret

000000000000a238 <pipeline_peekline@@Base>:
    a238:	sub	sp, sp, #0x20
    a23c:	stp	x29, x30, [sp, #16]
    a240:	add	x29, sp, #0x10
    a244:	mov	x8, xzr
    a248:	str	x0, [sp, #8]
    a24c:	ldr	x0, [sp, #8]
    a250:	mov	x1, x8
    a254:	bl	a0a4 <pipeline_readline@@Base+0x4c>
    a258:	ldp	x29, x30, [sp, #16]
    a25c:	add	sp, sp, #0x20
    a260:	ret
    a264:	sub	sp, sp, #0x20
    a268:	stp	x29, x30, [sp, #16]
    a26c:	add	x29, sp, #0x10
    a270:	stur	w0, [x29, #-4]
    a274:	ldur	w8, [x29, #-4]
    a278:	cmp	w8, #0x11
    a27c:	b.ne	a2d0 <pipeline_peekline@@Base+0x98>  // b.any
    a280:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    a284:	add	x8, x8, #0x478
    a288:	ldr	w9, [x8]
    a28c:	add	w9, w9, #0x1
    a290:	str	w9, [x8]
    a294:	adrp	x8, 21000 <pipeline_peekline@@Base+0x16dc8>
    a298:	add	x8, x8, #0x470
    a29c:	ldr	w9, [x8]
    a2a0:	cbnz	w9, a2d0 <pipeline_peekline@@Base+0x98>
    a2a4:	bl	2e00 <__errno_location@plt>
    a2a8:	ldr	w8, [x0]
    a2ac:	str	w8, [sp, #8]
    a2b0:	mov	w8, wzr
    a2b4:	mov	w0, w8
    a2b8:	bl	8524 <pipeline_wait_all@@Base+0x88c>
    a2bc:	ldr	w8, [sp, #8]
    a2c0:	str	w8, [sp, #4]
    a2c4:	bl	2e00 <__errno_location@plt>
    a2c8:	ldr	w8, [sp, #4]
    a2cc:	str	w8, [x0]
    a2d0:	ldp	x29, x30, [sp, #16]
    a2d4:	add	sp, sp, #0x20
    a2d8:	ret
    a2dc:	sub	sp, sp, #0x20
    a2e0:	stp	x29, x30, [sp, #16]
    a2e4:	add	x29, sp, #0x10
    a2e8:	str	x0, [sp, #8]
    a2ec:	ldr	x0, [sp, #8]
    a2f0:	bl	a46c <pipeline_peekline@@Base+0x234>
    a2f4:	str	x0, [sp]
    a2f8:	ldr	x8, [sp]
    a2fc:	cbnz	x8, a304 <pipeline_peekline@@Base+0xcc>
    a300:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    a304:	ldr	x0, [sp]
    a308:	ldp	x29, x30, [sp, #16]
    a30c:	add	sp, sp, #0x20
    a310:	ret
    a314:	sub	sp, sp, #0x40
    a318:	stp	x29, x30, [sp, #48]
    a31c:	add	x29, sp, #0x30
    a320:	stur	x0, [x29, #-16]
    a324:	ldur	x0, [x29, #-16]
    a328:	bl	a544 <pipeline_peekline@@Base+0x30c>
    a32c:	str	x0, [sp, #24]
    a330:	ldr	x8, [sp, #24]
    a334:	ldrb	w9, [x8]
    a338:	cbnz	w9, a36c <pipeline_peekline@@Base+0x134>
    a33c:	ldur	x0, [x29, #-16]
    a340:	ldur	x8, [x29, #-16]
    a344:	str	x0, [sp, #8]
    a348:	mov	x0, x8
    a34c:	bl	a5e4 <pipeline_peekline@@Base+0x3ac>
    a350:	ldr	x8, [sp, #8]
    a354:	str	x0, [sp]
    a358:	mov	x0, x8
    a35c:	ldr	x1, [sp]
    a360:	bl	b648 <pipeline_peekline@@Base+0x1410>
    a364:	stur	x0, [x29, #-8]
    a368:	b	a3a8 <pipeline_peekline@@Base+0x170>
    a36c:	ldr	x0, [sp, #24]
    a370:	bl	a5e4 <pipeline_peekline@@Base+0x3ac>
    a374:	str	x0, [sp, #16]
    a378:	ldr	x8, [sp, #24]
    a37c:	ldr	x9, [sp, #16]
    a380:	ldrb	w10, [x8, x9]
    a384:	cmp	w10, #0x2f
    a388:	b.ne	a398 <pipeline_peekline@@Base+0x160>  // b.any
    a38c:	ldr	x8, [sp, #16]
    a390:	add	x8, x8, #0x1
    a394:	str	x8, [sp, #16]
    a398:	ldr	x0, [sp, #24]
    a39c:	ldr	x1, [sp, #16]
    a3a0:	bl	b648 <pipeline_peekline@@Base+0x1410>
    a3a4:	stur	x0, [x29, #-8]
    a3a8:	ldur	x0, [x29, #-8]
    a3ac:	ldp	x29, x30, [sp, #48]
    a3b0:	add	sp, sp, #0x40
    a3b4:	ret
    a3b8:	sub	sp, sp, #0x30
    a3bc:	stp	x29, x30, [sp, #32]
    a3c0:	add	x29, sp, #0x20
    a3c4:	stur	x0, [x29, #-8]
    a3c8:	str	xzr, [sp, #16]
    a3cc:	ldr	x8, [sp, #16]
    a3d0:	cbz	x8, a3e0 <pipeline_peekline@@Base+0x1a8>
    a3d4:	mov	w8, wzr
    a3d8:	str	w8, [sp, #4]
    a3dc:	b	a3fc <pipeline_peekline@@Base+0x1c4>
    a3e0:	ldur	x8, [x29, #-8]
    a3e4:	ldrb	w9, [x8]
    a3e8:	mov	w10, wzr
    a3ec:	mov	w11, #0x1                   	// #1
    a3f0:	cmp	w9, #0x2f
    a3f4:	csel	w9, w11, w10, eq  // eq = none
    a3f8:	str	w9, [sp, #4]
    a3fc:	ldr	w8, [sp, #4]
    a400:	ldr	x9, [sp, #16]
    a404:	add	x9, x9, w8, sxtw
    a408:	str	x9, [sp, #16]
    a40c:	ldur	x0, [x29, #-8]
    a410:	bl	a544 <pipeline_peekline@@Base+0x30c>
    a414:	ldur	x9, [x29, #-8]
    a418:	subs	x9, x0, x9
    a41c:	str	x9, [sp, #8]
    a420:	ldr	x8, [sp, #16]
    a424:	ldr	x9, [sp, #8]
    a428:	cmp	x8, x9
    a42c:	b.cs	a45c <pipeline_peekline@@Base+0x224>  // b.hs, b.nlast
    a430:	ldur	x8, [x29, #-8]
    a434:	ldr	x9, [sp, #8]
    a438:	subs	x9, x9, #0x1
    a43c:	ldrb	w10, [x8, x9]
    a440:	cmp	w10, #0x2f
    a444:	b.eq	a44c <pipeline_peekline@@Base+0x214>  // b.none
    a448:	b	a45c <pipeline_peekline@@Base+0x224>
    a44c:	ldr	x8, [sp, #8]
    a450:	subs	x8, x8, #0x1
    a454:	str	x8, [sp, #8]
    a458:	b	a420 <pipeline_peekline@@Base+0x1e8>
    a45c:	ldr	x0, [sp, #8]
    a460:	ldp	x29, x30, [sp, #32]
    a464:	add	sp, sp, #0x30
    a468:	ret
    a46c:	sub	sp, sp, #0x40
    a470:	stp	x29, x30, [sp, #48]
    a474:	add	x29, sp, #0x30
    a478:	stur	x0, [x29, #-16]
    a47c:	ldur	x0, [x29, #-16]
    a480:	bl	a3b8 <pipeline_peekline@@Base+0x180>
    a484:	str	x0, [sp, #24]
    a488:	ldr	x8, [sp, #24]
    a48c:	mov	w9, #0x1                   	// #1
    a490:	str	w9, [sp, #4]
    a494:	cbz	x8, a4a0 <pipeline_peekline@@Base+0x268>
    a498:	mov	w8, #0x0                   	// #0
    a49c:	str	w8, [sp, #4]
    a4a0:	ldr	w8, [sp, #4]
    a4a4:	and	w8, w8, #0x1
    a4a8:	strb	w8, [sp, #23]
    a4ac:	ldr	x9, [sp, #24]
    a4b0:	ldrb	w8, [sp, #23]
    a4b4:	mov	w0, w8
    a4b8:	and	x10, x0, #0x1
    a4bc:	add	x9, x9, x10
    a4c0:	add	x0, x9, #0x1
    a4c4:	bl	2a70 <malloc@plt>
    a4c8:	str	x0, [sp, #8]
    a4cc:	ldr	x9, [sp, #8]
    a4d0:	cbnz	x9, a4e0 <pipeline_peekline@@Base+0x2a8>
    a4d4:	mov	x8, xzr
    a4d8:	stur	x8, [x29, #-8]
    a4dc:	b	a534 <pipeline_peekline@@Base+0x2fc>
    a4e0:	ldr	x0, [sp, #8]
    a4e4:	ldur	x1, [x29, #-16]
    a4e8:	ldr	x2, [sp, #24]
    a4ec:	bl	2870 <memcpy@plt>
    a4f0:	ldrb	w8, [sp, #23]
    a4f4:	tbnz	w8, #0, a4fc <pipeline_peekline@@Base+0x2c4>
    a4f8:	b	a518 <pipeline_peekline@@Base+0x2e0>
    a4fc:	ldr	x8, [sp, #8]
    a500:	ldr	x9, [sp, #24]
    a504:	add	x10, x9, #0x1
    a508:	str	x10, [sp, #24]
    a50c:	add	x8, x8, x9
    a510:	mov	w11, #0x2e                  	// #46
    a514:	strb	w11, [x8]
    a518:	ldr	x8, [sp, #8]
    a51c:	ldr	x9, [sp, #24]
    a520:	add	x8, x8, x9
    a524:	mov	w10, #0x0                   	// #0
    a528:	strb	w10, [x8]
    a52c:	ldr	x8, [sp, #8]
    a530:	stur	x8, [x29, #-8]
    a534:	ldur	x0, [x29, #-8]
    a538:	ldp	x29, x30, [sp, #48]
    a53c:	add	sp, sp, #0x40
    a540:	ret
    a544:	sub	sp, sp, #0x20
    a548:	mov	w8, #0x0                   	// #0
    a54c:	str	x0, [sp, #24]
    a550:	ldr	x9, [sp, #24]
    a554:	str	x9, [sp, #16]
    a558:	strb	w8, [sp, #7]
    a55c:	ldr	x8, [sp, #16]
    a560:	ldrb	w9, [x8]
    a564:	cmp	w9, #0x2f
    a568:	b.ne	a57c <pipeline_peekline@@Base+0x344>  // b.any
    a56c:	ldr	x8, [sp, #16]
    a570:	add	x8, x8, #0x1
    a574:	str	x8, [sp, #16]
    a578:	b	a55c <pipeline_peekline@@Base+0x324>
    a57c:	ldr	x8, [sp, #16]
    a580:	str	x8, [sp, #8]
    a584:	ldr	x8, [sp, #8]
    a588:	ldrb	w9, [x8]
    a58c:	cbz	w9, a5d8 <pipeline_peekline@@Base+0x3a0>
    a590:	ldr	x8, [sp, #8]
    a594:	ldrb	w9, [x8]
    a598:	cmp	w9, #0x2f
    a59c:	b.ne	a5ac <pipeline_peekline@@Base+0x374>  // b.any
    a5a0:	mov	w8, #0x1                   	// #1
    a5a4:	strb	w8, [sp, #7]
    a5a8:	b	a5c8 <pipeline_peekline@@Base+0x390>
    a5ac:	ldrb	w8, [sp, #7]
    a5b0:	tbnz	w8, #0, a5b8 <pipeline_peekline@@Base+0x380>
    a5b4:	b	a5c8 <pipeline_peekline@@Base+0x390>
    a5b8:	ldr	x8, [sp, #8]
    a5bc:	str	x8, [sp, #16]
    a5c0:	mov	w9, #0x0                   	// #0
    a5c4:	strb	w9, [sp, #7]
    a5c8:	ldr	x8, [sp, #8]
    a5cc:	add	x8, x8, #0x1
    a5d0:	str	x8, [sp, #8]
    a5d4:	b	a584 <pipeline_peekline@@Base+0x34c>
    a5d8:	ldr	x0, [sp, #16]
    a5dc:	add	sp, sp, #0x20
    a5e0:	ret
    a5e4:	sub	sp, sp, #0x30
    a5e8:	stp	x29, x30, [sp, #32]
    a5ec:	add	x29, sp, #0x20
    a5f0:	stur	x0, [x29, #-8]
    a5f4:	str	xzr, [sp, #8]
    a5f8:	ldur	x0, [x29, #-8]
    a5fc:	bl	28a0 <strlen@plt>
    a600:	str	x0, [sp, #16]
    a604:	ldr	x8, [sp, #16]
    a608:	mov	x9, #0x1                   	// #1
    a60c:	mov	w10, #0x0                   	// #0
    a610:	cmp	x9, x8
    a614:	str	w10, [sp, #4]
    a618:	b.cs	a638 <pipeline_peekline@@Base+0x400>  // b.hs, b.nlast
    a61c:	ldur	x8, [x29, #-8]
    a620:	ldr	x9, [sp, #16]
    a624:	subs	x9, x9, #0x1
    a628:	ldrb	w10, [x8, x9]
    a62c:	cmp	w10, #0x2f
    a630:	cset	w10, eq  // eq = none
    a634:	str	w10, [sp, #4]
    a638:	ldr	w8, [sp, #4]
    a63c:	tbnz	w8, #0, a644 <pipeline_peekline@@Base+0x40c>
    a640:	b	a654 <pipeline_peekline@@Base+0x41c>
    a644:	ldr	x8, [sp, #16]
    a648:	subs	x8, x8, #0x1
    a64c:	str	x8, [sp, #16]
    a650:	b	a604 <pipeline_peekline@@Base+0x3cc>
    a654:	ldr	x0, [sp, #16]
    a658:	ldp	x29, x30, [sp, #32]
    a65c:	add	sp, sp, #0x30
    a660:	ret
    a664:	sub	sp, sp, #0x40
    a668:	stp	x29, x30, [sp, #48]
    a66c:	add	x29, sp, #0x30
    a670:	stur	x0, [x29, #-8]
    a674:	ldur	x0, [x29, #-8]
    a678:	bl	a544 <pipeline_peekline@@Base+0x30c>
    a67c:	stur	x0, [x29, #-16]
    a680:	ldur	x8, [x29, #-16]
    a684:	ldrb	w9, [x8]
    a688:	cbnz	w9, a694 <pipeline_peekline@@Base+0x45c>
    a68c:	ldur	x8, [x29, #-8]
    a690:	stur	x8, [x29, #-16]
    a694:	ldur	x8, [x29, #-16]
    a698:	ldur	x0, [x29, #-16]
    a69c:	str	x8, [sp, #8]
    a6a0:	bl	a5e4 <pipeline_peekline@@Base+0x3ac>
    a6a4:	ldr	x8, [sp, #8]
    a6a8:	add	x9, x8, x0
    a6ac:	str	x9, [sp, #24]
    a6b0:	ldr	x9, [sp, #24]
    a6b4:	ldrb	w10, [x9]
    a6b8:	cmp	w10, #0x0
    a6bc:	cset	w10, ne  // ne = any
    a6c0:	mov	w11, #0x1                   	// #1
    a6c4:	and	w10, w10, w11
    a6c8:	strb	w10, [sp, #23]
    a6cc:	ldr	x9, [sp, #24]
    a6d0:	mov	w10, #0x0                   	// #0
    a6d4:	strb	w10, [x9]
    a6d8:	ldrb	w10, [sp, #23]
    a6dc:	and	w0, w10, #0x1
    a6e0:	ldp	x29, x30, [sp, #48]
    a6e4:	add	sp, sp, #0x40
    a6e8:	ret
    a6ec:	sub	sp, sp, #0x40
    a6f0:	stp	x29, x30, [sp, #48]
    a6f4:	add	x29, sp, #0x30
    a6f8:	stur	w0, [x29, #-4]
    a6fc:	stur	x1, [x29, #-16]
    a700:	str	x2, [sp, #24]
    a704:	str	xzr, [sp, #16]
    a708:	ldur	x8, [x29, #-16]
    a70c:	str	x8, [sp, #8]
    a710:	ldr	x8, [sp, #24]
    a714:	cmp	x8, #0x0
    a718:	cset	w9, ls  // ls = plast
    a71c:	tbnz	w9, #0, a794 <pipeline_peekline@@Base+0x55c>
    a720:	ldur	w0, [x29, #-4]
    a724:	ldr	x1, [sp, #8]
    a728:	ldr	x2, [sp, #24]
    a72c:	bl	aafc <pipeline_peekline@@Base+0x8c4>
    a730:	str	x0, [sp]
    a734:	ldr	x8, [sp]
    a738:	mov	x9, #0xffffffffffffffff    	// #-1
    a73c:	cmp	x8, x9
    a740:	b.ne	a748 <pipeline_peekline@@Base+0x510>  // b.any
    a744:	b	a794 <pipeline_peekline@@Base+0x55c>
    a748:	ldr	x8, [sp]
    a74c:	cbnz	x8, a760 <pipeline_peekline@@Base+0x528>
    a750:	bl	2e00 <__errno_location@plt>
    a754:	mov	w8, #0x1c                  	// #28
    a758:	str	w8, [x0]
    a75c:	b	a794 <pipeline_peekline@@Base+0x55c>
    a760:	ldr	x8, [sp]
    a764:	ldr	x9, [sp, #16]
    a768:	add	x8, x9, x8
    a76c:	str	x8, [sp, #16]
    a770:	ldr	x8, [sp]
    a774:	ldr	x9, [sp, #8]
    a778:	add	x8, x9, x8
    a77c:	str	x8, [sp, #8]
    a780:	ldr	x8, [sp]
    a784:	ldr	x9, [sp, #24]
    a788:	subs	x8, x9, x8
    a78c:	str	x8, [sp, #24]
    a790:	b	a710 <pipeline_peekline@@Base+0x4d8>
    a794:	ldr	x0, [sp, #16]
    a798:	ldp	x29, x30, [sp, #48]
    a79c:	add	sp, sp, #0x40
    a7a0:	ret
    a7a4:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    a7a8:	ldr	x8, [x8, #4056]
    a7ac:	ldr	x0, [x8]
    a7b0:	ret
    a7b4:	sub	sp, sp, #0x30
    a7b8:	stp	x29, x30, [sp, #32]
    a7bc:	add	x29, sp, #0x20
    a7c0:	add	x8, sp, #0x8
    a7c4:	str	x0, [sp, #16]
    a7c8:	mov	x0, x8
    a7cc:	bl	2880 <pthread_rwlockattr_init@plt>
    a7d0:	str	w0, [sp, #4]
    a7d4:	ldr	w9, [sp, #4]
    a7d8:	cbz	w9, a7e8 <pipeline_peekline@@Base+0x5b0>
    a7dc:	ldr	w8, [sp, #4]
    a7e0:	stur	w8, [x29, #-4]
    a7e4:	b	a820 <pipeline_peekline@@Base+0x5e8>
    a7e8:	add	x0, sp, #0x8
    a7ec:	mov	w1, #0x2                   	// #2
    a7f0:	bl	2940 <pthread_rwlockattr_setkind_np@plt>
    a7f4:	str	w0, [sp, #4]
    a7f8:	ldr	w8, [sp, #4]
    a7fc:	cbnz	w8, a810 <pipeline_peekline@@Base+0x5d8>
    a800:	ldr	x0, [sp, #16]
    a804:	add	x1, sp, #0x8
    a808:	bl	2930 <pthread_rwlock_init@plt>
    a80c:	str	w0, [sp, #4]
    a810:	add	x0, sp, #0x8
    a814:	bl	2d60 <pthread_rwlockattr_destroy@plt>
    a818:	ldr	w8, [sp, #4]
    a81c:	stur	w8, [x29, #-4]
    a820:	ldur	w0, [x29, #-4]
    a824:	ldp	x29, x30, [sp, #32]
    a828:	add	sp, sp, #0x30
    a82c:	ret
    a830:	sub	sp, sp, #0x30
    a834:	stp	x29, x30, [sp, #32]
    a838:	add	x29, sp, #0x20
    a83c:	add	x8, sp, #0x8
    a840:	str	x0, [sp, #16]
    a844:	mov	x0, x8
    a848:	bl	2d30 <pthread_mutexattr_init@plt>
    a84c:	str	w0, [sp, #4]
    a850:	ldr	w9, [sp, #4]
    a854:	cbz	w9, a864 <pipeline_peekline@@Base+0x62c>
    a858:	ldr	w8, [sp, #4]
    a85c:	stur	w8, [x29, #-4]
    a860:	b	a8e0 <pipeline_peekline@@Base+0x6a8>
    a864:	add	x0, sp, #0x8
    a868:	mov	w1, #0x1                   	// #1
    a86c:	bl	28f0 <pthread_mutexattr_settype@plt>
    a870:	str	w0, [sp, #4]
    a874:	ldr	w8, [sp, #4]
    a878:	cbz	w8, a890 <pipeline_peekline@@Base+0x658>
    a87c:	add	x0, sp, #0x8
    a880:	bl	2d50 <pthread_mutexattr_destroy@plt>
    a884:	ldr	w8, [sp, #4]
    a888:	stur	w8, [x29, #-4]
    a88c:	b	a8e0 <pipeline_peekline@@Base+0x6a8>
    a890:	ldr	x0, [sp, #16]
    a894:	add	x1, sp, #0x8
    a898:	bl	2b20 <pthread_mutex_init@plt>
    a89c:	str	w0, [sp, #4]
    a8a0:	ldr	w8, [sp, #4]
    a8a4:	cbz	w8, a8bc <pipeline_peekline@@Base+0x684>
    a8a8:	add	x0, sp, #0x8
    a8ac:	bl	2d50 <pthread_mutexattr_destroy@plt>
    a8b0:	ldr	w8, [sp, #4]
    a8b4:	stur	w8, [x29, #-4]
    a8b8:	b	a8e0 <pipeline_peekline@@Base+0x6a8>
    a8bc:	add	x0, sp, #0x8
    a8c0:	bl	2d50 <pthread_mutexattr_destroy@plt>
    a8c4:	str	w0, [sp, #4]
    a8c8:	ldr	w8, [sp, #4]
    a8cc:	cbz	w8, a8dc <pipeline_peekline@@Base+0x6a4>
    a8d0:	ldr	w8, [sp, #4]
    a8d4:	stur	w8, [x29, #-4]
    a8d8:	b	a8e0 <pipeline_peekline@@Base+0x6a8>
    a8dc:	stur	wzr, [x29, #-4]
    a8e0:	ldur	w0, [x29, #-4]
    a8e4:	ldp	x29, x30, [sp, #32]
    a8e8:	add	sp, sp, #0x30
    a8ec:	ret
    a8f0:	sub	sp, sp, #0x20
    a8f4:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    a8f8:	add	x8, x8, #0x6a0
    a8fc:	str	x0, [sp, #16]
    a900:	ldr	x9, [sp, #16]
    a904:	str	x9, [sp, #8]
    a908:	ldr	x9, [sp, #8]
    a90c:	ldrb	w10, [x9]
    a910:	ldrb	w11, [x8]
    a914:	cmp	w10, w11
    a918:	b.ne	a940 <pipeline_peekline@@Base+0x708>  // b.any
    a91c:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    a920:	add	x8, x8, #0x6a0
    a924:	ldrb	w9, [x8]
    a928:	mvn	w9, w9
    a92c:	ldr	x8, [sp, #8]
    a930:	strb	w9, [x8]
    a934:	mov	w9, #0x1                   	// #1
    a938:	str	w9, [sp, #28]
    a93c:	b	a944 <pipeline_peekline@@Base+0x70c>
    a940:	str	wzr, [sp, #28]
    a944:	ldr	w0, [sp, #28]
    a948:	add	sp, sp, #0x20
    a94c:	ret
    a950:	sub	sp, sp, #0x40
    a954:	stp	x29, x30, [sp, #48]
    a958:	add	x29, sp, #0x30
    a95c:	stur	x0, [x29, #-16]
    a960:	ldur	x8, [x29, #-16]
    a964:	add	x8, x8, #0x1
    a968:	add	x8, x8, #0x20
    a96c:	subs	x8, x8, #0x1
    a970:	str	x8, [sp, #24]
    a974:	ldr	x8, [sp, #24]
    a978:	ldur	x9, [x29, #-16]
    a97c:	cmp	x8, x9
    a980:	b.cc	a9dc <pipeline_peekline@@Base+0x7a4>  // b.lo, b.ul, b.last
    a984:	ldr	x0, [sp, #24]
    a988:	bl	2a70 <malloc@plt>
    a98c:	str	x0, [sp, #16]
    a990:	ldr	x8, [sp, #16]
    a994:	cbz	x8, a9dc <pipeline_peekline@@Base+0x7a4>
    a998:	ldr	x8, [sp, #16]
    a99c:	add	x8, x8, #0x1
    a9a0:	add	x8, x8, #0x10
    a9a4:	subs	x8, x8, #0x1
    a9a8:	and	x8, x8, #0xffffffffffffffe0
    a9ac:	add	x8, x8, #0x10
    a9b0:	str	x8, [sp, #8]
    a9b4:	ldr	x8, [sp, #8]
    a9b8:	ldr	x9, [sp, #16]
    a9bc:	subs	x8, x8, x9
    a9c0:	ldr	x9, [sp, #8]
    a9c4:	mov	x10, #0xffffffffffffffff    	// #-1
    a9c8:	add	x9, x9, x10
    a9cc:	strb	w8, [x9]
    a9d0:	ldr	x9, [sp, #8]
    a9d4:	stur	x9, [x29, #-8]
    a9d8:	b	a9e4 <pipeline_peekline@@Base+0x7ac>
    a9dc:	mov	x8, xzr
    a9e0:	stur	x8, [x29, #-8]
    a9e4:	ldur	x0, [x29, #-8]
    a9e8:	ldp	x29, x30, [sp, #48]
    a9ec:	add	sp, sp, #0x40
    a9f0:	ret
    a9f4:	sub	sp, sp, #0x20
    a9f8:	stp	x29, x30, [sp, #16]
    a9fc:	add	x29, sp, #0x10
    aa00:	str	x0, [sp, #8]
    aa04:	ldr	x8, [sp, #8]
    aa08:	and	x8, x8, #0xf
    aa0c:	cbz	x8, aa14 <pipeline_peekline@@Base+0x7dc>
    aa10:	bl	2b80 <abort@plt>
    aa14:	ldr	x8, [sp, #8]
    aa18:	and	x8, x8, #0x10
    aa1c:	cbz	x8, aa44 <pipeline_peekline@@Base+0x80c>
    aa20:	ldr	x8, [sp, #8]
    aa24:	ldr	x9, [sp, #8]
    aa28:	ldurb	w10, [x9, #-1]
    aa2c:	mov	x9, xzr
    aa30:	subs	x9, x9, w10, sxtw
    aa34:	add	x8, x8, x9
    aa38:	str	x8, [sp]
    aa3c:	ldr	x0, [sp]
    aa40:	bl	2c00 <free@plt>
    aa44:	ldp	x29, x30, [sp, #16]
    aa48:	add	sp, sp, #0x20
    aa4c:	ret
    aa50:	sub	sp, sp, #0x40
    aa54:	stp	x29, x30, [sp, #48]
    aa58:	add	x29, sp, #0x30
    aa5c:	stur	w0, [x29, #-12]
    aa60:	str	x1, [sp, #24]
    aa64:	str	x2, [sp, #16]
    aa68:	ldur	w0, [x29, #-12]
    aa6c:	ldr	x1, [sp, #24]
    aa70:	ldr	x2, [sp, #16]
    aa74:	bl	2d00 <read@plt>
    aa78:	str	x0, [sp, #8]
    aa7c:	ldr	x8, [sp, #8]
    aa80:	mov	x9, xzr
    aa84:	cmp	x9, x8
    aa88:	cset	w10, gt
    aa8c:	tbnz	w10, #0, aa9c <pipeline_peekline@@Base+0x864>
    aa90:	ldr	x8, [sp, #8]
    aa94:	stur	x8, [x29, #-8]
    aa98:	b	aaec <pipeline_peekline@@Base+0x8b4>
    aa9c:	bl	2e00 <__errno_location@plt>
    aaa0:	ldr	w8, [x0]
    aaa4:	cmp	w8, #0x4
    aaa8:	b.ne	aab0 <pipeline_peekline@@Base+0x878>  // b.any
    aaac:	b	aa68 <pipeline_peekline@@Base+0x830>
    aab0:	bl	2e00 <__errno_location@plt>
    aab4:	ldr	w8, [x0]
    aab8:	cmp	w8, #0x16
    aabc:	b.ne	aadc <pipeline_peekline@@Base+0x8a4>  // b.any
    aac0:	ldr	x8, [sp, #16]
    aac4:	mov	x9, #0x7ff00000            	// #2146435072
    aac8:	cmp	x9, x8
    aacc:	b.cs	aadc <pipeline_peekline@@Base+0x8a4>  // b.hs, b.nlast
    aad0:	mov	x8, #0x7ff00000            	// #2146435072
    aad4:	str	x8, [sp, #16]
    aad8:	b	aae8 <pipeline_peekline@@Base+0x8b0>
    aadc:	ldr	x8, [sp, #8]
    aae0:	stur	x8, [x29, #-8]
    aae4:	b	aaec <pipeline_peekline@@Base+0x8b4>
    aae8:	b	aa68 <pipeline_peekline@@Base+0x830>
    aaec:	ldur	x0, [x29, #-8]
    aaf0:	ldp	x29, x30, [sp, #48]
    aaf4:	add	sp, sp, #0x40
    aaf8:	ret
    aafc:	sub	sp, sp, #0x40
    ab00:	stp	x29, x30, [sp, #48]
    ab04:	add	x29, sp, #0x30
    ab08:	stur	w0, [x29, #-12]
    ab0c:	str	x1, [sp, #24]
    ab10:	str	x2, [sp, #16]
    ab14:	ldur	w0, [x29, #-12]
    ab18:	ldr	x1, [sp, #24]
    ab1c:	ldr	x2, [sp, #16]
    ab20:	bl	2b70 <write@plt>
    ab24:	str	x0, [sp, #8]
    ab28:	ldr	x8, [sp, #8]
    ab2c:	mov	x9, xzr
    ab30:	cmp	x9, x8
    ab34:	cset	w10, gt
    ab38:	tbnz	w10, #0, ab48 <pipeline_peekline@@Base+0x910>
    ab3c:	ldr	x8, [sp, #8]
    ab40:	stur	x8, [x29, #-8]
    ab44:	b	ab98 <pipeline_peekline@@Base+0x960>
    ab48:	bl	2e00 <__errno_location@plt>
    ab4c:	ldr	w8, [x0]
    ab50:	cmp	w8, #0x4
    ab54:	b.ne	ab5c <pipeline_peekline@@Base+0x924>  // b.any
    ab58:	b	ab14 <pipeline_peekline@@Base+0x8dc>
    ab5c:	bl	2e00 <__errno_location@plt>
    ab60:	ldr	w8, [x0]
    ab64:	cmp	w8, #0x16
    ab68:	b.ne	ab88 <pipeline_peekline@@Base+0x950>  // b.any
    ab6c:	ldr	x8, [sp, #16]
    ab70:	mov	x9, #0x7ff00000            	// #2146435072
    ab74:	cmp	x9, x8
    ab78:	b.cs	ab88 <pipeline_peekline@@Base+0x950>  // b.hs, b.nlast
    ab7c:	mov	x8, #0x7ff00000            	// #2146435072
    ab80:	str	x8, [sp, #16]
    ab84:	b	ab94 <pipeline_peekline@@Base+0x95c>
    ab88:	ldr	x8, [sp, #8]
    ab8c:	stur	x8, [x29, #-8]
    ab90:	b	ab98 <pipeline_peekline@@Base+0x960>
    ab94:	b	ab14 <pipeline_peekline@@Base+0x8dc>
    ab98:	ldur	x0, [x29, #-8]
    ab9c:	ldp	x29, x30, [sp, #48]
    aba0:	add	sp, sp, #0x40
    aba4:	ret
    aba8:	sub	sp, sp, #0x10
    abac:	str	x0, [sp, #8]
    abb0:	ldr	x8, [sp, #8]
    abb4:	ldr	x0, [x8]
    abb8:	add	sp, sp, #0x10
    abbc:	ret
    abc0:	sub	sp, sp, #0x10
    abc4:	str	x0, [sp, #8]
    abc8:	ldr	x8, [sp, #8]
    abcc:	ldr	x0, [x8, #80]
    abd0:	add	sp, sp, #0x10
    abd4:	ret
    abd8:	sub	sp, sp, #0x10
    abdc:	str	x0, [sp, #8]
    abe0:	ldr	x8, [sp, #8]
    abe4:	ldr	x0, [x8, #112]
    abe8:	add	sp, sp, #0x10
    abec:	ret
    abf0:	sub	sp, sp, #0x10
    abf4:	str	x0, [sp, #8]
    abf8:	ldr	x8, [sp, #8]
    abfc:	ldr	x0, [x8, #96]
    ac00:	add	sp, sp, #0x10
    ac04:	ret
    ac08:	sub	sp, sp, #0x10
    ac0c:	mov	x8, xzr
    ac10:	str	x0, [sp, #8]
    ac14:	mov	x0, x8
    ac18:	add	sp, sp, #0x10
    ac1c:	ret
    ac20:	sub	sp, sp, #0x20
    ac24:	str	x0, [sp, #8]
    ac28:	ldr	x8, [sp, #8]
    ac2c:	ldur	q0, [x8, #72]
    ac30:	str	q0, [sp, #16]
    ac34:	ldr	x0, [sp, #16]
    ac38:	ldr	x1, [sp, #24]
    ac3c:	add	sp, sp, #0x20
    ac40:	ret
    ac44:	sub	sp, sp, #0x20
    ac48:	str	x0, [sp, #8]
    ac4c:	ldr	x8, [sp, #8]
    ac50:	ldur	q0, [x8, #104]
    ac54:	str	q0, [sp, #16]
    ac58:	ldr	x0, [sp, #16]
    ac5c:	ldr	x1, [sp, #24]
    ac60:	add	sp, sp, #0x20
    ac64:	ret
    ac68:	sub	sp, sp, #0x20
    ac6c:	str	x0, [sp, #8]
    ac70:	ldr	x8, [sp, #8]
    ac74:	ldur	q0, [x8, #88]
    ac78:	str	q0, [sp, #16]
    ac7c:	ldr	x0, [sp, #16]
    ac80:	ldr	x1, [sp, #24]
    ac84:	add	sp, sp, #0x20
    ac88:	ret
    ac8c:	sub	sp, sp, #0x20
    ac90:	mov	x8, #0xffffffffffffffff    	// #-1
    ac94:	str	x0, [sp, #8]
    ac98:	str	x8, [sp, #16]
    ac9c:	str	x8, [sp, #24]
    aca0:	ldr	x0, [sp, #16]
    aca4:	ldr	x1, [sp, #24]
    aca8:	add	sp, sp, #0x20
    acac:	ret
    acb0:	sub	sp, sp, #0x10
    acb4:	str	w0, [sp, #12]
    acb8:	str	x1, [sp]
    acbc:	ldr	w0, [sp, #12]
    acc0:	add	sp, sp, #0x10
    acc4:	ret
    acc8:	sub	sp, sp, #0xa0
    accc:	stp	x29, x30, [sp, #144]
    acd0:	add	x29, sp, #0x90
    acd4:	mov	w8, #0xffffffff            	// #-1
    acd8:	mov	w9, #0xa2f8                	// #41720
    acdc:	movk	w9, #0x3, lsl #16
    ace0:	adrp	x10, 21000 <pipeline_peekline@@Base+0x16dc8>
    ace4:	add	x10, x10, #0x480
    ace8:	adrp	x11, 10000 <pipeline_peekline@@Base+0x5dc8>
    acec:	add	x11, x11, #0x701
    acf0:	stur	x0, [x29, #-16]
    acf4:	stur	w1, [x29, #-20]
    acf8:	stur	x2, [x29, #-32]
    acfc:	stur	x3, [x29, #-40]
    ad00:	str	w8, [sp, #72]
    ad04:	str	w9, [sp, #36]
    ad08:	str	x10, [sp, #24]
    ad0c:	str	x11, [sp, #16]
    ad10:	bl	2e00 <__errno_location@plt>
    ad14:	ldr	w8, [x0]
    ad18:	str	w8, [sp, #68]
    ad1c:	ldr	w8, [sp, #36]
    ad20:	str	w8, [sp, #64]
    ad24:	ldur	x0, [x29, #-16]
    ad28:	bl	28a0 <strlen@plt>
    ad2c:	stur	w0, [x29, #-44]
    ad30:	ldur	w8, [x29, #-44]
    ad34:	ldur	w9, [x29, #-20]
    ad38:	add	w9, w9, #0x6
    ad3c:	cmp	w8, w9
    ad40:	b.lt	ad78 <pipeline_peekline@@Base+0xb40>  // b.tstop
    ad44:	ldur	x8, [x29, #-16]
    ad48:	ldur	w9, [x29, #-44]
    ad4c:	subs	w9, w9, #0x6
    ad50:	ldur	w10, [x29, #-20]
    ad54:	subs	w9, w9, w10
    ad58:	mov	w0, w9
    ad5c:	sxtw	x11, w0
    ad60:	add	x0, x8, x11
    ad64:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    ad68:	add	x1, x1, #0x6a4
    ad6c:	mov	x2, #0x6                   	// #6
    ad70:	bl	2ba0 <memcmp@plt>
    ad74:	cbz	w0, ad90 <pipeline_peekline@@Base+0xb58>
    ad78:	bl	2e00 <__errno_location@plt>
    ad7c:	mov	w8, #0x16                  	// #22
    ad80:	str	w8, [x0]
    ad84:	mov	w8, #0xffffffff            	// #-1
    ad88:	stur	w8, [x29, #-4]
    ad8c:	b	afbc <pipeline_peekline@@Base+0xd84>
    ad90:	ldur	x8, [x29, #-16]
    ad94:	ldur	w9, [x29, #-44]
    ad98:	subs	w9, w9, #0x6
    ad9c:	ldur	w10, [x29, #-20]
    ada0:	subs	w9, w9, w10
    ada4:	mov	w0, w9
    ada8:	sxtw	x11, w0
    adac:	add	x8, x8, x11
    adb0:	stur	x8, [x29, #-56]
    adb4:	add	x0, sp, #0x30
    adb8:	mov	x8, xzr
    adbc:	mov	x1, x8
    adc0:	bl	2ac0 <gettimeofday@plt>
    adc4:	ldr	x8, [sp, #56]
    adc8:	ldr	x11, [sp, #48]
    adcc:	eor	x8, x11, x8, lsl #16
    add0:	stur	x8, [x29, #-64]
    add4:	ldur	x8, [x29, #-64]
    add8:	str	x8, [sp, #8]
    addc:	bl	2a60 <getpid@plt>
    ade0:	mov	w1, w0
    ade4:	sxtw	x8, w1
    ade8:	ldr	x11, [sp, #8]
    adec:	eor	x8, x11, x8
    adf0:	ldr	x12, [sp, #24]
    adf4:	ldr	x13, [x12]
    adf8:	add	x8, x13, x8
    adfc:	str	x8, [x12]
    ae00:	stur	wzr, [x29, #-68]
    ae04:	ldur	w8, [x29, #-68]
    ae08:	ldr	w9, [sp, #64]
    ae0c:	cmp	w8, w9
    ae10:	b.cs	afa8 <pipeline_peekline@@Base+0xd70>  // b.hs, b.nlast
    ae14:	ldr	x8, [sp, #24]
    ae18:	ldr	x9, [x8]
    ae1c:	str	x9, [sp, #40]
    ae20:	ldr	x9, [sp, #40]
    ae24:	mov	x10, #0x3e                  	// #62
    ae28:	udiv	x11, x9, x10
    ae2c:	mul	x11, x11, x10
    ae30:	subs	x9, x9, x11
    ae34:	ldr	x11, [sp, #16]
    ae38:	add	x9, x11, x9
    ae3c:	ldrb	w12, [x9]
    ae40:	ldur	x9, [x29, #-56]
    ae44:	strb	w12, [x9]
    ae48:	ldr	x9, [sp, #40]
    ae4c:	udiv	x9, x9, x10
    ae50:	str	x9, [sp, #40]
    ae54:	ldr	x9, [sp, #40]
    ae58:	udiv	x13, x9, x10
    ae5c:	mul	x13, x13, x10
    ae60:	subs	x9, x9, x13
    ae64:	add	x9, x11, x9
    ae68:	ldrb	w12, [x9]
    ae6c:	ldur	x9, [x29, #-56]
    ae70:	strb	w12, [x9, #1]
    ae74:	ldr	x9, [sp, #40]
    ae78:	udiv	x9, x9, x10
    ae7c:	str	x9, [sp, #40]
    ae80:	ldr	x9, [sp, #40]
    ae84:	udiv	x13, x9, x10
    ae88:	mul	x13, x13, x10
    ae8c:	subs	x9, x9, x13
    ae90:	add	x9, x11, x9
    ae94:	ldrb	w12, [x9]
    ae98:	ldur	x9, [x29, #-56]
    ae9c:	strb	w12, [x9, #2]
    aea0:	ldr	x9, [sp, #40]
    aea4:	udiv	x9, x9, x10
    aea8:	str	x9, [sp, #40]
    aeac:	ldr	x9, [sp, #40]
    aeb0:	udiv	x13, x9, x10
    aeb4:	mul	x13, x13, x10
    aeb8:	subs	x9, x9, x13
    aebc:	add	x9, x11, x9
    aec0:	ldrb	w12, [x9]
    aec4:	ldur	x9, [x29, #-56]
    aec8:	strb	w12, [x9, #3]
    aecc:	ldr	x9, [sp, #40]
    aed0:	udiv	x9, x9, x10
    aed4:	str	x9, [sp, #40]
    aed8:	ldr	x9, [sp, #40]
    aedc:	udiv	x13, x9, x10
    aee0:	mul	x13, x13, x10
    aee4:	subs	x9, x9, x13
    aee8:	add	x9, x11, x9
    aeec:	ldrb	w12, [x9]
    aef0:	ldur	x9, [x29, #-56]
    aef4:	strb	w12, [x9, #4]
    aef8:	ldr	x9, [sp, #40]
    aefc:	udiv	x9, x9, x10
    af00:	str	x9, [sp, #40]
    af04:	ldr	x9, [sp, #40]
    af08:	udiv	x13, x9, x10
    af0c:	mul	x10, x13, x10
    af10:	subs	x9, x9, x10
    af14:	add	x9, x11, x9
    af18:	ldrb	w12, [x9]
    af1c:	ldur	x9, [x29, #-56]
    af20:	strb	w12, [x9, #5]
    af24:	ldur	x9, [x29, #-40]
    af28:	ldur	x0, [x29, #-16]
    af2c:	ldur	x1, [x29, #-32]
    af30:	blr	x9
    af34:	str	w0, [sp, #72]
    af38:	ldr	w12, [sp, #72]
    af3c:	cmp	w12, #0x0
    af40:	cset	w12, lt  // lt = tstop
    af44:	tbnz	w12, #0, af68 <pipeline_peekline@@Base+0xd30>
    af48:	ldr	w8, [sp, #68]
    af4c:	str	w8, [sp, #4]
    af50:	bl	2e00 <__errno_location@plt>
    af54:	ldr	w8, [sp, #4]
    af58:	str	w8, [x0]
    af5c:	ldr	w9, [sp, #72]
    af60:	stur	w9, [x29, #-4]
    af64:	b	afbc <pipeline_peekline@@Base+0xd84>
    af68:	bl	2e00 <__errno_location@plt>
    af6c:	ldr	w8, [x0]
    af70:	cmp	w8, #0x11
    af74:	b.eq	af84 <pipeline_peekline@@Base+0xd4c>  // b.none
    af78:	mov	w8, #0xffffffff            	// #-1
    af7c:	stur	w8, [x29, #-4]
    af80:	b	afbc <pipeline_peekline@@Base+0xd84>
    af84:	ldr	x8, [sp, #24]
    af88:	ldr	x9, [x8]
    af8c:	mov	x10, #0x1e61                	// #7777
    af90:	add	x9, x9, x10
    af94:	str	x9, [x8]
    af98:	ldur	w11, [x29, #-68]
    af9c:	add	w11, w11, #0x1
    afa0:	stur	w11, [x29, #-68]
    afa4:	b	ae04 <pipeline_peekline@@Base+0xbcc>
    afa8:	bl	2e00 <__errno_location@plt>
    afac:	mov	w8, #0x11                  	// #17
    afb0:	str	w8, [x0]
    afb4:	mov	w8, #0xffffffff            	// #-1
    afb8:	stur	w8, [x29, #-4]
    afbc:	ldur	w0, [x29, #-4]
    afc0:	ldp	x29, x30, [sp, #144]
    afc4:	add	sp, sp, #0xa0
    afc8:	ret
    afcc:	sub	sp, sp, #0x40
    afd0:	stp	x29, x30, [sp, #48]
    afd4:	add	x29, sp, #0x30
    afd8:	stur	x0, [x29, #-8]
    afdc:	stur	w1, [x29, #-12]
    afe0:	stur	w2, [x29, #-16]
    afe4:	stur	w3, [x29, #-20]
    afe8:	ldur	w8, [x29, #-20]
    afec:	str	w8, [sp, #12]
    aff0:	cbz	w8, b018 <pipeline_peekline@@Base+0xde0>
    aff4:	b	aff8 <pipeline_peekline@@Base+0xdc0>
    aff8:	ldr	w8, [sp, #12]
    affc:	cmp	w8, #0x1
    b000:	b.eq	b028 <pipeline_peekline@@Base+0xdf0>  // b.none
    b004:	b	b008 <pipeline_peekline@@Base+0xdd0>
    b008:	ldr	w8, [sp, #12]
    b00c:	cmp	w8, #0x2
    b010:	b.eq	b038 <pipeline_peekline@@Base+0xe00>  // b.none
    b014:	b	b048 <pipeline_peekline@@Base+0xe10>
    b018:	adrp	x8, b000 <pipeline_peekline@@Base+0xdc8>
    b01c:	add	x8, x8, #0x88
    b020:	str	x8, [sp, #16]
    b024:	b	b068 <pipeline_peekline@@Base+0xe30>
    b028:	adrp	x8, b000 <pipeline_peekline@@Base+0xdc8>
    b02c:	add	x8, x8, #0xd4
    b030:	str	x8, [sp, #16]
    b034:	b	b068 <pipeline_peekline@@Base+0xe30>
    b038:	adrp	x8, b000 <pipeline_peekline@@Base+0xdc8>
    b03c:	add	x8, x8, #0x104
    b040:	str	x8, [sp, #16]
    b044:	b	b068 <pipeline_peekline@@Base+0xe30>
    b048:	adrp	x0, 10000 <pipeline_peekline@@Base+0x5dc8>
    b04c:	add	x0, x0, #0x6ab
    b050:	adrp	x1, 10000 <pipeline_peekline@@Base+0x5dc8>
    b054:	add	x1, x1, #0x6ce
    b058:	mov	w2, #0x13f                 	// #319
    b05c:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    b060:	add	x3, x3, #0x6d9
    b064:	bl	2df0 <__assert_fail@plt>
    b068:	ldur	x0, [x29, #-8]
    b06c:	ldur	w1, [x29, #-12]
    b070:	ldr	x3, [sp, #16]
    b074:	sub	x2, x29, #0x10
    b078:	bl	acc8 <pipeline_peekline@@Base+0xa90>
    b07c:	ldp	x29, x30, [sp, #48]
    b080:	add	sp, sp, #0x40
    b084:	ret
    b088:	sub	sp, sp, #0x30
    b08c:	stp	x29, x30, [sp, #32]
    b090:	add	x29, sp, #0x20
    b094:	mov	w2, #0x180                 	// #384
    b098:	stur	x0, [x29, #-8]
    b09c:	str	x1, [sp, #16]
    b0a0:	ldr	x8, [sp, #16]
    b0a4:	str	x8, [sp, #8]
    b0a8:	ldur	x0, [x29, #-8]
    b0ac:	ldr	x8, [sp, #8]
    b0b0:	ldr	w9, [x8]
    b0b4:	and	w9, w9, #0xfffffffc
    b0b8:	orr	w9, w9, #0x2
    b0bc:	orr	w9, w9, #0x40
    b0c0:	orr	w1, w9, #0x80
    b0c4:	bl	2a80 <open@plt>
    b0c8:	ldp	x29, x30, [sp, #32]
    b0cc:	add	sp, sp, #0x30
    b0d0:	ret
    b0d4:	sub	sp, sp, #0x20
    b0d8:	stp	x29, x30, [sp, #16]
    b0dc:	add	x29, sp, #0x10
    b0e0:	mov	w8, #0x1c0                 	// #448
    b0e4:	str	x0, [sp, #8]
    b0e8:	str	x1, [sp]
    b0ec:	ldr	x0, [sp, #8]
    b0f0:	mov	w1, w8
    b0f4:	bl	2e40 <mkdir@plt>
    b0f8:	ldp	x29, x30, [sp, #16]
    b0fc:	add	sp, sp, #0x20
    b100:	ret
    b104:	sub	sp, sp, #0xa0
    b108:	stp	x29, x30, [sp, #144]
    b10c:	add	x29, sp, #0x90
    b110:	mov	x8, sp
    b114:	stur	x0, [x29, #-8]
    b118:	stur	x1, [x29, #-16]
    b11c:	ldur	x0, [x29, #-8]
    b120:	mov	x1, x8
    b124:	bl	fdb8 <pipeline_peekline@@Base+0x5b80>
    b128:	cbz	w0, b13c <pipeline_peekline@@Base+0xf04>
    b12c:	bl	2e00 <__errno_location@plt>
    b130:	ldr	w8, [x0]
    b134:	cmp	w8, #0x4b
    b138:	b.ne	b148 <pipeline_peekline@@Base+0xf10>  // b.any
    b13c:	bl	2e00 <__errno_location@plt>
    b140:	mov	w8, #0x11                  	// #17
    b144:	str	w8, [x0]
    b148:	bl	2e00 <__errno_location@plt>
    b14c:	ldr	w8, [x0]
    b150:	mov	w9, #0xffffffff            	// #-1
    b154:	mov	w10, wzr
    b158:	cmp	w8, #0x2
    b15c:	csel	w0, w10, w9, eq  // eq = none
    b160:	ldp	x29, x30, [sp, #144]
    b164:	add	sp, sp, #0xa0
    b168:	ret
    b16c:	sub	sp, sp, #0x20
    b170:	stp	x29, x30, [sp, #16]
    b174:	add	x29, sp, #0x10
    b178:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
    b17c:	str	x0, [sp, #8]
    b180:	str	x1, [sp]
    b184:	ldr	x9, [sp]
    b188:	udiv	x8, x8, x9
    b18c:	ldr	x9, [sp, #8]
    b190:	cmp	x8, x9
    b194:	b.cs	b19c <pipeline_peekline@@Base+0xf64>  // b.hs, b.nlast
    b198:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b19c:	ldr	x8, [sp, #8]
    b1a0:	ldr	x9, [sp]
    b1a4:	mul	x0, x8, x9
    b1a8:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    b1ac:	ldp	x29, x30, [sp, #16]
    b1b0:	add	sp, sp, #0x20
    b1b4:	ret
    b1b8:	sub	sp, sp, #0x20
    b1bc:	stp	x29, x30, [sp, #16]
    b1c0:	add	x29, sp, #0x10
    b1c4:	str	x0, [sp, #8]
    b1c8:	ldr	x0, [sp, #8]
    b1cc:	bl	2a70 <malloc@plt>
    b1d0:	str	x0, [sp]
    b1d4:	ldr	x8, [sp]
    b1d8:	cbnz	x8, b1e8 <pipeline_peekline@@Base+0xfb0>
    b1dc:	ldr	x8, [sp, #8]
    b1e0:	cbz	x8, b1e8 <pipeline_peekline@@Base+0xfb0>
    b1e4:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b1e8:	ldr	x0, [sp]
    b1ec:	ldp	x29, x30, [sp, #16]
    b1f0:	add	sp, sp, #0x20
    b1f4:	ret
    b1f8:	sub	sp, sp, #0x30
    b1fc:	stp	x29, x30, [sp, #32]
    b200:	add	x29, sp, #0x20
    b204:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
    b208:	stur	x0, [x29, #-8]
    b20c:	str	x1, [sp, #16]
    b210:	str	x2, [sp, #8]
    b214:	ldr	x9, [sp, #8]
    b218:	udiv	x8, x8, x9
    b21c:	ldr	x9, [sp, #16]
    b220:	cmp	x8, x9
    b224:	b.cs	b22c <pipeline_peekline@@Base+0xff4>  // b.hs, b.nlast
    b228:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b22c:	ldur	x0, [x29, #-8]
    b230:	ldr	x8, [sp, #16]
    b234:	ldr	x9, [sp, #8]
    b238:	mul	x1, x8, x9
    b23c:	bl	b24c <pipeline_peekline@@Base+0x1014>
    b240:	ldp	x29, x30, [sp, #32]
    b244:	add	sp, sp, #0x30
    b248:	ret
    b24c:	sub	sp, sp, #0x30
    b250:	stp	x29, x30, [sp, #32]
    b254:	add	x29, sp, #0x20
    b258:	str	x0, [sp, #16]
    b25c:	str	x1, [sp, #8]
    b260:	ldr	x8, [sp, #8]
    b264:	cbnz	x8, b284 <pipeline_peekline@@Base+0x104c>
    b268:	ldr	x8, [sp, #16]
    b26c:	cbz	x8, b284 <pipeline_peekline@@Base+0x104c>
    b270:	ldr	x0, [sp, #16]
    b274:	bl	2c00 <free@plt>
    b278:	mov	x8, xzr
    b27c:	stur	x8, [x29, #-8]
    b280:	b	b2b0 <pipeline_peekline@@Base+0x1078>
    b284:	ldr	x0, [sp, #16]
    b288:	ldr	x1, [sp, #8]
    b28c:	bl	2af0 <realloc@plt>
    b290:	str	x0, [sp, #16]
    b294:	ldr	x8, [sp, #16]
    b298:	cbnz	x8, b2a8 <pipeline_peekline@@Base+0x1070>
    b29c:	ldr	x8, [sp, #8]
    b2a0:	cbz	x8, b2a8 <pipeline_peekline@@Base+0x1070>
    b2a4:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b2a8:	ldr	x8, [sp, #16]
    b2ac:	stur	x8, [x29, #-8]
    b2b0:	ldur	x0, [x29, #-8]
    b2b4:	ldp	x29, x30, [sp, #32]
    b2b8:	add	sp, sp, #0x30
    b2bc:	ret
    b2c0:	sub	sp, sp, #0x30
    b2c4:	stp	x29, x30, [sp, #32]
    b2c8:	add	x29, sp, #0x20
    b2cc:	stur	x0, [x29, #-8]
    b2d0:	str	x1, [sp, #16]
    b2d4:	str	x2, [sp, #8]
    b2d8:	ldr	x8, [sp, #16]
    b2dc:	ldr	x8, [x8]
    b2e0:	str	x8, [sp]
    b2e4:	ldur	x8, [x29, #-8]
    b2e8:	cbnz	x8, b344 <pipeline_peekline@@Base+0x110c>
    b2ec:	ldr	x8, [sp]
    b2f0:	cbnz	x8, b324 <pipeline_peekline@@Base+0x10ec>
    b2f4:	ldr	x8, [sp, #8]
    b2f8:	mov	x9, #0x80                  	// #128
    b2fc:	udiv	x8, x9, x8
    b300:	str	x8, [sp]
    b304:	ldr	x8, [sp]
    b308:	cmp	x8, #0x0
    b30c:	cset	w10, ne  // ne = any
    b310:	eor	w10, w10, #0x1
    b314:	and	w10, w10, #0x1
    b318:	ldr	x8, [sp]
    b31c:	add	x8, x8, w10, sxtw
    b320:	str	x8, [sp]
    b324:	ldr	x8, [sp, #8]
    b328:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    b32c:	udiv	x8, x9, x8
    b330:	ldr	x9, [sp]
    b334:	cmp	x8, x9
    b338:	b.cs	b340 <pipeline_peekline@@Base+0x1108>  // b.hs, b.nlast
    b33c:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b340:	b	b380 <pipeline_peekline@@Base+0x1148>
    b344:	ldr	x8, [sp, #8]
    b348:	mov	x9, #0x5555555555555555    	// #6148914691236517205
    b34c:	movk	x9, #0x5554
    b350:	udiv	x8, x9, x8
    b354:	ldr	x9, [sp]
    b358:	cmp	x8, x9
    b35c:	b.hi	b364 <pipeline_peekline@@Base+0x112c>  // b.pmore
    b360:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b364:	ldr	x8, [sp]
    b368:	mov	x9, #0x2                   	// #2
    b36c:	udiv	x8, x8, x9
    b370:	add	x8, x8, #0x1
    b374:	ldr	x9, [sp]
    b378:	add	x8, x9, x8
    b37c:	str	x8, [sp]
    b380:	ldr	x8, [sp]
    b384:	ldr	x9, [sp, #16]
    b388:	str	x8, [x9]
    b38c:	ldur	x0, [x29, #-8]
    b390:	ldr	x8, [sp]
    b394:	ldr	x9, [sp, #8]
    b398:	mul	x1, x8, x9
    b39c:	bl	b24c <pipeline_peekline@@Base+0x1014>
    b3a0:	ldp	x29, x30, [sp, #32]
    b3a4:	add	sp, sp, #0x30
    b3a8:	ret
    b3ac:	sub	sp, sp, #0x20
    b3b0:	stp	x29, x30, [sp, #16]
    b3b4:	add	x29, sp, #0x10
    b3b8:	str	x0, [sp, #8]
    b3bc:	ldr	x0, [sp, #8]
    b3c0:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    b3c4:	ldp	x29, x30, [sp, #16]
    b3c8:	add	sp, sp, #0x20
    b3cc:	ret
    b3d0:	sub	sp, sp, #0x20
    b3d4:	stp	x29, x30, [sp, #16]
    b3d8:	add	x29, sp, #0x10
    b3dc:	mov	x2, #0x1                   	// #1
    b3e0:	str	x0, [sp, #8]
    b3e4:	str	x1, [sp]
    b3e8:	ldr	x0, [sp, #8]
    b3ec:	ldr	x1, [sp]
    b3f0:	bl	b2c0 <pipeline_peekline@@Base+0x1088>
    b3f4:	ldp	x29, x30, [sp, #16]
    b3f8:	add	sp, sp, #0x20
    b3fc:	ret
    b400:	sub	sp, sp, #0x20
    b404:	stp	x29, x30, [sp, #16]
    b408:	add	x29, sp, #0x10
    b40c:	str	x0, [sp, #8]
    b410:	ldr	x0, [sp, #8]
    b414:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    b418:	ldr	x2, [sp, #8]
    b41c:	str	x0, [sp]
    b420:	mov	w8, wzr
    b424:	mov	w1, w8
    b428:	bl	2aa0 <memset@plt>
    b42c:	ldr	x0, [sp]
    b430:	ldp	x29, x30, [sp, #16]
    b434:	add	sp, sp, #0x20
    b438:	ret
    b43c:	sub	sp, sp, #0x30
    b440:	stp	x29, x30, [sp, #32]
    b444:	add	x29, sp, #0x20
    b448:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
    b44c:	stur	x0, [x29, #-8]
    b450:	str	x1, [sp, #16]
    b454:	ldr	x9, [sp, #16]
    b458:	udiv	x8, x8, x9
    b45c:	ldur	x9, [x29, #-8]
    b460:	cmp	x8, x9
    b464:	b.cc	b47c <pipeline_peekline@@Base+0x1244>  // b.lo, b.ul, b.last
    b468:	ldur	x0, [x29, #-8]
    b46c:	ldr	x1, [sp, #16]
    b470:	bl	2ae0 <calloc@plt>
    b474:	str	x0, [sp, #8]
    b478:	cbnz	x0, b480 <pipeline_peekline@@Base+0x1248>
    b47c:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b480:	ldr	x0, [sp, #8]
    b484:	ldp	x29, x30, [sp, #32]
    b488:	add	sp, sp, #0x30
    b48c:	ret
    b490:	sub	sp, sp, #0x30
    b494:	stp	x29, x30, [sp, #32]
    b498:	add	x29, sp, #0x20
    b49c:	stur	x0, [x29, #-8]
    b4a0:	str	x1, [sp, #16]
    b4a4:	ldr	x0, [sp, #16]
    b4a8:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    b4ac:	ldur	x1, [x29, #-8]
    b4b0:	ldr	x2, [sp, #16]
    b4b4:	str	x0, [sp, #8]
    b4b8:	bl	2870 <memcpy@plt>
    b4bc:	ldr	x0, [sp, #8]
    b4c0:	ldp	x29, x30, [sp, #32]
    b4c4:	add	sp, sp, #0x30
    b4c8:	ret
    b4cc:	sub	sp, sp, #0x20
    b4d0:	stp	x29, x30, [sp, #16]
    b4d4:	add	x29, sp, #0x10
    b4d8:	str	x0, [sp, #8]
    b4dc:	ldr	x0, [sp, #8]
    b4e0:	ldr	x8, [sp, #8]
    b4e4:	str	x0, [sp]
    b4e8:	mov	x0, x8
    b4ec:	bl	28a0 <strlen@plt>
    b4f0:	add	x1, x0, #0x1
    b4f4:	ldr	x0, [sp]
    b4f8:	bl	b490 <pipeline_peekline@@Base+0x1258>
    b4fc:	ldp	x29, x30, [sp, #16]
    b500:	add	sp, sp, #0x20
    b504:	ret
    b508:	stp	x29, x30, [sp, #-16]!
    b50c:	mov	x29, sp
    b510:	adrp	x8, 20000 <pipeline_peekline@@Base+0x15dc8>
    b514:	ldr	x8, [x8, #4048]
    b518:	mov	w9, wzr
    b51c:	adrp	x2, 10000 <pipeline_peekline@@Base+0x5dc8>
    b520:	add	x2, x2, #0x125
    b524:	adrp	x3, 10000 <pipeline_peekline@@Base+0x5dc8>
    b528:	add	x3, x3, #0x740
    b52c:	ldr	w0, [x8]
    b530:	mov	w1, w9
    b534:	bl	28e0 <error@plt>
    b538:	bl	2b80 <abort@plt>
    b53c:	sub	sp, sp, #0x20
    b540:	str	x0, [sp, #24]
    b544:	str	x1, [sp, #16]
    b548:	ldr	x8, [sp, #24]
    b54c:	ldr	x9, [sp, #16]
    b550:	add	x8, x8, x9
    b554:	str	x8, [sp, #8]
    b558:	ldr	x8, [sp, #8]
    b55c:	ldr	x9, [sp, #24]
    b560:	cmp	x8, x9
    b564:	b.cc	b574 <pipeline_peekline@@Base+0x133c>  // b.lo, b.ul, b.last
    b568:	ldr	x8, [sp, #8]
    b56c:	str	x8, [sp]
    b570:	b	b57c <pipeline_peekline@@Base+0x1344>
    b574:	mov	x8, #0xffffffffffffffff    	// #-1
    b578:	str	x8, [sp]
    b57c:	ldr	x8, [sp]
    b580:	mov	x0, x8
    b584:	add	sp, sp, #0x20
    b588:	ret
    b58c:	sub	sp, sp, #0x30
    b590:	stp	x29, x30, [sp, #32]
    b594:	add	x29, sp, #0x20
    b598:	stur	x0, [x29, #-8]
    b59c:	str	x1, [sp, #16]
    b5a0:	str	x2, [sp, #8]
    b5a4:	ldur	x0, [x29, #-8]
    b5a8:	ldr	x1, [sp, #16]
    b5ac:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b5b0:	ldr	x1, [sp, #8]
    b5b4:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b5b8:	ldp	x29, x30, [sp, #32]
    b5bc:	add	sp, sp, #0x30
    b5c0:	ret
    b5c4:	sub	sp, sp, #0x30
    b5c8:	stp	x29, x30, [sp, #32]
    b5cc:	add	x29, sp, #0x20
    b5d0:	stur	x0, [x29, #-8]
    b5d4:	str	x1, [sp, #16]
    b5d8:	str	x2, [sp, #8]
    b5dc:	str	x3, [sp]
    b5e0:	ldur	x0, [x29, #-8]
    b5e4:	ldr	x1, [sp, #16]
    b5e8:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b5ec:	ldr	x1, [sp, #8]
    b5f0:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b5f4:	ldr	x1, [sp]
    b5f8:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b5fc:	ldp	x29, x30, [sp, #32]
    b600:	add	sp, sp, #0x30
    b604:	ret
    b608:	sub	sp, sp, #0x20
    b60c:	str	x0, [sp, #24]
    b610:	str	x1, [sp, #16]
    b614:	ldr	x8, [sp, #24]
    b618:	ldr	x9, [sp, #16]
    b61c:	cmp	x8, x9
    b620:	b.cc	b630 <pipeline_peekline@@Base+0x13f8>  // b.lo, b.ul, b.last
    b624:	ldr	x8, [sp, #24]
    b628:	str	x8, [sp, #8]
    b62c:	b	b638 <pipeline_peekline@@Base+0x1400>
    b630:	ldr	x8, [sp, #16]
    b634:	str	x8, [sp, #8]
    b638:	ldr	x8, [sp, #8]
    b63c:	mov	x0, x8
    b640:	add	sp, sp, #0x20
    b644:	ret
    b648:	sub	sp, sp, #0x30
    b64c:	stp	x29, x30, [sp, #32]
    b650:	add	x29, sp, #0x20
    b654:	stur	x0, [x29, #-8]
    b658:	str	x1, [sp, #16]
    b65c:	ldur	x0, [x29, #-8]
    b660:	ldr	x1, [sp, #16]
    b664:	bl	2c30 <strndup@plt>
    b668:	str	x0, [sp, #8]
    b66c:	ldr	x8, [sp, #8]
    b670:	cbnz	x8, b678 <pipeline_peekline@@Base+0x1440>
    b674:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b678:	ldr	x0, [sp, #8]
    b67c:	ldp	x29, x30, [sp, #32]
    b680:	add	sp, sp, #0x30
    b684:	ret
    b688:	sub	sp, sp, #0x90
    b68c:	stp	x29, x30, [sp, #128]
    b690:	add	x29, sp, #0x80
    b694:	stur	x0, [x29, #-16]
    b698:	stur	xzr, [x29, #-32]
    b69c:	ldur	x8, [x29, #-16]
    b6a0:	stur	x8, [x29, #-40]
    b6a4:	str	x1, [sp, #8]
    b6a8:	ldur	x8, [x29, #-40]
    b6ac:	ldrb	w9, [x8]
    b6b0:	cbnz	w9, b6dc <pipeline_peekline@@Base+0x14a4>
    b6b4:	ldur	x0, [x29, #-32]
    b6b8:	ldr	x8, [sp, #8]
    b6bc:	ldr	q0, [x8]
    b6c0:	add	x1, sp, #0x30
    b6c4:	str	q0, [sp, #48]
    b6c8:	ldr	q0, [x8, #16]
    b6cc:	str	q0, [sp, #64]
    b6d0:	bl	b794 <pipeline_peekline@@Base+0x155c>
    b6d4:	stur	x0, [x29, #-8]
    b6d8:	b	b784 <pipeline_peekline@@Base+0x154c>
    b6dc:	ldur	x8, [x29, #-40]
    b6e0:	ldrb	w9, [x8]
    b6e4:	cmp	w9, #0x25
    b6e8:	b.eq	b6f0 <pipeline_peekline@@Base+0x14b8>  // b.none
    b6ec:	b	b72c <pipeline_peekline@@Base+0x14f4>
    b6f0:	ldur	x8, [x29, #-40]
    b6f4:	add	x8, x8, #0x1
    b6f8:	stur	x8, [x29, #-40]
    b6fc:	ldur	x8, [x29, #-40]
    b700:	ldrb	w9, [x8]
    b704:	cmp	w9, #0x73
    b708:	b.eq	b710 <pipeline_peekline@@Base+0x14d8>  // b.none
    b70c:	b	b72c <pipeline_peekline@@Base+0x14f4>
    b710:	ldur	x8, [x29, #-40]
    b714:	add	x8, x8, #0x1
    b718:	stur	x8, [x29, #-40]
    b71c:	ldur	x8, [x29, #-32]
    b720:	add	x8, x8, #0x1
    b724:	stur	x8, [x29, #-32]
    b728:	b	b6a8 <pipeline_peekline@@Base+0x1470>
    b72c:	ldur	x1, [x29, #-16]
    b730:	ldr	x8, [sp, #8]
    b734:	ldr	q0, [x8]
    b738:	add	x2, sp, #0x10
    b73c:	str	q0, [sp, #16]
    b740:	ldr	q0, [x8, #16]
    b744:	str	q0, [sp, #32]
    b748:	sub	x0, x29, #0x18
    b74c:	bl	2c20 <vasprintf@plt>
    b750:	cmp	w0, #0x0
    b754:	cset	w9, ge  // ge = tcont
    b758:	tbnz	w9, #0, b77c <pipeline_peekline@@Base+0x1544>
    b75c:	bl	2e00 <__errno_location@plt>
    b760:	ldr	w8, [x0]
    b764:	cmp	w8, #0xc
    b768:	b.ne	b770 <pipeline_peekline@@Base+0x1538>  // b.any
    b76c:	bl	b508 <pipeline_peekline@@Base+0x12d0>
    b770:	mov	x8, xzr
    b774:	stur	x8, [x29, #-8]
    b778:	b	b784 <pipeline_peekline@@Base+0x154c>
    b77c:	ldur	x8, [x29, #-24]
    b780:	stur	x8, [x29, #-8]
    b784:	ldur	x0, [x29, #-8]
    b788:	ldp	x29, x30, [sp, #128]
    b78c:	add	sp, sp, #0x90
    b790:	ret
    b794:	sub	sp, sp, #0xd0
    b798:	stp	x29, x30, [sp, #192]
    b79c:	add	x29, sp, #0xc0
    b7a0:	stur	x0, [x29, #-16]
    b7a4:	mov	x8, xzr
    b7a8:	stur	x8, [x29, #-72]
    b7ac:	ldr	q0, [x1]
    b7b0:	ldr	q1, [x1, #16]
    b7b4:	stur	q1, [x29, #-48]
    b7b8:	stur	q0, [x29, #-64]
    b7bc:	ldur	x8, [x29, #-16]
    b7c0:	stur	x8, [x29, #-80]
    b7c4:	str	x1, [sp, #72]
    b7c8:	b	b7cc <pipeline_peekline@@Base+0x1594>
    b7cc:	ldur	x8, [x29, #-80]
    b7d0:	cbz	x8, b888 <pipeline_peekline@@Base+0x1650>
    b7d4:	b	b7d8 <pipeline_peekline@@Base+0x15a0>
    b7d8:	sub	x8, x29, #0x40
    b7dc:	add	x8, x8, #0x18
    b7e0:	ldur	w9, [x29, #-40]
    b7e4:	mov	w10, w9
    b7e8:	str	x8, [sp, #64]
    b7ec:	str	w10, [sp, #60]
    b7f0:	tbz	w9, #31, b828 <pipeline_peekline@@Base+0x15f0>
    b7f4:	b	b7f8 <pipeline_peekline@@Base+0x15c0>
    b7f8:	ldr	w8, [sp, #60]
    b7fc:	add	w9, w8, #0x8
    b800:	ldr	x10, [sp, #64]
    b804:	str	w9, [x10]
    b808:	subs	w9, w9, #0x0
    b80c:	b.gt	b828 <pipeline_peekline@@Base+0x15f0>
    b810:	b	b814 <pipeline_peekline@@Base+0x15dc>
    b814:	ldur	x8, [x29, #-56]
    b818:	ldr	w9, [sp, #60]
    b81c:	add	x8, x8, w9, sxtw
    b820:	str	x8, [sp, #48]
    b824:	b	b83c <pipeline_peekline@@Base+0x1604>
    b828:	ldur	x8, [x29, #-64]
    b82c:	add	x9, x8, #0x8
    b830:	stur	x9, [x29, #-64]
    b834:	str	x8, [sp, #48]
    b838:	b	b83c <pipeline_peekline@@Base+0x1604>
    b83c:	ldr	x8, [sp, #48]
    b840:	ldr	x8, [x8]
    b844:	str	x8, [sp, #96]
    b848:	ldur	x0, [x29, #-72]
    b84c:	ldr	x8, [sp, #96]
    b850:	str	x0, [sp, #40]
    b854:	mov	x0, x8
    b858:	bl	28a0 <strlen@plt>
    b85c:	ldr	x8, [sp, #40]
    b860:	str	x0, [sp, #32]
    b864:	mov	x0, x8
    b868:	ldr	x1, [sp, #32]
    b86c:	bl	b53c <pipeline_peekline@@Base+0x1304>
    b870:	stur	x0, [x29, #-72]
    b874:	b	b878 <pipeline_peekline@@Base+0x1640>
    b878:	ldur	x8, [x29, #-80]
    b87c:	subs	x8, x8, #0x1
    b880:	stur	x8, [x29, #-80]
    b884:	b	b7cc <pipeline_peekline@@Base+0x1594>
    b888:	ldur	x8, [x29, #-72]
    b88c:	adds	x8, x8, #0x1
    b890:	b.eq	b8a8 <pipeline_peekline@@Base+0x1670>  // b.none
    b894:	b	b898 <pipeline_peekline@@Base+0x1660>
    b898:	ldur	x8, [x29, #-72]
    b89c:	lsr	x8, x8, #31
    b8a0:	cbz	x8, b8c0 <pipeline_peekline@@Base+0x1688>
    b8a4:	b	b8a8 <pipeline_peekline@@Base+0x1670>
    b8a8:	bl	2e00 <__errno_location@plt>
    b8ac:	mov	w8, #0x4b                  	// #75
    b8b0:	str	w8, [x0]
    b8b4:	mov	x9, xzr
    b8b8:	stur	x9, [x29, #-8]
    b8bc:	b	b9bc <pipeline_peekline@@Base+0x1784>
    b8c0:	ldur	x8, [x29, #-72]
    b8c4:	add	x0, x8, #0x1
    b8c8:	bl	b1b8 <pipeline_peekline@@Base+0xf80>
    b8cc:	stur	x0, [x29, #-24]
    b8d0:	ldur	x8, [x29, #-24]
    b8d4:	stur	x8, [x29, #-88]
    b8d8:	ldur	x8, [x29, #-16]
    b8dc:	stur	x8, [x29, #-80]
    b8e0:	b	b8e4 <pipeline_peekline@@Base+0x16ac>
    b8e4:	ldur	x8, [x29, #-80]
    b8e8:	cbz	x8, b9a4 <pipeline_peekline@@Base+0x176c>
    b8ec:	b	b8f0 <pipeline_peekline@@Base+0x16b8>
    b8f0:	ldr	x8, [sp, #72]
    b8f4:	ldr	w9, [x8, #24]!
    b8f8:	mov	w10, w9
    b8fc:	str	x8, [sp, #24]
    b900:	str	w10, [sp, #20]
    b904:	tbz	w9, #31, b940 <pipeline_peekline@@Base+0x1708>
    b908:	b	b90c <pipeline_peekline@@Base+0x16d4>
    b90c:	ldr	w8, [sp, #20]
    b910:	add	w9, w8, #0x8
    b914:	ldr	x10, [sp, #24]
    b918:	str	w9, [x10]
    b91c:	subs	w9, w9, #0x0
    b920:	b.gt	b940 <pipeline_peekline@@Base+0x1708>
    b924:	b	b928 <pipeline_peekline@@Base+0x16f0>
    b928:	ldr	x8, [sp, #72]
    b92c:	ldr	x9, [x8, #8]
    b930:	ldr	w10, [sp, #20]
    b934:	add	x9, x9, w10, sxtw
    b938:	str	x9, [sp, #8]
    b93c:	b	b958 <pipeline_peekline@@Base+0x1720>
    b940:	ldr	x8, [sp, #72]
    b944:	ldr	x9, [x8]
    b948:	add	x10, x9, #0x8
    b94c:	str	x10, [x8]
    b950:	str	x9, [sp, #8]
    b954:	b	b958 <pipeline_peekline@@Base+0x1720>
    b958:	ldr	x8, [sp, #8]
    b95c:	ldr	x8, [x8]
    b960:	str	x8, [sp, #88]
    b964:	ldr	x0, [sp, #88]
    b968:	bl	28a0 <strlen@plt>
    b96c:	str	x0, [sp, #80]
    b970:	ldur	x0, [x29, #-88]
    b974:	ldr	x1, [sp, #88]
    b978:	ldr	x2, [sp, #80]
    b97c:	bl	2870 <memcpy@plt>
    b980:	ldr	x8, [sp, #80]
    b984:	ldur	x9, [x29, #-88]
    b988:	add	x8, x9, x8
    b98c:	stur	x8, [x29, #-88]
    b990:	b	b994 <pipeline_peekline@@Base+0x175c>
    b994:	ldur	x8, [x29, #-80]
    b998:	subs	x8, x8, #0x1
    b99c:	stur	x8, [x29, #-80]
    b9a0:	b	b8e4 <pipeline_peekline@@Base+0x16ac>
    b9a4:	ldur	x8, [x29, #-88]
    b9a8:	mov	w9, wzr
    b9ac:	strb	w9, [x8]
    b9b0:	ldur	x8, [x29, #-24]
    b9b4:	stur	x8, [x29, #-8]
    b9b8:	b	b9bc <pipeline_peekline@@Base+0x1784>
    b9bc:	ldur	x0, [x29, #-8]
    b9c0:	ldp	x29, x30, [sp, #192]
    b9c4:	add	sp, sp, #0xd0
    b9c8:	ret
    b9cc:	sub	sp, sp, #0x130
    b9d0:	stp	x29, x30, [sp, #272]
    b9d4:	str	x28, [sp, #288]
    b9d8:	add	x29, sp, #0x110
    b9dc:	sub	x8, x29, #0x28
    b9e0:	str	q7, [sp, #112]
    b9e4:	str	q6, [sp, #96]
    b9e8:	str	q5, [sp, #80]
    b9ec:	str	q4, [sp, #64]
    b9f0:	str	q3, [sp, #48]
    b9f4:	str	q2, [sp, #32]
    b9f8:	str	q1, [sp, #16]
    b9fc:	str	q0, [sp]
    ba00:	str	x7, [sp, #184]
    ba04:	str	x6, [sp, #176]
    ba08:	str	x5, [sp, #168]
    ba0c:	str	x4, [sp, #160]
    ba10:	str	x3, [sp, #152]
    ba14:	str	x2, [sp, #144]
    ba18:	str	x1, [sp, #136]
    ba1c:	stur	x0, [x29, #-8]
    ba20:	mov	w9, #0xffffff80            	// #-128
    ba24:	stur	w9, [x29, #-12]
    ba28:	mov	w9, #0xffffffc8            	// #-56
    ba2c:	stur	w9, [x29, #-16]
    ba30:	mov	x10, sp
    ba34:	add	x10, x10, #0x80
    ba38:	stur	x10, [x29, #-24]
    ba3c:	add	x10, sp, #0x88
    ba40:	add	x10, x10, #0x38
    ba44:	stur	x10, [x29, #-32]
    ba48:	add	x10, x29, #0x20
    ba4c:	stur	x10, [x29, #-40]
    ba50:	ldur	x0, [x29, #-8]
    ba54:	ldr	q0, [x8]
    ba58:	ldr	q1, [x8, #16]
    ba5c:	stur	q1, [x29, #-64]
    ba60:	stur	q0, [x29, #-80]
    ba64:	sub	x1, x29, #0x50
    ba68:	bl	b688 <pipeline_peekline@@Base+0x1450>
    ba6c:	stur	x0, [x29, #-48]
    ba70:	ldur	x0, [x29, #-48]
    ba74:	ldr	x28, [sp, #288]
    ba78:	ldp	x29, x30, [sp, #272]
    ba7c:	add	sp, sp, #0x130
    ba80:	ret
    ba84:	sub	sp, sp, #0x130
    ba88:	stp	x29, x30, [sp, #272]
    ba8c:	str	x28, [sp, #288]
    ba90:	add	x29, sp, #0x110
    ba94:	sub	x8, x29, #0x38
    ba98:	str	q7, [sp, #112]
    ba9c:	str	q6, [sp, #96]
    baa0:	str	q5, [sp, #80]
    baa4:	str	q4, [sp, #64]
    baa8:	str	q3, [sp, #48]
    baac:	str	q2, [sp, #32]
    bab0:	str	q1, [sp, #16]
    bab4:	str	q0, [sp]
    bab8:	str	x7, [sp, #168]
    babc:	str	x6, [sp, #160]
    bac0:	str	x5, [sp, #152]
    bac4:	str	x4, [sp, #144]
    bac8:	str	x3, [sp, #136]
    bacc:	stur	x0, [x29, #-8]
    bad0:	stur	x1, [x29, #-16]
    bad4:	stur	x2, [x29, #-24]
    bad8:	mov	w9, #0xffffff80            	// #-128
    badc:	stur	w9, [x29, #-28]
    bae0:	mov	w9, #0xffffffd8            	// #-40
    bae4:	stur	w9, [x29, #-32]
    bae8:	mov	x10, sp
    baec:	add	x10, x10, #0x80
    baf0:	stur	x10, [x29, #-40]
    baf4:	add	x10, sp, #0x88
    baf8:	add	x10, x10, #0x28
    bafc:	stur	x10, [x29, #-48]
    bb00:	add	x10, x29, #0x20
    bb04:	stur	x10, [x29, #-56]
    bb08:	ldur	x0, [x29, #-8]
    bb0c:	ldur	x1, [x29, #-16]
    bb10:	ldur	x2, [x29, #-24]
    bb14:	ldr	q0, [x8]
    bb18:	ldr	q1, [x8, #16]
    bb1c:	stur	q1, [x29, #-80]
    bb20:	stur	q0, [x29, #-96]
    bb24:	sub	x3, x29, #0x60
    bb28:	bl	dbc0 <pipeline_peekline@@Base+0x3988>
    bb2c:	stur	x0, [x29, #-64]
    bb30:	ldur	x0, [x29, #-64]
    bb34:	ldr	x28, [sp, #288]
    bb38:	ldp	x29, x30, [sp, #272]
    bb3c:	add	sp, sp, #0x130
    bb40:	ret
    bb44:	sub	sp, sp, #0x1a0
    bb48:	str	x29, [sp, #400]
    bb4c:	str	x1, [sp, #384]
    bb50:	str	xzr, [sp, #376]
    bb54:	ldr	x8, [sp, #384]
    bb58:	ldr	x8, [x8, #8]
    bb5c:	str	x8, [sp, #368]
    bb60:	str	x0, [sp, #360]
    bb64:	ldr	x8, [sp, #376]
    bb68:	ldr	x9, [sp, #384]
    bb6c:	ldr	x9, [x9]
    bb70:	cmp	x8, x9
    bb74:	b.cs	c668 <pipeline_peekline@@Base+0x2430>  // b.hs, b.nlast
    bb78:	ldr	x8, [sp, #368]
    bb7c:	ldr	w9, [x8]
    bb80:	subs	w9, w9, #0x1
    bb84:	mov	w8, w9
    bb88:	ubfx	x8, x8, #0, #32
    bb8c:	cmp	x8, #0x15
    bb90:	str	x8, [sp, #352]
    bb94:	b.hi	c640 <pipeline_peekline@@Base+0x2408>  // b.pmore
    bb98:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    bb9c:	add	x8, x8, #0x754
    bba0:	ldr	x11, [sp, #352]
    bba4:	ldrsw	x10, [x8, x11, lsl #2]
    bba8:	add	x9, x8, x10
    bbac:	br	x9
    bbb0:	ldr	x8, [sp, #360]
    bbb4:	ldrsw	x9, [x8, #24]
    bbb8:	mov	w10, w9
    bbbc:	cmp	w10, #0x0
    bbc0:	cset	w10, ge  // ge = tcont
    bbc4:	str	x9, [sp, #344]
    bbc8:	tbnz	w10, #0, bc00 <pipeline_peekline@@Base+0x19c8>
    bbcc:	ldr	x8, [sp, #344]
    bbd0:	add	w8, w8, #0x8
    bbd4:	ldr	x9, [sp, #360]
    bbd8:	str	w8, [x9, #24]
    bbdc:	cmp	w8, #0x0
    bbe0:	cset	w8, gt
    bbe4:	tbnz	w8, #0, bc00 <pipeline_peekline@@Base+0x19c8>
    bbe8:	ldr	x8, [sp, #360]
    bbec:	ldr	x9, [x8, #8]
    bbf0:	ldr	x10, [sp, #344]
    bbf4:	add	x9, x9, x10
    bbf8:	str	x9, [sp, #336]
    bbfc:	b	bc14 <pipeline_peekline@@Base+0x19dc>
    bc00:	ldr	x8, [sp, #360]
    bc04:	ldr	x9, [x8]
    bc08:	add	x10, x9, #0x8
    bc0c:	str	x10, [x8]
    bc10:	str	x9, [sp, #336]
    bc14:	ldr	x8, [sp, #336]
    bc18:	ldr	w9, [x8]
    bc1c:	ldr	x8, [sp, #368]
    bc20:	strb	w9, [x8, #16]
    bc24:	b	c64c <pipeline_peekline@@Base+0x2414>
    bc28:	ldr	x8, [sp, #360]
    bc2c:	ldrsw	x9, [x8, #24]
    bc30:	mov	w10, w9
    bc34:	cmp	w10, #0x0
    bc38:	cset	w10, ge  // ge = tcont
    bc3c:	str	x9, [sp, #328]
    bc40:	tbnz	w10, #0, bc78 <pipeline_peekline@@Base+0x1a40>
    bc44:	ldr	x8, [sp, #328]
    bc48:	add	w8, w8, #0x8
    bc4c:	ldr	x9, [sp, #360]
    bc50:	str	w8, [x9, #24]
    bc54:	cmp	w8, #0x0
    bc58:	cset	w8, gt
    bc5c:	tbnz	w8, #0, bc78 <pipeline_peekline@@Base+0x1a40>
    bc60:	ldr	x8, [sp, #360]
    bc64:	ldr	x9, [x8, #8]
    bc68:	ldr	x10, [sp, #328]
    bc6c:	add	x9, x9, x10
    bc70:	str	x9, [sp, #320]
    bc74:	b	bc8c <pipeline_peekline@@Base+0x1a54>
    bc78:	ldr	x8, [sp, #360]
    bc7c:	ldr	x9, [x8]
    bc80:	add	x10, x9, #0x8
    bc84:	str	x10, [x8]
    bc88:	str	x9, [sp, #320]
    bc8c:	ldr	x8, [sp, #320]
    bc90:	ldr	w9, [x8]
    bc94:	ldr	x8, [sp, #368]
    bc98:	strb	w9, [x8, #16]
    bc9c:	b	c64c <pipeline_peekline@@Base+0x2414>
    bca0:	ldr	x8, [sp, #360]
    bca4:	ldrsw	x9, [x8, #24]
    bca8:	mov	w10, w9
    bcac:	cmp	w10, #0x0
    bcb0:	cset	w10, ge  // ge = tcont
    bcb4:	str	x9, [sp, #312]
    bcb8:	tbnz	w10, #0, bcf0 <pipeline_peekline@@Base+0x1ab8>
    bcbc:	ldr	x8, [sp, #312]
    bcc0:	add	w8, w8, #0x8
    bcc4:	ldr	x9, [sp, #360]
    bcc8:	str	w8, [x9, #24]
    bccc:	cmp	w8, #0x0
    bcd0:	cset	w8, gt
    bcd4:	tbnz	w8, #0, bcf0 <pipeline_peekline@@Base+0x1ab8>
    bcd8:	ldr	x8, [sp, #360]
    bcdc:	ldr	x9, [x8, #8]
    bce0:	ldr	x10, [sp, #312]
    bce4:	add	x9, x9, x10
    bce8:	str	x9, [sp, #304]
    bcec:	b	bd04 <pipeline_peekline@@Base+0x1acc>
    bcf0:	ldr	x8, [sp, #360]
    bcf4:	ldr	x9, [x8]
    bcf8:	add	x10, x9, #0x8
    bcfc:	str	x10, [x8]
    bd00:	str	x9, [sp, #304]
    bd04:	ldr	x8, [sp, #304]
    bd08:	ldr	w9, [x8]
    bd0c:	ldr	x8, [sp, #368]
    bd10:	strh	w9, [x8, #16]
    bd14:	b	c64c <pipeline_peekline@@Base+0x2414>
    bd18:	ldr	x8, [sp, #360]
    bd1c:	ldrsw	x9, [x8, #24]
    bd20:	mov	w10, w9
    bd24:	cmp	w10, #0x0
    bd28:	cset	w10, ge  // ge = tcont
    bd2c:	str	x9, [sp, #296]
    bd30:	tbnz	w10, #0, bd68 <pipeline_peekline@@Base+0x1b30>
    bd34:	ldr	x8, [sp, #296]
    bd38:	add	w8, w8, #0x8
    bd3c:	ldr	x9, [sp, #360]
    bd40:	str	w8, [x9, #24]
    bd44:	cmp	w8, #0x0
    bd48:	cset	w8, gt
    bd4c:	tbnz	w8, #0, bd68 <pipeline_peekline@@Base+0x1b30>
    bd50:	ldr	x8, [sp, #360]
    bd54:	ldr	x9, [x8, #8]
    bd58:	ldr	x10, [sp, #296]
    bd5c:	add	x9, x9, x10
    bd60:	str	x9, [sp, #288]
    bd64:	b	bd7c <pipeline_peekline@@Base+0x1b44>
    bd68:	ldr	x8, [sp, #360]
    bd6c:	ldr	x9, [x8]
    bd70:	add	x10, x9, #0x8
    bd74:	str	x10, [x8]
    bd78:	str	x9, [sp, #288]
    bd7c:	ldr	x8, [sp, #288]
    bd80:	ldr	w9, [x8]
    bd84:	ldr	x8, [sp, #368]
    bd88:	strh	w9, [x8, #16]
    bd8c:	b	c64c <pipeline_peekline@@Base+0x2414>
    bd90:	ldr	x8, [sp, #360]
    bd94:	ldrsw	x9, [x8, #24]
    bd98:	mov	w10, w9
    bd9c:	cmp	w10, #0x0
    bda0:	cset	w10, ge  // ge = tcont
    bda4:	str	x9, [sp, #280]
    bda8:	tbnz	w10, #0, bde0 <pipeline_peekline@@Base+0x1ba8>
    bdac:	ldr	x8, [sp, #280]
    bdb0:	add	w8, w8, #0x8
    bdb4:	ldr	x9, [sp, #360]
    bdb8:	str	w8, [x9, #24]
    bdbc:	cmp	w8, #0x0
    bdc0:	cset	w8, gt
    bdc4:	tbnz	w8, #0, bde0 <pipeline_peekline@@Base+0x1ba8>
    bdc8:	ldr	x8, [sp, #360]
    bdcc:	ldr	x9, [x8, #8]
    bdd0:	ldr	x10, [sp, #280]
    bdd4:	add	x9, x9, x10
    bdd8:	str	x9, [sp, #272]
    bddc:	b	bdf4 <pipeline_peekline@@Base+0x1bbc>
    bde0:	ldr	x8, [sp, #360]
    bde4:	ldr	x9, [x8]
    bde8:	add	x10, x9, #0x8
    bdec:	str	x10, [x8]
    bdf0:	str	x9, [sp, #272]
    bdf4:	ldr	x8, [sp, #272]
    bdf8:	ldr	w9, [x8]
    bdfc:	ldr	x8, [sp, #368]
    be00:	str	w9, [x8, #16]
    be04:	b	c64c <pipeline_peekline@@Base+0x2414>
    be08:	ldr	x8, [sp, #360]
    be0c:	ldrsw	x9, [x8, #24]
    be10:	mov	w10, w9
    be14:	cmp	w10, #0x0
    be18:	cset	w10, ge  // ge = tcont
    be1c:	str	x9, [sp, #264]
    be20:	tbnz	w10, #0, be58 <pipeline_peekline@@Base+0x1c20>
    be24:	ldr	x8, [sp, #264]
    be28:	add	w8, w8, #0x8
    be2c:	ldr	x9, [sp, #360]
    be30:	str	w8, [x9, #24]
    be34:	cmp	w8, #0x0
    be38:	cset	w8, gt
    be3c:	tbnz	w8, #0, be58 <pipeline_peekline@@Base+0x1c20>
    be40:	ldr	x8, [sp, #360]
    be44:	ldr	x9, [x8, #8]
    be48:	ldr	x10, [sp, #264]
    be4c:	add	x9, x9, x10
    be50:	str	x9, [sp, #256]
    be54:	b	be6c <pipeline_peekline@@Base+0x1c34>
    be58:	ldr	x8, [sp, #360]
    be5c:	ldr	x9, [x8]
    be60:	add	x10, x9, #0x8
    be64:	str	x10, [x8]
    be68:	str	x9, [sp, #256]
    be6c:	ldr	x8, [sp, #256]
    be70:	ldr	w9, [x8]
    be74:	ldr	x8, [sp, #368]
    be78:	str	w9, [x8, #16]
    be7c:	b	c64c <pipeline_peekline@@Base+0x2414>
    be80:	ldr	x8, [sp, #360]
    be84:	ldrsw	x9, [x8, #24]
    be88:	mov	w10, w9
    be8c:	cmp	w10, #0x0
    be90:	cset	w10, ge  // ge = tcont
    be94:	str	x9, [sp, #248]
    be98:	tbnz	w10, #0, bed0 <pipeline_peekline@@Base+0x1c98>
    be9c:	ldr	x8, [sp, #248]
    bea0:	add	w8, w8, #0x8
    bea4:	ldr	x9, [sp, #360]
    bea8:	str	w8, [x9, #24]
    beac:	cmp	w8, #0x0
    beb0:	cset	w8, gt
    beb4:	tbnz	w8, #0, bed0 <pipeline_peekline@@Base+0x1c98>
    beb8:	ldr	x8, [sp, #360]
    bebc:	ldr	x9, [x8, #8]
    bec0:	ldr	x10, [sp, #248]
    bec4:	add	x9, x9, x10
    bec8:	str	x9, [sp, #240]
    becc:	b	bee4 <pipeline_peekline@@Base+0x1cac>
    bed0:	ldr	x8, [sp, #360]
    bed4:	ldr	x9, [x8]
    bed8:	add	x10, x9, #0x8
    bedc:	str	x10, [x8]
    bee0:	str	x9, [sp, #240]
    bee4:	ldr	x8, [sp, #240]
    bee8:	ldr	x8, [x8]
    beec:	ldr	x9, [sp, #368]
    bef0:	str	x8, [x9, #16]
    bef4:	b	c64c <pipeline_peekline@@Base+0x2414>
    bef8:	ldr	x8, [sp, #360]
    befc:	ldrsw	x9, [x8, #24]
    bf00:	mov	w10, w9
    bf04:	cmp	w10, #0x0
    bf08:	cset	w10, ge  // ge = tcont
    bf0c:	str	x9, [sp, #232]
    bf10:	tbnz	w10, #0, bf48 <pipeline_peekline@@Base+0x1d10>
    bf14:	ldr	x8, [sp, #232]
    bf18:	add	w8, w8, #0x8
    bf1c:	ldr	x9, [sp, #360]
    bf20:	str	w8, [x9, #24]
    bf24:	cmp	w8, #0x0
    bf28:	cset	w8, gt
    bf2c:	tbnz	w8, #0, bf48 <pipeline_peekline@@Base+0x1d10>
    bf30:	ldr	x8, [sp, #360]
    bf34:	ldr	x9, [x8, #8]
    bf38:	ldr	x10, [sp, #232]
    bf3c:	add	x9, x9, x10
    bf40:	str	x9, [sp, #224]
    bf44:	b	bf5c <pipeline_peekline@@Base+0x1d24>
    bf48:	ldr	x8, [sp, #360]
    bf4c:	ldr	x9, [x8]
    bf50:	add	x10, x9, #0x8
    bf54:	str	x10, [x8]
    bf58:	str	x9, [sp, #224]
    bf5c:	ldr	x8, [sp, #224]
    bf60:	ldr	x8, [x8]
    bf64:	ldr	x9, [sp, #368]
    bf68:	str	x8, [x9, #16]
    bf6c:	b	c64c <pipeline_peekline@@Base+0x2414>
    bf70:	ldr	x8, [sp, #360]
    bf74:	ldrsw	x9, [x8, #24]
    bf78:	mov	w10, w9
    bf7c:	cmp	w10, #0x0
    bf80:	cset	w10, ge  // ge = tcont
    bf84:	str	x9, [sp, #216]
    bf88:	tbnz	w10, #0, bfc0 <pipeline_peekline@@Base+0x1d88>
    bf8c:	ldr	x8, [sp, #216]
    bf90:	add	w8, w8, #0x8
    bf94:	ldr	x9, [sp, #360]
    bf98:	str	w8, [x9, #24]
    bf9c:	cmp	w8, #0x0
    bfa0:	cset	w8, gt
    bfa4:	tbnz	w8, #0, bfc0 <pipeline_peekline@@Base+0x1d88>
    bfa8:	ldr	x8, [sp, #360]
    bfac:	ldr	x9, [x8, #8]
    bfb0:	ldr	x10, [sp, #216]
    bfb4:	add	x9, x9, x10
    bfb8:	str	x9, [sp, #208]
    bfbc:	b	bfd4 <pipeline_peekline@@Base+0x1d9c>
    bfc0:	ldr	x8, [sp, #360]
    bfc4:	ldr	x9, [x8]
    bfc8:	add	x10, x9, #0x8
    bfcc:	str	x10, [x8]
    bfd0:	str	x9, [sp, #208]
    bfd4:	ldr	x8, [sp, #208]
    bfd8:	ldr	x8, [x8]
    bfdc:	ldr	x9, [sp, #368]
    bfe0:	str	x8, [x9, #16]
    bfe4:	b	c64c <pipeline_peekline@@Base+0x2414>
    bfe8:	ldr	x8, [sp, #360]
    bfec:	ldrsw	x9, [x8, #24]
    bff0:	mov	w10, w9
    bff4:	cmp	w10, #0x0
    bff8:	cset	w10, ge  // ge = tcont
    bffc:	str	x9, [sp, #200]
    c000:	tbnz	w10, #0, c038 <pipeline_peekline@@Base+0x1e00>
    c004:	ldr	x8, [sp, #200]
    c008:	add	w8, w8, #0x8
    c00c:	ldr	x9, [sp, #360]
    c010:	str	w8, [x9, #24]
    c014:	cmp	w8, #0x0
    c018:	cset	w8, gt
    c01c:	tbnz	w8, #0, c038 <pipeline_peekline@@Base+0x1e00>
    c020:	ldr	x8, [sp, #360]
    c024:	ldr	x9, [x8, #8]
    c028:	ldr	x10, [sp, #200]
    c02c:	add	x9, x9, x10
    c030:	str	x9, [sp, #192]
    c034:	b	c04c <pipeline_peekline@@Base+0x1e14>
    c038:	ldr	x8, [sp, #360]
    c03c:	ldr	x9, [x8]
    c040:	add	x10, x9, #0x8
    c044:	str	x10, [x8]
    c048:	str	x9, [sp, #192]
    c04c:	ldr	x8, [sp, #192]
    c050:	ldr	x8, [x8]
    c054:	ldr	x9, [sp, #368]
    c058:	str	x8, [x9, #16]
    c05c:	b	c64c <pipeline_peekline@@Base+0x2414>
    c060:	ldr	x8, [sp, #360]
    c064:	ldrsw	x9, [x8, #28]
    c068:	mov	w10, w9
    c06c:	cmp	w10, #0x0
    c070:	cset	w10, ge  // ge = tcont
    c074:	str	x9, [sp, #184]
    c078:	tbnz	w10, #0, c0b0 <pipeline_peekline@@Base+0x1e78>
    c07c:	ldr	x8, [sp, #184]
    c080:	add	w8, w8, #0x10
    c084:	ldr	x9, [sp, #360]
    c088:	str	w8, [x9, #28]
    c08c:	cmp	w8, #0x0
    c090:	cset	w8, gt
    c094:	tbnz	w8, #0, c0b0 <pipeline_peekline@@Base+0x1e78>
    c098:	ldr	x8, [sp, #360]
    c09c:	ldr	x9, [x8, #16]
    c0a0:	ldr	x10, [sp, #184]
    c0a4:	add	x9, x9, x10
    c0a8:	str	x9, [sp, #176]
    c0ac:	b	c0c4 <pipeline_peekline@@Base+0x1e8c>
    c0b0:	ldr	x8, [sp, #360]
    c0b4:	ldr	x9, [x8]
    c0b8:	add	x10, x9, #0x8
    c0bc:	str	x10, [x8]
    c0c0:	str	x9, [sp, #176]
    c0c4:	ldr	x8, [sp, #176]
    c0c8:	ldr	x8, [x8]
    c0cc:	ldr	x9, [sp, #368]
    c0d0:	str	x8, [x9, #16]
    c0d4:	b	c64c <pipeline_peekline@@Base+0x2414>
    c0d8:	ldr	x8, [sp, #360]
    c0dc:	ldrsw	x9, [x8, #28]
    c0e0:	mov	w10, w9
    c0e4:	cmp	w10, #0x0
    c0e8:	cset	w10, ge  // ge = tcont
    c0ec:	str	x9, [sp, #168]
    c0f0:	tbnz	w10, #0, c128 <pipeline_peekline@@Base+0x1ef0>
    c0f4:	ldr	x8, [sp, #168]
    c0f8:	add	w8, w8, #0x10
    c0fc:	ldr	x9, [sp, #360]
    c100:	str	w8, [x9, #28]
    c104:	cmp	w8, #0x0
    c108:	cset	w8, gt
    c10c:	tbnz	w8, #0, c128 <pipeline_peekline@@Base+0x1ef0>
    c110:	ldr	x8, [sp, #360]
    c114:	ldr	x9, [x8, #16]
    c118:	ldr	x10, [sp, #168]
    c11c:	add	x9, x9, x10
    c120:	str	x9, [sp, #160]
    c124:	b	c144 <pipeline_peekline@@Base+0x1f0c>
    c128:	ldr	x8, [sp, #360]
    c12c:	ldr	x9, [x8]
    c130:	add	x9, x9, #0xf
    c134:	and	x9, x9, #0xfffffffffffffff0
    c138:	add	x10, x9, #0x10
    c13c:	str	x10, [x8]
    c140:	str	x9, [sp, #160]
    c144:	ldr	x8, [sp, #160]
    c148:	ldr	q0, [x8]
    c14c:	ldr	x8, [sp, #368]
    c150:	str	q0, [x8, #16]
    c154:	b	c64c <pipeline_peekline@@Base+0x2414>
    c158:	ldr	x8, [sp, #360]
    c15c:	ldrsw	x9, [x8, #24]
    c160:	mov	w10, w9
    c164:	cmp	w10, #0x0
    c168:	cset	w10, ge  // ge = tcont
    c16c:	str	x9, [sp, #152]
    c170:	tbnz	w10, #0, c1a8 <pipeline_peekline@@Base+0x1f70>
    c174:	ldr	x8, [sp, #152]
    c178:	add	w8, w8, #0x8
    c17c:	ldr	x9, [sp, #360]
    c180:	str	w8, [x9, #24]
    c184:	cmp	w8, #0x0
    c188:	cset	w8, gt
    c18c:	tbnz	w8, #0, c1a8 <pipeline_peekline@@Base+0x1f70>
    c190:	ldr	x8, [sp, #360]
    c194:	ldr	x9, [x8, #8]
    c198:	ldr	x10, [sp, #152]
    c19c:	add	x9, x9, x10
    c1a0:	str	x9, [sp, #144]
    c1a4:	b	c1bc <pipeline_peekline@@Base+0x1f84>
    c1a8:	ldr	x8, [sp, #360]
    c1ac:	ldr	x9, [x8]
    c1b0:	add	x10, x9, #0x8
    c1b4:	str	x10, [x8]
    c1b8:	str	x9, [sp, #144]
    c1bc:	ldr	x8, [sp, #144]
    c1c0:	ldr	w9, [x8]
    c1c4:	ldr	x8, [sp, #368]
    c1c8:	str	w9, [x8, #16]
    c1cc:	b	c64c <pipeline_peekline@@Base+0x2414>
    c1d0:	ldr	x8, [sp, #360]
    c1d4:	ldrsw	x9, [x8, #24]
    c1d8:	mov	w10, w9
    c1dc:	cmp	w10, #0x0
    c1e0:	cset	w10, ge  // ge = tcont
    c1e4:	str	x9, [sp, #136]
    c1e8:	tbnz	w10, #0, c220 <pipeline_peekline@@Base+0x1fe8>
    c1ec:	ldr	x8, [sp, #136]
    c1f0:	add	w8, w8, #0x8
    c1f4:	ldr	x9, [sp, #360]
    c1f8:	str	w8, [x9, #24]
    c1fc:	cmp	w8, #0x0
    c200:	cset	w8, gt
    c204:	tbnz	w8, #0, c220 <pipeline_peekline@@Base+0x1fe8>
    c208:	ldr	x8, [sp, #360]
    c20c:	ldr	x9, [x8, #8]
    c210:	ldr	x10, [sp, #136]
    c214:	add	x9, x9, x10
    c218:	str	x9, [sp, #128]
    c21c:	b	c234 <pipeline_peekline@@Base+0x1ffc>
    c220:	ldr	x8, [sp, #360]
    c224:	ldr	x9, [x8]
    c228:	add	x10, x9, #0x8
    c22c:	str	x10, [x8]
    c230:	str	x9, [sp, #128]
    c234:	ldr	x8, [sp, #128]
    c238:	ldr	w9, [x8]
    c23c:	ldr	x8, [sp, #368]
    c240:	str	w9, [x8, #16]
    c244:	b	c64c <pipeline_peekline@@Base+0x2414>
    c248:	ldr	x8, [sp, #360]
    c24c:	ldrsw	x9, [x8, #24]
    c250:	mov	w10, w9
    c254:	cmp	w10, #0x0
    c258:	cset	w10, ge  // ge = tcont
    c25c:	str	x9, [sp, #120]
    c260:	tbnz	w10, #0, c298 <pipeline_peekline@@Base+0x2060>
    c264:	ldr	x8, [sp, #120]
    c268:	add	w8, w8, #0x8
    c26c:	ldr	x9, [sp, #360]
    c270:	str	w8, [x9, #24]
    c274:	cmp	w8, #0x0
    c278:	cset	w8, gt
    c27c:	tbnz	w8, #0, c298 <pipeline_peekline@@Base+0x2060>
    c280:	ldr	x8, [sp, #360]
    c284:	ldr	x9, [x8, #8]
    c288:	ldr	x10, [sp, #120]
    c28c:	add	x9, x9, x10
    c290:	str	x9, [sp, #112]
    c294:	b	c2ac <pipeline_peekline@@Base+0x2074>
    c298:	ldr	x8, [sp, #360]
    c29c:	ldr	x9, [x8]
    c2a0:	add	x10, x9, #0x8
    c2a4:	str	x10, [x8]
    c2a8:	str	x9, [sp, #112]
    c2ac:	ldr	x8, [sp, #112]
    c2b0:	ldr	x8, [x8]
    c2b4:	ldr	x9, [sp, #368]
    c2b8:	str	x8, [x9, #16]
    c2bc:	ldr	x8, [sp, #368]
    c2c0:	ldr	x8, [x8, #16]
    c2c4:	cbnz	x8, c2d8 <pipeline_peekline@@Base+0x20a0>
    c2c8:	ldr	x8, [sp, #368]
    c2cc:	adrp	x9, 10000 <pipeline_peekline@@Base+0x5dc8>
    c2d0:	add	x9, x9, #0x7c8
    c2d4:	str	x9, [x8, #16]
    c2d8:	b	c64c <pipeline_peekline@@Base+0x2414>
    c2dc:	ldr	x8, [sp, #360]
    c2e0:	ldrsw	x9, [x8, #24]
    c2e4:	mov	w10, w9
    c2e8:	cmp	w10, #0x0
    c2ec:	cset	w10, ge  // ge = tcont
    c2f0:	str	x9, [sp, #104]
    c2f4:	tbnz	w10, #0, c32c <pipeline_peekline@@Base+0x20f4>
    c2f8:	ldr	x8, [sp, #104]
    c2fc:	add	w8, w8, #0x8
    c300:	ldr	x9, [sp, #360]
    c304:	str	w8, [x9, #24]
    c308:	cmp	w8, #0x0
    c30c:	cset	w8, gt
    c310:	tbnz	w8, #0, c32c <pipeline_peekline@@Base+0x20f4>
    c314:	ldr	x8, [sp, #360]
    c318:	ldr	x9, [x8, #8]
    c31c:	ldr	x10, [sp, #104]
    c320:	add	x9, x9, x10
    c324:	str	x9, [sp, #96]
    c328:	b	c340 <pipeline_peekline@@Base+0x2108>
    c32c:	ldr	x8, [sp, #360]
    c330:	ldr	x9, [x8]
    c334:	add	x10, x9, #0x8
    c338:	str	x10, [x8]
    c33c:	str	x9, [sp, #96]
    c340:	ldr	x8, [sp, #96]
    c344:	ldr	x8, [x8]
    c348:	ldr	x9, [sp, #368]
    c34c:	str	x8, [x9, #16]
    c350:	ldr	x8, [sp, #368]
    c354:	ldr	x8, [x8, #16]
    c358:	cbnz	x8, c36c <pipeline_peekline@@Base+0x2134>
    c35c:	ldr	x8, [sp, #368]
    c360:	adrp	x9, 10000 <pipeline_peekline@@Base+0x5dc8>
    c364:	add	x9, x9, #0x7ac
    c368:	str	x9, [x8, #16]
    c36c:	b	c64c <pipeline_peekline@@Base+0x2414>
    c370:	ldr	x8, [sp, #360]
    c374:	ldrsw	x9, [x8, #24]
    c378:	mov	w10, w9
    c37c:	cmp	w10, #0x0
    c380:	cset	w10, ge  // ge = tcont
    c384:	str	x9, [sp, #88]
    c388:	tbnz	w10, #0, c3c0 <pipeline_peekline@@Base+0x2188>
    c38c:	ldr	x8, [sp, #88]
    c390:	add	w8, w8, #0x8
    c394:	ldr	x9, [sp, #360]
    c398:	str	w8, [x9, #24]
    c39c:	cmp	w8, #0x0
    c3a0:	cset	w8, gt
    c3a4:	tbnz	w8, #0, c3c0 <pipeline_peekline@@Base+0x2188>
    c3a8:	ldr	x8, [sp, #360]
    c3ac:	ldr	x9, [x8, #8]
    c3b0:	ldr	x10, [sp, #88]
    c3b4:	add	x9, x9, x10
    c3b8:	str	x9, [sp, #80]
    c3bc:	b	c3d4 <pipeline_peekline@@Base+0x219c>
    c3c0:	ldr	x8, [sp, #360]
    c3c4:	ldr	x9, [x8]
    c3c8:	add	x10, x9, #0x8
    c3cc:	str	x10, [x8]
    c3d0:	str	x9, [sp, #80]
    c3d4:	ldr	x8, [sp, #80]
    c3d8:	ldr	x8, [x8]
    c3dc:	ldr	x9, [sp, #368]
    c3e0:	str	x8, [x9, #16]
    c3e4:	b	c64c <pipeline_peekline@@Base+0x2414>
    c3e8:	ldr	x8, [sp, #360]
    c3ec:	ldrsw	x9, [x8, #24]
    c3f0:	mov	w10, w9
    c3f4:	cmp	w10, #0x0
    c3f8:	cset	w10, ge  // ge = tcont
    c3fc:	str	x9, [sp, #72]
    c400:	tbnz	w10, #0, c438 <pipeline_peekline@@Base+0x2200>
    c404:	ldr	x8, [sp, #72]
    c408:	add	w8, w8, #0x8
    c40c:	ldr	x9, [sp, #360]
    c410:	str	w8, [x9, #24]
    c414:	cmp	w8, #0x0
    c418:	cset	w8, gt
    c41c:	tbnz	w8, #0, c438 <pipeline_peekline@@Base+0x2200>
    c420:	ldr	x8, [sp, #360]
    c424:	ldr	x9, [x8, #8]
    c428:	ldr	x10, [sp, #72]
    c42c:	add	x9, x9, x10
    c430:	str	x9, [sp, #64]
    c434:	b	c44c <pipeline_peekline@@Base+0x2214>
    c438:	ldr	x8, [sp, #360]
    c43c:	ldr	x9, [x8]
    c440:	add	x10, x9, #0x8
    c444:	str	x10, [x8]
    c448:	str	x9, [sp, #64]
    c44c:	ldr	x8, [sp, #64]
    c450:	ldr	x8, [x8]
    c454:	ldr	x9, [sp, #368]
    c458:	str	x8, [x9, #16]
    c45c:	b	c64c <pipeline_peekline@@Base+0x2414>
    c460:	ldr	x8, [sp, #360]
    c464:	ldrsw	x9, [x8, #24]
    c468:	mov	w10, w9
    c46c:	cmp	w10, #0x0
    c470:	cset	w10, ge  // ge = tcont
    c474:	str	x9, [sp, #56]
    c478:	tbnz	w10, #0, c4b0 <pipeline_peekline@@Base+0x2278>
    c47c:	ldr	x8, [sp, #56]
    c480:	add	w8, w8, #0x8
    c484:	ldr	x9, [sp, #360]
    c488:	str	w8, [x9, #24]
    c48c:	cmp	w8, #0x0
    c490:	cset	w8, gt
    c494:	tbnz	w8, #0, c4b0 <pipeline_peekline@@Base+0x2278>
    c498:	ldr	x8, [sp, #360]
    c49c:	ldr	x9, [x8, #8]
    c4a0:	ldr	x10, [sp, #56]
    c4a4:	add	x9, x9, x10
    c4a8:	str	x9, [sp, #48]
    c4ac:	b	c4c4 <pipeline_peekline@@Base+0x228c>
    c4b0:	ldr	x8, [sp, #360]
    c4b4:	ldr	x9, [x8]
    c4b8:	add	x10, x9, #0x8
    c4bc:	str	x10, [x8]
    c4c0:	str	x9, [sp, #48]
    c4c4:	ldr	x8, [sp, #48]
    c4c8:	ldr	x8, [x8]
    c4cc:	ldr	x9, [sp, #368]
    c4d0:	str	x8, [x9, #16]
    c4d4:	b	c64c <pipeline_peekline@@Base+0x2414>
    c4d8:	ldr	x8, [sp, #360]
    c4dc:	ldrsw	x9, [x8, #24]
    c4e0:	mov	w10, w9
    c4e4:	cmp	w10, #0x0
    c4e8:	cset	w10, ge  // ge = tcont
    c4ec:	str	x9, [sp, #40]
    c4f0:	tbnz	w10, #0, c528 <pipeline_peekline@@Base+0x22f0>
    c4f4:	ldr	x8, [sp, #40]
    c4f8:	add	w8, w8, #0x8
    c4fc:	ldr	x9, [sp, #360]
    c500:	str	w8, [x9, #24]
    c504:	cmp	w8, #0x0
    c508:	cset	w8, gt
    c50c:	tbnz	w8, #0, c528 <pipeline_peekline@@Base+0x22f0>
    c510:	ldr	x8, [sp, #360]
    c514:	ldr	x9, [x8, #8]
    c518:	ldr	x10, [sp, #40]
    c51c:	add	x9, x9, x10
    c520:	str	x9, [sp, #32]
    c524:	b	c53c <pipeline_peekline@@Base+0x2304>
    c528:	ldr	x8, [sp, #360]
    c52c:	ldr	x9, [x8]
    c530:	add	x10, x9, #0x8
    c534:	str	x10, [x8]
    c538:	str	x9, [sp, #32]
    c53c:	ldr	x8, [sp, #32]
    c540:	ldr	x8, [x8]
    c544:	ldr	x9, [sp, #368]
    c548:	str	x8, [x9, #16]
    c54c:	b	c64c <pipeline_peekline@@Base+0x2414>
    c550:	ldr	x8, [sp, #360]
    c554:	ldrsw	x9, [x8, #24]
    c558:	mov	w10, w9
    c55c:	cmp	w10, #0x0
    c560:	cset	w10, ge  // ge = tcont
    c564:	str	x9, [sp, #24]
    c568:	tbnz	w10, #0, c5a0 <pipeline_peekline@@Base+0x2368>
    c56c:	ldr	x8, [sp, #24]
    c570:	add	w8, w8, #0x8
    c574:	ldr	x9, [sp, #360]
    c578:	str	w8, [x9, #24]
    c57c:	cmp	w8, #0x0
    c580:	cset	w8, gt
    c584:	tbnz	w8, #0, c5a0 <pipeline_peekline@@Base+0x2368>
    c588:	ldr	x8, [sp, #360]
    c58c:	ldr	x9, [x8, #8]
    c590:	ldr	x10, [sp, #24]
    c594:	add	x9, x9, x10
    c598:	str	x9, [sp, #16]
    c59c:	b	c5b4 <pipeline_peekline@@Base+0x237c>
    c5a0:	ldr	x8, [sp, #360]
    c5a4:	ldr	x9, [x8]
    c5a8:	add	x10, x9, #0x8
    c5ac:	str	x10, [x8]
    c5b0:	str	x9, [sp, #16]
    c5b4:	ldr	x8, [sp, #16]
    c5b8:	ldr	x8, [x8]
    c5bc:	ldr	x9, [sp, #368]
    c5c0:	str	x8, [x9, #16]
    c5c4:	b	c64c <pipeline_peekline@@Base+0x2414>
    c5c8:	ldr	x8, [sp, #360]
    c5cc:	ldrsw	x9, [x8, #24]
    c5d0:	mov	w10, w9
    c5d4:	cmp	w10, #0x0
    c5d8:	cset	w10, ge  // ge = tcont
    c5dc:	str	x9, [sp, #8]
    c5e0:	tbnz	w10, #0, c618 <pipeline_peekline@@Base+0x23e0>
    c5e4:	ldr	x8, [sp, #8]
    c5e8:	add	w8, w8, #0x8
    c5ec:	ldr	x9, [sp, #360]
    c5f0:	str	w8, [x9, #24]
    c5f4:	cmp	w8, #0x0
    c5f8:	cset	w8, gt
    c5fc:	tbnz	w8, #0, c618 <pipeline_peekline@@Base+0x23e0>
    c600:	ldr	x8, [sp, #360]
    c604:	ldr	x9, [x8, #8]
    c608:	ldr	x10, [sp, #8]
    c60c:	add	x9, x9, x10
    c610:	str	x9, [sp]
    c614:	b	c62c <pipeline_peekline@@Base+0x23f4>
    c618:	ldr	x8, [sp, #360]
    c61c:	ldr	x9, [x8]
    c620:	add	x10, x9, #0x8
    c624:	str	x10, [x8]
    c628:	str	x9, [sp]
    c62c:	ldr	x8, [sp]
    c630:	ldr	x8, [x8]
    c634:	ldr	x9, [sp, #368]
    c638:	str	x8, [x9, #16]
    c63c:	b	c64c <pipeline_peekline@@Base+0x2414>
    c640:	mov	w8, #0xffffffff            	// #-1
    c644:	str	w8, [sp, #396]
    c648:	b	c66c <pipeline_peekline@@Base+0x2434>
    c64c:	ldr	x8, [sp, #376]
    c650:	add	x8, x8, #0x1
    c654:	str	x8, [sp, #376]
    c658:	ldr	x8, [sp, #368]
    c65c:	add	x8, x8, #0x20
    c660:	str	x8, [sp, #368]
    c664:	b	bb64 <pipeline_peekline@@Base+0x192c>
    c668:	str	wzr, [sp, #396]
    c66c:	ldr	w0, [sp, #396]
    c670:	ldr	x29, [sp, #400]
    c674:	add	sp, sp, #0x1a0
    c678:	ret
    c67c:	sub	sp, sp, #0x1d0
    c680:	stp	x29, x30, [sp, #432]
    c684:	str	x28, [sp, #448]
    c688:	add	x29, sp, #0x1b0
    c68c:	mov	x8, #0x7                   	// #7
    c690:	stur	x0, [x29, #-16]
    c694:	stur	x1, [x29, #-24]
    c698:	stur	x2, [x29, #-32]
    c69c:	ldur	x9, [x29, #-16]
    c6a0:	stur	x9, [x29, #-40]
    c6a4:	stur	xzr, [x29, #-48]
    c6a8:	stur	xzr, [x29, #-72]
    c6ac:	stur	xzr, [x29, #-80]
    c6b0:	ldur	x9, [x29, #-24]
    c6b4:	str	xzr, [x9]
    c6b8:	stur	x8, [x29, #-56]
    c6bc:	ldur	x9, [x29, #-24]
    c6c0:	add	x9, x9, #0x20
    c6c4:	ldur	x10, [x29, #-24]
    c6c8:	str	x9, [x10, #8]
    c6cc:	ldur	x9, [x29, #-32]
    c6d0:	str	xzr, [x9]
    c6d4:	stur	x8, [x29, #-64]
    c6d8:	ldur	x8, [x29, #-32]
    c6dc:	add	x8, x8, #0x10
    c6e0:	ldur	x9, [x29, #-32]
    c6e4:	str	x8, [x9, #8]
    c6e8:	ldur	x8, [x29, #-40]
    c6ec:	ldrb	w9, [x8]
    c6f0:	cbz	w9, daac <pipeline_peekline@@Base+0x3874>
    c6f4:	ldur	x8, [x29, #-40]
    c6f8:	add	x9, x8, #0x1
    c6fc:	stur	x9, [x29, #-40]
    c700:	ldrb	w10, [x8]
    c704:	sturb	w10, [x29, #-81]
    c708:	ldurb	w10, [x29, #-81]
    c70c:	cmp	w10, #0x25
    c710:	b.ne	daa8 <pipeline_peekline@@Base+0x3870>  // b.any
    c714:	mov	x8, #0xffffffffffffffff    	// #-1
    c718:	stur	x8, [x29, #-96]
    c71c:	ldur	x9, [x29, #-24]
    c720:	ldr	x9, [x9, #8]
    c724:	ldur	x10, [x29, #-24]
    c728:	ldr	x10, [x10]
    c72c:	mov	x11, #0x58                  	// #88
    c730:	mul	x10, x11, x10
    c734:	add	x9, x9, x10
    c738:	stur	x9, [x29, #-104]
    c73c:	ldur	x9, [x29, #-40]
    c740:	mov	x10, #0xffffffffffffffff    	// #-1
    c744:	add	x9, x9, x10
    c748:	ldur	x10, [x29, #-104]
    c74c:	str	x9, [x10]
    c750:	ldur	x9, [x29, #-104]
    c754:	str	wzr, [x9, #16]
    c758:	ldur	x9, [x29, #-104]
    c75c:	mov	x10, xzr
    c760:	str	x10, [x9, #24]
    c764:	ldur	x9, [x29, #-104]
    c768:	str	x10, [x9, #32]
    c76c:	ldur	x9, [x29, #-104]
    c770:	str	x8, [x9, #40]
    c774:	ldur	x9, [x29, #-104]
    c778:	str	x10, [x9, #48]
    c77c:	ldur	x9, [x29, #-104]
    c780:	str	x10, [x9, #56]
    c784:	ldur	x9, [x29, #-104]
    c788:	str	x8, [x9, #64]
    c78c:	ldur	x9, [x29, #-104]
    c790:	str	x8, [x9, #80]
    c794:	ldur	x8, [x29, #-40]
    c798:	ldrb	w12, [x8]
    c79c:	cmp	w12, #0x30
    c7a0:	b.lt	c8f4 <pipeline_peekline@@Base+0x26bc>  // b.tstop
    c7a4:	ldur	x8, [x29, #-40]
    c7a8:	ldrb	w9, [x8]
    c7ac:	cmp	w9, #0x39
    c7b0:	b.gt	c8f4 <pipeline_peekline@@Base+0x26bc>
    c7b4:	ldur	x8, [x29, #-40]
    c7b8:	stur	x8, [x29, #-112]
    c7bc:	ldur	x8, [x29, #-112]
    c7c0:	ldrb	w9, [x8]
    c7c4:	mov	w10, #0x0                   	// #0
    c7c8:	cmp	w9, #0x30
    c7cc:	str	w10, [sp, #164]
    c7d0:	b.lt	c7e8 <pipeline_peekline@@Base+0x25b0>  // b.tstop
    c7d4:	ldur	x8, [x29, #-112]
    c7d8:	ldrb	w9, [x8]
    c7dc:	cmp	w9, #0x39
    c7e0:	cset	w9, le
    c7e4:	str	w9, [sp, #164]
    c7e8:	ldr	w8, [sp, #164]
    c7ec:	tbnz	w8, #0, c7f4 <pipeline_peekline@@Base+0x25bc>
    c7f0:	b	c804 <pipeline_peekline@@Base+0x25cc>
    c7f4:	ldur	x8, [x29, #-112]
    c7f8:	add	x8, x8, #0x1
    c7fc:	stur	x8, [x29, #-112]
    c800:	b	c7bc <pipeline_peekline@@Base+0x2584>
    c804:	ldur	x8, [x29, #-112]
    c808:	ldrb	w9, [x8]
    c80c:	cmp	w9, #0x24
    c810:	b.ne	c8f4 <pipeline_peekline@@Base+0x26bc>  // b.any
    c814:	stur	xzr, [x29, #-120]
    c818:	ldur	x8, [x29, #-40]
    c81c:	stur	x8, [x29, #-112]
    c820:	ldur	x8, [x29, #-112]
    c824:	ldrb	w9, [x8]
    c828:	mov	w10, #0x0                   	// #0
    c82c:	cmp	w9, #0x30
    c830:	str	w10, [sp, #160]
    c834:	b.lt	c84c <pipeline_peekline@@Base+0x2614>  // b.tstop
    c838:	ldur	x8, [x29, #-112]
    c83c:	ldrb	w9, [x8]
    c840:	cmp	w9, #0x39
    c844:	cset	w9, le
    c848:	str	w9, [sp, #160]
    c84c:	ldr	w8, [sp, #160]
    c850:	tbnz	w8, #0, c858 <pipeline_peekline@@Base+0x2620>
    c854:	b	c8bc <pipeline_peekline@@Base+0x2684>
    c858:	ldur	x8, [x29, #-120]
    c85c:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
    c860:	movk	x9, #0x1999, lsl #48
    c864:	cmp	x8, x9
    c868:	b.hi	c880 <pipeline_peekline@@Base+0x2648>  // b.pmore
    c86c:	ldur	x8, [x29, #-120]
    c870:	mov	x9, #0xa                   	// #10
    c874:	mul	x8, x8, x9
    c878:	str	x8, [sp, #152]
    c87c:	b	c888 <pipeline_peekline@@Base+0x2650>
    c880:	mov	x8, #0xffffffffffffffff    	// #-1
    c884:	str	x8, [sp, #152]
    c888:	ldr	x8, [sp, #152]
    c88c:	ldur	x9, [x29, #-112]
    c890:	ldrb	w10, [x9]
    c894:	subs	w10, w10, #0x30
    c898:	mov	w0, w10
    c89c:	sxtw	x1, w0
    c8a0:	mov	x0, x8
    c8a4:	bl	b53c <pipeline_peekline@@Base+0x1304>
    c8a8:	stur	x0, [x29, #-120]
    c8ac:	ldur	x8, [x29, #-112]
    c8b0:	add	x8, x8, #0x1
    c8b4:	stur	x8, [x29, #-112]
    c8b8:	b	c820 <pipeline_peekline@@Base+0x25e8>
    c8bc:	ldur	x8, [x29, #-120]
    c8c0:	cbnz	x8, c8c8 <pipeline_peekline@@Base+0x2690>
    c8c4:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    c8c8:	ldur	x8, [x29, #-120]
    c8cc:	mov	x9, #0xffffffffffffffff    	// #-1
    c8d0:	cmp	x8, x9
    c8d4:	b.ne	c8dc <pipeline_peekline@@Base+0x26a4>  // b.any
    c8d8:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    c8dc:	ldur	x8, [x29, #-120]
    c8e0:	subs	x8, x8, #0x1
    c8e4:	stur	x8, [x29, #-96]
    c8e8:	ldur	x8, [x29, #-112]
    c8ec:	add	x8, x8, #0x1
    c8f0:	stur	x8, [x29, #-40]
    c8f4:	ldur	x8, [x29, #-40]
    c8f8:	ldrb	w9, [x8]
    c8fc:	cmp	w9, #0x27
    c900:	b.ne	c924 <pipeline_peekline@@Base+0x26ec>  // b.any
    c904:	ldur	x8, [x29, #-104]
    c908:	ldr	w9, [x8, #16]
    c90c:	orr	w9, w9, #0x1
    c910:	str	w9, [x8, #16]
    c914:	ldur	x8, [x29, #-40]
    c918:	add	x8, x8, #0x1
    c91c:	stur	x8, [x29, #-40]
    c920:	b	ca48 <pipeline_peekline@@Base+0x2810>
    c924:	ldur	x8, [x29, #-40]
    c928:	ldrb	w9, [x8]
    c92c:	cmp	w9, #0x2d
    c930:	b.ne	c954 <pipeline_peekline@@Base+0x271c>  // b.any
    c934:	ldur	x8, [x29, #-104]
    c938:	ldr	w9, [x8, #16]
    c93c:	orr	w9, w9, #0x2
    c940:	str	w9, [x8, #16]
    c944:	ldur	x8, [x29, #-40]
    c948:	add	x8, x8, #0x1
    c94c:	stur	x8, [x29, #-40]
    c950:	b	ca48 <pipeline_peekline@@Base+0x2810>
    c954:	ldur	x8, [x29, #-40]
    c958:	ldrb	w9, [x8]
    c95c:	cmp	w9, #0x2b
    c960:	b.ne	c984 <pipeline_peekline@@Base+0x274c>  // b.any
    c964:	ldur	x8, [x29, #-104]
    c968:	ldr	w9, [x8, #16]
    c96c:	orr	w9, w9, #0x4
    c970:	str	w9, [x8, #16]
    c974:	ldur	x8, [x29, #-40]
    c978:	add	x8, x8, #0x1
    c97c:	stur	x8, [x29, #-40]
    c980:	b	ca48 <pipeline_peekline@@Base+0x2810>
    c984:	ldur	x8, [x29, #-40]
    c988:	ldrb	w9, [x8]
    c98c:	cmp	w9, #0x20
    c990:	b.ne	c9b4 <pipeline_peekline@@Base+0x277c>  // b.any
    c994:	ldur	x8, [x29, #-104]
    c998:	ldr	w9, [x8, #16]
    c99c:	orr	w9, w9, #0x8
    c9a0:	str	w9, [x8, #16]
    c9a4:	ldur	x8, [x29, #-40]
    c9a8:	add	x8, x8, #0x1
    c9ac:	stur	x8, [x29, #-40]
    c9b0:	b	ca48 <pipeline_peekline@@Base+0x2810>
    c9b4:	ldur	x8, [x29, #-40]
    c9b8:	ldrb	w9, [x8]
    c9bc:	cmp	w9, #0x23
    c9c0:	b.ne	c9e4 <pipeline_peekline@@Base+0x27ac>  // b.any
    c9c4:	ldur	x8, [x29, #-104]
    c9c8:	ldr	w9, [x8, #16]
    c9cc:	orr	w9, w9, #0x10
    c9d0:	str	w9, [x8, #16]
    c9d4:	ldur	x8, [x29, #-40]
    c9d8:	add	x8, x8, #0x1
    c9dc:	stur	x8, [x29, #-40]
    c9e0:	b	ca48 <pipeline_peekline@@Base+0x2810>
    c9e4:	ldur	x8, [x29, #-40]
    c9e8:	ldrb	w9, [x8]
    c9ec:	cmp	w9, #0x30
    c9f0:	b.ne	ca14 <pipeline_peekline@@Base+0x27dc>  // b.any
    c9f4:	ldur	x8, [x29, #-104]
    c9f8:	ldr	w9, [x8, #16]
    c9fc:	orr	w9, w9, #0x20
    ca00:	str	w9, [x8, #16]
    ca04:	ldur	x8, [x29, #-40]
    ca08:	add	x8, x8, #0x1
    ca0c:	stur	x8, [x29, #-40]
    ca10:	b	ca48 <pipeline_peekline@@Base+0x2810>
    ca14:	ldur	x8, [x29, #-40]
    ca18:	ldrb	w9, [x8]
    ca1c:	cmp	w9, #0x49
    ca20:	b.ne	ca44 <pipeline_peekline@@Base+0x280c>  // b.any
    ca24:	ldur	x8, [x29, #-104]
    ca28:	ldr	w9, [x8, #16]
    ca2c:	orr	w9, w9, #0x40
    ca30:	str	w9, [x8, #16]
    ca34:	ldur	x8, [x29, #-40]
    ca38:	add	x8, x8, #0x1
    ca3c:	stur	x8, [x29, #-40]
    ca40:	b	ca48 <pipeline_peekline@@Base+0x2810>
    ca44:	b	ca4c <pipeline_peekline@@Base+0x2814>
    ca48:	b	c8f4 <pipeline_peekline@@Base+0x26bc>
    ca4c:	ldur	x8, [x29, #-40]
    ca50:	ldrb	w9, [x8]
    ca54:	cmp	w9, #0x2a
    ca58:	b.ne	ce28 <pipeline_peekline@@Base+0x2bf0>  // b.any
    ca5c:	ldur	x8, [x29, #-40]
    ca60:	ldur	x9, [x29, #-104]
    ca64:	str	x8, [x9, #24]
    ca68:	ldur	x8, [x29, #-40]
    ca6c:	add	x8, x8, #0x1
    ca70:	stur	x8, [x29, #-40]
    ca74:	ldur	x8, [x29, #-40]
    ca78:	ldur	x9, [x29, #-104]
    ca7c:	str	x8, [x9, #32]
    ca80:	ldur	x8, [x29, #-72]
    ca84:	cmp	x8, #0x1
    ca88:	b.cs	ca94 <pipeline_peekline@@Base+0x285c>  // b.hs, b.nlast
    ca8c:	mov	x8, #0x1                   	// #1
    ca90:	stur	x8, [x29, #-72]
    ca94:	ldur	x8, [x29, #-40]
    ca98:	ldrb	w9, [x8]
    ca9c:	cmp	w9, #0x30
    caa0:	b.lt	cbf8 <pipeline_peekline@@Base+0x29c0>  // b.tstop
    caa4:	ldur	x8, [x29, #-40]
    caa8:	ldrb	w9, [x8]
    caac:	cmp	w9, #0x39
    cab0:	b.gt	cbf8 <pipeline_peekline@@Base+0x29c0>
    cab4:	ldur	x8, [x29, #-40]
    cab8:	stur	x8, [x29, #-128]
    cabc:	ldur	x8, [x29, #-128]
    cac0:	ldrb	w9, [x8]
    cac4:	mov	w10, #0x0                   	// #0
    cac8:	cmp	w9, #0x30
    cacc:	str	w10, [sp, #148]
    cad0:	b.lt	cae8 <pipeline_peekline@@Base+0x28b0>  // b.tstop
    cad4:	ldur	x8, [x29, #-128]
    cad8:	ldrb	w9, [x8]
    cadc:	cmp	w9, #0x39
    cae0:	cset	w9, le
    cae4:	str	w9, [sp, #148]
    cae8:	ldr	w8, [sp, #148]
    caec:	tbnz	w8, #0, caf4 <pipeline_peekline@@Base+0x28bc>
    caf0:	b	cb04 <pipeline_peekline@@Base+0x28cc>
    caf4:	ldur	x8, [x29, #-128]
    caf8:	add	x8, x8, #0x1
    cafc:	stur	x8, [x29, #-128]
    cb00:	b	cabc <pipeline_peekline@@Base+0x2884>
    cb04:	ldur	x8, [x29, #-128]
    cb08:	ldrb	w9, [x8]
    cb0c:	cmp	w9, #0x24
    cb10:	b.ne	cbf8 <pipeline_peekline@@Base+0x29c0>  // b.any
    cb14:	stur	xzr, [x29, #-136]
    cb18:	ldur	x8, [x29, #-40]
    cb1c:	stur	x8, [x29, #-128]
    cb20:	ldur	x8, [x29, #-128]
    cb24:	ldrb	w9, [x8]
    cb28:	mov	w10, #0x0                   	// #0
    cb2c:	cmp	w9, #0x30
    cb30:	str	w10, [sp, #144]
    cb34:	b.lt	cb4c <pipeline_peekline@@Base+0x2914>  // b.tstop
    cb38:	ldur	x8, [x29, #-128]
    cb3c:	ldrb	w9, [x8]
    cb40:	cmp	w9, #0x39
    cb44:	cset	w9, le
    cb48:	str	w9, [sp, #144]
    cb4c:	ldr	w8, [sp, #144]
    cb50:	tbnz	w8, #0, cb58 <pipeline_peekline@@Base+0x2920>
    cb54:	b	cbbc <pipeline_peekline@@Base+0x2984>
    cb58:	ldur	x8, [x29, #-136]
    cb5c:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
    cb60:	movk	x9, #0x1999, lsl #48
    cb64:	cmp	x8, x9
    cb68:	b.hi	cb80 <pipeline_peekline@@Base+0x2948>  // b.pmore
    cb6c:	ldur	x8, [x29, #-136]
    cb70:	mov	x9, #0xa                   	// #10
    cb74:	mul	x8, x8, x9
    cb78:	str	x8, [sp, #136]
    cb7c:	b	cb88 <pipeline_peekline@@Base+0x2950>
    cb80:	mov	x8, #0xffffffffffffffff    	// #-1
    cb84:	str	x8, [sp, #136]
    cb88:	ldr	x8, [sp, #136]
    cb8c:	ldur	x9, [x29, #-128]
    cb90:	ldrb	w10, [x9]
    cb94:	subs	w10, w10, #0x30
    cb98:	mov	w0, w10
    cb9c:	sxtw	x1, w0
    cba0:	mov	x0, x8
    cba4:	bl	b53c <pipeline_peekline@@Base+0x1304>
    cba8:	stur	x0, [x29, #-136]
    cbac:	ldur	x8, [x29, #-128]
    cbb0:	add	x8, x8, #0x1
    cbb4:	stur	x8, [x29, #-128]
    cbb8:	b	cb20 <pipeline_peekline@@Base+0x28e8>
    cbbc:	ldur	x8, [x29, #-136]
    cbc0:	cbnz	x8, cbc8 <pipeline_peekline@@Base+0x2990>
    cbc4:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    cbc8:	ldur	x8, [x29, #-136]
    cbcc:	mov	x9, #0xffffffffffffffff    	// #-1
    cbd0:	cmp	x8, x9
    cbd4:	b.ne	cbdc <pipeline_peekline@@Base+0x29a4>  // b.any
    cbd8:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    cbdc:	ldur	x8, [x29, #-136]
    cbe0:	subs	x8, x8, #0x1
    cbe4:	ldur	x9, [x29, #-104]
    cbe8:	str	x8, [x9, #40]
    cbec:	ldur	x8, [x29, #-128]
    cbf0:	add	x8, x8, #0x1
    cbf4:	stur	x8, [x29, #-40]
    cbf8:	ldur	x8, [x29, #-104]
    cbfc:	ldr	x8, [x8, #40]
    cc00:	mov	x9, #0xffffffffffffffff    	// #-1
    cc04:	cmp	x8, x9
    cc08:	b.ne	cc38 <pipeline_peekline@@Base+0x2a00>  // b.any
    cc0c:	ldur	x8, [x29, #-48]
    cc10:	add	x9, x8, #0x1
    cc14:	stur	x9, [x29, #-48]
    cc18:	ldur	x9, [x29, #-104]
    cc1c:	str	x8, [x9, #40]
    cc20:	ldur	x8, [x29, #-104]
    cc24:	ldr	x8, [x8, #40]
    cc28:	mov	x9, #0xffffffffffffffff    	// #-1
    cc2c:	cmp	x8, x9
    cc30:	b.ne	cc38 <pipeline_peekline@@Base+0x2a00>  // b.any
    cc34:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    cc38:	ldur	x8, [x29, #-104]
    cc3c:	ldr	x8, [x8, #40]
    cc40:	stur	x8, [x29, #-144]
    cc44:	ldur	x8, [x29, #-144]
    cc48:	ldur	x9, [x29, #-64]
    cc4c:	cmp	x8, x9
    cc50:	b.cc	cd84 <pipeline_peekline@@Base+0x2b4c>  // b.lo, b.ul, b.last
    cc54:	ldur	x8, [x29, #-64]
    cc58:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    cc5c:	cmp	x8, x9
    cc60:	b.hi	cc78 <pipeline_peekline@@Base+0x2a40>  // b.pmore
    cc64:	ldur	x8, [x29, #-64]
    cc68:	mov	x9, #0x2                   	// #2
    cc6c:	mul	x8, x8, x9
    cc70:	str	x8, [sp, #128]
    cc74:	b	cc80 <pipeline_peekline@@Base+0x2a48>
    cc78:	mov	x8, #0xffffffffffffffff    	// #-1
    cc7c:	str	x8, [sp, #128]
    cc80:	ldr	x8, [sp, #128]
    cc84:	stur	x8, [x29, #-64]
    cc88:	ldur	x8, [x29, #-64]
    cc8c:	ldur	x9, [x29, #-144]
    cc90:	cmp	x8, x9
    cc94:	b.hi	cca8 <pipeline_peekline@@Base+0x2a70>  // b.pmore
    cc98:	ldur	x0, [x29, #-144]
    cc9c:	mov	x1, #0x1                   	// #1
    cca0:	bl	b53c <pipeline_peekline@@Base+0x1304>
    cca4:	stur	x0, [x29, #-64]
    cca8:	ldur	x8, [x29, #-64]
    ccac:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
    ccb0:	cmp	x8, x9
    ccb4:	b.hi	cccc <pipeline_peekline@@Base+0x2a94>  // b.pmore
    ccb8:	ldur	x8, [x29, #-64]
    ccbc:	mov	x9, #0x20                  	// #32
    ccc0:	mul	x8, x8, x9
    ccc4:	str	x8, [sp, #120]
    ccc8:	b	ccd4 <pipeline_peekline@@Base+0x2a9c>
    cccc:	mov	x8, #0xffffffffffffffff    	// #-1
    ccd0:	str	x8, [sp, #120]
    ccd4:	ldr	x8, [sp, #120]
    ccd8:	stur	x8, [x29, #-152]
    ccdc:	ldur	x8, [x29, #-152]
    cce0:	mov	x9, #0xffffffffffffffff    	// #-1
    cce4:	cmp	x8, x9
    cce8:	b.ne	ccf0 <pipeline_peekline@@Base+0x2ab8>  // b.any
    ccec:	b	db50 <pipeline_peekline@@Base+0x3918>
    ccf0:	ldur	x8, [x29, #-32]
    ccf4:	ldr	x8, [x8, #8]
    ccf8:	ldur	x9, [x29, #-32]
    ccfc:	add	x9, x9, #0x10
    cd00:	cmp	x8, x9
    cd04:	b.eq	cd20 <pipeline_peekline@@Base+0x2ae8>  // b.none
    cd08:	ldur	x8, [x29, #-32]
    cd0c:	ldr	x0, [x8, #8]
    cd10:	ldur	x1, [x29, #-152]
    cd14:	bl	2af0 <realloc@plt>
    cd18:	str	x0, [sp, #112]
    cd1c:	b	cd2c <pipeline_peekline@@Base+0x2af4>
    cd20:	ldur	x0, [x29, #-152]
    cd24:	bl	2a70 <malloc@plt>
    cd28:	str	x0, [sp, #112]
    cd2c:	ldr	x8, [sp, #112]
    cd30:	stur	x8, [x29, #-160]
    cd34:	ldur	x8, [x29, #-160]
    cd38:	cbnz	x8, cd40 <pipeline_peekline@@Base+0x2b08>
    cd3c:	b	db50 <pipeline_peekline@@Base+0x3918>
    cd40:	ldur	x8, [x29, #-32]
    cd44:	ldr	x8, [x8, #8]
    cd48:	ldur	x9, [x29, #-32]
    cd4c:	add	x9, x9, #0x10
    cd50:	cmp	x8, x9
    cd54:	b.ne	cd78 <pipeline_peekline@@Base+0x2b40>  // b.any
    cd58:	ldur	x0, [x29, #-160]
    cd5c:	ldur	x8, [x29, #-32]
    cd60:	ldr	x1, [x8, #8]
    cd64:	ldur	x8, [x29, #-32]
    cd68:	ldr	x8, [x8]
    cd6c:	mov	x9, #0x20                  	// #32
    cd70:	mul	x2, x8, x9
    cd74:	bl	2870 <memcpy@plt>
    cd78:	ldur	x8, [x29, #-160]
    cd7c:	ldur	x9, [x29, #-32]
    cd80:	str	x8, [x9, #8]
    cd84:	ldur	x8, [x29, #-32]
    cd88:	ldr	x8, [x8]
    cd8c:	ldur	x9, [x29, #-144]
    cd90:	cmp	x8, x9
    cd94:	b.hi	cdc4 <pipeline_peekline@@Base+0x2b8c>  // b.pmore
    cd98:	ldur	x8, [x29, #-32]
    cd9c:	ldr	x8, [x8, #8]
    cda0:	ldur	x9, [x29, #-32]
    cda4:	ldr	x10, [x9]
    cda8:	add	x11, x10, #0x1
    cdac:	str	x11, [x9]
    cdb0:	mov	x9, #0x20                  	// #32
    cdb4:	mul	x9, x9, x10
    cdb8:	mov	w12, wzr
    cdbc:	str	w12, [x8, x9]
    cdc0:	b	cd84 <pipeline_peekline@@Base+0x2b4c>
    cdc4:	ldur	x8, [x29, #-32]
    cdc8:	ldr	x8, [x8, #8]
    cdcc:	ldur	x9, [x29, #-144]
    cdd0:	mov	x10, #0x20                  	// #32
    cdd4:	mul	x9, x10, x9
    cdd8:	ldr	w11, [x8, x9]
    cddc:	cbnz	w11, ce00 <pipeline_peekline@@Base+0x2bc8>
    cde0:	ldur	x8, [x29, #-32]
    cde4:	ldr	x8, [x8, #8]
    cde8:	ldur	x9, [x29, #-144]
    cdec:	mov	x10, #0x20                  	// #32
    cdf0:	mul	x9, x10, x9
    cdf4:	mov	w11, #0x5                   	// #5
    cdf8:	str	w11, [x8, x9]
    cdfc:	b	ce24 <pipeline_peekline@@Base+0x2bec>
    ce00:	ldur	x8, [x29, #-32]
    ce04:	ldr	x8, [x8, #8]
    ce08:	ldur	x9, [x29, #-144]
    ce0c:	mov	x10, #0x20                  	// #32
    ce10:	mul	x9, x10, x9
    ce14:	ldr	w11, [x8, x9]
    ce18:	cmp	w11, #0x5
    ce1c:	b.eq	ce24 <pipeline_peekline@@Base+0x2bec>  // b.none
    ce20:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    ce24:	b	ced8 <pipeline_peekline@@Base+0x2ca0>
    ce28:	ldur	x8, [x29, #-40]
    ce2c:	ldrb	w9, [x8]
    ce30:	cmp	w9, #0x30
    ce34:	b.lt	ced8 <pipeline_peekline@@Base+0x2ca0>  // b.tstop
    ce38:	ldur	x8, [x29, #-40]
    ce3c:	ldrb	w9, [x8]
    ce40:	cmp	w9, #0x39
    ce44:	b.gt	ced8 <pipeline_peekline@@Base+0x2ca0>
    ce48:	ldur	x8, [x29, #-40]
    ce4c:	ldur	x9, [x29, #-104]
    ce50:	str	x8, [x9, #24]
    ce54:	ldur	x8, [x29, #-40]
    ce58:	ldrb	w9, [x8]
    ce5c:	mov	w10, #0x0                   	// #0
    ce60:	cmp	w9, #0x30
    ce64:	str	w10, [sp, #108]
    ce68:	b.lt	ce80 <pipeline_peekline@@Base+0x2c48>  // b.tstop
    ce6c:	ldur	x8, [x29, #-40]
    ce70:	ldrb	w9, [x8]
    ce74:	cmp	w9, #0x39
    ce78:	cset	w9, le
    ce7c:	str	w9, [sp, #108]
    ce80:	ldr	w8, [sp, #108]
    ce84:	tbnz	w8, #0, ce8c <pipeline_peekline@@Base+0x2c54>
    ce88:	b	ce9c <pipeline_peekline@@Base+0x2c64>
    ce8c:	ldur	x8, [x29, #-40]
    ce90:	add	x8, x8, #0x1
    ce94:	stur	x8, [x29, #-40]
    ce98:	b	ce54 <pipeline_peekline@@Base+0x2c1c>
    ce9c:	ldur	x8, [x29, #-40]
    cea0:	ldur	x9, [x29, #-104]
    cea4:	str	x8, [x9, #32]
    cea8:	ldur	x8, [x29, #-104]
    ceac:	ldr	x8, [x8, #32]
    ceb0:	ldur	x9, [x29, #-104]
    ceb4:	ldr	x9, [x9, #24]
    ceb8:	subs	x8, x8, x9
    cebc:	stur	x8, [x29, #-168]
    cec0:	ldur	x8, [x29, #-72]
    cec4:	ldur	x9, [x29, #-168]
    cec8:	cmp	x8, x9
    cecc:	b.cs	ced8 <pipeline_peekline@@Base+0x2ca0>  // b.hs, b.nlast
    ced0:	ldur	x8, [x29, #-168]
    ced4:	stur	x8, [x29, #-72]
    ced8:	ldur	x8, [x29, #-40]
    cedc:	ldrb	w9, [x8]
    cee0:	cmp	w9, #0x2e
    cee4:	b.ne	d370 <pipeline_peekline@@Base+0x3138>  // b.any
    cee8:	ldur	x8, [x29, #-40]
    ceec:	add	x8, x8, #0x1
    cef0:	stur	x8, [x29, #-40]
    cef4:	ldur	x8, [x29, #-40]
    cef8:	ldrb	w9, [x8]
    cefc:	cmp	w9, #0x2a
    cf00:	b.ne	d2d8 <pipeline_peekline@@Base+0x30a0>  // b.any
    cf04:	ldur	x8, [x29, #-40]
    cf08:	mov	x9, #0xffffffffffffffff    	// #-1
    cf0c:	add	x8, x8, x9
    cf10:	ldur	x9, [x29, #-104]
    cf14:	str	x8, [x9, #48]
    cf18:	ldur	x8, [x29, #-40]
    cf1c:	add	x8, x8, #0x1
    cf20:	stur	x8, [x29, #-40]
    cf24:	ldur	x8, [x29, #-40]
    cf28:	ldur	x9, [x29, #-104]
    cf2c:	str	x8, [x9, #56]
    cf30:	ldur	x8, [x29, #-80]
    cf34:	cmp	x8, #0x2
    cf38:	b.cs	cf44 <pipeline_peekline@@Base+0x2d0c>  // b.hs, b.nlast
    cf3c:	mov	x8, #0x2                   	// #2
    cf40:	stur	x8, [x29, #-80]
    cf44:	ldur	x8, [x29, #-40]
    cf48:	ldrb	w9, [x8]
    cf4c:	cmp	w9, #0x30
    cf50:	b.lt	d0a8 <pipeline_peekline@@Base+0x2e70>  // b.tstop
    cf54:	ldur	x8, [x29, #-40]
    cf58:	ldrb	w9, [x8]
    cf5c:	cmp	w9, #0x39
    cf60:	b.gt	d0a8 <pipeline_peekline@@Base+0x2e70>
    cf64:	ldur	x8, [x29, #-40]
    cf68:	stur	x8, [x29, #-176]
    cf6c:	ldur	x8, [x29, #-176]
    cf70:	ldrb	w9, [x8]
    cf74:	mov	w10, #0x0                   	// #0
    cf78:	cmp	w9, #0x30
    cf7c:	str	w10, [sp, #104]
    cf80:	b.lt	cf98 <pipeline_peekline@@Base+0x2d60>  // b.tstop
    cf84:	ldur	x8, [x29, #-176]
    cf88:	ldrb	w9, [x8]
    cf8c:	cmp	w9, #0x39
    cf90:	cset	w9, le
    cf94:	str	w9, [sp, #104]
    cf98:	ldr	w8, [sp, #104]
    cf9c:	tbnz	w8, #0, cfa4 <pipeline_peekline@@Base+0x2d6c>
    cfa0:	b	cfb4 <pipeline_peekline@@Base+0x2d7c>
    cfa4:	ldur	x8, [x29, #-176]
    cfa8:	add	x8, x8, #0x1
    cfac:	stur	x8, [x29, #-176]
    cfb0:	b	cf6c <pipeline_peekline@@Base+0x2d34>
    cfb4:	ldur	x8, [x29, #-176]
    cfb8:	ldrb	w9, [x8]
    cfbc:	cmp	w9, #0x24
    cfc0:	b.ne	d0a8 <pipeline_peekline@@Base+0x2e70>  // b.any
    cfc4:	stur	xzr, [x29, #-184]
    cfc8:	ldur	x8, [x29, #-40]
    cfcc:	stur	x8, [x29, #-176]
    cfd0:	ldur	x8, [x29, #-176]
    cfd4:	ldrb	w9, [x8]
    cfd8:	mov	w10, #0x0                   	// #0
    cfdc:	cmp	w9, #0x30
    cfe0:	str	w10, [sp, #100]
    cfe4:	b.lt	cffc <pipeline_peekline@@Base+0x2dc4>  // b.tstop
    cfe8:	ldur	x8, [x29, #-176]
    cfec:	ldrb	w9, [x8]
    cff0:	cmp	w9, #0x39
    cff4:	cset	w9, le
    cff8:	str	w9, [sp, #100]
    cffc:	ldr	w8, [sp, #100]
    d000:	tbnz	w8, #0, d008 <pipeline_peekline@@Base+0x2dd0>
    d004:	b	d06c <pipeline_peekline@@Base+0x2e34>
    d008:	ldur	x8, [x29, #-184]
    d00c:	mov	x9, #0x9999999999999999    	// #-7378697629483820647
    d010:	movk	x9, #0x1999, lsl #48
    d014:	cmp	x8, x9
    d018:	b.hi	d030 <pipeline_peekline@@Base+0x2df8>  // b.pmore
    d01c:	ldur	x8, [x29, #-184]
    d020:	mov	x9, #0xa                   	// #10
    d024:	mul	x8, x8, x9
    d028:	str	x8, [sp, #88]
    d02c:	b	d038 <pipeline_peekline@@Base+0x2e00>
    d030:	mov	x8, #0xffffffffffffffff    	// #-1
    d034:	str	x8, [sp, #88]
    d038:	ldr	x8, [sp, #88]
    d03c:	ldur	x9, [x29, #-176]
    d040:	ldrb	w10, [x9]
    d044:	subs	w10, w10, #0x30
    d048:	mov	w0, w10
    d04c:	sxtw	x1, w0
    d050:	mov	x0, x8
    d054:	bl	b53c <pipeline_peekline@@Base+0x1304>
    d058:	stur	x0, [x29, #-184]
    d05c:	ldur	x8, [x29, #-176]
    d060:	add	x8, x8, #0x1
    d064:	stur	x8, [x29, #-176]
    d068:	b	cfd0 <pipeline_peekline@@Base+0x2d98>
    d06c:	ldur	x8, [x29, #-184]
    d070:	cbnz	x8, d078 <pipeline_peekline@@Base+0x2e40>
    d074:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d078:	ldur	x8, [x29, #-184]
    d07c:	mov	x9, #0xffffffffffffffff    	// #-1
    d080:	cmp	x8, x9
    d084:	b.ne	d08c <pipeline_peekline@@Base+0x2e54>  // b.any
    d088:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d08c:	ldur	x8, [x29, #-184]
    d090:	subs	x8, x8, #0x1
    d094:	ldur	x9, [x29, #-104]
    d098:	str	x8, [x9, #64]
    d09c:	ldur	x8, [x29, #-176]
    d0a0:	add	x8, x8, #0x1
    d0a4:	stur	x8, [x29, #-40]
    d0a8:	ldur	x8, [x29, #-104]
    d0ac:	ldr	x8, [x8, #64]
    d0b0:	mov	x9, #0xffffffffffffffff    	// #-1
    d0b4:	cmp	x8, x9
    d0b8:	b.ne	d0e8 <pipeline_peekline@@Base+0x2eb0>  // b.any
    d0bc:	ldur	x8, [x29, #-48]
    d0c0:	add	x9, x8, #0x1
    d0c4:	stur	x9, [x29, #-48]
    d0c8:	ldur	x9, [x29, #-104]
    d0cc:	str	x8, [x9, #64]
    d0d0:	ldur	x8, [x29, #-104]
    d0d4:	ldr	x8, [x8, #64]
    d0d8:	mov	x9, #0xffffffffffffffff    	// #-1
    d0dc:	cmp	x8, x9
    d0e0:	b.ne	d0e8 <pipeline_peekline@@Base+0x2eb0>  // b.any
    d0e4:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d0e8:	ldur	x8, [x29, #-104]
    d0ec:	ldr	x8, [x8, #64]
    d0f0:	stur	x8, [x29, #-192]
    d0f4:	ldur	x8, [x29, #-192]
    d0f8:	ldur	x9, [x29, #-64]
    d0fc:	cmp	x8, x9
    d100:	b.cc	d234 <pipeline_peekline@@Base+0x2ffc>  // b.lo, b.ul, b.last
    d104:	ldur	x8, [x29, #-64]
    d108:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    d10c:	cmp	x8, x9
    d110:	b.hi	d128 <pipeline_peekline@@Base+0x2ef0>  // b.pmore
    d114:	ldur	x8, [x29, #-64]
    d118:	mov	x9, #0x2                   	// #2
    d11c:	mul	x8, x8, x9
    d120:	str	x8, [sp, #80]
    d124:	b	d130 <pipeline_peekline@@Base+0x2ef8>
    d128:	mov	x8, #0xffffffffffffffff    	// #-1
    d12c:	str	x8, [sp, #80]
    d130:	ldr	x8, [sp, #80]
    d134:	stur	x8, [x29, #-64]
    d138:	ldur	x8, [x29, #-64]
    d13c:	ldur	x9, [x29, #-192]
    d140:	cmp	x8, x9
    d144:	b.hi	d158 <pipeline_peekline@@Base+0x2f20>  // b.pmore
    d148:	ldur	x0, [x29, #-192]
    d14c:	mov	x1, #0x1                   	// #1
    d150:	bl	b53c <pipeline_peekline@@Base+0x1304>
    d154:	stur	x0, [x29, #-64]
    d158:	ldur	x8, [x29, #-64]
    d15c:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
    d160:	cmp	x8, x9
    d164:	b.hi	d17c <pipeline_peekline@@Base+0x2f44>  // b.pmore
    d168:	ldur	x8, [x29, #-64]
    d16c:	mov	x9, #0x20                  	// #32
    d170:	mul	x8, x8, x9
    d174:	str	x8, [sp, #72]
    d178:	b	d184 <pipeline_peekline@@Base+0x2f4c>
    d17c:	mov	x8, #0xffffffffffffffff    	// #-1
    d180:	str	x8, [sp, #72]
    d184:	ldr	x8, [sp, #72]
    d188:	stur	x8, [x29, #-200]
    d18c:	ldur	x8, [x29, #-200]
    d190:	mov	x9, #0xffffffffffffffff    	// #-1
    d194:	cmp	x8, x9
    d198:	b.ne	d1a0 <pipeline_peekline@@Base+0x2f68>  // b.any
    d19c:	b	db50 <pipeline_peekline@@Base+0x3918>
    d1a0:	ldur	x8, [x29, #-32]
    d1a4:	ldr	x8, [x8, #8]
    d1a8:	ldur	x9, [x29, #-32]
    d1ac:	add	x9, x9, #0x10
    d1b0:	cmp	x8, x9
    d1b4:	b.eq	d1d0 <pipeline_peekline@@Base+0x2f98>  // b.none
    d1b8:	ldur	x8, [x29, #-32]
    d1bc:	ldr	x0, [x8, #8]
    d1c0:	ldur	x1, [x29, #-200]
    d1c4:	bl	2af0 <realloc@plt>
    d1c8:	str	x0, [sp, #64]
    d1cc:	b	d1dc <pipeline_peekline@@Base+0x2fa4>
    d1d0:	ldur	x0, [x29, #-200]
    d1d4:	bl	2a70 <malloc@plt>
    d1d8:	str	x0, [sp, #64]
    d1dc:	ldr	x8, [sp, #64]
    d1e0:	stur	x8, [x29, #-208]
    d1e4:	ldur	x8, [x29, #-208]
    d1e8:	cbnz	x8, d1f0 <pipeline_peekline@@Base+0x2fb8>
    d1ec:	b	db50 <pipeline_peekline@@Base+0x3918>
    d1f0:	ldur	x8, [x29, #-32]
    d1f4:	ldr	x8, [x8, #8]
    d1f8:	ldur	x9, [x29, #-32]
    d1fc:	add	x9, x9, #0x10
    d200:	cmp	x8, x9
    d204:	b.ne	d228 <pipeline_peekline@@Base+0x2ff0>  // b.any
    d208:	ldur	x0, [x29, #-208]
    d20c:	ldur	x8, [x29, #-32]
    d210:	ldr	x1, [x8, #8]
    d214:	ldur	x8, [x29, #-32]
    d218:	ldr	x8, [x8]
    d21c:	mov	x9, #0x20                  	// #32
    d220:	mul	x2, x8, x9
    d224:	bl	2870 <memcpy@plt>
    d228:	ldur	x8, [x29, #-208]
    d22c:	ldur	x9, [x29, #-32]
    d230:	str	x8, [x9, #8]
    d234:	ldur	x8, [x29, #-32]
    d238:	ldr	x8, [x8]
    d23c:	ldur	x9, [x29, #-192]
    d240:	cmp	x8, x9
    d244:	b.hi	d274 <pipeline_peekline@@Base+0x303c>  // b.pmore
    d248:	ldur	x8, [x29, #-32]
    d24c:	ldr	x8, [x8, #8]
    d250:	ldur	x9, [x29, #-32]
    d254:	ldr	x10, [x9]
    d258:	add	x11, x10, #0x1
    d25c:	str	x11, [x9]
    d260:	mov	x9, #0x20                  	// #32
    d264:	mul	x9, x9, x10
    d268:	mov	w12, wzr
    d26c:	str	w12, [x8, x9]
    d270:	b	d234 <pipeline_peekline@@Base+0x2ffc>
    d274:	ldur	x8, [x29, #-32]
    d278:	ldr	x8, [x8, #8]
    d27c:	ldur	x9, [x29, #-192]
    d280:	mov	x10, #0x20                  	// #32
    d284:	mul	x9, x10, x9
    d288:	ldr	w11, [x8, x9]
    d28c:	cbnz	w11, d2b0 <pipeline_peekline@@Base+0x3078>
    d290:	ldur	x8, [x29, #-32]
    d294:	ldr	x8, [x8, #8]
    d298:	ldur	x9, [x29, #-192]
    d29c:	mov	x10, #0x20                  	// #32
    d2a0:	mul	x9, x10, x9
    d2a4:	mov	w11, #0x5                   	// #5
    d2a8:	str	w11, [x8, x9]
    d2ac:	b	d2d4 <pipeline_peekline@@Base+0x309c>
    d2b0:	ldur	x8, [x29, #-32]
    d2b4:	ldr	x8, [x8, #8]
    d2b8:	ldur	x9, [x29, #-192]
    d2bc:	mov	x10, #0x20                  	// #32
    d2c0:	mul	x9, x10, x9
    d2c4:	ldr	w11, [x8, x9]
    d2c8:	cmp	w11, #0x5
    d2cc:	b.eq	d2d4 <pipeline_peekline@@Base+0x309c>  // b.none
    d2d0:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d2d4:	b	d370 <pipeline_peekline@@Base+0x3138>
    d2d8:	ldur	x8, [x29, #-40]
    d2dc:	mov	x9, #0xffffffffffffffff    	// #-1
    d2e0:	add	x8, x8, x9
    d2e4:	ldur	x9, [x29, #-104]
    d2e8:	str	x8, [x9, #48]
    d2ec:	ldur	x8, [x29, #-40]
    d2f0:	ldrb	w9, [x8]
    d2f4:	mov	w10, #0x0                   	// #0
    d2f8:	cmp	w9, #0x30
    d2fc:	str	w10, [sp, #60]
    d300:	b.lt	d318 <pipeline_peekline@@Base+0x30e0>  // b.tstop
    d304:	ldur	x8, [x29, #-40]
    d308:	ldrb	w9, [x8]
    d30c:	cmp	w9, #0x39
    d310:	cset	w9, le
    d314:	str	w9, [sp, #60]
    d318:	ldr	w8, [sp, #60]
    d31c:	tbnz	w8, #0, d324 <pipeline_peekline@@Base+0x30ec>
    d320:	b	d334 <pipeline_peekline@@Base+0x30fc>
    d324:	ldur	x8, [x29, #-40]
    d328:	add	x8, x8, #0x1
    d32c:	stur	x8, [x29, #-40]
    d330:	b	d2ec <pipeline_peekline@@Base+0x30b4>
    d334:	ldur	x8, [x29, #-40]
    d338:	ldur	x9, [x29, #-104]
    d33c:	str	x8, [x9, #56]
    d340:	ldur	x8, [x29, #-104]
    d344:	ldr	x8, [x8, #56]
    d348:	ldur	x9, [x29, #-104]
    d34c:	ldr	x9, [x9, #48]
    d350:	subs	x8, x8, x9
    d354:	str	x8, [sp, #216]
    d358:	ldur	x8, [x29, #-80]
    d35c:	ldr	x9, [sp, #216]
    d360:	cmp	x8, x9
    d364:	b.cs	d370 <pipeline_peekline@@Base+0x3138>  // b.hs, b.nlast
    d368:	ldr	x8, [sp, #216]
    d36c:	stur	x8, [x29, #-80]
    d370:	str	wzr, [sp, #208]
    d374:	ldur	x8, [x29, #-40]
    d378:	ldrb	w9, [x8]
    d37c:	cmp	w9, #0x68
    d380:	b.ne	d3b0 <pipeline_peekline@@Base+0x3178>  // b.any
    d384:	ldr	w8, [sp, #208]
    d388:	mov	w9, #0x1                   	// #1
    d38c:	and	w8, w8, #0x1
    d390:	lsl	w8, w9, w8
    d394:	ldr	w9, [sp, #208]
    d398:	orr	w8, w9, w8
    d39c:	str	w8, [sp, #208]
    d3a0:	ldur	x10, [x29, #-40]
    d3a4:	add	x10, x10, #0x1
    d3a8:	stur	x10, [x29, #-40]
    d3ac:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d3b0:	ldur	x8, [x29, #-40]
    d3b4:	ldrb	w9, [x8]
    d3b8:	cmp	w9, #0x4c
    d3bc:	b.ne	d3dc <pipeline_peekline@@Base+0x31a4>  // b.any
    d3c0:	ldr	w8, [sp, #208]
    d3c4:	orr	w8, w8, #0x4
    d3c8:	str	w8, [sp, #208]
    d3cc:	ldur	x9, [x29, #-40]
    d3d0:	add	x9, x9, #0x1
    d3d4:	stur	x9, [x29, #-40]
    d3d8:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d3dc:	ldur	x8, [x29, #-40]
    d3e0:	ldrb	w9, [x8]
    d3e4:	cmp	w9, #0x6c
    d3e8:	b.ne	d408 <pipeline_peekline@@Base+0x31d0>  // b.any
    d3ec:	ldr	w8, [sp, #208]
    d3f0:	add	w8, w8, #0x8
    d3f4:	str	w8, [sp, #208]
    d3f8:	ldur	x9, [x29, #-40]
    d3fc:	add	x9, x9, #0x1
    d400:	stur	x9, [x29, #-40]
    d404:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d408:	ldur	x8, [x29, #-40]
    d40c:	ldrb	w9, [x8]
    d410:	cmp	w9, #0x6a
    d414:	b.ne	d434 <pipeline_peekline@@Base+0x31fc>  // b.any
    d418:	ldr	w8, [sp, #208]
    d41c:	add	w8, w8, #0x8
    d420:	str	w8, [sp, #208]
    d424:	ldur	x9, [x29, #-40]
    d428:	add	x9, x9, #0x1
    d42c:	stur	x9, [x29, #-40]
    d430:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d434:	ldur	x8, [x29, #-40]
    d438:	ldrb	w9, [x8]
    d43c:	cmp	w9, #0x7a
    d440:	b.eq	d454 <pipeline_peekline@@Base+0x321c>  // b.none
    d444:	ldur	x8, [x29, #-40]
    d448:	ldrb	w9, [x8]
    d44c:	cmp	w9, #0x5a
    d450:	b.ne	d470 <pipeline_peekline@@Base+0x3238>  // b.any
    d454:	ldr	w8, [sp, #208]
    d458:	add	w8, w8, #0x8
    d45c:	str	w8, [sp, #208]
    d460:	ldur	x9, [x29, #-40]
    d464:	add	x9, x9, #0x1
    d468:	stur	x9, [x29, #-40]
    d46c:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d470:	ldur	x8, [x29, #-40]
    d474:	ldrb	w9, [x8]
    d478:	cmp	w9, #0x74
    d47c:	b.ne	d49c <pipeline_peekline@@Base+0x3264>  // b.any
    d480:	ldr	w8, [sp, #208]
    d484:	add	w8, w8, #0x8
    d488:	str	w8, [sp, #208]
    d48c:	ldur	x9, [x29, #-40]
    d490:	add	x9, x9, #0x1
    d494:	stur	x9, [x29, #-40]
    d498:	b	d4a0 <pipeline_peekline@@Base+0x3268>
    d49c:	b	d4a4 <pipeline_peekline@@Base+0x326c>
    d4a0:	b	d374 <pipeline_peekline@@Base+0x313c>
    d4a4:	ldur	x8, [x29, #-40]
    d4a8:	add	x9, x8, #0x1
    d4ac:	stur	x9, [x29, #-40]
    d4b0:	ldrb	w10, [x8]
    d4b4:	sturb	w10, [x29, #-81]
    d4b8:	ldurb	w10, [x29, #-81]
    d4bc:	subs	w10, w10, #0x25
    d4c0:	mov	w8, w10
    d4c4:	ubfx	x8, x8, #0, #32
    d4c8:	cmp	x8, #0x53
    d4cc:	str	x8, [sp, #48]
    d4d0:	b.hi	d708 <pipeline_peekline@@Base+0x34d0>  // b.pmore
    d4d4:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    d4d8:	add	x8, x8, #0x7d0
    d4dc:	ldr	x11, [sp, #48]
    d4e0:	ldrsw	x10, [x8, x11, lsl #2]
    d4e4:	add	x9, x8, x10
    d4e8:	br	x9
    d4ec:	ldr	w8, [sp, #208]
    d4f0:	cmp	w8, #0x10
    d4f4:	b.ge	d504 <pipeline_peekline@@Base+0x32cc>  // b.tcont
    d4f8:	ldr	w8, [sp, #208]
    d4fc:	and	w8, w8, #0x4
    d500:	cbz	w8, d510 <pipeline_peekline@@Base+0x32d8>
    d504:	mov	w8, #0x9                   	// #9
    d508:	str	w8, [sp, #212]
    d50c:	b	d560 <pipeline_peekline@@Base+0x3328>
    d510:	ldr	w8, [sp, #208]
    d514:	cmp	w8, #0x8
    d518:	b.lt	d528 <pipeline_peekline@@Base+0x32f0>  // b.tstop
    d51c:	mov	w8, #0x7                   	// #7
    d520:	str	w8, [sp, #212]
    d524:	b	d560 <pipeline_peekline@@Base+0x3328>
    d528:	ldr	w8, [sp, #208]
    d52c:	and	w8, w8, #0x2
    d530:	cbz	w8, d540 <pipeline_peekline@@Base+0x3308>
    d534:	mov	w8, #0x1                   	// #1
    d538:	str	w8, [sp, #212]
    d53c:	b	d560 <pipeline_peekline@@Base+0x3328>
    d540:	ldr	w8, [sp, #208]
    d544:	and	w8, w8, #0x1
    d548:	cbz	w8, d558 <pipeline_peekline@@Base+0x3320>
    d54c:	mov	w8, #0x3                   	// #3
    d550:	str	w8, [sp, #212]
    d554:	b	d560 <pipeline_peekline@@Base+0x3328>
    d558:	mov	w8, #0x5                   	// #5
    d55c:	str	w8, [sp, #212]
    d560:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d564:	ldr	w8, [sp, #208]
    d568:	cmp	w8, #0x10
    d56c:	b.ge	d57c <pipeline_peekline@@Base+0x3344>  // b.tcont
    d570:	ldr	w8, [sp, #208]
    d574:	and	w8, w8, #0x4
    d578:	cbz	w8, d588 <pipeline_peekline@@Base+0x3350>
    d57c:	mov	w8, #0xa                   	// #10
    d580:	str	w8, [sp, #212]
    d584:	b	d5d8 <pipeline_peekline@@Base+0x33a0>
    d588:	ldr	w8, [sp, #208]
    d58c:	cmp	w8, #0x8
    d590:	b.lt	d5a0 <pipeline_peekline@@Base+0x3368>  // b.tstop
    d594:	mov	w8, #0x8                   	// #8
    d598:	str	w8, [sp, #212]
    d59c:	b	d5d8 <pipeline_peekline@@Base+0x33a0>
    d5a0:	ldr	w8, [sp, #208]
    d5a4:	and	w8, w8, #0x2
    d5a8:	cbz	w8, d5b8 <pipeline_peekline@@Base+0x3380>
    d5ac:	mov	w8, #0x2                   	// #2
    d5b0:	str	w8, [sp, #212]
    d5b4:	b	d5d8 <pipeline_peekline@@Base+0x33a0>
    d5b8:	ldr	w8, [sp, #208]
    d5bc:	and	w8, w8, #0x1
    d5c0:	cbz	w8, d5d0 <pipeline_peekline@@Base+0x3398>
    d5c4:	mov	w8, #0x4                   	// #4
    d5c8:	str	w8, [sp, #212]
    d5cc:	b	d5d8 <pipeline_peekline@@Base+0x33a0>
    d5d0:	mov	w8, #0x6                   	// #6
    d5d4:	str	w8, [sp, #212]
    d5d8:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d5dc:	ldr	w8, [sp, #208]
    d5e0:	cmp	w8, #0x10
    d5e4:	b.ge	d5f4 <pipeline_peekline@@Base+0x33bc>  // b.tcont
    d5e8:	ldr	w8, [sp, #208]
    d5ec:	and	w8, w8, #0x4
    d5f0:	cbz	w8, d600 <pipeline_peekline@@Base+0x33c8>
    d5f4:	mov	w8, #0xc                   	// #12
    d5f8:	str	w8, [sp, #212]
    d5fc:	b	d608 <pipeline_peekline@@Base+0x33d0>
    d600:	mov	w8, #0xb                   	// #11
    d604:	str	w8, [sp, #212]
    d608:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d60c:	ldr	w8, [sp, #208]
    d610:	cmp	w8, #0x8
    d614:	b.lt	d624 <pipeline_peekline@@Base+0x33ec>  // b.tstop
    d618:	mov	w8, #0xe                   	// #14
    d61c:	str	w8, [sp, #212]
    d620:	b	d62c <pipeline_peekline@@Base+0x33f4>
    d624:	mov	w8, #0xd                   	// #13
    d628:	str	w8, [sp, #212]
    d62c:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d630:	mov	w8, #0xe                   	// #14
    d634:	str	w8, [sp, #212]
    d638:	mov	w8, #0x63                  	// #99
    d63c:	sturb	w8, [x29, #-81]
    d640:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d644:	ldr	w8, [sp, #208]
    d648:	cmp	w8, #0x8
    d64c:	b.lt	d65c <pipeline_peekline@@Base+0x3424>  // b.tstop
    d650:	mov	w8, #0x10                  	// #16
    d654:	str	w8, [sp, #212]
    d658:	b	d664 <pipeline_peekline@@Base+0x342c>
    d65c:	mov	w8, #0xf                   	// #15
    d660:	str	w8, [sp, #212]
    d664:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d668:	mov	w8, #0x10                  	// #16
    d66c:	str	w8, [sp, #212]
    d670:	mov	w8, #0x73                  	// #115
    d674:	sturb	w8, [x29, #-81]
    d678:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d67c:	mov	w8, #0x11                  	// #17
    d680:	str	w8, [sp, #212]
    d684:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d688:	ldr	w8, [sp, #208]
    d68c:	cmp	w8, #0x10
    d690:	b.ge	d6a0 <pipeline_peekline@@Base+0x3468>  // b.tcont
    d694:	ldr	w8, [sp, #208]
    d698:	and	w8, w8, #0x4
    d69c:	cbz	w8, d6ac <pipeline_peekline@@Base+0x3474>
    d6a0:	mov	w8, #0x16                  	// #22
    d6a4:	str	w8, [sp, #212]
    d6a8:	b	d6fc <pipeline_peekline@@Base+0x34c4>
    d6ac:	ldr	w8, [sp, #208]
    d6b0:	cmp	w8, #0x8
    d6b4:	b.lt	d6c4 <pipeline_peekline@@Base+0x348c>  // b.tstop
    d6b8:	mov	w8, #0x15                  	// #21
    d6bc:	str	w8, [sp, #212]
    d6c0:	b	d6fc <pipeline_peekline@@Base+0x34c4>
    d6c4:	ldr	w8, [sp, #208]
    d6c8:	and	w8, w8, #0x2
    d6cc:	cbz	w8, d6dc <pipeline_peekline@@Base+0x34a4>
    d6d0:	mov	w8, #0x12                  	// #18
    d6d4:	str	w8, [sp, #212]
    d6d8:	b	d6fc <pipeline_peekline@@Base+0x34c4>
    d6dc:	ldr	w8, [sp, #208]
    d6e0:	and	w8, w8, #0x1
    d6e4:	cbz	w8, d6f4 <pipeline_peekline@@Base+0x34bc>
    d6e8:	mov	w8, #0x13                  	// #19
    d6ec:	str	w8, [sp, #212]
    d6f0:	b	d6fc <pipeline_peekline@@Base+0x34c4>
    d6f4:	mov	w8, #0x14                  	// #20
    d6f8:	str	w8, [sp, #212]
    d6fc:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d700:	str	wzr, [sp, #212]
    d704:	b	d70c <pipeline_peekline@@Base+0x34d4>
    d708:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d70c:	ldr	w8, [sp, #212]
    d710:	cbz	w8, d950 <pipeline_peekline@@Base+0x3718>
    d714:	ldur	x8, [x29, #-96]
    d718:	ldur	x9, [x29, #-104]
    d71c:	str	x8, [x9, #80]
    d720:	ldur	x8, [x29, #-104]
    d724:	ldr	x8, [x8, #80]
    d728:	mov	x9, #0xffffffffffffffff    	// #-1
    d72c:	cmp	x8, x9
    d730:	b.ne	d760 <pipeline_peekline@@Base+0x3528>  // b.any
    d734:	ldur	x8, [x29, #-48]
    d738:	add	x9, x8, #0x1
    d73c:	stur	x9, [x29, #-48]
    d740:	ldur	x9, [x29, #-104]
    d744:	str	x8, [x9, #80]
    d748:	ldur	x8, [x29, #-104]
    d74c:	ldr	x8, [x8, #80]
    d750:	mov	x9, #0xffffffffffffffff    	// #-1
    d754:	cmp	x8, x9
    d758:	b.ne	d760 <pipeline_peekline@@Base+0x3528>  // b.any
    d75c:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d760:	ldur	x8, [x29, #-104]
    d764:	ldr	x8, [x8, #80]
    d768:	str	x8, [sp, #200]
    d76c:	ldr	x8, [sp, #200]
    d770:	ldur	x9, [x29, #-64]
    d774:	cmp	x8, x9
    d778:	b.cc	d8ac <pipeline_peekline@@Base+0x3674>  // b.lo, b.ul, b.last
    d77c:	ldur	x8, [x29, #-64]
    d780:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    d784:	cmp	x8, x9
    d788:	b.hi	d7a0 <pipeline_peekline@@Base+0x3568>  // b.pmore
    d78c:	ldur	x8, [x29, #-64]
    d790:	mov	x9, #0x2                   	// #2
    d794:	mul	x8, x8, x9
    d798:	str	x8, [sp, #40]
    d79c:	b	d7a8 <pipeline_peekline@@Base+0x3570>
    d7a0:	mov	x8, #0xffffffffffffffff    	// #-1
    d7a4:	str	x8, [sp, #40]
    d7a8:	ldr	x8, [sp, #40]
    d7ac:	stur	x8, [x29, #-64]
    d7b0:	ldur	x8, [x29, #-64]
    d7b4:	ldr	x9, [sp, #200]
    d7b8:	cmp	x8, x9
    d7bc:	b.hi	d7d0 <pipeline_peekline@@Base+0x3598>  // b.pmore
    d7c0:	ldr	x0, [sp, #200]
    d7c4:	mov	x1, #0x1                   	// #1
    d7c8:	bl	b53c <pipeline_peekline@@Base+0x1304>
    d7cc:	stur	x0, [x29, #-64]
    d7d0:	ldur	x8, [x29, #-64]
    d7d4:	mov	x9, #0x7ffffffffffffff     	// #576460752303423487
    d7d8:	cmp	x8, x9
    d7dc:	b.hi	d7f4 <pipeline_peekline@@Base+0x35bc>  // b.pmore
    d7e0:	ldur	x8, [x29, #-64]
    d7e4:	mov	x9, #0x20                  	// #32
    d7e8:	mul	x8, x8, x9
    d7ec:	str	x8, [sp, #32]
    d7f0:	b	d7fc <pipeline_peekline@@Base+0x35c4>
    d7f4:	mov	x8, #0xffffffffffffffff    	// #-1
    d7f8:	str	x8, [sp, #32]
    d7fc:	ldr	x8, [sp, #32]
    d800:	str	x8, [sp, #192]
    d804:	ldr	x8, [sp, #192]
    d808:	mov	x9, #0xffffffffffffffff    	// #-1
    d80c:	cmp	x8, x9
    d810:	b.ne	d818 <pipeline_peekline@@Base+0x35e0>  // b.any
    d814:	b	db50 <pipeline_peekline@@Base+0x3918>
    d818:	ldur	x8, [x29, #-32]
    d81c:	ldr	x8, [x8, #8]
    d820:	ldur	x9, [x29, #-32]
    d824:	add	x9, x9, #0x10
    d828:	cmp	x8, x9
    d82c:	b.eq	d848 <pipeline_peekline@@Base+0x3610>  // b.none
    d830:	ldur	x8, [x29, #-32]
    d834:	ldr	x0, [x8, #8]
    d838:	ldr	x1, [sp, #192]
    d83c:	bl	2af0 <realloc@plt>
    d840:	str	x0, [sp, #24]
    d844:	b	d854 <pipeline_peekline@@Base+0x361c>
    d848:	ldr	x0, [sp, #192]
    d84c:	bl	2a70 <malloc@plt>
    d850:	str	x0, [sp, #24]
    d854:	ldr	x8, [sp, #24]
    d858:	str	x8, [sp, #184]
    d85c:	ldr	x8, [sp, #184]
    d860:	cbnz	x8, d868 <pipeline_peekline@@Base+0x3630>
    d864:	b	db50 <pipeline_peekline@@Base+0x3918>
    d868:	ldur	x8, [x29, #-32]
    d86c:	ldr	x8, [x8, #8]
    d870:	ldur	x9, [x29, #-32]
    d874:	add	x9, x9, #0x10
    d878:	cmp	x8, x9
    d87c:	b.ne	d8a0 <pipeline_peekline@@Base+0x3668>  // b.any
    d880:	ldr	x0, [sp, #184]
    d884:	ldur	x8, [x29, #-32]
    d888:	ldr	x1, [x8, #8]
    d88c:	ldur	x8, [x29, #-32]
    d890:	ldr	x8, [x8]
    d894:	mov	x9, #0x20                  	// #32
    d898:	mul	x2, x8, x9
    d89c:	bl	2870 <memcpy@plt>
    d8a0:	ldr	x8, [sp, #184]
    d8a4:	ldur	x9, [x29, #-32]
    d8a8:	str	x8, [x9, #8]
    d8ac:	ldur	x8, [x29, #-32]
    d8b0:	ldr	x8, [x8]
    d8b4:	ldr	x9, [sp, #200]
    d8b8:	cmp	x8, x9
    d8bc:	b.hi	d8ec <pipeline_peekline@@Base+0x36b4>  // b.pmore
    d8c0:	ldur	x8, [x29, #-32]
    d8c4:	ldr	x8, [x8, #8]
    d8c8:	ldur	x9, [x29, #-32]
    d8cc:	ldr	x10, [x9]
    d8d0:	add	x11, x10, #0x1
    d8d4:	str	x11, [x9]
    d8d8:	mov	x9, #0x20                  	// #32
    d8dc:	mul	x9, x9, x10
    d8e0:	mov	w12, wzr
    d8e4:	str	w12, [x8, x9]
    d8e8:	b	d8ac <pipeline_peekline@@Base+0x3674>
    d8ec:	ldur	x8, [x29, #-32]
    d8f0:	ldr	x8, [x8, #8]
    d8f4:	ldr	x9, [sp, #200]
    d8f8:	mov	x10, #0x20                  	// #32
    d8fc:	mul	x9, x10, x9
    d900:	ldr	w11, [x8, x9]
    d904:	cbnz	w11, d928 <pipeline_peekline@@Base+0x36f0>
    d908:	ldr	w8, [sp, #212]
    d90c:	ldur	x9, [x29, #-32]
    d910:	ldr	x9, [x9, #8]
    d914:	ldr	x10, [sp, #200]
    d918:	mov	x11, #0x20                  	// #32
    d91c:	mul	x10, x11, x10
    d920:	str	w8, [x9, x10]
    d924:	b	d950 <pipeline_peekline@@Base+0x3718>
    d928:	ldur	x8, [x29, #-32]
    d92c:	ldr	x8, [x8, #8]
    d930:	ldr	x9, [sp, #200]
    d934:	mov	x10, #0x20                  	// #32
    d938:	mul	x9, x10, x9
    d93c:	ldr	w11, [x8, x9]
    d940:	ldr	w12, [sp, #212]
    d944:	cmp	w11, w12
    d948:	b.eq	d950 <pipeline_peekline@@Base+0x3718>  // b.none
    d94c:	b	daf0 <pipeline_peekline@@Base+0x38b8>
    d950:	ldurb	w8, [x29, #-81]
    d954:	ldur	x9, [x29, #-104]
    d958:	strb	w8, [x9, #72]
    d95c:	ldur	x9, [x29, #-40]
    d960:	ldur	x10, [x29, #-104]
    d964:	str	x9, [x10, #8]
    d968:	ldur	x9, [x29, #-24]
    d96c:	ldr	x10, [x9]
    d970:	add	x10, x10, #0x1
    d974:	str	x10, [x9]
    d978:	ldur	x9, [x29, #-24]
    d97c:	ldr	x9, [x9]
    d980:	ldur	x10, [x29, #-56]
    d984:	cmp	x9, x10
    d988:	b.cc	daa8 <pipeline_peekline@@Base+0x3870>  // b.lo, b.ul, b.last
    d98c:	ldur	x8, [x29, #-56]
    d990:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    d994:	cmp	x8, x9
    d998:	b.hi	d9b0 <pipeline_peekline@@Base+0x3778>  // b.pmore
    d99c:	ldur	x8, [x29, #-56]
    d9a0:	mov	x9, #0x2                   	// #2
    d9a4:	mul	x8, x8, x9
    d9a8:	str	x8, [sp, #16]
    d9ac:	b	d9b8 <pipeline_peekline@@Base+0x3780>
    d9b0:	mov	x8, #0xffffffffffffffff    	// #-1
    d9b4:	str	x8, [sp, #16]
    d9b8:	ldr	x8, [sp, #16]
    d9bc:	stur	x8, [x29, #-56]
    d9c0:	ldur	x8, [x29, #-56]
    d9c4:	mov	x9, #0xe8ba                	// #59578
    d9c8:	movk	x9, #0x8ba2, lsl #16
    d9cc:	movk	x9, #0xba2e, lsl #32
    d9d0:	movk	x9, #0x2e8, lsl #48
    d9d4:	cmp	x8, x9
    d9d8:	b.hi	d9f0 <pipeline_peekline@@Base+0x37b8>  // b.pmore
    d9dc:	ldur	x8, [x29, #-56]
    d9e0:	mov	x9, #0x58                  	// #88
    d9e4:	mul	x8, x8, x9
    d9e8:	str	x8, [sp, #8]
    d9ec:	b	d9f8 <pipeline_peekline@@Base+0x37c0>
    d9f0:	mov	x8, #0xffffffffffffffff    	// #-1
    d9f4:	str	x8, [sp, #8]
    d9f8:	ldr	x8, [sp, #8]
    d9fc:	str	x8, [sp, #176]
    da00:	ldr	x8, [sp, #176]
    da04:	mov	x9, #0xffffffffffffffff    	// #-1
    da08:	cmp	x8, x9
    da0c:	b.ne	da14 <pipeline_peekline@@Base+0x37dc>  // b.any
    da10:	b	db50 <pipeline_peekline@@Base+0x3918>
    da14:	ldur	x8, [x29, #-24]
    da18:	ldr	x8, [x8, #8]
    da1c:	ldur	x9, [x29, #-24]
    da20:	add	x9, x9, #0x20
    da24:	cmp	x8, x9
    da28:	b.eq	da44 <pipeline_peekline@@Base+0x380c>  // b.none
    da2c:	ldur	x8, [x29, #-24]
    da30:	ldr	x0, [x8, #8]
    da34:	ldr	x1, [sp, #176]
    da38:	bl	2af0 <realloc@plt>
    da3c:	str	x0, [sp]
    da40:	b	da50 <pipeline_peekline@@Base+0x3818>
    da44:	ldr	x0, [sp, #176]
    da48:	bl	2a70 <malloc@plt>
    da4c:	str	x0, [sp]
    da50:	ldr	x8, [sp]
    da54:	str	x8, [sp, #168]
    da58:	ldr	x8, [sp, #168]
    da5c:	cbnz	x8, da64 <pipeline_peekline@@Base+0x382c>
    da60:	b	db50 <pipeline_peekline@@Base+0x3918>
    da64:	ldur	x8, [x29, #-24]
    da68:	ldr	x8, [x8, #8]
    da6c:	ldur	x9, [x29, #-24]
    da70:	add	x9, x9, #0x20
    da74:	cmp	x8, x9
    da78:	b.ne	da9c <pipeline_peekline@@Base+0x3864>  // b.any
    da7c:	ldr	x0, [sp, #168]
    da80:	ldur	x8, [x29, #-24]
    da84:	ldr	x1, [x8, #8]
    da88:	ldur	x8, [x29, #-24]
    da8c:	ldr	x8, [x8]
    da90:	mov	x9, #0x58                  	// #88
    da94:	mul	x2, x8, x9
    da98:	bl	2870 <memcpy@plt>
    da9c:	ldr	x8, [sp, #168]
    daa0:	ldur	x9, [x29, #-24]
    daa4:	str	x8, [x9, #8]
    daa8:	b	c6e8 <pipeline_peekline@@Base+0x24b0>
    daac:	ldur	x8, [x29, #-40]
    dab0:	ldur	x9, [x29, #-24]
    dab4:	ldr	x9, [x9, #8]
    dab8:	ldur	x10, [x29, #-24]
    dabc:	ldr	x10, [x10]
    dac0:	mov	x11, #0x58                  	// #88
    dac4:	mul	x10, x11, x10
    dac8:	add	x9, x9, x10
    dacc:	str	x8, [x9]
    dad0:	ldur	x8, [x29, #-72]
    dad4:	ldur	x9, [x29, #-24]
    dad8:	str	x8, [x9, #16]
    dadc:	ldur	x8, [x29, #-80]
    dae0:	ldur	x9, [x29, #-24]
    dae4:	str	x8, [x9, #24]
    dae8:	stur	wzr, [x29, #-4]
    daec:	b	dbac <pipeline_peekline@@Base+0x3974>
    daf0:	ldur	x8, [x29, #-32]
    daf4:	ldr	x8, [x8, #8]
    daf8:	ldur	x9, [x29, #-32]
    dafc:	add	x9, x9, #0x10
    db00:	cmp	x8, x9
    db04:	b.eq	db14 <pipeline_peekline@@Base+0x38dc>  // b.none
    db08:	ldur	x8, [x29, #-32]
    db0c:	ldr	x0, [x8, #8]
    db10:	bl	2c00 <free@plt>
    db14:	ldur	x8, [x29, #-24]
    db18:	ldr	x8, [x8, #8]
    db1c:	ldur	x9, [x29, #-24]
    db20:	add	x9, x9, #0x20
    db24:	cmp	x8, x9
    db28:	b.eq	db38 <pipeline_peekline@@Base+0x3900>  // b.none
    db2c:	ldur	x8, [x29, #-24]
    db30:	ldr	x0, [x8, #8]
    db34:	bl	2c00 <free@plt>
    db38:	bl	2e00 <__errno_location@plt>
    db3c:	mov	w8, #0x16                  	// #22
    db40:	str	w8, [x0]
    db44:	mov	w8, #0xffffffff            	// #-1
    db48:	stur	w8, [x29, #-4]
    db4c:	b	dbac <pipeline_peekline@@Base+0x3974>
    db50:	ldur	x8, [x29, #-32]
    db54:	ldr	x8, [x8, #8]
    db58:	ldur	x9, [x29, #-32]
    db5c:	add	x9, x9, #0x10
    db60:	cmp	x8, x9
    db64:	b.eq	db74 <pipeline_peekline@@Base+0x393c>  // b.none
    db68:	ldur	x8, [x29, #-32]
    db6c:	ldr	x0, [x8, #8]
    db70:	bl	2c00 <free@plt>
    db74:	ldur	x8, [x29, #-24]
    db78:	ldr	x8, [x8, #8]
    db7c:	ldur	x9, [x29, #-24]
    db80:	add	x9, x9, #0x20
    db84:	cmp	x8, x9
    db88:	b.eq	db98 <pipeline_peekline@@Base+0x3960>  // b.none
    db8c:	ldur	x8, [x29, #-24]
    db90:	ldr	x0, [x8, #8]
    db94:	bl	2c00 <free@plt>
    db98:	bl	2e00 <__errno_location@plt>
    db9c:	mov	w8, #0xc                   	// #12
    dba0:	str	w8, [x0]
    dba4:	mov	w8, #0xffffffff            	// #-1
    dba8:	stur	w8, [x29, #-4]
    dbac:	ldur	w0, [x29, #-4]
    dbb0:	ldr	x28, [sp, #448]
    dbb4:	ldp	x29, x30, [sp, #432]
    dbb8:	add	sp, sp, #0x1d0
    dbbc:	ret
    dbc0:	stp	x29, x30, [sp, #-32]!
    dbc4:	stp	x28, x19, [sp, #16]
    dbc8:	mov	x29, sp
    dbcc:	sub	sp, sp, #0x650
    dbd0:	mov	x19, sp
    dbd4:	add	x8, x19, #0x290
    dbd8:	add	x9, x19, #0x3a8
    dbdc:	add	x10, x19, #0x2b0
    dbe0:	stur	x0, [x29, #-16]
    dbe4:	stur	x1, [x29, #-24]
    dbe8:	stur	x2, [x29, #-32]
    dbec:	ldur	x0, [x29, #-32]
    dbf0:	mov	x1, x9
    dbf4:	mov	x2, x10
    dbf8:	str	x8, [x19, #256]
    dbfc:	str	x3, [x19, #248]
    dc00:	bl	c67c <pipeline_peekline@@Base+0x2444>
    dc04:	cmp	w0, #0x0
    dc08:	cset	w11, ge  // ge = tcont
    dc0c:	tbnz	w11, #0, dc1c <pipeline_peekline@@Base+0x39e4>
    dc10:	mov	x8, xzr
    dc14:	stur	x8, [x29, #-8]
    dc18:	b	fda0 <pipeline_peekline@@Base+0x5b68>
    dc1c:	ldr	x8, [x19, #248]
    dc20:	ldr	q0, [x8]
    dc24:	add	x0, x19, #0x290
    dc28:	ldr	x9, [x19, #256]
    dc2c:	str	q0, [x9]
    dc30:	ldr	q0, [x8, #16]
    dc34:	str	q0, [x9, #16]
    dc38:	add	x1, x19, #0x2b0
    dc3c:	bl	bb44 <pipeline_peekline@@Base+0x190c>
    dc40:	cmp	w0, #0x0
    dc44:	cset	w10, ge  // ge = tcont
    dc48:	tbnz	w10, #0, dca4 <pipeline_peekline@@Base+0x3a6c>
    dc4c:	add	x8, x19, #0x3a8
    dc50:	ldr	x9, [x8, #8]
    dc54:	add	x8, x8, #0x20
    dc58:	cmp	x9, x8
    dc5c:	b.eq	dc6c <pipeline_peekline@@Base+0x3a34>  // b.none
    dc60:	add	x8, x19, #0x3a8
    dc64:	ldr	x0, [x8, #8]
    dc68:	bl	2c00 <free@plt>
    dc6c:	add	x8, x19, #0x2b0
    dc70:	ldr	x9, [x8, #8]
    dc74:	add	x8, x8, #0x10
    dc78:	cmp	x9, x8
    dc7c:	b.eq	dc8c <pipeline_peekline@@Base+0x3a54>  // b.none
    dc80:	add	x8, x19, #0x2b0
    dc84:	ldr	x0, [x8, #8]
    dc88:	bl	2c00 <free@plt>
    dc8c:	bl	2e00 <__errno_location@plt>
    dc90:	mov	w8, #0x16                  	// #22
    dc94:	str	w8, [x0]
    dc98:	mov	x9, xzr
    dc9c:	stur	x9, [x29, #-8]
    dca0:	b	fda0 <pipeline_peekline@@Base+0x5b68>
    dca4:	ldr	x1, [x19, #952]
    dca8:	ldr	x2, [x19, #960]
    dcac:	mov	x0, #0x7                   	// #7
    dcb0:	mov	x3, #0x6                   	// #6
    dcb4:	bl	b5c4 <pipeline_peekline@@Base+0x138c>
    dcb8:	str	x0, [x19, #648]
    dcbc:	ldr	x8, [x19, #648]
    dcc0:	cmp	x8, #0xfa0
    dcc4:	b.cs	dcfc <pipeline_peekline@@Base+0x3ac4>  // b.hs, b.nlast
    dcc8:	ldr	x8, [x19, #648]
    dccc:	mov	x9, #0x1                   	// #1
    dcd0:	mul	x8, x8, x9
    dcd4:	mul	x8, x8, x9
    dcd8:	add	x8, x8, #0xf
    dcdc:	and	x8, x8, #0xfffffffffffffff0
    dce0:	mov	x9, sp
    dce4:	subs	x8, x9, x8
    dce8:	mov	sp, x8
    dcec:	str	x8, [x19, #640]
    dcf0:	mov	x8, xzr
    dcf4:	str	x8, [x19, #632]
    dcf8:	b	dd64 <pipeline_peekline@@Base+0x3b2c>
    dcfc:	ldr	x8, [x19, #648]
    dd00:	mov	x9, #0xffffffffffffffff    	// #-1
    dd04:	cmp	x8, x9
    dd08:	b.hi	dd20 <pipeline_peekline@@Base+0x3ae8>  // b.pmore
    dd0c:	ldr	x8, [x19, #648]
    dd10:	mov	x9, #0x1                   	// #1
    dd14:	mul	x8, x8, x9
    dd18:	str	x8, [x19, #240]
    dd1c:	b	dd28 <pipeline_peekline@@Base+0x3af0>
    dd20:	mov	x8, #0xffffffffffffffff    	// #-1
    dd24:	str	x8, [x19, #240]
    dd28:	ldr	x8, [x19, #240]
    dd2c:	str	x8, [x19, #576]
    dd30:	ldr	x8, [x19, #576]
    dd34:	mov	x9, #0xffffffffffffffff    	// #-1
    dd38:	cmp	x8, x9
    dd3c:	b.ne	dd44 <pipeline_peekline@@Base+0x3b0c>  // b.any
    dd40:	b	fd4c <pipeline_peekline@@Base+0x5b14>
    dd44:	ldr	x0, [x19, #576]
    dd48:	bl	2a70 <malloc@plt>
    dd4c:	str	x0, [x19, #640]
    dd50:	ldr	x8, [x19, #640]
    dd54:	cbnz	x8, dd5c <pipeline_peekline@@Base+0x3b24>
    dd58:	b	fd4c <pipeline_peekline@@Base+0x5b14>
    dd5c:	ldr	x8, [x19, #640]
    dd60:	str	x8, [x19, #632]
    dd64:	ldur	x8, [x29, #-16]
    dd68:	cbz	x8, dd84 <pipeline_peekline@@Base+0x3b4c>
    dd6c:	ldur	x8, [x29, #-16]
    dd70:	str	x8, [x19, #600]
    dd74:	ldur	x8, [x29, #-24]
    dd78:	ldr	x8, [x8]
    dd7c:	str	x8, [x19, #592]
    dd80:	b	dd90 <pipeline_peekline@@Base+0x3b58>
    dd84:	mov	x8, xzr
    dd88:	str	x8, [x19, #600]
    dd8c:	str	xzr, [x19, #592]
    dd90:	str	xzr, [x19, #584]
    dd94:	ldur	x8, [x29, #-32]
    dd98:	str	x8, [x19, #624]
    dd9c:	str	xzr, [x19, #616]
    dda0:	add	x8, x19, #0x3a8
    dda4:	ldr	x8, [x8, #8]
    dda8:	str	x8, [x19, #608]
    ddac:	ldr	x8, [x19, #624]
    ddb0:	ldr	x9, [x19, #608]
    ddb4:	ldr	x9, [x9]
    ddb8:	cmp	x8, x9
    ddbc:	b.eq	df48 <pipeline_peekline@@Base+0x3d10>  // b.none
    ddc0:	ldr	x8, [x19, #608]
    ddc4:	ldr	x8, [x8]
    ddc8:	ldr	x9, [x19, #624]
    ddcc:	subs	x8, x8, x9
    ddd0:	str	x8, [x19, #568]
    ddd4:	ldr	x0, [x19, #584]
    ddd8:	ldr	x1, [x19, #568]
    dddc:	bl	b53c <pipeline_peekline@@Base+0x1304>
    dde0:	str	x0, [x19, #560]
    dde4:	ldr	x8, [x19, #560]
    dde8:	ldr	x9, [x19, #592]
    ddec:	cmp	x8, x9
    ddf0:	b.ls	df28 <pipeline_peekline@@Base+0x3cf0>  // b.plast
    ddf4:	ldr	x8, [x19, #592]
    ddf8:	cmp	x8, #0x0
    ddfc:	cset	w9, ls  // ls = plast
    de00:	tbnz	w9, #0, de3c <pipeline_peekline@@Base+0x3c04>
    de04:	ldr	x8, [x19, #592]
    de08:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    de0c:	cmp	x8, x9
    de10:	b.hi	de28 <pipeline_peekline@@Base+0x3bf0>  // b.pmore
    de14:	ldr	x8, [x19, #592]
    de18:	mov	x9, #0x2                   	// #2
    de1c:	mul	x8, x8, x9
    de20:	str	x8, [x19, #232]
    de24:	b	de30 <pipeline_peekline@@Base+0x3bf8>
    de28:	mov	x8, #0xffffffffffffffff    	// #-1
    de2c:	str	x8, [x19, #232]
    de30:	ldr	x8, [x19, #232]
    de34:	str	x8, [x19, #224]
    de38:	b	de44 <pipeline_peekline@@Base+0x3c0c>
    de3c:	mov	x8, #0xc                   	// #12
    de40:	str	x8, [x19, #224]
    de44:	ldr	x8, [x19, #224]
    de48:	str	x8, [x19, #592]
    de4c:	ldr	x8, [x19, #560]
    de50:	ldr	x9, [x19, #592]
    de54:	cmp	x8, x9
    de58:	b.ls	de64 <pipeline_peekline@@Base+0x3c2c>  // b.plast
    de5c:	ldr	x8, [x19, #560]
    de60:	str	x8, [x19, #592]
    de64:	ldr	x8, [x19, #592]
    de68:	mov	x9, #0xffffffffffffffff    	// #-1
    de6c:	cmp	x8, x9
    de70:	b.hi	de88 <pipeline_peekline@@Base+0x3c50>  // b.pmore
    de74:	ldr	x8, [x19, #592]
    de78:	mov	x9, #0x1                   	// #1
    de7c:	mul	x8, x8, x9
    de80:	str	x8, [x19, #216]
    de84:	b	de90 <pipeline_peekline@@Base+0x3c58>
    de88:	mov	x8, #0xffffffffffffffff    	// #-1
    de8c:	str	x8, [x19, #216]
    de90:	ldr	x8, [x19, #216]
    de94:	str	x8, [x19, #552]
    de98:	ldr	x8, [x19, #552]
    de9c:	mov	x9, #0xffffffffffffffff    	// #-1
    dea0:	cmp	x8, x9
    dea4:	b.ne	deac <pipeline_peekline@@Base+0x3c74>  // b.any
    dea8:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    deac:	ldr	x8, [x19, #600]
    deb0:	ldur	x9, [x29, #-16]
    deb4:	cmp	x8, x9
    deb8:	b.eq	dec4 <pipeline_peekline@@Base+0x3c8c>  // b.none
    debc:	ldr	x8, [x19, #600]
    dec0:	cbnz	x8, ded4 <pipeline_peekline@@Base+0x3c9c>
    dec4:	ldr	x0, [x19, #552]
    dec8:	bl	2a70 <malloc@plt>
    decc:	str	x0, [x19, #544]
    ded0:	b	dee4 <pipeline_peekline@@Base+0x3cac>
    ded4:	ldr	x0, [x19, #600]
    ded8:	ldr	x1, [x19, #552]
    dedc:	bl	2af0 <realloc@plt>
    dee0:	str	x0, [x19, #544]
    dee4:	ldr	x8, [x19, #544]
    dee8:	cbnz	x8, def0 <pipeline_peekline@@Base+0x3cb8>
    deec:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    def0:	ldr	x8, [x19, #600]
    def4:	ldur	x9, [x29, #-16]
    def8:	cmp	x8, x9
    defc:	b.ne	df20 <pipeline_peekline@@Base+0x3ce8>  // b.any
    df00:	ldr	x8, [x19, #584]
    df04:	cmp	x8, #0x0
    df08:	cset	w9, ls  // ls = plast
    df0c:	tbnz	w9, #0, df20 <pipeline_peekline@@Base+0x3ce8>
    df10:	ldr	x0, [x19, #544]
    df14:	ldr	x1, [x19, #600]
    df18:	ldr	x2, [x19, #584]
    df1c:	bl	2870 <memcpy@plt>
    df20:	ldr	x8, [x19, #544]
    df24:	str	x8, [x19, #600]
    df28:	ldr	x8, [x19, #600]
    df2c:	ldr	x9, [x19, #584]
    df30:	add	x0, x8, x9
    df34:	ldr	x1, [x19, #624]
    df38:	ldr	x2, [x19, #568]
    df3c:	bl	2870 <memcpy@plt>
    df40:	ldr	x8, [x19, #560]
    df44:	str	x8, [x19, #584]
    df48:	ldr	x8, [x19, #616]
    df4c:	ldr	x9, [x19, #936]
    df50:	cmp	x8, x9
    df54:	b.ne	df5c <pipeline_peekline@@Base+0x3d24>  // b.any
    df58:	b	fa6c <pipeline_peekline@@Base+0x5834>
    df5c:	ldr	x8, [x19, #608]
    df60:	ldrb	w9, [x8, #72]
    df64:	cmp	w9, #0x25
    df68:	b.ne	e0f8 <pipeline_peekline@@Base+0x3ec0>  // b.any
    df6c:	ldr	x8, [x19, #608]
    df70:	ldr	x8, [x8, #80]
    df74:	mov	x9, #0xffffffffffffffff    	// #-1
    df78:	cmp	x8, x9
    df7c:	b.eq	df84 <pipeline_peekline@@Base+0x3d4c>  // b.none
    df80:	bl	2b80 <abort@plt>
    df84:	ldr	x0, [x19, #584]
    df88:	mov	x1, #0x1                   	// #1
    df8c:	bl	b53c <pipeline_peekline@@Base+0x1304>
    df90:	str	x0, [x19, #536]
    df94:	ldr	x8, [x19, #536]
    df98:	ldr	x9, [x19, #592]
    df9c:	cmp	x8, x9
    dfa0:	b.ls	e0d8 <pipeline_peekline@@Base+0x3ea0>  // b.plast
    dfa4:	ldr	x8, [x19, #592]
    dfa8:	cmp	x8, #0x0
    dfac:	cset	w9, ls  // ls = plast
    dfb0:	tbnz	w9, #0, dfec <pipeline_peekline@@Base+0x3db4>
    dfb4:	ldr	x8, [x19, #592]
    dfb8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    dfbc:	cmp	x8, x9
    dfc0:	b.hi	dfd8 <pipeline_peekline@@Base+0x3da0>  // b.pmore
    dfc4:	ldr	x8, [x19, #592]
    dfc8:	mov	x9, #0x2                   	// #2
    dfcc:	mul	x8, x8, x9
    dfd0:	str	x8, [x19, #208]
    dfd4:	b	dfe0 <pipeline_peekline@@Base+0x3da8>
    dfd8:	mov	x8, #0xffffffffffffffff    	// #-1
    dfdc:	str	x8, [x19, #208]
    dfe0:	ldr	x8, [x19, #208]
    dfe4:	str	x8, [x19, #200]
    dfe8:	b	dff4 <pipeline_peekline@@Base+0x3dbc>
    dfec:	mov	x8, #0xc                   	// #12
    dff0:	str	x8, [x19, #200]
    dff4:	ldr	x8, [x19, #200]
    dff8:	str	x8, [x19, #592]
    dffc:	ldr	x8, [x19, #536]
    e000:	ldr	x9, [x19, #592]
    e004:	cmp	x8, x9
    e008:	b.ls	e014 <pipeline_peekline@@Base+0x3ddc>  // b.plast
    e00c:	ldr	x8, [x19, #536]
    e010:	str	x8, [x19, #592]
    e014:	ldr	x8, [x19, #592]
    e018:	mov	x9, #0xffffffffffffffff    	// #-1
    e01c:	cmp	x8, x9
    e020:	b.hi	e038 <pipeline_peekline@@Base+0x3e00>  // b.pmore
    e024:	ldr	x8, [x19, #592]
    e028:	mov	x9, #0x1                   	// #1
    e02c:	mul	x8, x8, x9
    e030:	str	x8, [x19, #192]
    e034:	b	e040 <pipeline_peekline@@Base+0x3e08>
    e038:	mov	x8, #0xffffffffffffffff    	// #-1
    e03c:	str	x8, [x19, #192]
    e040:	ldr	x8, [x19, #192]
    e044:	str	x8, [x19, #528]
    e048:	ldr	x8, [x19, #528]
    e04c:	mov	x9, #0xffffffffffffffff    	// #-1
    e050:	cmp	x8, x9
    e054:	b.ne	e05c <pipeline_peekline@@Base+0x3e24>  // b.any
    e058:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    e05c:	ldr	x8, [x19, #600]
    e060:	ldur	x9, [x29, #-16]
    e064:	cmp	x8, x9
    e068:	b.eq	e074 <pipeline_peekline@@Base+0x3e3c>  // b.none
    e06c:	ldr	x8, [x19, #600]
    e070:	cbnz	x8, e084 <pipeline_peekline@@Base+0x3e4c>
    e074:	ldr	x0, [x19, #528]
    e078:	bl	2a70 <malloc@plt>
    e07c:	str	x0, [x19, #520]
    e080:	b	e094 <pipeline_peekline@@Base+0x3e5c>
    e084:	ldr	x0, [x19, #600]
    e088:	ldr	x1, [x19, #528]
    e08c:	bl	2af0 <realloc@plt>
    e090:	str	x0, [x19, #520]
    e094:	ldr	x8, [x19, #520]
    e098:	cbnz	x8, e0a0 <pipeline_peekline@@Base+0x3e68>
    e09c:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    e0a0:	ldr	x8, [x19, #600]
    e0a4:	ldur	x9, [x29, #-16]
    e0a8:	cmp	x8, x9
    e0ac:	b.ne	e0d0 <pipeline_peekline@@Base+0x3e98>  // b.any
    e0b0:	ldr	x8, [x19, #584]
    e0b4:	cmp	x8, #0x0
    e0b8:	cset	w9, ls  // ls = plast
    e0bc:	tbnz	w9, #0, e0d0 <pipeline_peekline@@Base+0x3e98>
    e0c0:	ldr	x0, [x19, #520]
    e0c4:	ldr	x1, [x19, #600]
    e0c8:	ldr	x2, [x19, #584]
    e0cc:	bl	2870 <memcpy@plt>
    e0d0:	ldr	x8, [x19, #520]
    e0d4:	str	x8, [x19, #600]
    e0d8:	ldr	x8, [x19, #600]
    e0dc:	ldr	x9, [x19, #584]
    e0e0:	add	x8, x8, x9
    e0e4:	mov	w10, #0x25                  	// #37
    e0e8:	strb	w10, [x8]
    e0ec:	ldr	x8, [x19, #536]
    e0f0:	str	x8, [x19, #584]
    e0f4:	b	fa44 <pipeline_peekline@@Base+0x580c>
    e0f8:	ldr	x8, [x19, #608]
    e0fc:	ldr	x8, [x8, #80]
    e100:	mov	x9, #0xffffffffffffffff    	// #-1
    e104:	cmp	x8, x9
    e108:	b.ne	e110 <pipeline_peekline@@Base+0x3ed8>  // b.any
    e10c:	bl	2b80 <abort@plt>
    e110:	ldr	x8, [x19, #608]
    e114:	ldrb	w9, [x8, #72]
    e118:	cmp	w9, #0x6e
    e11c:	b.ne	e250 <pipeline_peekline@@Base+0x4018>  // b.any
    e120:	add	x8, x19, #0x2b0
    e124:	ldr	x8, [x8, #8]
    e128:	ldr	x9, [x19, #608]
    e12c:	ldr	x9, [x9, #80]
    e130:	mov	x10, #0x20                  	// #32
    e134:	mul	x9, x10, x9
    e138:	ldr	w11, [x8, x9]
    e13c:	subs	w11, w11, #0x12
    e140:	mov	w8, w11
    e144:	ubfx	x8, x8, #0, #32
    e148:	cmp	x8, #0x4
    e14c:	str	x8, [x19, #184]
    e150:	b.hi	e248 <pipeline_peekline@@Base+0x4010>  // b.pmore
    e154:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    e158:	add	x8, x8, #0x964
    e15c:	ldr	x11, [x19, #184]
    e160:	ldrsw	x10, [x8, x11, lsl #2]
    e164:	add	x9, x8, x10
    e168:	br	x9
    e16c:	ldr	x8, [x19, #584]
    e170:	add	x9, x19, #0x2b0
    e174:	ldr	x9, [x9, #8]
    e178:	ldr	x10, [x19, #608]
    e17c:	ldr	x10, [x10, #80]
    e180:	mov	x11, #0x20                  	// #32
    e184:	mul	x10, x11, x10
    e188:	add	x9, x9, x10
    e18c:	ldr	x9, [x9, #16]
    e190:	strb	w8, [x9]
    e194:	b	e24c <pipeline_peekline@@Base+0x4014>
    e198:	ldr	x8, [x19, #584]
    e19c:	add	x9, x19, #0x2b0
    e1a0:	ldr	x9, [x9, #8]
    e1a4:	ldr	x10, [x19, #608]
    e1a8:	ldr	x10, [x10, #80]
    e1ac:	mov	x11, #0x20                  	// #32
    e1b0:	mul	x10, x11, x10
    e1b4:	add	x9, x9, x10
    e1b8:	ldr	x9, [x9, #16]
    e1bc:	strh	w8, [x9]
    e1c0:	b	e24c <pipeline_peekline@@Base+0x4014>
    e1c4:	ldr	x8, [x19, #584]
    e1c8:	add	x9, x19, #0x2b0
    e1cc:	ldr	x9, [x9, #8]
    e1d0:	ldr	x10, [x19, #608]
    e1d4:	ldr	x10, [x10, #80]
    e1d8:	mov	x11, #0x20                  	// #32
    e1dc:	mul	x10, x11, x10
    e1e0:	add	x9, x9, x10
    e1e4:	ldr	x9, [x9, #16]
    e1e8:	str	w8, [x9]
    e1ec:	b	e24c <pipeline_peekline@@Base+0x4014>
    e1f0:	ldr	x8, [x19, #584]
    e1f4:	add	x9, x19, #0x2b0
    e1f8:	ldr	x9, [x9, #8]
    e1fc:	ldr	x10, [x19, #608]
    e200:	ldr	x10, [x10, #80]
    e204:	mov	x11, #0x20                  	// #32
    e208:	mul	x10, x11, x10
    e20c:	add	x9, x9, x10
    e210:	ldr	x9, [x9, #16]
    e214:	str	x8, [x9]
    e218:	b	e24c <pipeline_peekline@@Base+0x4014>
    e21c:	ldr	x8, [x19, #584]
    e220:	add	x9, x19, #0x2b0
    e224:	ldr	x9, [x9, #8]
    e228:	ldr	x10, [x19, #608]
    e22c:	ldr	x10, [x10, #80]
    e230:	mov	x11, #0x20                  	// #32
    e234:	mul	x10, x11, x10
    e238:	add	x9, x9, x10
    e23c:	ldr	x9, [x9, #16]
    e240:	str	x8, [x9]
    e244:	b	e24c <pipeline_peekline@@Base+0x4014>
    e248:	bl	2b80 <abort@plt>
    e24c:	b	fa44 <pipeline_peekline@@Base+0x580c>
    e250:	add	x8, x19, #0x2b0
    e254:	ldr	x8, [x8, #8]
    e258:	ldr	x9, [x19, #608]
    e25c:	ldr	x9, [x9, #80]
    e260:	mov	x10, #0x20                  	// #32
    e264:	mul	x9, x10, x9
    e268:	ldr	w11, [x8, x9]
    e26c:	str	w11, [x19, #516]
    e270:	ldr	x8, [x19, #608]
    e274:	ldr	w11, [x8, #16]
    e278:	str	w11, [x19, #512]
    e27c:	ldr	x8, [x19, #640]
    e280:	str	x8, [x19, #504]
    e284:	ldr	x8, [x19, #504]
    e288:	add	x9, x8, #0x1
    e28c:	str	x9, [x19, #504]
    e290:	mov	w11, #0x25                  	// #37
    e294:	strb	w11, [x8]
    e298:	ldr	w11, [x19, #512]
    e29c:	and	w11, w11, #0x1
    e2a0:	cbz	w11, e2b8 <pipeline_peekline@@Base+0x4080>
    e2a4:	ldr	x8, [x19, #504]
    e2a8:	add	x9, x8, #0x1
    e2ac:	str	x9, [x19, #504]
    e2b0:	mov	w10, #0x27                  	// #39
    e2b4:	strb	w10, [x8]
    e2b8:	ldr	w8, [x19, #512]
    e2bc:	and	w8, w8, #0x2
    e2c0:	cbz	w8, e2d8 <pipeline_peekline@@Base+0x40a0>
    e2c4:	ldr	x8, [x19, #504]
    e2c8:	add	x9, x8, #0x1
    e2cc:	str	x9, [x19, #504]
    e2d0:	mov	w10, #0x2d                  	// #45
    e2d4:	strb	w10, [x8]
    e2d8:	ldr	w8, [x19, #512]
    e2dc:	and	w8, w8, #0x4
    e2e0:	cbz	w8, e2f8 <pipeline_peekline@@Base+0x40c0>
    e2e4:	ldr	x8, [x19, #504]
    e2e8:	add	x9, x8, #0x1
    e2ec:	str	x9, [x19, #504]
    e2f0:	mov	w10, #0x2b                  	// #43
    e2f4:	strb	w10, [x8]
    e2f8:	ldr	w8, [x19, #512]
    e2fc:	and	w8, w8, #0x8
    e300:	cbz	w8, e318 <pipeline_peekline@@Base+0x40e0>
    e304:	ldr	x8, [x19, #504]
    e308:	add	x9, x8, #0x1
    e30c:	str	x9, [x19, #504]
    e310:	mov	w10, #0x20                  	// #32
    e314:	strb	w10, [x8]
    e318:	ldr	w8, [x19, #512]
    e31c:	and	w8, w8, #0x10
    e320:	cbz	w8, e338 <pipeline_peekline@@Base+0x4100>
    e324:	ldr	x8, [x19, #504]
    e328:	add	x9, x8, #0x1
    e32c:	str	x9, [x19, #504]
    e330:	mov	w10, #0x23                  	// #35
    e334:	strb	w10, [x8]
    e338:	ldr	w8, [x19, #512]
    e33c:	and	w8, w8, #0x40
    e340:	cbz	w8, e358 <pipeline_peekline@@Base+0x4120>
    e344:	ldr	x8, [x19, #504]
    e348:	add	x9, x8, #0x1
    e34c:	str	x9, [x19, #504]
    e350:	mov	w10, #0x49                  	// #73
    e354:	strb	w10, [x8]
    e358:	ldr	w8, [x19, #512]
    e35c:	and	w8, w8, #0x20
    e360:	cbz	w8, e378 <pipeline_peekline@@Base+0x4140>
    e364:	ldr	x8, [x19, #504]
    e368:	add	x9, x8, #0x1
    e36c:	str	x9, [x19, #504]
    e370:	mov	w10, #0x30                  	// #48
    e374:	strb	w10, [x8]
    e378:	ldr	x8, [x19, #608]
    e37c:	ldr	x8, [x8, #24]
    e380:	ldr	x9, [x19, #608]
    e384:	ldr	x9, [x9, #32]
    e388:	cmp	x8, x9
    e38c:	b.eq	e3d4 <pipeline_peekline@@Base+0x419c>  // b.none
    e390:	ldr	x8, [x19, #608]
    e394:	ldr	x8, [x8, #32]
    e398:	ldr	x9, [x19, #608]
    e39c:	ldr	x9, [x9, #24]
    e3a0:	subs	x8, x8, x9
    e3a4:	str	x8, [x19, #480]
    e3a8:	ldr	x0, [x19, #504]
    e3ac:	ldr	x8, [x19, #608]
    e3b0:	ldr	x1, [x8, #24]
    e3b4:	ldr	x8, [x19, #480]
    e3b8:	mov	x9, #0x1                   	// #1
    e3bc:	mul	x2, x8, x9
    e3c0:	bl	2870 <memcpy@plt>
    e3c4:	ldr	x8, [x19, #480]
    e3c8:	ldr	x9, [x19, #504]
    e3cc:	add	x8, x9, x8
    e3d0:	str	x8, [x19, #504]
    e3d4:	ldr	x8, [x19, #608]
    e3d8:	ldr	x8, [x8, #48]
    e3dc:	ldr	x9, [x19, #608]
    e3e0:	ldr	x9, [x9, #56]
    e3e4:	cmp	x8, x9
    e3e8:	b.eq	e430 <pipeline_peekline@@Base+0x41f8>  // b.none
    e3ec:	ldr	x8, [x19, #608]
    e3f0:	ldr	x8, [x8, #56]
    e3f4:	ldr	x9, [x19, #608]
    e3f8:	ldr	x9, [x9, #48]
    e3fc:	subs	x8, x8, x9
    e400:	str	x8, [x19, #472]
    e404:	ldr	x0, [x19, #504]
    e408:	ldr	x8, [x19, #608]
    e40c:	ldr	x1, [x8, #48]
    e410:	ldr	x8, [x19, #472]
    e414:	mov	x9, #0x1                   	// #1
    e418:	mul	x2, x8, x9
    e41c:	bl	2870 <memcpy@plt>
    e420:	ldr	x8, [x19, #472]
    e424:	ldr	x9, [x19, #504]
    e428:	add	x8, x9, x8
    e42c:	str	x8, [x19, #504]
    e430:	ldr	w8, [x19, #516]
    e434:	subs	w9, w8, #0x7
    e438:	cmp	w9, #0x1
    e43c:	str	w8, [x19, #180]
    e440:	b.ls	e4a0 <pipeline_peekline@@Base+0x4268>  // b.plast
    e444:	b	e448 <pipeline_peekline@@Base+0x4210>
    e448:	ldr	w8, [x19, #180]
    e44c:	subs	w9, w8, #0x9
    e450:	cmp	w9, #0x1
    e454:	b.ls	e48c <pipeline_peekline@@Base+0x4254>  // b.plast
    e458:	b	e45c <pipeline_peekline@@Base+0x4224>
    e45c:	ldr	w8, [x19, #180]
    e460:	cmp	w8, #0xc
    e464:	b.eq	e4b8 <pipeline_peekline@@Base+0x4280>  // b.none
    e468:	b	e46c <pipeline_peekline@@Base+0x4234>
    e46c:	ldr	w8, [x19, #180]
    e470:	cmp	w8, #0xe
    e474:	b.eq	e4a0 <pipeline_peekline@@Base+0x4268>  // b.none
    e478:	b	e47c <pipeline_peekline@@Base+0x4244>
    e47c:	ldr	w8, [x19, #180]
    e480:	cmp	w8, #0x10
    e484:	b.eq	e4a0 <pipeline_peekline@@Base+0x4268>  // b.none
    e488:	b	e4d0 <pipeline_peekline@@Base+0x4298>
    e48c:	ldr	x8, [x19, #504]
    e490:	add	x9, x8, #0x1
    e494:	str	x9, [x19, #504]
    e498:	mov	w10, #0x6c                  	// #108
    e49c:	strb	w10, [x8]
    e4a0:	ldr	x8, [x19, #504]
    e4a4:	add	x9, x8, #0x1
    e4a8:	str	x9, [x19, #504]
    e4ac:	mov	w10, #0x6c                  	// #108
    e4b0:	strb	w10, [x8]
    e4b4:	b	e4d0 <pipeline_peekline@@Base+0x4298>
    e4b8:	ldr	x8, [x19, #504]
    e4bc:	add	x9, x8, #0x1
    e4c0:	str	x9, [x19, #504]
    e4c4:	mov	w10, #0x4c                  	// #76
    e4c8:	strb	w10, [x8]
    e4cc:	b	e4d0 <pipeline_peekline@@Base+0x4298>
    e4d0:	ldr	x8, [x19, #608]
    e4d4:	ldrb	w9, [x8, #72]
    e4d8:	ldr	x8, [x19, #504]
    e4dc:	strb	w9, [x8]
    e4e0:	ldr	x8, [x19, #504]
    e4e4:	mov	w9, #0x0                   	// #0
    e4e8:	strb	w9, [x8, #1]
    e4ec:	str	wzr, [x19, #500]
    e4f0:	ldr	x8, [x19, #608]
    e4f4:	ldr	x8, [x8, #40]
    e4f8:	mov	x10, #0xffffffffffffffff    	// #-1
    e4fc:	cmp	x8, x10
    e500:	b.eq	e568 <pipeline_peekline@@Base+0x4330>  // b.none
    e504:	add	x8, x19, #0x2b0
    e508:	ldr	x8, [x8, #8]
    e50c:	ldr	x9, [x19, #608]
    e510:	ldr	x9, [x9, #40]
    e514:	mov	x10, #0x20                  	// #32
    e518:	mul	x9, x10, x9
    e51c:	ldr	w11, [x8, x9]
    e520:	cmp	w11, #0x5
    e524:	b.eq	e52c <pipeline_peekline@@Base+0x42f4>  // b.none
    e528:	bl	2b80 <abort@plt>
    e52c:	add	x8, x19, #0x2b0
    e530:	ldr	x8, [x8, #8]
    e534:	ldr	x9, [x19, #608]
    e538:	ldr	x9, [x9, #40]
    e53c:	mov	x10, #0x20                  	// #32
    e540:	mul	x9, x10, x9
    e544:	add	x8, x8, x9
    e548:	ldr	w11, [x8, #16]
    e54c:	ldr	w12, [x19, #500]
    e550:	mov	w8, w12
    e554:	mov	w12, w8
    e558:	add	w12, w12, #0x1
    e55c:	str	w12, [x19, #500]
    e560:	add	x9, x19, #0x1ec
    e564:	str	w11, [x9, x8, lsl #2]
    e568:	ldr	x8, [x19, #608]
    e56c:	ldr	x8, [x8, #64]
    e570:	mov	x9, #0xffffffffffffffff    	// #-1
    e574:	cmp	x8, x9
    e578:	b.eq	e5e0 <pipeline_peekline@@Base+0x43a8>  // b.none
    e57c:	add	x8, x19, #0x2b0
    e580:	ldr	x8, [x8, #8]
    e584:	ldr	x9, [x19, #608]
    e588:	ldr	x9, [x9, #64]
    e58c:	mov	x10, #0x20                  	// #32
    e590:	mul	x9, x10, x9
    e594:	ldr	w11, [x8, x9]
    e598:	cmp	w11, #0x5
    e59c:	b.eq	e5a4 <pipeline_peekline@@Base+0x436c>  // b.none
    e5a0:	bl	2b80 <abort@plt>
    e5a4:	add	x8, x19, #0x2b0
    e5a8:	ldr	x8, [x8, #8]
    e5ac:	ldr	x9, [x19, #608]
    e5b0:	ldr	x9, [x9, #64]
    e5b4:	mov	x10, #0x20                  	// #32
    e5b8:	mul	x9, x10, x9
    e5bc:	add	x8, x8, x9
    e5c0:	ldr	w11, [x8, #16]
    e5c4:	ldr	w12, [x19, #500]
    e5c8:	mov	w8, w12
    e5cc:	mov	w12, w8
    e5d0:	add	w12, w12, #0x1
    e5d4:	str	w12, [x19, #500]
    e5d8:	add	x9, x19, #0x1ec
    e5dc:	str	w11, [x9, x8, lsl #2]
    e5e0:	ldr	x0, [x19, #584]
    e5e4:	mov	x1, #0x2                   	// #2
    e5e8:	bl	b53c <pipeline_peekline@@Base+0x1304>
    e5ec:	ldr	x8, [x19, #592]
    e5f0:	cmp	x0, x8
    e5f4:	b.ls	e73c <pipeline_peekline@@Base+0x4504>  // b.plast
    e5f8:	ldr	x8, [x19, #592]
    e5fc:	cmp	x8, #0x0
    e600:	cset	w9, ls  // ls = plast
    e604:	tbnz	w9, #0, e640 <pipeline_peekline@@Base+0x4408>
    e608:	ldr	x8, [x19, #592]
    e60c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    e610:	cmp	x8, x9
    e614:	b.hi	e62c <pipeline_peekline@@Base+0x43f4>  // b.pmore
    e618:	ldr	x8, [x19, #592]
    e61c:	mov	x9, #0x2                   	// #2
    e620:	mul	x8, x8, x9
    e624:	str	x8, [x19, #168]
    e628:	b	e634 <pipeline_peekline@@Base+0x43fc>
    e62c:	mov	x8, #0xffffffffffffffff    	// #-1
    e630:	str	x8, [x19, #168]
    e634:	ldr	x8, [x19, #168]
    e638:	str	x8, [x19, #160]
    e63c:	b	e648 <pipeline_peekline@@Base+0x4410>
    e640:	mov	x8, #0xc                   	// #12
    e644:	str	x8, [x19, #160]
    e648:	ldr	x8, [x19, #160]
    e64c:	str	x8, [x19, #592]
    e650:	ldr	x0, [x19, #584]
    e654:	mov	x1, #0x2                   	// #2
    e658:	bl	b53c <pipeline_peekline@@Base+0x1304>
    e65c:	ldr	x8, [x19, #592]
    e660:	cmp	x0, x8
    e664:	b.ls	e678 <pipeline_peekline@@Base+0x4440>  // b.plast
    e668:	ldr	x0, [x19, #584]
    e66c:	mov	x1, #0x2                   	// #2
    e670:	bl	b53c <pipeline_peekline@@Base+0x1304>
    e674:	str	x0, [x19, #592]
    e678:	ldr	x8, [x19, #592]
    e67c:	mov	x9, #0xffffffffffffffff    	// #-1
    e680:	cmp	x8, x9
    e684:	b.hi	e69c <pipeline_peekline@@Base+0x4464>  // b.pmore
    e688:	ldr	x8, [x19, #592]
    e68c:	mov	x9, #0x1                   	// #1
    e690:	mul	x8, x8, x9
    e694:	str	x8, [x19, #152]
    e698:	b	e6a4 <pipeline_peekline@@Base+0x446c>
    e69c:	mov	x8, #0xffffffffffffffff    	// #-1
    e6a0:	str	x8, [x19, #152]
    e6a4:	ldr	x8, [x19, #152]
    e6a8:	str	x8, [x19, #464]
    e6ac:	ldr	x8, [x19, #464]
    e6b0:	mov	x9, #0xffffffffffffffff    	// #-1
    e6b4:	cmp	x8, x9
    e6b8:	b.ne	e6c0 <pipeline_peekline@@Base+0x4488>  // b.any
    e6bc:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    e6c0:	ldr	x8, [x19, #600]
    e6c4:	ldur	x9, [x29, #-16]
    e6c8:	cmp	x8, x9
    e6cc:	b.eq	e6d8 <pipeline_peekline@@Base+0x44a0>  // b.none
    e6d0:	ldr	x8, [x19, #600]
    e6d4:	cbnz	x8, e6e8 <pipeline_peekline@@Base+0x44b0>
    e6d8:	ldr	x0, [x19, #464]
    e6dc:	bl	2a70 <malloc@plt>
    e6e0:	str	x0, [x19, #456]
    e6e4:	b	e6f8 <pipeline_peekline@@Base+0x44c0>
    e6e8:	ldr	x0, [x19, #600]
    e6ec:	ldr	x1, [x19, #464]
    e6f0:	bl	2af0 <realloc@plt>
    e6f4:	str	x0, [x19, #456]
    e6f8:	ldr	x8, [x19, #456]
    e6fc:	cbnz	x8, e704 <pipeline_peekline@@Base+0x44cc>
    e700:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    e704:	ldr	x8, [x19, #600]
    e708:	ldur	x9, [x29, #-16]
    e70c:	cmp	x8, x9
    e710:	b.ne	e734 <pipeline_peekline@@Base+0x44fc>  // b.any
    e714:	ldr	x8, [x19, #584]
    e718:	cmp	x8, #0x0
    e71c:	cset	w9, ls  // ls = plast
    e720:	tbnz	w9, #0, e734 <pipeline_peekline@@Base+0x44fc>
    e724:	ldr	x0, [x19, #456]
    e728:	ldr	x1, [x19, #600]
    e72c:	ldr	x2, [x19, #584]
    e730:	bl	2870 <memcpy@plt>
    e734:	ldr	x8, [x19, #456]
    e738:	str	x8, [x19, #600]
    e73c:	ldr	x8, [x19, #600]
    e740:	ldr	x9, [x19, #584]
    e744:	add	x8, x8, x9
    e748:	mov	w10, #0x0                   	// #0
    e74c:	strb	w10, [x8]
    e750:	bl	2e00 <__errno_location@plt>
    e754:	ldr	w10, [x0]
    e758:	str	w10, [x19, #488]
    e75c:	mov	w8, #0xffffffff            	// #-1
    e760:	str	w8, [x19, #452]
    e764:	str	wzr, [x19, #448]
    e768:	ldr	x9, [x19, #592]
    e76c:	ldr	x10, [x19, #584]
    e770:	subs	x9, x9, x10
    e774:	str	x9, [x19, #440]
    e778:	ldr	x9, [x19, #440]
    e77c:	mov	x10, #0x7fffffff            	// #2147483647
    e780:	cmp	x9, x10
    e784:	b.ls	e790 <pipeline_peekline@@Base+0x4558>  // b.plast
    e788:	mov	x8, #0x7fffffff            	// #2147483647
    e78c:	str	x8, [x19, #440]
    e790:	ldr	x8, [x19, #440]
    e794:	mov	x9, #0x1                   	// #1
    e798:	mul	x8, x8, x9
    e79c:	str	x8, [x19, #440]
    e7a0:	bl	2e00 <__errno_location@plt>
    e7a4:	str	wzr, [x0]
    e7a8:	ldr	w10, [x19, #516]
    e7ac:	subs	w10, w10, #0x1
    e7b0:	mov	w8, w10
    e7b4:	ubfx	x8, x8, #0, #32
    e7b8:	cmp	x8, #0x10
    e7bc:	str	x8, [x19, #144]
    e7c0:	b.hi	f6bc <pipeline_peekline@@Base+0x5484>  // b.pmore
    e7c4:	adrp	x8, 10000 <pipeline_peekline@@Base+0x5dc8>
    e7c8:	add	x8, x8, #0x920
    e7cc:	ldr	x11, [x19, #144]
    e7d0:	ldrsw	x10, [x8, x11, lsl #2]
    e7d4:	add	x9, x8, x10
    e7d8:	br	x9
    e7dc:	add	x8, x19, #0x2b0
    e7e0:	ldr	x8, [x8, #8]
    e7e4:	ldr	x9, [x19, #608]
    e7e8:	ldr	x9, [x9, #80]
    e7ec:	mov	x10, #0x20                  	// #32
    e7f0:	mul	x9, x10, x9
    e7f4:	add	x8, x8, x9
    e7f8:	ldrsb	w11, [x8, #16]
    e7fc:	str	w11, [x19, #436]
    e800:	ldr	w11, [x19, #500]
    e804:	str	w11, [x19, #140]
    e808:	cbz	w11, e830 <pipeline_peekline@@Base+0x45f8>
    e80c:	b	e810 <pipeline_peekline@@Base+0x45d8>
    e810:	ldr	w8, [x19, #140]
    e814:	cmp	w8, #0x1
    e818:	b.eq	e858 <pipeline_peekline@@Base+0x4620>  // b.none
    e81c:	b	e820 <pipeline_peekline@@Base+0x45e8>
    e820:	ldr	w8, [x19, #140]
    e824:	cmp	w8, #0x2
    e828:	b.eq	e884 <pipeline_peekline@@Base+0x464c>  // b.none
    e82c:	b	e8b4 <pipeline_peekline@@Base+0x467c>
    e830:	ldr	x8, [x19, #600]
    e834:	ldr	x9, [x19, #584]
    e838:	add	x0, x8, x9
    e83c:	ldr	x1, [x19, #440]
    e840:	ldr	x2, [x19, #640]
    e844:	ldr	w3, [x19, #436]
    e848:	add	x4, x19, #0x1c4
    e84c:	bl	2a20 <snprintf@plt>
    e850:	str	w0, [x19, #448]
    e854:	b	e8b8 <pipeline_peekline@@Base+0x4680>
    e858:	ldr	x8, [x19, #600]
    e85c:	ldr	x9, [x19, #584]
    e860:	add	x0, x8, x9
    e864:	ldr	x1, [x19, #440]
    e868:	ldr	x2, [x19, #640]
    e86c:	ldr	w3, [x19, #492]
    e870:	ldr	w4, [x19, #436]
    e874:	add	x5, x19, #0x1c4
    e878:	bl	2a20 <snprintf@plt>
    e87c:	str	w0, [x19, #448]
    e880:	b	e8b8 <pipeline_peekline@@Base+0x4680>
    e884:	ldr	x8, [x19, #600]
    e888:	ldr	x9, [x19, #584]
    e88c:	add	x0, x8, x9
    e890:	ldr	x1, [x19, #440]
    e894:	ldr	x2, [x19, #640]
    e898:	ldr	w3, [x19, #492]
    e89c:	ldr	w4, [x19, #496]
    e8a0:	ldr	w5, [x19, #436]
    e8a4:	add	x6, x19, #0x1c4
    e8a8:	bl	2a20 <snprintf@plt>
    e8ac:	str	w0, [x19, #448]
    e8b0:	b	e8b8 <pipeline_peekline@@Base+0x4680>
    e8b4:	bl	2b80 <abort@plt>
    e8b8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    e8bc:	add	x8, x19, #0x2b0
    e8c0:	ldr	x8, [x8, #8]
    e8c4:	ldr	x9, [x19, #608]
    e8c8:	ldr	x9, [x9, #80]
    e8cc:	mov	x10, #0x20                  	// #32
    e8d0:	mul	x9, x10, x9
    e8d4:	add	x8, x8, x9
    e8d8:	ldrb	w11, [x8, #16]
    e8dc:	str	w11, [x19, #432]
    e8e0:	ldr	w11, [x19, #500]
    e8e4:	str	w11, [x19, #136]
    e8e8:	cbz	w11, e910 <pipeline_peekline@@Base+0x46d8>
    e8ec:	b	e8f0 <pipeline_peekline@@Base+0x46b8>
    e8f0:	ldr	w8, [x19, #136]
    e8f4:	cmp	w8, #0x1
    e8f8:	b.eq	e938 <pipeline_peekline@@Base+0x4700>  // b.none
    e8fc:	b	e900 <pipeline_peekline@@Base+0x46c8>
    e900:	ldr	w8, [x19, #136]
    e904:	cmp	w8, #0x2
    e908:	b.eq	e964 <pipeline_peekline@@Base+0x472c>  // b.none
    e90c:	b	e994 <pipeline_peekline@@Base+0x475c>
    e910:	ldr	x8, [x19, #600]
    e914:	ldr	x9, [x19, #584]
    e918:	add	x0, x8, x9
    e91c:	ldr	x1, [x19, #440]
    e920:	ldr	x2, [x19, #640]
    e924:	ldr	w3, [x19, #432]
    e928:	add	x4, x19, #0x1c4
    e92c:	bl	2a20 <snprintf@plt>
    e930:	str	w0, [x19, #448]
    e934:	b	e998 <pipeline_peekline@@Base+0x4760>
    e938:	ldr	x8, [x19, #600]
    e93c:	ldr	x9, [x19, #584]
    e940:	add	x0, x8, x9
    e944:	ldr	x1, [x19, #440]
    e948:	ldr	x2, [x19, #640]
    e94c:	ldr	w3, [x19, #492]
    e950:	ldr	w4, [x19, #432]
    e954:	add	x5, x19, #0x1c4
    e958:	bl	2a20 <snprintf@plt>
    e95c:	str	w0, [x19, #448]
    e960:	b	e998 <pipeline_peekline@@Base+0x4760>
    e964:	ldr	x8, [x19, #600]
    e968:	ldr	x9, [x19, #584]
    e96c:	add	x0, x8, x9
    e970:	ldr	x1, [x19, #440]
    e974:	ldr	x2, [x19, #640]
    e978:	ldr	w3, [x19, #492]
    e97c:	ldr	w4, [x19, #496]
    e980:	ldr	w5, [x19, #432]
    e984:	add	x6, x19, #0x1c4
    e988:	bl	2a20 <snprintf@plt>
    e98c:	str	w0, [x19, #448]
    e990:	b	e998 <pipeline_peekline@@Base+0x4760>
    e994:	bl	2b80 <abort@plt>
    e998:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    e99c:	add	x8, x19, #0x2b0
    e9a0:	ldr	x8, [x8, #8]
    e9a4:	ldr	x9, [x19, #608]
    e9a8:	ldr	x9, [x9, #80]
    e9ac:	mov	x10, #0x20                  	// #32
    e9b0:	mul	x9, x10, x9
    e9b4:	add	x8, x8, x9
    e9b8:	ldrsh	w11, [x8, #16]
    e9bc:	str	w11, [x19, #428]
    e9c0:	ldr	w11, [x19, #500]
    e9c4:	str	w11, [x19, #132]
    e9c8:	cbz	w11, e9f0 <pipeline_peekline@@Base+0x47b8>
    e9cc:	b	e9d0 <pipeline_peekline@@Base+0x4798>
    e9d0:	ldr	w8, [x19, #132]
    e9d4:	cmp	w8, #0x1
    e9d8:	b.eq	ea18 <pipeline_peekline@@Base+0x47e0>  // b.none
    e9dc:	b	e9e0 <pipeline_peekline@@Base+0x47a8>
    e9e0:	ldr	w8, [x19, #132]
    e9e4:	cmp	w8, #0x2
    e9e8:	b.eq	ea44 <pipeline_peekline@@Base+0x480c>  // b.none
    e9ec:	b	ea74 <pipeline_peekline@@Base+0x483c>
    e9f0:	ldr	x8, [x19, #600]
    e9f4:	ldr	x9, [x19, #584]
    e9f8:	add	x0, x8, x9
    e9fc:	ldr	x1, [x19, #440]
    ea00:	ldr	x2, [x19, #640]
    ea04:	ldr	w3, [x19, #428]
    ea08:	add	x4, x19, #0x1c4
    ea0c:	bl	2a20 <snprintf@plt>
    ea10:	str	w0, [x19, #448]
    ea14:	b	ea78 <pipeline_peekline@@Base+0x4840>
    ea18:	ldr	x8, [x19, #600]
    ea1c:	ldr	x9, [x19, #584]
    ea20:	add	x0, x8, x9
    ea24:	ldr	x1, [x19, #440]
    ea28:	ldr	x2, [x19, #640]
    ea2c:	ldr	w3, [x19, #492]
    ea30:	ldr	w4, [x19, #428]
    ea34:	add	x5, x19, #0x1c4
    ea38:	bl	2a20 <snprintf@plt>
    ea3c:	str	w0, [x19, #448]
    ea40:	b	ea78 <pipeline_peekline@@Base+0x4840>
    ea44:	ldr	x8, [x19, #600]
    ea48:	ldr	x9, [x19, #584]
    ea4c:	add	x0, x8, x9
    ea50:	ldr	x1, [x19, #440]
    ea54:	ldr	x2, [x19, #640]
    ea58:	ldr	w3, [x19, #492]
    ea5c:	ldr	w4, [x19, #496]
    ea60:	ldr	w5, [x19, #428]
    ea64:	add	x6, x19, #0x1c4
    ea68:	bl	2a20 <snprintf@plt>
    ea6c:	str	w0, [x19, #448]
    ea70:	b	ea78 <pipeline_peekline@@Base+0x4840>
    ea74:	bl	2b80 <abort@plt>
    ea78:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    ea7c:	add	x8, x19, #0x2b0
    ea80:	ldr	x8, [x8, #8]
    ea84:	ldr	x9, [x19, #608]
    ea88:	ldr	x9, [x9, #80]
    ea8c:	mov	x10, #0x20                  	// #32
    ea90:	mul	x9, x10, x9
    ea94:	add	x8, x8, x9
    ea98:	ldrh	w11, [x8, #16]
    ea9c:	str	w11, [x19, #424]
    eaa0:	ldr	w11, [x19, #500]
    eaa4:	str	w11, [x19, #128]
    eaa8:	cbz	w11, ead0 <pipeline_peekline@@Base+0x4898>
    eaac:	b	eab0 <pipeline_peekline@@Base+0x4878>
    eab0:	ldr	w8, [x19, #128]
    eab4:	cmp	w8, #0x1
    eab8:	b.eq	eaf8 <pipeline_peekline@@Base+0x48c0>  // b.none
    eabc:	b	eac0 <pipeline_peekline@@Base+0x4888>
    eac0:	ldr	w8, [x19, #128]
    eac4:	cmp	w8, #0x2
    eac8:	b.eq	eb24 <pipeline_peekline@@Base+0x48ec>  // b.none
    eacc:	b	eb54 <pipeline_peekline@@Base+0x491c>
    ead0:	ldr	x8, [x19, #600]
    ead4:	ldr	x9, [x19, #584]
    ead8:	add	x0, x8, x9
    eadc:	ldr	x1, [x19, #440]
    eae0:	ldr	x2, [x19, #640]
    eae4:	ldr	w3, [x19, #424]
    eae8:	add	x4, x19, #0x1c4
    eaec:	bl	2a20 <snprintf@plt>
    eaf0:	str	w0, [x19, #448]
    eaf4:	b	eb58 <pipeline_peekline@@Base+0x4920>
    eaf8:	ldr	x8, [x19, #600]
    eafc:	ldr	x9, [x19, #584]
    eb00:	add	x0, x8, x9
    eb04:	ldr	x1, [x19, #440]
    eb08:	ldr	x2, [x19, #640]
    eb0c:	ldr	w3, [x19, #492]
    eb10:	ldr	w4, [x19, #424]
    eb14:	add	x5, x19, #0x1c4
    eb18:	bl	2a20 <snprintf@plt>
    eb1c:	str	w0, [x19, #448]
    eb20:	b	eb58 <pipeline_peekline@@Base+0x4920>
    eb24:	ldr	x8, [x19, #600]
    eb28:	ldr	x9, [x19, #584]
    eb2c:	add	x0, x8, x9
    eb30:	ldr	x1, [x19, #440]
    eb34:	ldr	x2, [x19, #640]
    eb38:	ldr	w3, [x19, #492]
    eb3c:	ldr	w4, [x19, #496]
    eb40:	ldr	w5, [x19, #424]
    eb44:	add	x6, x19, #0x1c4
    eb48:	bl	2a20 <snprintf@plt>
    eb4c:	str	w0, [x19, #448]
    eb50:	b	eb58 <pipeline_peekline@@Base+0x4920>
    eb54:	bl	2b80 <abort@plt>
    eb58:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    eb5c:	add	x8, x19, #0x2b0
    eb60:	ldr	x8, [x8, #8]
    eb64:	ldr	x9, [x19, #608]
    eb68:	ldr	x9, [x9, #80]
    eb6c:	mov	x10, #0x20                  	// #32
    eb70:	mul	x9, x10, x9
    eb74:	add	x8, x8, x9
    eb78:	ldr	w11, [x8, #16]
    eb7c:	str	w11, [x19, #420]
    eb80:	ldr	w11, [x19, #500]
    eb84:	str	w11, [x19, #124]
    eb88:	cbz	w11, ebb0 <pipeline_peekline@@Base+0x4978>
    eb8c:	b	eb90 <pipeline_peekline@@Base+0x4958>
    eb90:	ldr	w8, [x19, #124]
    eb94:	cmp	w8, #0x1
    eb98:	b.eq	ebd8 <pipeline_peekline@@Base+0x49a0>  // b.none
    eb9c:	b	eba0 <pipeline_peekline@@Base+0x4968>
    eba0:	ldr	w8, [x19, #124]
    eba4:	cmp	w8, #0x2
    eba8:	b.eq	ec04 <pipeline_peekline@@Base+0x49cc>  // b.none
    ebac:	b	ec34 <pipeline_peekline@@Base+0x49fc>
    ebb0:	ldr	x8, [x19, #600]
    ebb4:	ldr	x9, [x19, #584]
    ebb8:	add	x0, x8, x9
    ebbc:	ldr	x1, [x19, #440]
    ebc0:	ldr	x2, [x19, #640]
    ebc4:	ldr	w3, [x19, #420]
    ebc8:	add	x4, x19, #0x1c4
    ebcc:	bl	2a20 <snprintf@plt>
    ebd0:	str	w0, [x19, #448]
    ebd4:	b	ec38 <pipeline_peekline@@Base+0x4a00>
    ebd8:	ldr	x8, [x19, #600]
    ebdc:	ldr	x9, [x19, #584]
    ebe0:	add	x0, x8, x9
    ebe4:	ldr	x1, [x19, #440]
    ebe8:	ldr	x2, [x19, #640]
    ebec:	ldr	w3, [x19, #492]
    ebf0:	ldr	w4, [x19, #420]
    ebf4:	add	x5, x19, #0x1c4
    ebf8:	bl	2a20 <snprintf@plt>
    ebfc:	str	w0, [x19, #448]
    ec00:	b	ec38 <pipeline_peekline@@Base+0x4a00>
    ec04:	ldr	x8, [x19, #600]
    ec08:	ldr	x9, [x19, #584]
    ec0c:	add	x0, x8, x9
    ec10:	ldr	x1, [x19, #440]
    ec14:	ldr	x2, [x19, #640]
    ec18:	ldr	w3, [x19, #492]
    ec1c:	ldr	w4, [x19, #496]
    ec20:	ldr	w5, [x19, #420]
    ec24:	add	x6, x19, #0x1c4
    ec28:	bl	2a20 <snprintf@plt>
    ec2c:	str	w0, [x19, #448]
    ec30:	b	ec38 <pipeline_peekline@@Base+0x4a00>
    ec34:	bl	2b80 <abort@plt>
    ec38:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    ec3c:	add	x8, x19, #0x2b0
    ec40:	ldr	x8, [x8, #8]
    ec44:	ldr	x9, [x19, #608]
    ec48:	ldr	x9, [x9, #80]
    ec4c:	mov	x10, #0x20                  	// #32
    ec50:	mul	x9, x10, x9
    ec54:	add	x8, x8, x9
    ec58:	ldr	w11, [x8, #16]
    ec5c:	str	w11, [x19, #416]
    ec60:	ldr	w11, [x19, #500]
    ec64:	str	w11, [x19, #120]
    ec68:	cbz	w11, ec90 <pipeline_peekline@@Base+0x4a58>
    ec6c:	b	ec70 <pipeline_peekline@@Base+0x4a38>
    ec70:	ldr	w8, [x19, #120]
    ec74:	cmp	w8, #0x1
    ec78:	b.eq	ecb8 <pipeline_peekline@@Base+0x4a80>  // b.none
    ec7c:	b	ec80 <pipeline_peekline@@Base+0x4a48>
    ec80:	ldr	w8, [x19, #120]
    ec84:	cmp	w8, #0x2
    ec88:	b.eq	ece4 <pipeline_peekline@@Base+0x4aac>  // b.none
    ec8c:	b	ed14 <pipeline_peekline@@Base+0x4adc>
    ec90:	ldr	x8, [x19, #600]
    ec94:	ldr	x9, [x19, #584]
    ec98:	add	x0, x8, x9
    ec9c:	ldr	x1, [x19, #440]
    eca0:	ldr	x2, [x19, #640]
    eca4:	ldr	w3, [x19, #416]
    eca8:	add	x4, x19, #0x1c4
    ecac:	bl	2a20 <snprintf@plt>
    ecb0:	str	w0, [x19, #448]
    ecb4:	b	ed18 <pipeline_peekline@@Base+0x4ae0>
    ecb8:	ldr	x8, [x19, #600]
    ecbc:	ldr	x9, [x19, #584]
    ecc0:	add	x0, x8, x9
    ecc4:	ldr	x1, [x19, #440]
    ecc8:	ldr	x2, [x19, #640]
    eccc:	ldr	w3, [x19, #492]
    ecd0:	ldr	w4, [x19, #416]
    ecd4:	add	x5, x19, #0x1c4
    ecd8:	bl	2a20 <snprintf@plt>
    ecdc:	str	w0, [x19, #448]
    ece0:	b	ed18 <pipeline_peekline@@Base+0x4ae0>
    ece4:	ldr	x8, [x19, #600]
    ece8:	ldr	x9, [x19, #584]
    ecec:	add	x0, x8, x9
    ecf0:	ldr	x1, [x19, #440]
    ecf4:	ldr	x2, [x19, #640]
    ecf8:	ldr	w3, [x19, #492]
    ecfc:	ldr	w4, [x19, #496]
    ed00:	ldr	w5, [x19, #416]
    ed04:	add	x6, x19, #0x1c4
    ed08:	bl	2a20 <snprintf@plt>
    ed0c:	str	w0, [x19, #448]
    ed10:	b	ed18 <pipeline_peekline@@Base+0x4ae0>
    ed14:	bl	2b80 <abort@plt>
    ed18:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    ed1c:	add	x8, x19, #0x2b0
    ed20:	ldr	x8, [x8, #8]
    ed24:	ldr	x9, [x19, #608]
    ed28:	ldr	x9, [x9, #80]
    ed2c:	mov	x10, #0x20                  	// #32
    ed30:	mul	x9, x10, x9
    ed34:	add	x8, x8, x9
    ed38:	ldr	x8, [x8, #16]
    ed3c:	str	x8, [x19, #408]
    ed40:	ldr	w11, [x19, #500]
    ed44:	str	w11, [x19, #116]
    ed48:	cbz	w11, ed70 <pipeline_peekline@@Base+0x4b38>
    ed4c:	b	ed50 <pipeline_peekline@@Base+0x4b18>
    ed50:	ldr	w8, [x19, #116]
    ed54:	cmp	w8, #0x1
    ed58:	b.eq	ed98 <pipeline_peekline@@Base+0x4b60>  // b.none
    ed5c:	b	ed60 <pipeline_peekline@@Base+0x4b28>
    ed60:	ldr	w8, [x19, #116]
    ed64:	cmp	w8, #0x2
    ed68:	b.eq	edc4 <pipeline_peekline@@Base+0x4b8c>  // b.none
    ed6c:	b	edf4 <pipeline_peekline@@Base+0x4bbc>
    ed70:	ldr	x8, [x19, #600]
    ed74:	ldr	x9, [x19, #584]
    ed78:	add	x0, x8, x9
    ed7c:	ldr	x1, [x19, #440]
    ed80:	ldr	x2, [x19, #640]
    ed84:	ldr	x3, [x19, #408]
    ed88:	add	x4, x19, #0x1c4
    ed8c:	bl	2a20 <snprintf@plt>
    ed90:	str	w0, [x19, #448]
    ed94:	b	edf8 <pipeline_peekline@@Base+0x4bc0>
    ed98:	ldr	x8, [x19, #600]
    ed9c:	ldr	x9, [x19, #584]
    eda0:	add	x0, x8, x9
    eda4:	ldr	x1, [x19, #440]
    eda8:	ldr	x2, [x19, #640]
    edac:	ldr	w3, [x19, #492]
    edb0:	ldr	x4, [x19, #408]
    edb4:	add	x5, x19, #0x1c4
    edb8:	bl	2a20 <snprintf@plt>
    edbc:	str	w0, [x19, #448]
    edc0:	b	edf8 <pipeline_peekline@@Base+0x4bc0>
    edc4:	ldr	x8, [x19, #600]
    edc8:	ldr	x9, [x19, #584]
    edcc:	add	x0, x8, x9
    edd0:	ldr	x1, [x19, #440]
    edd4:	ldr	x2, [x19, #640]
    edd8:	ldr	w3, [x19, #492]
    eddc:	ldr	w4, [x19, #496]
    ede0:	ldr	x5, [x19, #408]
    ede4:	add	x6, x19, #0x1c4
    ede8:	bl	2a20 <snprintf@plt>
    edec:	str	w0, [x19, #448]
    edf0:	b	edf8 <pipeline_peekline@@Base+0x4bc0>
    edf4:	bl	2b80 <abort@plt>
    edf8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    edfc:	add	x8, x19, #0x2b0
    ee00:	ldr	x8, [x8, #8]
    ee04:	ldr	x9, [x19, #608]
    ee08:	ldr	x9, [x9, #80]
    ee0c:	mov	x10, #0x20                  	// #32
    ee10:	mul	x9, x10, x9
    ee14:	add	x8, x8, x9
    ee18:	ldr	x8, [x8, #16]
    ee1c:	str	x8, [x19, #400]
    ee20:	ldr	w11, [x19, #500]
    ee24:	str	w11, [x19, #112]
    ee28:	cbz	w11, ee50 <pipeline_peekline@@Base+0x4c18>
    ee2c:	b	ee30 <pipeline_peekline@@Base+0x4bf8>
    ee30:	ldr	w8, [x19, #112]
    ee34:	cmp	w8, #0x1
    ee38:	b.eq	ee78 <pipeline_peekline@@Base+0x4c40>  // b.none
    ee3c:	b	ee40 <pipeline_peekline@@Base+0x4c08>
    ee40:	ldr	w8, [x19, #112]
    ee44:	cmp	w8, #0x2
    ee48:	b.eq	eea4 <pipeline_peekline@@Base+0x4c6c>  // b.none
    ee4c:	b	eed4 <pipeline_peekline@@Base+0x4c9c>
    ee50:	ldr	x8, [x19, #600]
    ee54:	ldr	x9, [x19, #584]
    ee58:	add	x0, x8, x9
    ee5c:	ldr	x1, [x19, #440]
    ee60:	ldr	x2, [x19, #640]
    ee64:	ldr	x3, [x19, #400]
    ee68:	add	x4, x19, #0x1c4
    ee6c:	bl	2a20 <snprintf@plt>
    ee70:	str	w0, [x19, #448]
    ee74:	b	eed8 <pipeline_peekline@@Base+0x4ca0>
    ee78:	ldr	x8, [x19, #600]
    ee7c:	ldr	x9, [x19, #584]
    ee80:	add	x0, x8, x9
    ee84:	ldr	x1, [x19, #440]
    ee88:	ldr	x2, [x19, #640]
    ee8c:	ldr	w3, [x19, #492]
    ee90:	ldr	x4, [x19, #400]
    ee94:	add	x5, x19, #0x1c4
    ee98:	bl	2a20 <snprintf@plt>
    ee9c:	str	w0, [x19, #448]
    eea0:	b	eed8 <pipeline_peekline@@Base+0x4ca0>
    eea4:	ldr	x8, [x19, #600]
    eea8:	ldr	x9, [x19, #584]
    eeac:	add	x0, x8, x9
    eeb0:	ldr	x1, [x19, #440]
    eeb4:	ldr	x2, [x19, #640]
    eeb8:	ldr	w3, [x19, #492]
    eebc:	ldr	w4, [x19, #496]
    eec0:	ldr	x5, [x19, #400]
    eec4:	add	x6, x19, #0x1c4
    eec8:	bl	2a20 <snprintf@plt>
    eecc:	str	w0, [x19, #448]
    eed0:	b	eed8 <pipeline_peekline@@Base+0x4ca0>
    eed4:	bl	2b80 <abort@plt>
    eed8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    eedc:	add	x8, x19, #0x2b0
    eee0:	ldr	x8, [x8, #8]
    eee4:	ldr	x9, [x19, #608]
    eee8:	ldr	x9, [x9, #80]
    eeec:	mov	x10, #0x20                  	// #32
    eef0:	mul	x9, x10, x9
    eef4:	add	x8, x8, x9
    eef8:	ldr	x8, [x8, #16]
    eefc:	str	x8, [x19, #392]
    ef00:	ldr	w11, [x19, #500]
    ef04:	str	w11, [x19, #108]
    ef08:	cbz	w11, ef30 <pipeline_peekline@@Base+0x4cf8>
    ef0c:	b	ef10 <pipeline_peekline@@Base+0x4cd8>
    ef10:	ldr	w8, [x19, #108]
    ef14:	cmp	w8, #0x1
    ef18:	b.eq	ef58 <pipeline_peekline@@Base+0x4d20>  // b.none
    ef1c:	b	ef20 <pipeline_peekline@@Base+0x4ce8>
    ef20:	ldr	w8, [x19, #108]
    ef24:	cmp	w8, #0x2
    ef28:	b.eq	ef84 <pipeline_peekline@@Base+0x4d4c>  // b.none
    ef2c:	b	efb4 <pipeline_peekline@@Base+0x4d7c>
    ef30:	ldr	x8, [x19, #600]
    ef34:	ldr	x9, [x19, #584]
    ef38:	add	x0, x8, x9
    ef3c:	ldr	x1, [x19, #440]
    ef40:	ldr	x2, [x19, #640]
    ef44:	ldr	x3, [x19, #392]
    ef48:	add	x4, x19, #0x1c4
    ef4c:	bl	2a20 <snprintf@plt>
    ef50:	str	w0, [x19, #448]
    ef54:	b	efb8 <pipeline_peekline@@Base+0x4d80>
    ef58:	ldr	x8, [x19, #600]
    ef5c:	ldr	x9, [x19, #584]
    ef60:	add	x0, x8, x9
    ef64:	ldr	x1, [x19, #440]
    ef68:	ldr	x2, [x19, #640]
    ef6c:	ldr	w3, [x19, #492]
    ef70:	ldr	x4, [x19, #392]
    ef74:	add	x5, x19, #0x1c4
    ef78:	bl	2a20 <snprintf@plt>
    ef7c:	str	w0, [x19, #448]
    ef80:	b	efb8 <pipeline_peekline@@Base+0x4d80>
    ef84:	ldr	x8, [x19, #600]
    ef88:	ldr	x9, [x19, #584]
    ef8c:	add	x0, x8, x9
    ef90:	ldr	x1, [x19, #440]
    ef94:	ldr	x2, [x19, #640]
    ef98:	ldr	w3, [x19, #492]
    ef9c:	ldr	w4, [x19, #496]
    efa0:	ldr	x5, [x19, #392]
    efa4:	add	x6, x19, #0x1c4
    efa8:	bl	2a20 <snprintf@plt>
    efac:	str	w0, [x19, #448]
    efb0:	b	efb8 <pipeline_peekline@@Base+0x4d80>
    efb4:	bl	2b80 <abort@plt>
    efb8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    efbc:	add	x8, x19, #0x2b0
    efc0:	ldr	x8, [x8, #8]
    efc4:	ldr	x9, [x19, #608]
    efc8:	ldr	x9, [x9, #80]
    efcc:	mov	x10, #0x20                  	// #32
    efd0:	mul	x9, x10, x9
    efd4:	add	x8, x8, x9
    efd8:	ldr	x8, [x8, #16]
    efdc:	str	x8, [x19, #384]
    efe0:	ldr	w11, [x19, #500]
    efe4:	str	w11, [x19, #104]
    efe8:	cbz	w11, f010 <pipeline_peekline@@Base+0x4dd8>
    efec:	b	eff0 <pipeline_peekline@@Base+0x4db8>
    eff0:	ldr	w8, [x19, #104]
    eff4:	cmp	w8, #0x1
    eff8:	b.eq	f038 <pipeline_peekline@@Base+0x4e00>  // b.none
    effc:	b	f000 <pipeline_peekline@@Base+0x4dc8>
    f000:	ldr	w8, [x19, #104]
    f004:	cmp	w8, #0x2
    f008:	b.eq	f064 <pipeline_peekline@@Base+0x4e2c>  // b.none
    f00c:	b	f094 <pipeline_peekline@@Base+0x4e5c>
    f010:	ldr	x8, [x19, #600]
    f014:	ldr	x9, [x19, #584]
    f018:	add	x0, x8, x9
    f01c:	ldr	x1, [x19, #440]
    f020:	ldr	x2, [x19, #640]
    f024:	ldr	x3, [x19, #384]
    f028:	add	x4, x19, #0x1c4
    f02c:	bl	2a20 <snprintf@plt>
    f030:	str	w0, [x19, #448]
    f034:	b	f098 <pipeline_peekline@@Base+0x4e60>
    f038:	ldr	x8, [x19, #600]
    f03c:	ldr	x9, [x19, #584]
    f040:	add	x0, x8, x9
    f044:	ldr	x1, [x19, #440]
    f048:	ldr	x2, [x19, #640]
    f04c:	ldr	w3, [x19, #492]
    f050:	ldr	x4, [x19, #384]
    f054:	add	x5, x19, #0x1c4
    f058:	bl	2a20 <snprintf@plt>
    f05c:	str	w0, [x19, #448]
    f060:	b	f098 <pipeline_peekline@@Base+0x4e60>
    f064:	ldr	x8, [x19, #600]
    f068:	ldr	x9, [x19, #584]
    f06c:	add	x0, x8, x9
    f070:	ldr	x1, [x19, #440]
    f074:	ldr	x2, [x19, #640]
    f078:	ldr	w3, [x19, #492]
    f07c:	ldr	w4, [x19, #496]
    f080:	ldr	x5, [x19, #384]
    f084:	add	x6, x19, #0x1c4
    f088:	bl	2a20 <snprintf@plt>
    f08c:	str	w0, [x19, #448]
    f090:	b	f098 <pipeline_peekline@@Base+0x4e60>
    f094:	bl	2b80 <abort@plt>
    f098:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f09c:	add	x8, x19, #0x2b0
    f0a0:	ldr	x8, [x8, #8]
    f0a4:	ldr	x9, [x19, #608]
    f0a8:	ldr	x9, [x9, #80]
    f0ac:	mov	x10, #0x20                  	// #32
    f0b0:	mul	x9, x10, x9
    f0b4:	add	x8, x8, x9
    f0b8:	ldr	x8, [x8, #16]
    f0bc:	str	x8, [x19, #376]
    f0c0:	ldr	w11, [x19, #500]
    f0c4:	str	w11, [x19, #100]
    f0c8:	cbz	w11, f0f0 <pipeline_peekline@@Base+0x4eb8>
    f0cc:	b	f0d0 <pipeline_peekline@@Base+0x4e98>
    f0d0:	ldr	w8, [x19, #100]
    f0d4:	cmp	w8, #0x1
    f0d8:	b.eq	f118 <pipeline_peekline@@Base+0x4ee0>  // b.none
    f0dc:	b	f0e0 <pipeline_peekline@@Base+0x4ea8>
    f0e0:	ldr	w8, [x19, #100]
    f0e4:	cmp	w8, #0x2
    f0e8:	b.eq	f144 <pipeline_peekline@@Base+0x4f0c>  // b.none
    f0ec:	b	f174 <pipeline_peekline@@Base+0x4f3c>
    f0f0:	ldr	x8, [x19, #600]
    f0f4:	ldr	x9, [x19, #584]
    f0f8:	add	x0, x8, x9
    f0fc:	ldr	x1, [x19, #440]
    f100:	ldr	x2, [x19, #640]
    f104:	ldr	d0, [x19, #376]
    f108:	add	x3, x19, #0x1c4
    f10c:	bl	2a20 <snprintf@plt>
    f110:	str	w0, [x19, #448]
    f114:	b	f178 <pipeline_peekline@@Base+0x4f40>
    f118:	ldr	x8, [x19, #600]
    f11c:	ldr	x9, [x19, #584]
    f120:	add	x0, x8, x9
    f124:	ldr	x1, [x19, #440]
    f128:	ldr	x2, [x19, #640]
    f12c:	ldr	w3, [x19, #492]
    f130:	ldr	d0, [x19, #376]
    f134:	add	x4, x19, #0x1c4
    f138:	bl	2a20 <snprintf@plt>
    f13c:	str	w0, [x19, #448]
    f140:	b	f178 <pipeline_peekline@@Base+0x4f40>
    f144:	ldr	x8, [x19, #600]
    f148:	ldr	x9, [x19, #584]
    f14c:	add	x0, x8, x9
    f150:	ldr	x1, [x19, #440]
    f154:	ldr	x2, [x19, #640]
    f158:	ldr	w3, [x19, #492]
    f15c:	ldr	w4, [x19, #496]
    f160:	ldr	d0, [x19, #376]
    f164:	add	x5, x19, #0x1c4
    f168:	bl	2a20 <snprintf@plt>
    f16c:	str	w0, [x19, #448]
    f170:	b	f178 <pipeline_peekline@@Base+0x4f40>
    f174:	bl	2b80 <abort@plt>
    f178:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f17c:	add	x8, x19, #0x2b0
    f180:	ldr	x8, [x8, #8]
    f184:	ldr	x9, [x19, #608]
    f188:	ldr	x9, [x9, #80]
    f18c:	mov	x10, #0x20                  	// #32
    f190:	mul	x9, x10, x9
    f194:	add	x8, x8, x9
    f198:	ldr	q0, [x8, #16]
    f19c:	str	q0, [x19, #352]
    f1a0:	ldr	w11, [x19, #500]
    f1a4:	str	w11, [x19, #96]
    f1a8:	cbz	w11, f1d0 <pipeline_peekline@@Base+0x4f98>
    f1ac:	b	f1b0 <pipeline_peekline@@Base+0x4f78>
    f1b0:	ldr	w8, [x19, #96]
    f1b4:	cmp	w8, #0x1
    f1b8:	b.eq	f1f8 <pipeline_peekline@@Base+0x4fc0>  // b.none
    f1bc:	b	f1c0 <pipeline_peekline@@Base+0x4f88>
    f1c0:	ldr	w8, [x19, #96]
    f1c4:	cmp	w8, #0x2
    f1c8:	b.eq	f224 <pipeline_peekline@@Base+0x4fec>  // b.none
    f1cc:	b	f254 <pipeline_peekline@@Base+0x501c>
    f1d0:	ldr	x8, [x19, #600]
    f1d4:	ldr	x9, [x19, #584]
    f1d8:	add	x0, x8, x9
    f1dc:	ldr	x1, [x19, #440]
    f1e0:	ldr	x2, [x19, #640]
    f1e4:	ldr	q0, [x19, #352]
    f1e8:	add	x3, x19, #0x1c4
    f1ec:	bl	2a20 <snprintf@plt>
    f1f0:	str	w0, [x19, #448]
    f1f4:	b	f258 <pipeline_peekline@@Base+0x5020>
    f1f8:	ldr	x8, [x19, #600]
    f1fc:	ldr	x9, [x19, #584]
    f200:	add	x0, x8, x9
    f204:	ldr	x1, [x19, #440]
    f208:	ldr	x2, [x19, #640]
    f20c:	ldr	w3, [x19, #492]
    f210:	ldr	q0, [x19, #352]
    f214:	add	x4, x19, #0x1c4
    f218:	bl	2a20 <snprintf@plt>
    f21c:	str	w0, [x19, #448]
    f220:	b	f258 <pipeline_peekline@@Base+0x5020>
    f224:	ldr	x8, [x19, #600]
    f228:	ldr	x9, [x19, #584]
    f22c:	add	x0, x8, x9
    f230:	ldr	x1, [x19, #440]
    f234:	ldr	x2, [x19, #640]
    f238:	ldr	w3, [x19, #492]
    f23c:	ldr	w4, [x19, #496]
    f240:	ldr	q0, [x19, #352]
    f244:	add	x5, x19, #0x1c4
    f248:	bl	2a20 <snprintf@plt>
    f24c:	str	w0, [x19, #448]
    f250:	b	f258 <pipeline_peekline@@Base+0x5020>
    f254:	bl	2b80 <abort@plt>
    f258:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f25c:	add	x8, x19, #0x2b0
    f260:	ldr	x8, [x8, #8]
    f264:	ldr	x9, [x19, #608]
    f268:	ldr	x9, [x9, #80]
    f26c:	mov	x10, #0x20                  	// #32
    f270:	mul	x9, x10, x9
    f274:	add	x8, x8, x9
    f278:	ldr	w11, [x8, #16]
    f27c:	str	w11, [x19, #348]
    f280:	ldr	w11, [x19, #500]
    f284:	str	w11, [x19, #92]
    f288:	cbz	w11, f2b0 <pipeline_peekline@@Base+0x5078>
    f28c:	b	f290 <pipeline_peekline@@Base+0x5058>
    f290:	ldr	w8, [x19, #92]
    f294:	cmp	w8, #0x1
    f298:	b.eq	f2d8 <pipeline_peekline@@Base+0x50a0>  // b.none
    f29c:	b	f2a0 <pipeline_peekline@@Base+0x5068>
    f2a0:	ldr	w8, [x19, #92]
    f2a4:	cmp	w8, #0x2
    f2a8:	b.eq	f304 <pipeline_peekline@@Base+0x50cc>  // b.none
    f2ac:	b	f334 <pipeline_peekline@@Base+0x50fc>
    f2b0:	ldr	x8, [x19, #600]
    f2b4:	ldr	x9, [x19, #584]
    f2b8:	add	x0, x8, x9
    f2bc:	ldr	x1, [x19, #440]
    f2c0:	ldr	x2, [x19, #640]
    f2c4:	ldr	w3, [x19, #348]
    f2c8:	add	x4, x19, #0x1c4
    f2cc:	bl	2a20 <snprintf@plt>
    f2d0:	str	w0, [x19, #448]
    f2d4:	b	f338 <pipeline_peekline@@Base+0x5100>
    f2d8:	ldr	x8, [x19, #600]
    f2dc:	ldr	x9, [x19, #584]
    f2e0:	add	x0, x8, x9
    f2e4:	ldr	x1, [x19, #440]
    f2e8:	ldr	x2, [x19, #640]
    f2ec:	ldr	w3, [x19, #492]
    f2f0:	ldr	w4, [x19, #348]
    f2f4:	add	x5, x19, #0x1c4
    f2f8:	bl	2a20 <snprintf@plt>
    f2fc:	str	w0, [x19, #448]
    f300:	b	f338 <pipeline_peekline@@Base+0x5100>
    f304:	ldr	x8, [x19, #600]
    f308:	ldr	x9, [x19, #584]
    f30c:	add	x0, x8, x9
    f310:	ldr	x1, [x19, #440]
    f314:	ldr	x2, [x19, #640]
    f318:	ldr	w3, [x19, #492]
    f31c:	ldr	w4, [x19, #496]
    f320:	ldr	w5, [x19, #348]
    f324:	add	x6, x19, #0x1c4
    f328:	bl	2a20 <snprintf@plt>
    f32c:	str	w0, [x19, #448]
    f330:	b	f338 <pipeline_peekline@@Base+0x5100>
    f334:	bl	2b80 <abort@plt>
    f338:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f33c:	add	x8, x19, #0x2b0
    f340:	ldr	x8, [x8, #8]
    f344:	ldr	x9, [x19, #608]
    f348:	ldr	x9, [x9, #80]
    f34c:	mov	x10, #0x20                  	// #32
    f350:	mul	x9, x10, x9
    f354:	add	x8, x8, x9
    f358:	ldr	w11, [x8, #16]
    f35c:	str	w11, [x19, #344]
    f360:	ldr	w11, [x19, #500]
    f364:	str	w11, [x19, #88]
    f368:	cbz	w11, f390 <pipeline_peekline@@Base+0x5158>
    f36c:	b	f370 <pipeline_peekline@@Base+0x5138>
    f370:	ldr	w8, [x19, #88]
    f374:	cmp	w8, #0x1
    f378:	b.eq	f3b8 <pipeline_peekline@@Base+0x5180>  // b.none
    f37c:	b	f380 <pipeline_peekline@@Base+0x5148>
    f380:	ldr	w8, [x19, #88]
    f384:	cmp	w8, #0x2
    f388:	b.eq	f3e4 <pipeline_peekline@@Base+0x51ac>  // b.none
    f38c:	b	f414 <pipeline_peekline@@Base+0x51dc>
    f390:	ldr	x8, [x19, #600]
    f394:	ldr	x9, [x19, #584]
    f398:	add	x0, x8, x9
    f39c:	ldr	x1, [x19, #440]
    f3a0:	ldr	x2, [x19, #640]
    f3a4:	ldr	w3, [x19, #344]
    f3a8:	add	x4, x19, #0x1c4
    f3ac:	bl	2a20 <snprintf@plt>
    f3b0:	str	w0, [x19, #448]
    f3b4:	b	f418 <pipeline_peekline@@Base+0x51e0>
    f3b8:	ldr	x8, [x19, #600]
    f3bc:	ldr	x9, [x19, #584]
    f3c0:	add	x0, x8, x9
    f3c4:	ldr	x1, [x19, #440]
    f3c8:	ldr	x2, [x19, #640]
    f3cc:	ldr	w3, [x19, #492]
    f3d0:	ldr	w4, [x19, #344]
    f3d4:	add	x5, x19, #0x1c4
    f3d8:	bl	2a20 <snprintf@plt>
    f3dc:	str	w0, [x19, #448]
    f3e0:	b	f418 <pipeline_peekline@@Base+0x51e0>
    f3e4:	ldr	x8, [x19, #600]
    f3e8:	ldr	x9, [x19, #584]
    f3ec:	add	x0, x8, x9
    f3f0:	ldr	x1, [x19, #440]
    f3f4:	ldr	x2, [x19, #640]
    f3f8:	ldr	w3, [x19, #492]
    f3fc:	ldr	w4, [x19, #496]
    f400:	ldr	w5, [x19, #344]
    f404:	add	x6, x19, #0x1c4
    f408:	bl	2a20 <snprintf@plt>
    f40c:	str	w0, [x19, #448]
    f410:	b	f418 <pipeline_peekline@@Base+0x51e0>
    f414:	bl	2b80 <abort@plt>
    f418:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f41c:	add	x8, x19, #0x2b0
    f420:	ldr	x8, [x8, #8]
    f424:	ldr	x9, [x19, #608]
    f428:	ldr	x9, [x9, #80]
    f42c:	mov	x10, #0x20                  	// #32
    f430:	mul	x9, x10, x9
    f434:	add	x8, x8, x9
    f438:	ldr	x8, [x8, #16]
    f43c:	str	x8, [x19, #336]
    f440:	ldr	w11, [x19, #500]
    f444:	str	w11, [x19, #84]
    f448:	cbz	w11, f470 <pipeline_peekline@@Base+0x5238>
    f44c:	b	f450 <pipeline_peekline@@Base+0x5218>
    f450:	ldr	w8, [x19, #84]
    f454:	cmp	w8, #0x1
    f458:	b.eq	f498 <pipeline_peekline@@Base+0x5260>  // b.none
    f45c:	b	f460 <pipeline_peekline@@Base+0x5228>
    f460:	ldr	w8, [x19, #84]
    f464:	cmp	w8, #0x2
    f468:	b.eq	f4c4 <pipeline_peekline@@Base+0x528c>  // b.none
    f46c:	b	f4f4 <pipeline_peekline@@Base+0x52bc>
    f470:	ldr	x8, [x19, #600]
    f474:	ldr	x9, [x19, #584]
    f478:	add	x0, x8, x9
    f47c:	ldr	x1, [x19, #440]
    f480:	ldr	x2, [x19, #640]
    f484:	ldr	x3, [x19, #336]
    f488:	add	x4, x19, #0x1c4
    f48c:	bl	2a20 <snprintf@plt>
    f490:	str	w0, [x19, #448]
    f494:	b	f4f8 <pipeline_peekline@@Base+0x52c0>
    f498:	ldr	x8, [x19, #600]
    f49c:	ldr	x9, [x19, #584]
    f4a0:	add	x0, x8, x9
    f4a4:	ldr	x1, [x19, #440]
    f4a8:	ldr	x2, [x19, #640]
    f4ac:	ldr	w3, [x19, #492]
    f4b0:	ldr	x4, [x19, #336]
    f4b4:	add	x5, x19, #0x1c4
    f4b8:	bl	2a20 <snprintf@plt>
    f4bc:	str	w0, [x19, #448]
    f4c0:	b	f4f8 <pipeline_peekline@@Base+0x52c0>
    f4c4:	ldr	x8, [x19, #600]
    f4c8:	ldr	x9, [x19, #584]
    f4cc:	add	x0, x8, x9
    f4d0:	ldr	x1, [x19, #440]
    f4d4:	ldr	x2, [x19, #640]
    f4d8:	ldr	w3, [x19, #492]
    f4dc:	ldr	w4, [x19, #496]
    f4e0:	ldr	x5, [x19, #336]
    f4e4:	add	x6, x19, #0x1c4
    f4e8:	bl	2a20 <snprintf@plt>
    f4ec:	str	w0, [x19, #448]
    f4f0:	b	f4f8 <pipeline_peekline@@Base+0x52c0>
    f4f4:	bl	2b80 <abort@plt>
    f4f8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f4fc:	add	x8, x19, #0x2b0
    f500:	ldr	x8, [x8, #8]
    f504:	ldr	x9, [x19, #608]
    f508:	ldr	x9, [x9, #80]
    f50c:	mov	x10, #0x20                  	// #32
    f510:	mul	x9, x10, x9
    f514:	add	x8, x8, x9
    f518:	ldr	x8, [x8, #16]
    f51c:	str	x8, [x19, #328]
    f520:	ldr	w11, [x19, #500]
    f524:	str	w11, [x19, #80]
    f528:	cbz	w11, f550 <pipeline_peekline@@Base+0x5318>
    f52c:	b	f530 <pipeline_peekline@@Base+0x52f8>
    f530:	ldr	w8, [x19, #80]
    f534:	cmp	w8, #0x1
    f538:	b.eq	f578 <pipeline_peekline@@Base+0x5340>  // b.none
    f53c:	b	f540 <pipeline_peekline@@Base+0x5308>
    f540:	ldr	w8, [x19, #80]
    f544:	cmp	w8, #0x2
    f548:	b.eq	f5a4 <pipeline_peekline@@Base+0x536c>  // b.none
    f54c:	b	f5d4 <pipeline_peekline@@Base+0x539c>
    f550:	ldr	x8, [x19, #600]
    f554:	ldr	x9, [x19, #584]
    f558:	add	x0, x8, x9
    f55c:	ldr	x1, [x19, #440]
    f560:	ldr	x2, [x19, #640]
    f564:	ldr	x3, [x19, #328]
    f568:	add	x4, x19, #0x1c4
    f56c:	bl	2a20 <snprintf@plt>
    f570:	str	w0, [x19, #448]
    f574:	b	f5d8 <pipeline_peekline@@Base+0x53a0>
    f578:	ldr	x8, [x19, #600]
    f57c:	ldr	x9, [x19, #584]
    f580:	add	x0, x8, x9
    f584:	ldr	x1, [x19, #440]
    f588:	ldr	x2, [x19, #640]
    f58c:	ldr	w3, [x19, #492]
    f590:	ldr	x4, [x19, #328]
    f594:	add	x5, x19, #0x1c4
    f598:	bl	2a20 <snprintf@plt>
    f59c:	str	w0, [x19, #448]
    f5a0:	b	f5d8 <pipeline_peekline@@Base+0x53a0>
    f5a4:	ldr	x8, [x19, #600]
    f5a8:	ldr	x9, [x19, #584]
    f5ac:	add	x0, x8, x9
    f5b0:	ldr	x1, [x19, #440]
    f5b4:	ldr	x2, [x19, #640]
    f5b8:	ldr	w3, [x19, #492]
    f5bc:	ldr	w4, [x19, #496]
    f5c0:	ldr	x5, [x19, #328]
    f5c4:	add	x6, x19, #0x1c4
    f5c8:	bl	2a20 <snprintf@plt>
    f5cc:	str	w0, [x19, #448]
    f5d0:	b	f5d8 <pipeline_peekline@@Base+0x53a0>
    f5d4:	bl	2b80 <abort@plt>
    f5d8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f5dc:	add	x8, x19, #0x2b0
    f5e0:	ldr	x8, [x8, #8]
    f5e4:	ldr	x9, [x19, #608]
    f5e8:	ldr	x9, [x9, #80]
    f5ec:	mov	x10, #0x20                  	// #32
    f5f0:	mul	x9, x10, x9
    f5f4:	add	x8, x8, x9
    f5f8:	ldr	x8, [x8, #16]
    f5fc:	str	x8, [x19, #320]
    f600:	ldr	w11, [x19, #500]
    f604:	str	w11, [x19, #76]
    f608:	cbz	w11, f630 <pipeline_peekline@@Base+0x53f8>
    f60c:	b	f610 <pipeline_peekline@@Base+0x53d8>
    f610:	ldr	w8, [x19, #76]
    f614:	cmp	w8, #0x1
    f618:	b.eq	f658 <pipeline_peekline@@Base+0x5420>  // b.none
    f61c:	b	f620 <pipeline_peekline@@Base+0x53e8>
    f620:	ldr	w8, [x19, #76]
    f624:	cmp	w8, #0x2
    f628:	b.eq	f684 <pipeline_peekline@@Base+0x544c>  // b.none
    f62c:	b	f6b4 <pipeline_peekline@@Base+0x547c>
    f630:	ldr	x8, [x19, #600]
    f634:	ldr	x9, [x19, #584]
    f638:	add	x0, x8, x9
    f63c:	ldr	x1, [x19, #440]
    f640:	ldr	x2, [x19, #640]
    f644:	ldr	x3, [x19, #320]
    f648:	add	x4, x19, #0x1c4
    f64c:	bl	2a20 <snprintf@plt>
    f650:	str	w0, [x19, #448]
    f654:	b	f6b8 <pipeline_peekline@@Base+0x5480>
    f658:	ldr	x8, [x19, #600]
    f65c:	ldr	x9, [x19, #584]
    f660:	add	x0, x8, x9
    f664:	ldr	x1, [x19, #440]
    f668:	ldr	x2, [x19, #640]
    f66c:	ldr	w3, [x19, #492]
    f670:	ldr	x4, [x19, #320]
    f674:	add	x5, x19, #0x1c4
    f678:	bl	2a20 <snprintf@plt>
    f67c:	str	w0, [x19, #448]
    f680:	b	f6b8 <pipeline_peekline@@Base+0x5480>
    f684:	ldr	x8, [x19, #600]
    f688:	ldr	x9, [x19, #584]
    f68c:	add	x0, x8, x9
    f690:	ldr	x1, [x19, #440]
    f694:	ldr	x2, [x19, #640]
    f698:	ldr	w3, [x19, #492]
    f69c:	ldr	w4, [x19, #496]
    f6a0:	ldr	x5, [x19, #320]
    f6a4:	add	x6, x19, #0x1c4
    f6a8:	bl	2a20 <snprintf@plt>
    f6ac:	str	w0, [x19, #448]
    f6b0:	b	f6b8 <pipeline_peekline@@Base+0x5480>
    f6b4:	bl	2b80 <abort@plt>
    f6b8:	b	f6c0 <pipeline_peekline@@Base+0x5488>
    f6bc:	bl	2b80 <abort@plt>
    f6c0:	ldr	w8, [x19, #452]
    f6c4:	cmp	w8, #0x0
    f6c8:	cset	w8, lt  // lt = tstop
    f6cc:	tbnz	w8, #0, f71c <pipeline_peekline@@Base+0x54e4>
    f6d0:	ldr	w8, [x19, #452]
    f6d4:	mov	w9, w8
    f6d8:	ldr	x10, [x19, #440]
    f6dc:	cmp	x9, x10
    f6e0:	b.cs	f700 <pipeline_peekline@@Base+0x54c8>  // b.hs, b.nlast
    f6e4:	ldr	x8, [x19, #600]
    f6e8:	ldr	x9, [x19, #584]
    f6ec:	add	x8, x8, x9
    f6f0:	ldrsw	x9, [x19, #452]
    f6f4:	ldrb	w10, [x8, x9]
    f6f8:	cbz	w10, f700 <pipeline_peekline@@Base+0x54c8>
    f6fc:	bl	2b80 <abort@plt>
    f700:	ldr	w8, [x19, #448]
    f704:	ldr	w9, [x19, #452]
    f708:	cmp	w8, w9
    f70c:	b.le	f718 <pipeline_peekline@@Base+0x54e0>
    f710:	ldr	w8, [x19, #448]
    f714:	str	w8, [x19, #452]
    f718:	b	f754 <pipeline_peekline@@Base+0x551c>
    f71c:	ldr	x8, [x19, #504]
    f720:	ldrb	w9, [x8, #1]
    f724:	cbz	w9, f738 <pipeline_peekline@@Base+0x5500>
    f728:	ldr	x8, [x19, #504]
    f72c:	mov	w9, #0x0                   	// #0
    f730:	strb	w9, [x8, #1]
    f734:	b	e75c <pipeline_peekline@@Base+0x4524>
    f738:	ldr	w8, [x19, #448]
    f73c:	cmp	w8, #0x0
    f740:	cset	w8, ge  // ge = tcont
    f744:	tbnz	w8, #0, f74c <pipeline_peekline@@Base+0x5514>
    f748:	b	f754 <pipeline_peekline@@Base+0x551c>
    f74c:	ldr	w8, [x19, #448]
    f750:	str	w8, [x19, #452]
    f754:	ldr	w8, [x19, #452]
    f758:	cmp	w8, #0x0
    f75c:	cset	w8, ge  // ge = tcont
    f760:	tbnz	w8, #0, f83c <pipeline_peekline@@Base+0x5604>
    f764:	bl	2e00 <__errno_location@plt>
    f768:	ldr	w8, [x0]
    f76c:	str	w8, [x19, #316]
    f770:	ldr	w8, [x19, #316]
    f774:	cbnz	w8, f7ac <pipeline_peekline@@Base+0x5574>
    f778:	ldr	x8, [x19, #608]
    f77c:	ldrb	w9, [x8, #72]
    f780:	cmp	w9, #0x63
    f784:	b.eq	f798 <pipeline_peekline@@Base+0x5560>  // b.none
    f788:	ldr	x8, [x19, #608]
    f78c:	ldrb	w9, [x8, #72]
    f790:	cmp	w9, #0x73
    f794:	b.ne	f7a4 <pipeline_peekline@@Base+0x556c>  // b.any
    f798:	mov	w8, #0x54                  	// #84
    f79c:	str	w8, [x19, #316]
    f7a0:	b	f7ac <pipeline_peekline@@Base+0x5574>
    f7a4:	mov	w8, #0x16                  	// #22
    f7a8:	str	w8, [x19, #316]
    f7ac:	ldr	x8, [x19, #600]
    f7b0:	ldur	x9, [x29, #-16]
    f7b4:	cmp	x8, x9
    f7b8:	b.eq	f7cc <pipeline_peekline@@Base+0x5594>  // b.none
    f7bc:	ldr	x8, [x19, #600]
    f7c0:	cbz	x8, f7cc <pipeline_peekline@@Base+0x5594>
    f7c4:	ldr	x0, [x19, #600]
    f7c8:	bl	2c00 <free@plt>
    f7cc:	ldr	x8, [x19, #632]
    f7d0:	cbz	x8, f7dc <pipeline_peekline@@Base+0x55a4>
    f7d4:	ldr	x0, [x19, #632]
    f7d8:	bl	2c00 <free@plt>
    f7dc:	add	x8, x19, #0x3a8
    f7e0:	ldr	x9, [x8, #8]
    f7e4:	add	x8, x8, #0x20
    f7e8:	cmp	x9, x8
    f7ec:	b.eq	f7fc <pipeline_peekline@@Base+0x55c4>  // b.none
    f7f0:	add	x8, x19, #0x3a8
    f7f4:	ldr	x0, [x8, #8]
    f7f8:	bl	2c00 <free@plt>
    f7fc:	add	x8, x19, #0x2b0
    f800:	ldr	x9, [x8, #8]
    f804:	add	x8, x8, #0x10
    f808:	cmp	x9, x8
    f80c:	b.eq	f81c <pipeline_peekline@@Base+0x55e4>  // b.none
    f810:	add	x8, x19, #0x2b0
    f814:	ldr	x0, [x8, #8]
    f818:	bl	2c00 <free@plt>
    f81c:	ldr	w8, [x19, #316]
    f820:	str	w8, [x19, #72]
    f824:	bl	2e00 <__errno_location@plt>
    f828:	ldr	w8, [x19, #72]
    f82c:	str	w8, [x0]
    f830:	mov	x9, xzr
    f834:	stur	x9, [x29, #-8]
    f838:	b	fda0 <pipeline_peekline@@Base+0x5b68>
    f83c:	ldr	w8, [x19, #452]
    f840:	add	w8, w8, #0x1
    f844:	mov	w9, w8
    f848:	ubfx	x9, x9, #0, #32
    f84c:	ldr	x10, [x19, #440]
    f850:	cmp	x9, x10
    f854:	b.cc	fa20 <pipeline_peekline@@Base+0x57e8>  // b.lo, b.ul, b.last
    f858:	ldr	x8, [x19, #440]
    f85c:	mov	x9, #0x7fffffff            	// #2147483647
    f860:	cmp	x8, x9
    f864:	b.ne	f86c <pipeline_peekline@@Base+0x5634>  // b.any
    f868:	b	fc94 <pipeline_peekline@@Base+0x5a5c>
    f86c:	ldr	x0, [x19, #584]
    f870:	ldr	w8, [x19, #452]
    f874:	add	w8, w8, #0x2
    f878:	mov	w9, w8
    f87c:	ubfx	x9, x9, #0, #32
    f880:	mov	x10, #0x1                   	// #1
    f884:	add	x9, x9, #0x1
    f888:	subs	x9, x9, #0x1
    f88c:	udiv	x1, x9, x10
    f890:	bl	b53c <pipeline_peekline@@Base+0x1304>
    f894:	ldr	x9, [x19, #592]
    f898:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
    f89c:	cmp	x9, x10
    f8a0:	str	x0, [x19, #64]
    f8a4:	b.hi	f8bc <pipeline_peekline@@Base+0x5684>  // b.pmore
    f8a8:	ldr	x8, [x19, #592]
    f8ac:	mov	x9, #0x2                   	// #2
    f8b0:	mul	x8, x8, x9
    f8b4:	str	x8, [x19, #56]
    f8b8:	b	f8c4 <pipeline_peekline@@Base+0x568c>
    f8bc:	mov	x8, #0xffffffffffffffff    	// #-1
    f8c0:	str	x8, [x19, #56]
    f8c4:	ldr	x8, [x19, #56]
    f8c8:	ldr	x0, [x19, #64]
    f8cc:	mov	x1, x8
    f8d0:	bl	b608 <pipeline_peekline@@Base+0x13d0>
    f8d4:	str	x0, [x19, #304]
    f8d8:	ldr	x8, [x19, #304]
    f8dc:	ldr	x9, [x19, #592]
    f8e0:	cmp	x8, x9
    f8e4:	b.ls	fa1c <pipeline_peekline@@Base+0x57e4>  // b.plast
    f8e8:	ldr	x8, [x19, #592]
    f8ec:	cmp	x8, #0x0
    f8f0:	cset	w9, ls  // ls = plast
    f8f4:	tbnz	w9, #0, f930 <pipeline_peekline@@Base+0x56f8>
    f8f8:	ldr	x8, [x19, #592]
    f8fc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    f900:	cmp	x8, x9
    f904:	b.hi	f91c <pipeline_peekline@@Base+0x56e4>  // b.pmore
    f908:	ldr	x8, [x19, #592]
    f90c:	mov	x9, #0x2                   	// #2
    f910:	mul	x8, x8, x9
    f914:	str	x8, [x19, #48]
    f918:	b	f924 <pipeline_peekline@@Base+0x56ec>
    f91c:	mov	x8, #0xffffffffffffffff    	// #-1
    f920:	str	x8, [x19, #48]
    f924:	ldr	x8, [x19, #48]
    f928:	str	x8, [x19, #40]
    f92c:	b	f938 <pipeline_peekline@@Base+0x5700>
    f930:	mov	x8, #0xc                   	// #12
    f934:	str	x8, [x19, #40]
    f938:	ldr	x8, [x19, #40]
    f93c:	str	x8, [x19, #592]
    f940:	ldr	x8, [x19, #304]
    f944:	ldr	x9, [x19, #592]
    f948:	cmp	x8, x9
    f94c:	b.ls	f958 <pipeline_peekline@@Base+0x5720>  // b.plast
    f950:	ldr	x8, [x19, #304]
    f954:	str	x8, [x19, #592]
    f958:	ldr	x8, [x19, #592]
    f95c:	mov	x9, #0xffffffffffffffff    	// #-1
    f960:	cmp	x8, x9
    f964:	b.hi	f97c <pipeline_peekline@@Base+0x5744>  // b.pmore
    f968:	ldr	x8, [x19, #592]
    f96c:	mov	x9, #0x1                   	// #1
    f970:	mul	x8, x8, x9
    f974:	str	x8, [x19, #32]
    f978:	b	f984 <pipeline_peekline@@Base+0x574c>
    f97c:	mov	x8, #0xffffffffffffffff    	// #-1
    f980:	str	x8, [x19, #32]
    f984:	ldr	x8, [x19, #32]
    f988:	str	x8, [x19, #296]
    f98c:	ldr	x8, [x19, #296]
    f990:	mov	x9, #0xffffffffffffffff    	// #-1
    f994:	cmp	x8, x9
    f998:	b.ne	f9a0 <pipeline_peekline@@Base+0x5768>  // b.any
    f99c:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    f9a0:	ldr	x8, [x19, #600]
    f9a4:	ldur	x9, [x29, #-16]
    f9a8:	cmp	x8, x9
    f9ac:	b.eq	f9b8 <pipeline_peekline@@Base+0x5780>  // b.none
    f9b0:	ldr	x8, [x19, #600]
    f9b4:	cbnz	x8, f9c8 <pipeline_peekline@@Base+0x5790>
    f9b8:	ldr	x0, [x19, #296]
    f9bc:	bl	2a70 <malloc@plt>
    f9c0:	str	x0, [x19, #288]
    f9c4:	b	f9d8 <pipeline_peekline@@Base+0x57a0>
    f9c8:	ldr	x0, [x19, #600]
    f9cc:	ldr	x1, [x19, #296]
    f9d0:	bl	2af0 <realloc@plt>
    f9d4:	str	x0, [x19, #288]
    f9d8:	ldr	x8, [x19, #288]
    f9dc:	cbnz	x8, f9e4 <pipeline_peekline@@Base+0x57ac>
    f9e0:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    f9e4:	ldr	x8, [x19, #600]
    f9e8:	ldur	x9, [x29, #-16]
    f9ec:	cmp	x8, x9
    f9f0:	b.ne	fa14 <pipeline_peekline@@Base+0x57dc>  // b.any
    f9f4:	ldr	x8, [x19, #584]
    f9f8:	cmp	x8, #0x0
    f9fc:	cset	w9, ls  // ls = plast
    fa00:	tbnz	w9, #0, fa14 <pipeline_peekline@@Base+0x57dc>
    fa04:	ldr	x0, [x19, #288]
    fa08:	ldr	x1, [x19, #600]
    fa0c:	ldr	x2, [x19, #584]
    fa10:	bl	2870 <memcpy@plt>
    fa14:	ldr	x8, [x19, #288]
    fa18:	str	x8, [x19, #600]
    fa1c:	b	e75c <pipeline_peekline@@Base+0x4524>
    fa20:	ldrsw	x8, [x19, #452]
    fa24:	ldr	x9, [x19, #584]
    fa28:	add	x8, x9, x8
    fa2c:	str	x8, [x19, #584]
    fa30:	ldr	w8, [x19, #488]
    fa34:	str	w8, [x19, #28]
    fa38:	bl	2e00 <__errno_location@plt>
    fa3c:	ldr	w8, [x19, #28]
    fa40:	str	w8, [x0]
    fa44:	ldr	x8, [x19, #608]
    fa48:	ldr	x8, [x8, #8]
    fa4c:	str	x8, [x19, #624]
    fa50:	ldr	x8, [x19, #616]
    fa54:	add	x8, x8, #0x1
    fa58:	str	x8, [x19, #616]
    fa5c:	ldr	x8, [x19, #608]
    fa60:	add	x8, x8, #0x58
    fa64:	str	x8, [x19, #608]
    fa68:	b	ddac <pipeline_peekline@@Base+0x3b74>
    fa6c:	ldr	x0, [x19, #584]
    fa70:	mov	x1, #0x1                   	// #1
    fa74:	bl	b53c <pipeline_peekline@@Base+0x1304>
    fa78:	ldr	x8, [x19, #592]
    fa7c:	cmp	x0, x8
    fa80:	b.ls	fbc8 <pipeline_peekline@@Base+0x5990>  // b.plast
    fa84:	ldr	x8, [x19, #592]
    fa88:	cmp	x8, #0x0
    fa8c:	cset	w9, ls  // ls = plast
    fa90:	tbnz	w9, #0, facc <pipeline_peekline@@Base+0x5894>
    fa94:	ldr	x8, [x19, #592]
    fa98:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
    fa9c:	cmp	x8, x9
    faa0:	b.hi	fab8 <pipeline_peekline@@Base+0x5880>  // b.pmore
    faa4:	ldr	x8, [x19, #592]
    faa8:	mov	x9, #0x2                   	// #2
    faac:	mul	x8, x8, x9
    fab0:	str	x8, [x19, #16]
    fab4:	b	fac0 <pipeline_peekline@@Base+0x5888>
    fab8:	mov	x8, #0xffffffffffffffff    	// #-1
    fabc:	str	x8, [x19, #16]
    fac0:	ldr	x8, [x19, #16]
    fac4:	str	x8, [x19, #8]
    fac8:	b	fad4 <pipeline_peekline@@Base+0x589c>
    facc:	mov	x8, #0xc                   	// #12
    fad0:	str	x8, [x19, #8]
    fad4:	ldr	x8, [x19, #8]
    fad8:	str	x8, [x19, #592]
    fadc:	ldr	x0, [x19, #584]
    fae0:	mov	x1, #0x1                   	// #1
    fae4:	bl	b53c <pipeline_peekline@@Base+0x1304>
    fae8:	ldr	x8, [x19, #592]
    faec:	cmp	x0, x8
    faf0:	b.ls	fb04 <pipeline_peekline@@Base+0x58cc>  // b.plast
    faf4:	ldr	x0, [x19, #584]
    faf8:	mov	x1, #0x1                   	// #1
    fafc:	bl	b53c <pipeline_peekline@@Base+0x1304>
    fb00:	str	x0, [x19, #592]
    fb04:	ldr	x8, [x19, #592]
    fb08:	mov	x9, #0xffffffffffffffff    	// #-1
    fb0c:	cmp	x8, x9
    fb10:	b.hi	fb28 <pipeline_peekline@@Base+0x58f0>  // b.pmore
    fb14:	ldr	x8, [x19, #592]
    fb18:	mov	x9, #0x1                   	// #1
    fb1c:	mul	x8, x8, x9
    fb20:	str	x8, [x19]
    fb24:	b	fb30 <pipeline_peekline@@Base+0x58f8>
    fb28:	mov	x8, #0xffffffffffffffff    	// #-1
    fb2c:	str	x8, [x19]
    fb30:	ldr	x8, [x19]
    fb34:	str	x8, [x19, #280]
    fb38:	ldr	x8, [x19, #280]
    fb3c:	mov	x9, #0xffffffffffffffff    	// #-1
    fb40:	cmp	x8, x9
    fb44:	b.ne	fb4c <pipeline_peekline@@Base+0x5914>  // b.any
    fb48:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    fb4c:	ldr	x8, [x19, #600]
    fb50:	ldur	x9, [x29, #-16]
    fb54:	cmp	x8, x9
    fb58:	b.eq	fb64 <pipeline_peekline@@Base+0x592c>  // b.none
    fb5c:	ldr	x8, [x19, #600]
    fb60:	cbnz	x8, fb74 <pipeline_peekline@@Base+0x593c>
    fb64:	ldr	x0, [x19, #280]
    fb68:	bl	2a70 <malloc@plt>
    fb6c:	str	x0, [x19, #272]
    fb70:	b	fb84 <pipeline_peekline@@Base+0x594c>
    fb74:	ldr	x0, [x19, #600]
    fb78:	ldr	x1, [x19, #280]
    fb7c:	bl	2af0 <realloc@plt>
    fb80:	str	x0, [x19, #272]
    fb84:	ldr	x8, [x19, #272]
    fb88:	cbnz	x8, fb90 <pipeline_peekline@@Base+0x5958>
    fb8c:	b	fd1c <pipeline_peekline@@Base+0x5ae4>
    fb90:	ldr	x8, [x19, #600]
    fb94:	ldur	x9, [x29, #-16]
    fb98:	cmp	x8, x9
    fb9c:	b.ne	fbc0 <pipeline_peekline@@Base+0x5988>  // b.any
    fba0:	ldr	x8, [x19, #584]
    fba4:	cmp	x8, #0x0
    fba8:	cset	w9, ls  // ls = plast
    fbac:	tbnz	w9, #0, fbc0 <pipeline_peekline@@Base+0x5988>
    fbb0:	ldr	x0, [x19, #272]
    fbb4:	ldr	x1, [x19, #600]
    fbb8:	ldr	x2, [x19, #584]
    fbbc:	bl	2870 <memcpy@plt>
    fbc0:	ldr	x8, [x19, #272]
    fbc4:	str	x8, [x19, #600]
    fbc8:	ldr	x8, [x19, #600]
    fbcc:	ldr	x9, [x19, #584]
    fbd0:	add	x8, x8, x9
    fbd4:	mov	w10, #0x0                   	// #0
    fbd8:	strb	w10, [x8]
    fbdc:	ldr	x8, [x19, #600]
    fbe0:	ldur	x9, [x29, #-16]
    fbe4:	cmp	x8, x9
    fbe8:	b.eq	fc2c <pipeline_peekline@@Base+0x59f4>  // b.none
    fbec:	ldr	x8, [x19, #584]
    fbf0:	add	x8, x8, #0x1
    fbf4:	ldr	x9, [x19, #592]
    fbf8:	cmp	x8, x9
    fbfc:	b.cs	fc2c <pipeline_peekline@@Base+0x59f4>  // b.hs, b.nlast
    fc00:	ldr	x0, [x19, #600]
    fc04:	ldr	x8, [x19, #584]
    fc08:	mov	x9, #0x1                   	// #1
    fc0c:	add	x8, x8, #0x1
    fc10:	mul	x1, x8, x9
    fc14:	bl	2af0 <realloc@plt>
    fc18:	str	x0, [x19, #264]
    fc1c:	ldr	x8, [x19, #264]
    fc20:	cbz	x8, fc2c <pipeline_peekline@@Base+0x59f4>
    fc24:	ldr	x8, [x19, #264]
    fc28:	str	x8, [x19, #600]
    fc2c:	ldr	x8, [x19, #632]
    fc30:	cbz	x8, fc3c <pipeline_peekline@@Base+0x5a04>
    fc34:	ldr	x0, [x19, #632]
    fc38:	bl	2c00 <free@plt>
    fc3c:	add	x8, x19, #0x3a8
    fc40:	ldr	x9, [x8, #8]
    fc44:	add	x8, x8, #0x20
    fc48:	cmp	x9, x8
    fc4c:	b.eq	fc5c <pipeline_peekline@@Base+0x5a24>  // b.none
    fc50:	add	x8, x19, #0x3a8
    fc54:	ldr	x0, [x8, #8]
    fc58:	bl	2c00 <free@plt>
    fc5c:	add	x8, x19, #0x2b0
    fc60:	ldr	x9, [x8, #8]
    fc64:	add	x8, x8, #0x10
    fc68:	cmp	x9, x8
    fc6c:	b.eq	fc7c <pipeline_peekline@@Base+0x5a44>  // b.none
    fc70:	add	x8, x19, #0x2b0
    fc74:	ldr	x0, [x8, #8]
    fc78:	bl	2c00 <free@plt>
    fc7c:	ldr	x8, [x19, #584]
    fc80:	ldur	x9, [x29, #-24]
    fc84:	str	x8, [x9]
    fc88:	ldr	x8, [x19, #600]
    fc8c:	stur	x8, [x29, #-8]
    fc90:	b	fda0 <pipeline_peekline@@Base+0x5b68>
    fc94:	ldr	x8, [x19, #600]
    fc98:	ldur	x9, [x29, #-16]
    fc9c:	cmp	x8, x9
    fca0:	b.eq	fcb4 <pipeline_peekline@@Base+0x5a7c>  // b.none
    fca4:	ldr	x8, [x19, #600]
    fca8:	cbz	x8, fcb4 <pipeline_peekline@@Base+0x5a7c>
    fcac:	ldr	x0, [x19, #600]
    fcb0:	bl	2c00 <free@plt>
    fcb4:	ldr	x8, [x19, #632]
    fcb8:	cbz	x8, fcc4 <pipeline_peekline@@Base+0x5a8c>
    fcbc:	ldr	x0, [x19, #632]
    fcc0:	bl	2c00 <free@plt>
    fcc4:	add	x8, x19, #0x3a8
    fcc8:	ldr	x9, [x8, #8]
    fccc:	add	x8, x8, #0x20
    fcd0:	cmp	x9, x8
    fcd4:	b.eq	fce4 <pipeline_peekline@@Base+0x5aac>  // b.none
    fcd8:	add	x8, x19, #0x3a8
    fcdc:	ldr	x0, [x8, #8]
    fce0:	bl	2c00 <free@plt>
    fce4:	add	x8, x19, #0x2b0
    fce8:	ldr	x9, [x8, #8]
    fcec:	add	x8, x8, #0x10
    fcf0:	cmp	x9, x8
    fcf4:	b.eq	fd04 <pipeline_peekline@@Base+0x5acc>  // b.none
    fcf8:	add	x8, x19, #0x2b0
    fcfc:	ldr	x0, [x8, #8]
    fd00:	bl	2c00 <free@plt>
    fd04:	bl	2e00 <__errno_location@plt>
    fd08:	mov	w8, #0x4b                  	// #75
    fd0c:	str	w8, [x0]
    fd10:	mov	x9, xzr
    fd14:	stur	x9, [x29, #-8]
    fd18:	b	fda0 <pipeline_peekline@@Base+0x5b68>
    fd1c:	ldr	x8, [x19, #600]
    fd20:	ldur	x9, [x29, #-16]
    fd24:	cmp	x8, x9
    fd28:	b.eq	fd3c <pipeline_peekline@@Base+0x5b04>  // b.none
    fd2c:	ldr	x8, [x19, #600]
    fd30:	cbz	x8, fd3c <pipeline_peekline@@Base+0x5b04>
    fd34:	ldr	x0, [x19, #600]
    fd38:	bl	2c00 <free@plt>
    fd3c:	ldr	x8, [x19, #632]
    fd40:	cbz	x8, fd4c <pipeline_peekline@@Base+0x5b14>
    fd44:	ldr	x0, [x19, #632]
    fd48:	bl	2c00 <free@plt>
    fd4c:	add	x8, x19, #0x3a8
    fd50:	ldr	x9, [x8, #8]
    fd54:	add	x8, x8, #0x20
    fd58:	cmp	x9, x8
    fd5c:	b.eq	fd6c <pipeline_peekline@@Base+0x5b34>  // b.none
    fd60:	add	x8, x19, #0x3a8
    fd64:	ldr	x0, [x8, #8]
    fd68:	bl	2c00 <free@plt>
    fd6c:	add	x8, x19, #0x2b0
    fd70:	ldr	x9, [x8, #8]
    fd74:	add	x8, x8, #0x10
    fd78:	cmp	x9, x8
    fd7c:	b.eq	fd8c <pipeline_peekline@@Base+0x5b54>  // b.none
    fd80:	add	x8, x19, #0x2b0
    fd84:	ldr	x0, [x8, #8]
    fd88:	bl	2c00 <free@plt>
    fd8c:	bl	2e00 <__errno_location@plt>
    fd90:	mov	w8, #0xc                   	// #12
    fd94:	str	w8, [x0]
    fd98:	mov	x9, xzr
    fd9c:	stur	x9, [x29, #-8]
    fda0:	ldur	x0, [x29, #-8]
    fda4:	mov	sp, x29
    fda8:	ldp	x28, x19, [sp, #16]
    fdac:	ldp	x29, x30, [sp], #32
    fdb0:	ret
    fdb4:	nop
    fdb8:	mov	x2, x1
    fdbc:	mov	x1, x0
    fdc0:	mov	w0, #0x0                   	// #0
    fdc4:	b	2cc0 <__lxstat@plt>

Disassembly of section .fini:

000000000000fdc8 <.fini>:
    fdc8:	stp	x29, x30, [sp, #-16]!
    fdcc:	mov	x29, sp
    fdd0:	ldp	x29, x30, [sp], #16
    fdd4:	ret
