From 6676e307fe5db621e1782fcd5648a168b4abde6a Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Wed, 29 Apr 2020 15:54:30 +0800
Subject: [PATCH] ARM: dts: rv1126: Add opp table for venc

Change-Id: I80970b66fd133cef7eab53af27d7dbedd930933a
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 arch/arm/boot/dts/rv1126.dtsi | 23 +++++++++++++++++++++++
 1 file changed, 23 insertions(+)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index b1c3d0963a7d..a643074ecd5e 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -1608,6 +1608,7 @@
 		resets = <&cru SRST_VENC_A>, <&cru SRST_VENC_H>,
 			<&cru SRST_VENC_CORE>;
 		reset-names = "video_a", "video_h", "video_core";
+		operating-points-v2 = <&rkvenc_opp_table>;
 		iommus = <&rkvenc_mmu>;
 		node-name = "rkvenc";
 		rockchip,srv = <&mpp_srv>;
@@ -1617,6 +1618,28 @@
 		status = "disabled";
 	};
 
+	rkvenc_opp_table: rkvenc-opp-table {
+		compatible = "operating-points-v2";
+
+		/* The source clock is CLK_VENC_CORE */
+		opp-297000000 {
+			opp-hz = /bits/ 64 <297000000>;
+			opp-microvolt = <725000 725000 1000000>;
+		};
+		opp-396000000 {
+			opp-hz = /bits/ 64 <396000000>;
+			opp-microvolt = <725000 725000 1000000>;
+		};
+		opp-500000000 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <750000 750000 1000000>;
+		};
+		opp-594000000 {
+			opp-hz = /bits/ 64 <594000000>;
+			opp-microvolt = <800000 800000 1000000>;
+		};
+	};
+
 	rkvenc_mmu: iommu@ffbb0f00 {
 		compatible = "rockchip,iommu";
 		reg = <0xffbb0f00 0x40>, <0xffbb0f40 0x40>;
-- 
2.35.3

