<dec f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.h' l='33' type='unsigned int llvm::RISCVInstrInfo::isStoreToStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='294' c='_ZNK4llvm15TargetInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi'/>
<def f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='66' ll='88' type='unsigned int llvm::RISCVInstrInfo::isStoreToStackSlot(const llvm::MachineInstr &amp; MI, int &amp; FrameIndex) const'/>
