# 1 "../FFT/fft_init.c"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\Debug//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 5
#define __GNUC_MINOR__ 4
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "5.4.1 20160609 (release) [ARM/embedded-5-branch revision 237715]"
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __OPTIMIZE_SIZE__ 1
#define __OPTIMIZE__ 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1009
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 0
#define __GCC_IEC_559_COMPLEX 0
#define __FLT_EVAL_METHOD__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 1
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#define __ARM_FEATURE_UNALIGNED 1
#define __ARM_32BIT_STATE 1
#define __ARM_FEATURE_LDREX 7
#define __ARM_FEATURE_CLZ 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 77
#define __arm__ 1
#define __ARM_ARCH 7
#define __APCS_32__ 1
#define __thumb__ 1
#define __thumb2__ 1
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __THUMBEL__ 1
#define __SOFTFP__ 1
#define __VFP_FP__ 1
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7M__ 1
#define __ARM_PCS 1
#define __ARM_EABI__ 1
#define __ARM_ARCH_EXT_IDIV__ 1
#define __ARM_FEATURE_IDIV 1
#define __ARM_ASM_SYNTAX_UNIFIED__ 1
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define DEBUG 1
#define __CODE_RED 1
#define CORE_M3 1
#define __USE_LPCOPEN 1
#define __USE_CMSIS_DSPLIB CMSIS_DSPLIB_CM3
#define __LPC17XX__ 1
#define __REDLIB__ 1
#define __REDLIB__ 1
# 1 "../FFT/fft_init.c"
# 10 "../FFT/fft_init.c"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 1
# 10 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h"
#define HEADER_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 1
# 9 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h"
#define UTILIDADES_H_ 


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 1
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define INC_FREERTOS_H 




# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stddef.h" 1 3 4
# 9 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stddef.h" 3 4
#define __STDDEF_H_INCLUDED 

# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\redlib_version.h" 1 3 4
# 14 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\redlib_version.h" 3 4
#define REDLIB_VERSION_H_ 


#define __REDLIB_INTERFACE_VERSION__ 20000
# 12 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stddef.h" 2 3 4


#define __CODEMIST 


# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 1 3 4
# 25 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 3 4
# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 1 3 4
# 18 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define __SYS_LIBCONFIG_H_INCLUDED 






#define restrict __restrict__
# 39 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define __THREAD 







#define __START_CRITICAL_REGION() do {} while (0)
#define __END_CRITICAL_REGION() do {} while (0)


#define __SIZEOF_CHAR 1


#define __SIZEOF_SHORT 2


#define __SIZEOF_INT 4


#define __SIZEOF_LONG 4


#define __SIZEOF_LONG_LONG 8


#define __SIZEOF_FLOAT 4


#define __SIZEOF_DOUBLE 8


#define __SIZEOF_LONG_DOUBLE 12


#define __SIZEOF_FLOAT__COMPLEX 8


#define __SIZEOF__COMPLEX 16


#define __SIZEOF_DOUBLE__COMPLEX 16


#define __SIZEOF_LONG_DOUBLE__COMPLEX 24


#define __SIZEOF_PTR 4
# 97 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define __JMP_BUF_SIZE 22


#define __EXIT_FAILURE 1
#define __EXIT_SUCCESS 0






#define __CLK_TCK 100
# 122 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define BYTESEX_EVEN 1
#undef BYTESEX_ODD



#define DOUBLE_EXP_LAST 1
#undef OTHER_WORD_ORDER_FOR_FP_NUMBERS


#define MAXSTORE 0x03ffffff
#define HOST_LACKS_ALLOC 1


# 134 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
struct __FILE_struct
{
    unsigned char *__ptr;
    int __icnt;
    int __ocnt;
    int __flag;



    unsigned char *__base;

#define FILEHANDLE int

    int __file;
    long __pos;
    int __bufsiz;
    int __signature;
    struct __extradata *__extrap;
};
# 163 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
extern int _interrupts_off;
extern void _raise_stacked_interrupts(void);
extern void _postmortem(void);
extern void _mapstore(void);
extern void _Cwrite_profile(char *filename);

extern void _init_alloc(void), _initio(char*, char*, char*),
            _terminateio(void), _lib_shutdown(void), _signal_init(void),
            _exit_init(void);

extern int _signal_real_handler(int sig);


#define __SIZE_T_DEFINED 



typedef unsigned int size_t;



extern void *_Csys_alloc(size_t n);
extern void _init_user_alloc(void);
extern void _terminate_user_alloc(void);
extern void _Csys_msg(const char *);
extern void _deferredlazyseek(struct __FILE_struct *stream);
extern int _fflush(struct __FILE_struct *stream);
extern int _Cwritebuf(unsigned char *buf, int len, struct __FILE_struct *stream);
extern struct __FILE_struct *_fdopen(int fh, const char *mode, struct __FILE_struct *iob);
extern int _Cread(char *ptr, int nbytes, struct __FILE_struct *stream);
extern int _Cwrite(const char *ptr, int nbytes, struct __FILE_struct *stream);
extern int _fillb2(struct __FILE_struct *stream);

#define _exit(n) __sys_appexit()
# 207 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define _kernel_sdiv10(x) ((x)/10)
#define _kernel_sdiv(x,y) ((y)/(x))
#define _kernel_udiv10(v) ((unsigned)((v))/10)





#define NONHANDLE ((FILEHANDLE)(-1))


#define __TIME_T_DEFINED 
typedef unsigned int time_t;



#define __CLOCK_T_DEFINED 
typedef unsigned int clock_t;


void __sys_appexit (void);
clock_t __sys_clock(void);
int __sys_close(int iFileHandle);
int __sys_flen(int handle);
int __sys_istty(int handle);
int __sys_open(const char *pcFileName, int iFileMode, int len);
int __sys_read(int iFileHandle, char *pcBuffer, int iLen);
int __sys_readc(void);
int __sys_remove(const char *pcFileName, int len);
int __sys_rename(const char *oldFileName, int oldlen, const char *newFileName, int newlen);
int __sys_seek(int handle, int pos);
time_t __sys_time(void);
int __sys_tmpnam(char *pcBuf, int iTargetId, int iBufLen);
int __sys_write(int iFileHandle, char *pcBuffer, int iLength);
void __sys_write0(char *pcBuffer);

#define _Csys_istty_(fh) __sys_istty((int)fh)
#define _Csys_seek_(fh,pos) __sys_seek((int)fh,(int)pos)
#define _Csys_flen_(fh) __sys_flen((int)fh)
#define _ttywrite(buf,len,wh) __sys_write(0,(int)(buf),len)
#define _Csys_write_(fh,buf,len,mode) __sys_write(fh,buf,len)
extern int _Csys_read_(int fh, unsigned char *buf, int len, int mode);
#define _Csys_close_(fh) __sys_close((int)(fh))

#define _Csys_open(name,mode,len) __sys_open(name,mode,len)







#define FLOAT64 double
# 282 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
typedef union
{
 struct
 {
  unsigned mlo;
  unsigned int mhi:20, x:11, s:1;
 } i;
  double d;
} fp_number;
# 313 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
#define _fp_normalize(high,low) { fp_number temp; double temp1; temp.d = high; temp.i.mlo = 0; temp1 = high - temp.d; low += temp1; high = temp.d; }
# 323 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig-arm.h" 3 4
extern struct __FILE_struct *_fopen_string_file(const char *data, int length);

extern int _number_of_exit_functions;
extern void (*_exitvector[])(void);





extern double _frexpl(double, int *);
extern double _ldexpl(double, int);

extern double _sincos(double x, double y, int sign, int coscase);
extern double _tancot(double, int);
extern double _asinacos(double, int);
# 26 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 2 3 4
# 18 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stddef.h" 2 3 4

typedef int ptrdiff_t;


#define WCHAR_T_DEFINED 
typedef unsigned int wchar_t;



#define NULL ((void *)0)


#define offsetof(type,member_designator) ((size_t)((char *)&(((type *)0)->member_designator) - (char *)0))
# 77 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 2
# 91 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdint.h" 1 3 4
# 11 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdint.h" 3 4
#define __STDINT_H_INCLUDED 







# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 1 3 4
# 20 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdint.h" 2 3 4
# 28 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdint.h" 3 4
typedef signed char int8_t;
typedef unsigned char uint8_t;
#define INT8_C(value) ((signed char)(value))
#define UINT8_C(value) ((unsigned char)(value))
typedef signed char int_least8_t;
typedef unsigned char uint_least8_t;
#define INT8_MIN (-0x80)
#define INT8_MAX 0x7f
#define UINT8_MAX 0xffU
#define INT_LEAST8_MIN (-0x80)
#define INT_LEAST8_MAX 0x7f
#define UINT_LEAST8_MAX 0xffU

typedef int int_fast8_t;
typedef unsigned int uint_fast8_t;


#define INT_FAST8_MIN (-0x80000000)
#define INT_FAST8_MAX 0x7fffffff
#define UINT_FAST8_MAX 0xffffffffU



#define __PRIdFAST8 "%d"
#define __PRIiFAST8 "%i"
#define __PRIoFAST8 "%o"
#define __PRIuFAST8 "%u"
#define __PRIxFAST8 "%x"
#define __PRIXFAST8 "%X"
#define __SCNdFAST8 "%d"
#define __SCNiFAST8 "%i"
#define __SCNoFAST8 "%o"
#define __SCNuFAST8 "%u"
#define __SCNxFAST8 "%x"



#define __PRId8 "%hhd"
#define __PRIdLEAST8 "%hhd"
#define __PRIi8 "%hhi"
#define __PRIiLEAST8 "%hhi"
#define __PRIo8 "%hho"
#define __PRIoLEAST8 "%hho"
#define __PRIu8 "%hhu"
#define __PRIuLEAST8 "%hhu"
#define __PRIx8 "%hhx"
#define __PRIxLEAST8 "%hhx"
#define __PRIX8 "%hhX"
#define __PRIXLEAST8 "%hhX"
#define __SCNd8 "%hhd"
#define __SCNdLEAST8 "%hhd"
#define __SCNi8 "%hhi"
#define __SCNiLEAST8 "%hhi"
#define __SCNo8 "%hho"
#define __SCNoLEAST8 "%hho"
#define __SCNu8 "%hhu"
#define __SCNuLEAST8 "%hhu"
#define __SCNx8 "%hhx"
#define __SCNxLEAST8 "%hhx"


typedef short int16_t;
typedef unsigned short uint16_t;
#define INT16_C(value) ((short)(value))
#define UINT16_C(value) ((unsigned short)(value))
typedef short int_least16_t;
typedef unsigned short uint_least16_t;
#define INT16_MIN (-0x8000)
#define INT16_MAX 0x7fff
#define UINT16_MAX 0xffffU
#define INT_LEAST16_MIN (-0x8000)
#define INT_LEAST16_MAX 0x7fff
#define UINT_LEAST16_MAX 0xffffU

typedef int int_fast16_t;
typedef unsigned int uint_fast16_t;

#define INT_FAST16_MIN (-0x80000000)
#define INT_FAST16_MAX 0x7fffffff
#define UINT_FAST16_MAX 0xffffffffU

#define __PRIdFAST16 "%d"
#define __PRIiFAST16 "%i"
#define __PRIoFAST16 "%o"
#define __PRIuFAST16 "%o"
#define __PRIxFAST16 "%x"
#define __PRIXFAST16 "%X"
#define __SCNdFAST16 "%d"
#define __SCNiFAST16 "%i"
#define __SCNoFAST16 "%o"
#define __SCNuFAST16 "%u"
#define __SCNxFAST16 "%x"


#define __PRId16 "%hd"
#define __PRIdLEAST16 "%hd"
#define __PRIi16 "%hi"
#define __PRIiLEAST16 "%hi"
#define __PRIo16 "%ho"
#define __PRIoLEAST16 "%ho"
#define __PRIu16 "%hu"
#define __PRIuLEAST16 "%hu"
#define __PRIx16 "%hx"
#define __PRIxLEAST16 "%hx"
#define __PRIX16 "%hX"
#define __PRIXLEAST16 "%hX"
#define __SCNd16 "%hd"
#define __SCNdLEAST16 "%hd"
#define __SCNi16 "%hi"
#define __SCNiLEAST16 "%hi"
#define __SCNo16 "%ho"
#define __SCNoLEAST16 "%ho"
#define __SCNu16 "%hu"
#define __SCNuLEAST16 "%hu"
#define __SCNx16 "%hx"
#define __SCNxLEAST16 "%hx"

typedef int int32_t;
typedef unsigned int uint32_t;
#define INT32_C(value) ((int)(value))
#define UINT32_C(value) ((unsigned int)(value))
typedef int int_least32_t;
typedef unsigned int uint_least32_t;
typedef int int_fast32_t;
typedef unsigned int uint_fast32_t;
#define INT32_MIN (-0x80000000)
#define INT32_MAX 0x7fffffff
#define UINT32_MAX 0xffffffffU
#define INT_LEAST32_MIN (-0x80000000)
#define INT_LEAST32_MAX 0x7fffffff
#define UINT_LEAST32_MAX 0xffffffffU
#define INT_FAST32_MIN (-0x80000000)
#define INT_FAST32_MAX 0x7fffffff
#define UINT_FAST32_MAX 0xffffffffU
#define __PRId32 "%d"
#define __PRIdLEAST32 "%d"
#define __PRIdFAST32 "%d"
#define __PRIi32 "%i"
#define __PRIiLEAST32 "%i"
#define __PRIiFAST32 "%i"
#define __PRIo32 "%o"
#define __PRIoLEAST32 "%o"
#define __PRIoFAST32 "%o"
#define __PRIu32 "%u"
#define __PRIuLEAST32 "%u"
#define __PRIuFAST32 "%u"
#define __PRIx32 "%x"
#define __PRIxLEAST32 "%x"
#define __PRIxFAST32 "%x"
#define __PRIX32 "%X"
#define __PRIXLEAST32 "%X"
#define __PRIXFAST32 "%X"
#define __SCNd32 "%d"
#define __SCNdLEAST32 "%d"
#define __SCNdFAST32 "%d"
#define __SCNi32 "%i"
#define __SCNiLEAST32 "%i"
#define __SCNiFAST32 "%i"
#define __SCNo32 "%o"
#define __SCNoLEAST32 "%o"
#define __SCNoFAST32 "%o"
#define __SCNu32 "%u"
#define __SCNuLEAST32 "%u"
#define __SCNuFAST32 "%u"
#define __SCNx32 "%x"
#define __SCNxLEAST32 "%x"
#define __SCNxFAST32 "%x"


typedef long long int64_t;
typedef unsigned long long uint64_t;
#define INT64_C(value) ((long long)(value))
#define UINT64_C(value) ((unsigned long long)(value))
typedef long long int_least64_t;
typedef unsigned long long uint_least64_t;
typedef long long int_fast64_t;
typedef unsigned long long uint_fast64_t;
#define INT64_MIN (-0x8000000000000000LL)
#define INT64_MAX 0x7fffffffffffffffLL
#define UINT64_MAX 0xffffffffffffffffULL
#define INT_LEAST64_MIN (-0x8000000000000000LL)
#define INT_LEAST64_MAX 0x7fffffffffffffffLL
#define UINT_LEAST64_MAX 0xffffffffffffffffULL
#define INT_FAST64_MIN (-0x8000000000000000LL)
#define INT_FAST64_MAX 0x7fffffffffffffffLL
#define UINT_FAST64_MAX 0xffffffffffffffffULL
#define __PRId64 "%lld"
#define __PRIdLEAST64 "%lld"
#define __PRIdFAST64 "%lld"
#define __PRIi64 "%lli"
#define __PRIiLEAST64 "%lli"
#define __PRIiFAST64 "%lli"
#define __PRIo64 "%llo"
#define __PRIoLEAST64 "%llo"
#define __PRIoFAST64 "%llo"
#define __PRIu64 "%llu"
#define __PRIuLEAST64 "%llu"
#define __PRIuFAST64 "%llu"
#define __PRIx64 "%llx"
#define __PRIxLEAST64 "%llx"
#define __PRIxFAST64 "%llx"
#define __PRIX64 "%llX"
#define __PRIXLEAST64 "%llX"
#define __PRIXFAST64 "%llX"
#define __SCNd64 "%lld"
#define __SCNdLEAST64 "%lld"
#define __SCNdFAST64 "%lld"
#define __SCNi64 "%lli"
#define __SCNiLEAST64 "%lli"
#define __SCNiFAST64 "%lli"
#define __SCNo64 "%llo"
#define __SCNoLEAST64 "%llo"
#define __SCNoFAST64 "%llo"
#define __SCNu64 "%llu"
#define __SCNuLEAST64 "%llu"
#define __SCNuFAST64 "%llu"
#define __SCNx64 "%llx"
#define __SCNxLEAST64 "%llx"
#define __SCNxFAST64 "%llx"






typedef int intptr_t;
typedef unsigned int uintptr_t;

#define INTPTR_MIN (-0x80000000)
#define INTPTR_MAX 0x7fffffff
#define UINTPTR_MAX 0xffffffffU

#define __PRIdPTR "%d"
#define __PRIiPTR "%i"
#define __PRIoPTR "%o"
#define __PRIuPTR "%u"
#define __PRIxPTR "%x"
#define __PRIXPTR "%X"
#define __SCNdPTR "%d"
#define __SCNiPTR "%i"
#define __SCNoPTR "%o"
#define __SCNuPTR "%u"
#define __SCNxPTR "%x"






typedef long long intmax_t;
typedef unsigned long long uintmax_t;
#define __SIZEOF_INTMAX __SIZEOF_LONG_LONG

#define INTMAX_MIN (-0x8000000000000000LL)
#define INTMAX_MAX 0x7fffffffffffffffLL
#define UINTMAX_MAX 0xffffffffffffffffULL

#define INTMAX_C(value) ((long long)(value))
#define UINTMAX_C(value) ((unsigned long long)(value))
#define __PRIdMAX "%lld"
#define __PRIiMAX "%lli"
#define __PRIoMAX "%llo"
#define __PRIuMAX "%llu"
#define __PRIxMAX "%llx"
#define __PRIXMAX "%llX"
#define __SCNdMAX "%lld"
#define __SCNiMAX "%lli"
#define __SCNoMAX "%llo"
#define __SCNuMAX "%llu"
#define __SCNxMAX "%llx"

#define __SIZEOF_PTRDIFF 4
#define PTRDIFF_MIN (-0x80000000)
#define PTRDIFF_MAX 0x7fffffff

#define __SIZEOF_SIZE 4
#define SIZE_MAX 0xffffffffU


#define WCHAR_MIN __WCHAR_MIN__
#define WCHAR_MAX __WCHAR_MAX__

#define WINT_MIN INT32_MIN
#define WINT_MAX INT32_MAX

#define SIG_ATOMIC_MIN 0
#define SIG_ATOMIC_MAX 0xff
# 92 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 2






# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOSConfig.h" 1



#define FREERTOS_CONFIG_H 



# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h"
#define __BOARD_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h"
#define __CHIP_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
#define __LPC_TYPES_H_ 


# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdbool.h" 1 3 4
# 15 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdbool.h" 3 4
#define STDBOOL_H_ 


#define bool _Bool
#define false 0
#define true 1


#define __bool_true_false_are_defined 1
# 37 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h" 2
# 50 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"

# 50 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
typedef enum {FALSE = 0, TRUE = !FALSE} Bool;
# 62 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;
#define PARAM_SETSTATE(State) ((State == RESET) || (State == SET))




typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
#define PARAM_FUNCTIONALSTATE(State) ((State == DISABLE) || (State == ENABLE))




typedef enum {ERROR = 0, SUCCESS = !ERROR} Status;




typedef enum {
 NONE_BLOCKING = 0,
 BLOCKING,
} TRANSFER_BLOCK_T;


typedef void (*PFV)();


typedef int32_t (*PFI)();
# 102 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
#undef _BIT

#define _BIT(n) (1 << (n))





#undef _SBF

#define _SBF(f,v) ((v) << (f))
# 127 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
#undef _BITMASK

#define _BITMASK(field_width) ( _BIT(field_width) - 1)







#define NELEMENTS(array) (sizeof(array) / sizeof(array[0]))


#define STATIC static

#define EXTERN extern


#define MAX(a,b) (((a) > (b)) ? (a) : (b))


#define MIN(a,b) (((a) < (b)) ? (a) : (b))
# 161 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
typedef char CHAR;


typedef uint8_t UNS_8;


typedef int8_t INT_8;


typedef uint16_t UNS_16;


typedef int16_t INT_16;


typedef uint32_t UNS_32;


typedef int32_t INT_32;


typedef int64_t INT_64;


typedef uint64_t UNS_64;


#define BOOL_32 bool
#define BOOL_16 bool
#define BOOL_8 bool
# 205 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h"
#define INLINE inline
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sys_config.h" 1
# 31 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sys_config.h"
#define __SYS_CONFIG_H_ 


#define CHIP_LPC175X_6X 
# 37 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis.h"
#define __CMSIS_H_ 
# 44 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis.h"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis_175x_6x.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis_175x_6x.h"
#define __CMSIS_175X_6X_H_ 
# 77 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis_175x_6x.h"
typedef enum {

 Reset_IRQn = -15,
 NonMaskableInt_IRQn = -14,
 HardFault_IRQn = -13,
 MemoryManagement_IRQn = -12,
 BusFault_IRQn = -11,
 UsageFault_IRQn = -10,
 SVCall_IRQn = -5,
 DebugMonitor_IRQn = -4,
 PendSV_IRQn = -2,
 SysTick_IRQn = -1,


 WDT_IRQn = 0,
 TIMER0_IRQn = 1,
 TIMER1_IRQn = 2,
 TIMER2_IRQn = 3,
 TIMER3_IRQn = 4,
 UART0_IRQn = 5,
 UART_IRQn = UART0_IRQn,
 UART1_IRQn = 6,
 UART2_IRQn = 7,
 UART3_IRQn = 8,
 PWM1_IRQn = 9,
 I2C0_IRQn = 10,
 I2C_IRQn = I2C0_IRQn,
 I2C1_IRQn = 11,
 I2C2_IRQn = 12,
 SPI_IRQn = 13,
 SSP0_IRQn = 14,
 SSP_IRQn = SSP0_IRQn,
 SSP1_IRQn = 15,
 PLL0_IRQn = 16,
 RTC_IRQn = 17,
 EINT0_IRQn = 18,
 EINT1_IRQn = 19,
 EINT2_IRQn = 20,
 EINT3_IRQn = 21,
 ADC_IRQn = 22,
 BOD_IRQn = 23,
 USB_IRQn = 24,
 CAN_IRQn = 25,
 DMA_IRQn = 26,
 I2S_IRQn = 27,
 ETHERNET_IRQn = 28,
 RITIMER_IRQn = 29,
 MCPWM_IRQn = 30,
 QEI_IRQn = 31,
 PLL1_IRQn = 32,
 USBActivity_IRQn = 33,
 CANActivity_IRQn = 34,
} LPC175X_6X_IRQn_Type;
# 145 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis_175x_6x.h"
#define __CM3_REV 0x0200
#define __MPU_PRESENT 1
#define __NVIC_PRIO_BITS 5
#define __Vendor_SysTickConfig 0
#define __FPU_PRESENT 0
# 45 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis.h" 2
typedef LPC175X_6X_IRQn_Type IRQn_Type;
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h" 1
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define __CORE_CM3_H_GENERIC 
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define __CM3_CMSIS_VERSION_MAIN (0x03)
#define __CM3_CMSIS_VERSION_SUB (0x20)
#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB )


#define __CORTEX_M (0x03)
# 94 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define __ASM __asm
#define __INLINE inline
#define __STATIC_INLINE static inline
# 107 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define __FPU_USED 0
# 136 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h" 1
# 39 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
#define __CORE_CMINSTR_H 
# 317 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
#define __CMSIS_GCC_USE_REG(r) "r" (r)






__attribute__( ( always_inline ) ) static inline void __NOP(void)
{
  __asm volatile ("nop");
}







__attribute__( ( always_inline ) ) static inline void __WFI(void)
{
  __asm volatile ("wfi");
}







__attribute__( ( always_inline ) ) static inline void __WFE(void)
{
  __asm volatile ("wfe");
}






__attribute__( ( always_inline ) ) static inline void __SEV(void)
{
  __asm volatile ("sev");
}
# 369 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline void __ISB(void)
{
  __asm volatile ("isb");
}







__attribute__( ( always_inline ) ) static inline void __DSB(void)
{
  __asm volatile ("dsb");
}







__attribute__( ( always_inline ) ) static inline void __DMB(void)
{
  __asm volatile ("dmb");
}
# 404 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV(uint32_t value)
{

  return __builtin_bswap32(value);






}
# 424 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __REV16(uint32_t value)
{
  uint32_t result;

  __asm volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 440 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline int32_t __REVSH(int32_t value)
{

  return (short)__builtin_bswap16(value);






}
# 461 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __ROR(uint32_t op1, uint32_t op2)
{
  return (op1 >> op2) | (op1 << (32 - op2));
}
# 475 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
#define __BKPT(value) __ASM volatile ("bkpt "#value)
# 487 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __asm volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
   return(result);
}
# 503 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __LDREXB(volatile uint8_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );






   return(result);
}
# 526 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint16_t __LDREXH(volatile uint16_t *addr)
{
    uint32_t result;


   __asm volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );






   return(result);
}
# 549 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __asm volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
   return(result);
}
# 567 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
{
   uint32_t result;

   __asm volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}
# 585 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
{
   uint32_t result;

   __asm volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}
# 603 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __asm volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
   return(result);
}







__attribute__( ( always_inline ) ) static inline void __CLREX(void)
{
  __asm volatile ("clrex" ::: "memory");
}
# 631 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
#define __SSAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 647 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
#define __USAT(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })
# 662 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmInstr.h"
__attribute__( ( always_inline ) ) static inline uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __asm volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  return(result);
}
# 137 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h" 1
# 39 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
#define __CORE_CMFUNC_H 
# 329 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_irq(void)
{
  __asm volatile ("cpsie i" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_irq(void)
{
  __asm volatile ("cpsid i" : : : "memory");
}
# 352 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, control" : "=r" (result) );
  return(result);
}
# 367 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_CONTROL(uint32_t control)
{
  __asm volatile ("MSR control, %0" : : "r" (control) : "memory");
}
# 379 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_IPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, ipsr" : "=r" (result) );
  return(result);
}
# 394 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_APSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, apsr" : "=r" (result) );
  return(result);
}
# 409 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_xPSR(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, xpsr" : "=r" (result) );
  return(result);
}
# 424 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, psp\n" : "=r" (result) );
  return(result);
}
# 439 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PSP(uint32_t topOfProcStack)
{
  __asm volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
}
# 451 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_MSP(void)
{
  register uint32_t result;

  __asm volatile ("MRS %0, msp\n" : "=r" (result) );
  return(result);
}
# 466 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_MSP(uint32_t topOfMainStack)
{
  __asm volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
}
# 478 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, primask" : "=r" (result) );
  return(result);
}
# 493 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_PRIMASK(uint32_t priMask)
{
  __asm volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
}
# 506 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __enable_fault_irq(void)
{
  __asm volatile ("cpsie f" : : : "memory");
}







__attribute__( ( always_inline ) ) static inline void __disable_fault_irq(void)
{
  __asm volatile ("cpsid f" : : : "memory");
}
# 529 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, basepri_max" : "=r" (result) );
  return(result);
}
# 544 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_BASEPRI(uint32_t value)
{
  __asm volatile ("MSR basepri, %0" : : "r" (value) : "memory");
}
# 556 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline uint32_t __get_FAULTMASK(void)
{
  uint32_t result;

  __asm volatile ("MRS %0, faultmask" : "=r" (result) );
  return(result);
}
# 571 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cmFunc.h"
__attribute__( ( always_inline ) ) static inline void __set_FAULTMASK(uint32_t faultMask)
{
  __asm volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
}
# 138 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h" 2






#define __CORE_CM3_H_DEPENDANT 
# 180 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define __I volatile const

#define __O volatile
#define __IO volatile
# 211 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef union
{
  struct
  {

    uint32_t _reserved0:27;





    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} APSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;
    uint32_t _reserved0:23;
  } b;
  uint32_t w;
} IPSR_Type;




typedef union
{
  struct
  {
    uint32_t ISR:9;

    uint32_t _reserved0:15;





    uint32_t T:1;
    uint32_t IT:2;
    uint32_t Q:1;
    uint32_t V:1;
    uint32_t C:1;
    uint32_t Z:1;
    uint32_t N:1;
  } b;
  uint32_t w;
} xPSR_Type;




typedef union
{
  struct
  {
    uint32_t nPRIV:1;
    uint32_t SPSEL:1;
    uint32_t FPCA:1;
    uint32_t _reserved0:29;
  } b;
  uint32_t w;
} CONTROL_Type;
# 296 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile uint32_t ISER[8];
       uint32_t RESERVED0[24];
  volatile uint32_t ICER[8];
       uint32_t RSERVED1[24];
  volatile uint32_t ISPR[8];
       uint32_t RESERVED2[24];
  volatile uint32_t ICPR[8];
       uint32_t RESERVED3[24];
  volatile uint32_t IABR[8];
       uint32_t RESERVED4[56];
  volatile uint8_t IP[240];
       uint32_t RESERVED5[644];
  volatile uint32_t STIR;
} NVIC_Type;


#define NVIC_STIR_INTID_Pos 0
#define NVIC_STIR_INTID_Msk (0x1FFUL << NVIC_STIR_INTID_Pos)
# 328 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile const uint32_t CPUID;
  volatile uint32_t ICSR;
  volatile uint32_t VTOR;
  volatile uint32_t AIRCR;
  volatile uint32_t SCR;
  volatile uint32_t CCR;
  volatile uint8_t SHP[12];
  volatile uint32_t SHCSR;
  volatile uint32_t CFSR;
  volatile uint32_t HFSR;
  volatile uint32_t DFSR;
  volatile uint32_t MMFAR;
  volatile uint32_t BFAR;
  volatile uint32_t AFSR;
  volatile const uint32_t PFR[2];
  volatile const uint32_t DFR;
  volatile const uint32_t ADR;
  volatile const uint32_t MMFR[4];
  volatile const uint32_t ISAR[5];
       uint32_t RESERVED0[5];
  volatile uint32_t CPACR;
} SCB_Type;


#define SCB_CPUID_IMPLEMENTER_Pos 24
#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)

#define SCB_CPUID_VARIANT_Pos 20
#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)

#define SCB_CPUID_ARCHITECTURE_Pos 16
#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)

#define SCB_CPUID_PARTNO_Pos 4
#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)

#define SCB_CPUID_REVISION_Pos 0
#define SCB_CPUID_REVISION_Msk (0xFUL << SCB_CPUID_REVISION_Pos)


#define SCB_ICSR_NMIPENDSET_Pos 31
#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)

#define SCB_ICSR_PENDSVSET_Pos 28
#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)

#define SCB_ICSR_PENDSVCLR_Pos 27
#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)

#define SCB_ICSR_PENDSTSET_Pos 26
#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)

#define SCB_ICSR_PENDSTCLR_Pos 25
#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)

#define SCB_ICSR_ISRPREEMPT_Pos 23
#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)

#define SCB_ICSR_ISRPENDING_Pos 22
#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)

#define SCB_ICSR_VECTPENDING_Pos 12
#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)

#define SCB_ICSR_RETTOBASE_Pos 11
#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)

#define SCB_ICSR_VECTACTIVE_Pos 0
#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)



#define SCB_VTOR_TBLBASE_Pos 29
#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos)

#define SCB_VTOR_TBLOFF_Pos 7
#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)






#define SCB_AIRCR_VECTKEY_Pos 16
#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)

#define SCB_AIRCR_VECTKEYSTAT_Pos 16
#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)

#define SCB_AIRCR_ENDIANESS_Pos 15
#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)

#define SCB_AIRCR_PRIGROUP_Pos 8
#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)

#define SCB_AIRCR_SYSRESETREQ_Pos 2
#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)

#define SCB_AIRCR_VECTCLRACTIVE_Pos 1
#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)

#define SCB_AIRCR_VECTRESET_Pos 0
#define SCB_AIRCR_VECTRESET_Msk (1UL << SCB_AIRCR_VECTRESET_Pos)


#define SCB_SCR_SEVONPEND_Pos 4
#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)

#define SCB_SCR_SLEEPDEEP_Pos 2
#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)

#define SCB_SCR_SLEEPONEXIT_Pos 1
#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)


#define SCB_CCR_STKALIGN_Pos 9
#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)

#define SCB_CCR_BFHFNMIGN_Pos 8
#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)

#define SCB_CCR_DIV_0_TRP_Pos 4
#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)

#define SCB_CCR_UNALIGN_TRP_Pos 3
#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)

#define SCB_CCR_USERSETMPEND_Pos 1
#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)

#define SCB_CCR_NONBASETHRDENA_Pos 0
#define SCB_CCR_NONBASETHRDENA_Msk (1UL << SCB_CCR_NONBASETHRDENA_Pos)


#define SCB_SHCSR_USGFAULTENA_Pos 18
#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)

#define SCB_SHCSR_BUSFAULTENA_Pos 17
#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)

#define SCB_SHCSR_MEMFAULTENA_Pos 16
#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)

#define SCB_SHCSR_SVCALLPENDED_Pos 15
#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)

#define SCB_SHCSR_BUSFAULTPENDED_Pos 14
#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)

#define SCB_SHCSR_MEMFAULTPENDED_Pos 13
#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)

#define SCB_SHCSR_USGFAULTPENDED_Pos 12
#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)

#define SCB_SHCSR_SYSTICKACT_Pos 11
#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)

#define SCB_SHCSR_PENDSVACT_Pos 10
#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)

#define SCB_SHCSR_MONITORACT_Pos 8
#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)

#define SCB_SHCSR_SVCALLACT_Pos 7
#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)

#define SCB_SHCSR_USGFAULTACT_Pos 3
#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)

#define SCB_SHCSR_BUSFAULTACT_Pos 1
#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)

#define SCB_SHCSR_MEMFAULTACT_Pos 0
#define SCB_SHCSR_MEMFAULTACT_Msk (1UL << SCB_SHCSR_MEMFAULTACT_Pos)


#define SCB_CFSR_USGFAULTSR_Pos 16
#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)

#define SCB_CFSR_BUSFAULTSR_Pos 8
#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)

#define SCB_CFSR_MEMFAULTSR_Pos 0
#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)


#define SCB_HFSR_DEBUGEVT_Pos 31
#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)

#define SCB_HFSR_FORCED_Pos 30
#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)

#define SCB_HFSR_VECTTBL_Pos 1
#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)


#define SCB_DFSR_EXTERNAL_Pos 4
#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)

#define SCB_DFSR_VCATCH_Pos 3
#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)

#define SCB_DFSR_DWTTRAP_Pos 2
#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)

#define SCB_DFSR_BKPT_Pos 1
#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)

#define SCB_DFSR_HALTED_Pos 0
#define SCB_DFSR_HALTED_Msk (1UL << SCB_DFSR_HALTED_Pos)
# 553 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
       uint32_t RESERVED0[1];
  volatile const uint32_t ICTR;

  volatile uint32_t ACTLR;



} SCnSCB_Type;


#define SCnSCB_ICTR_INTLINESNUM_Pos 0
#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)



#define SCnSCB_ACTLR_DISFOLD_Pos 2
#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)

#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1
#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)

#define SCnSCB_ACTLR_DISMCYCINT_Pos 0
#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)
# 590 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t LOAD;
  volatile uint32_t VAL;
  volatile const uint32_t CALIB;
} SysTick_Type;


#define SysTick_CTRL_COUNTFLAG_Pos 16
#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)

#define SysTick_CTRL_CLKSOURCE_Pos 2
#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)

#define SysTick_CTRL_TICKINT_Pos 1
#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)

#define SysTick_CTRL_ENABLE_Pos 0
#define SysTick_CTRL_ENABLE_Msk (1UL << SysTick_CTRL_ENABLE_Pos)


#define SysTick_LOAD_RELOAD_Pos 0
#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)


#define SysTick_VAL_CURRENT_Pos 0
#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)


#define SysTick_CALIB_NOREF_Pos 31
#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)

#define SysTick_CALIB_SKEW_Pos 30
#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)

#define SysTick_CALIB_TENMS_Pos 0
#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)
# 640 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile union
  {
    volatile uint8_t u8;
    volatile uint16_t u16;
    volatile uint32_t u32;
  } PORT [32];
       uint32_t RESERVED0[864];
  volatile uint32_t TER;
       uint32_t RESERVED1[15];
  volatile uint32_t TPR;
       uint32_t RESERVED2[15];
  volatile uint32_t TCR;
       uint32_t RESERVED3[29];
  volatile uint32_t IWR;
  volatile const uint32_t IRR;
  volatile uint32_t IMCR;
       uint32_t RESERVED4[43];
  volatile uint32_t LAR;
  volatile const uint32_t LSR;
       uint32_t RESERVED5[6];
  volatile const uint32_t PID4;
  volatile const uint32_t PID5;
  volatile const uint32_t PID6;
  volatile const uint32_t PID7;
  volatile const uint32_t PID0;
  volatile const uint32_t PID1;
  volatile const uint32_t PID2;
  volatile const uint32_t PID3;
  volatile const uint32_t CID0;
  volatile const uint32_t CID1;
  volatile const uint32_t CID2;
  volatile const uint32_t CID3;
} ITM_Type;


#define ITM_TPR_PRIVMASK_Pos 0
#define ITM_TPR_PRIVMASK_Msk (0xFUL << ITM_TPR_PRIVMASK_Pos)


#define ITM_TCR_BUSY_Pos 23
#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)

#define ITM_TCR_TraceBusID_Pos 16
#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)

#define ITM_TCR_GTSFREQ_Pos 10
#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)

#define ITM_TCR_TSPrescale_Pos 8
#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)

#define ITM_TCR_SWOENA_Pos 4
#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)

#define ITM_TCR_DWTENA_Pos 3
#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)

#define ITM_TCR_SYNCENA_Pos 2
#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)

#define ITM_TCR_TSENA_Pos 1
#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)

#define ITM_TCR_ITMENA_Pos 0
#define ITM_TCR_ITMENA_Msk (1UL << ITM_TCR_ITMENA_Pos)


#define ITM_IWR_ATVALIDM_Pos 0
#define ITM_IWR_ATVALIDM_Msk (1UL << ITM_IWR_ATVALIDM_Pos)


#define ITM_IRR_ATREADYM_Pos 0
#define ITM_IRR_ATREADYM_Msk (1UL << ITM_IRR_ATREADYM_Pos)


#define ITM_IMCR_INTEGRATION_Pos 0
#define ITM_IMCR_INTEGRATION_Msk (1UL << ITM_IMCR_INTEGRATION_Pos)


#define ITM_LSR_ByteAcc_Pos 2
#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)

#define ITM_LSR_Access_Pos 1
#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)

#define ITM_LSR_Present_Pos 0
#define ITM_LSR_Present_Msk (1UL << ITM_LSR_Present_Pos)
# 741 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile uint32_t CTRL;
  volatile uint32_t CYCCNT;
  volatile uint32_t CPICNT;
  volatile uint32_t EXCCNT;
  volatile uint32_t SLEEPCNT;
  volatile uint32_t LSUCNT;
  volatile uint32_t FOLDCNT;
  volatile const uint32_t PCSR;
  volatile uint32_t COMP0;
  volatile uint32_t MASK0;
  volatile uint32_t FUNCTION0;
       uint32_t RESERVED0[1];
  volatile uint32_t COMP1;
  volatile uint32_t MASK1;
  volatile uint32_t FUNCTION1;
       uint32_t RESERVED1[1];
  volatile uint32_t COMP2;
  volatile uint32_t MASK2;
  volatile uint32_t FUNCTION2;
       uint32_t RESERVED2[1];
  volatile uint32_t COMP3;
  volatile uint32_t MASK3;
  volatile uint32_t FUNCTION3;
} DWT_Type;


#define DWT_CTRL_NUMCOMP_Pos 28
#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)

#define DWT_CTRL_NOTRCPKT_Pos 27
#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)

#define DWT_CTRL_NOEXTTRIG_Pos 26
#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)

#define DWT_CTRL_NOCYCCNT_Pos 25
#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)

#define DWT_CTRL_NOPRFCNT_Pos 24
#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)

#define DWT_CTRL_CYCEVTENA_Pos 22
#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)

#define DWT_CTRL_FOLDEVTENA_Pos 21
#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)

#define DWT_CTRL_LSUEVTENA_Pos 20
#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)

#define DWT_CTRL_SLEEPEVTENA_Pos 19
#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)

#define DWT_CTRL_EXCEVTENA_Pos 18
#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)

#define DWT_CTRL_CPIEVTENA_Pos 17
#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)

#define DWT_CTRL_EXCTRCENA_Pos 16
#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)

#define DWT_CTRL_PCSAMPLENA_Pos 12
#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)

#define DWT_CTRL_SYNCTAP_Pos 10
#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)

#define DWT_CTRL_CYCTAP_Pos 9
#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)

#define DWT_CTRL_POSTINIT_Pos 5
#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)

#define DWT_CTRL_POSTPRESET_Pos 1
#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)

#define DWT_CTRL_CYCCNTENA_Pos 0
#define DWT_CTRL_CYCCNTENA_Msk (0x1UL << DWT_CTRL_CYCCNTENA_Pos)


#define DWT_CPICNT_CPICNT_Pos 0
#define DWT_CPICNT_CPICNT_Msk (0xFFUL << DWT_CPICNT_CPICNT_Pos)


#define DWT_EXCCNT_EXCCNT_Pos 0
#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)


#define DWT_SLEEPCNT_SLEEPCNT_Pos 0
#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)


#define DWT_LSUCNT_LSUCNT_Pos 0
#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)


#define DWT_FOLDCNT_FOLDCNT_Pos 0
#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)


#define DWT_MASK_MASK_Pos 0
#define DWT_MASK_MASK_Msk (0x1FUL << DWT_MASK_MASK_Pos)


#define DWT_FUNCTION_MATCHED_Pos 24
#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)

#define DWT_FUNCTION_DATAVADDR1_Pos 16
#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)

#define DWT_FUNCTION_DATAVADDR0_Pos 12
#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)

#define DWT_FUNCTION_DATAVSIZE_Pos 10
#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)

#define DWT_FUNCTION_LNK1ENA_Pos 9
#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)

#define DWT_FUNCTION_DATAVMATCH_Pos 8
#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)

#define DWT_FUNCTION_CYCMATCH_Pos 7
#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)

#define DWT_FUNCTION_EMITRANGE_Pos 5
#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)

#define DWT_FUNCTION_FUNCTION_Pos 0
#define DWT_FUNCTION_FUNCTION_Msk (0xFUL << DWT_FUNCTION_FUNCTION_Pos)
# 886 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile uint32_t SSPSR;
  volatile uint32_t CSPSR;
       uint32_t RESERVED0[2];
  volatile uint32_t ACPR;
       uint32_t RESERVED1[55];
  volatile uint32_t SPPR;
       uint32_t RESERVED2[131];
  volatile const uint32_t FFSR;
  volatile uint32_t FFCR;
  volatile const uint32_t FSCR;
       uint32_t RESERVED3[759];
  volatile const uint32_t TRIGGER;
  volatile const uint32_t FIFO0;
  volatile const uint32_t ITATBCTR2;
       uint32_t RESERVED4[1];
  volatile const uint32_t ITATBCTR0;
  volatile const uint32_t FIFO1;
  volatile uint32_t ITCTRL;
       uint32_t RESERVED5[39];
  volatile uint32_t CLAIMSET;
  volatile uint32_t CLAIMCLR;
       uint32_t RESERVED7[8];
  volatile const uint32_t DEVID;
  volatile const uint32_t DEVTYPE;
} TPI_Type;


#define TPI_ACPR_PRESCALER_Pos 0
#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)


#define TPI_SPPR_TXMODE_Pos 0
#define TPI_SPPR_TXMODE_Msk (0x3UL << TPI_SPPR_TXMODE_Pos)


#define TPI_FFSR_FtNonStop_Pos 3
#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)

#define TPI_FFSR_TCPresent_Pos 2
#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)

#define TPI_FFSR_FtStopped_Pos 1
#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)

#define TPI_FFSR_FlInProg_Pos 0
#define TPI_FFSR_FlInProg_Msk (0x1UL << TPI_FFSR_FlInProg_Pos)


#define TPI_FFCR_TrigIn_Pos 8
#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)

#define TPI_FFCR_EnFCont_Pos 1
#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)


#define TPI_TRIGGER_TRIGGER_Pos 0
#define TPI_TRIGGER_TRIGGER_Msk (0x1UL << TPI_TRIGGER_TRIGGER_Pos)


#define TPI_FIFO0_ITM_ATVALID_Pos 29
#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)

#define TPI_FIFO0_ITM_bytecount_Pos 27
#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)

#define TPI_FIFO0_ETM_ATVALID_Pos 26
#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)

#define TPI_FIFO0_ETM_bytecount_Pos 24
#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)

#define TPI_FIFO0_ETM2_Pos 16
#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)

#define TPI_FIFO0_ETM1_Pos 8
#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)

#define TPI_FIFO0_ETM0_Pos 0
#define TPI_FIFO0_ETM0_Msk (0xFFUL << TPI_FIFO0_ETM0_Pos)


#define TPI_ITATBCTR2_ATREADY_Pos 0
#define TPI_ITATBCTR2_ATREADY_Msk (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)


#define TPI_FIFO1_ITM_ATVALID_Pos 29
#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)

#define TPI_FIFO1_ITM_bytecount_Pos 27
#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)

#define TPI_FIFO1_ETM_ATVALID_Pos 26
#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)

#define TPI_FIFO1_ETM_bytecount_Pos 24
#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)

#define TPI_FIFO1_ITM2_Pos 16
#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)

#define TPI_FIFO1_ITM1_Pos 8
#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)

#define TPI_FIFO1_ITM0_Pos 0
#define TPI_FIFO1_ITM0_Msk (0xFFUL << TPI_FIFO1_ITM0_Pos)


#define TPI_ITATBCTR0_ATREADY_Pos 0
#define TPI_ITATBCTR0_ATREADY_Msk (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)


#define TPI_ITCTRL_Mode_Pos 0
#define TPI_ITCTRL_Mode_Msk (0x1UL << TPI_ITCTRL_Mode_Pos)


#define TPI_DEVID_NRZVALID_Pos 11
#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)

#define TPI_DEVID_MANCVALID_Pos 10
#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)

#define TPI_DEVID_PTINVALID_Pos 9
#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)

#define TPI_DEVID_MinBufSz_Pos 6
#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)

#define TPI_DEVID_AsynClkIn_Pos 5
#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)

#define TPI_DEVID_NrTraceInput_Pos 0
#define TPI_DEVID_NrTraceInput_Msk (0x1FUL << TPI_DEVID_NrTraceInput_Pos)


#define TPI_DEVTYPE_SubType_Pos 0
#define TPI_DEVTYPE_SubType_Msk (0xFUL << TPI_DEVTYPE_SubType_Pos)

#define TPI_DEVTYPE_MajorType_Pos 4
#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
# 1040 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile const uint32_t TYPE;
  volatile uint32_t CTRL;
  volatile uint32_t RNR;
  volatile uint32_t RBAR;
  volatile uint32_t RASR;
  volatile uint32_t RBAR_A1;
  volatile uint32_t RASR_A1;
  volatile uint32_t RBAR_A2;
  volatile uint32_t RASR_A2;
  volatile uint32_t RBAR_A3;
  volatile uint32_t RASR_A3;
} MPU_Type;


#define MPU_TYPE_IREGION_Pos 16
#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)

#define MPU_TYPE_DREGION_Pos 8
#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)

#define MPU_TYPE_SEPARATE_Pos 0
#define MPU_TYPE_SEPARATE_Msk (1UL << MPU_TYPE_SEPARATE_Pos)


#define MPU_CTRL_PRIVDEFENA_Pos 2
#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)

#define MPU_CTRL_HFNMIENA_Pos 1
#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)

#define MPU_CTRL_ENABLE_Pos 0
#define MPU_CTRL_ENABLE_Msk (1UL << MPU_CTRL_ENABLE_Pos)


#define MPU_RNR_REGION_Pos 0
#define MPU_RNR_REGION_Msk (0xFFUL << MPU_RNR_REGION_Pos)


#define MPU_RBAR_ADDR_Pos 5
#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)

#define MPU_RBAR_VALID_Pos 4
#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)

#define MPU_RBAR_REGION_Pos 0
#define MPU_RBAR_REGION_Msk (0xFUL << MPU_RBAR_REGION_Pos)


#define MPU_RASR_ATTRS_Pos 16
#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)

#define MPU_RASR_XN_Pos 28
#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)

#define MPU_RASR_AP_Pos 24
#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)

#define MPU_RASR_TEX_Pos 19
#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)

#define MPU_RASR_S_Pos 18
#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)

#define MPU_RASR_C_Pos 17
#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)

#define MPU_RASR_B_Pos 16
#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)

#define MPU_RASR_SRD_Pos 8
#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)

#define MPU_RASR_SIZE_Pos 1
#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)

#define MPU_RASR_ENABLE_Pos 0
#define MPU_RASR_ENABLE_Msk (1UL << MPU_RASR_ENABLE_Pos)
# 1132 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
typedef struct
{
  volatile uint32_t DHCSR;
  volatile uint32_t DCRSR;
  volatile uint32_t DCRDR;
  volatile uint32_t DEMCR;
} CoreDebug_Type;


#define CoreDebug_DHCSR_DBGKEY_Pos 16
#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)

#define CoreDebug_DHCSR_S_RESET_ST_Pos 25
#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)

#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)

#define CoreDebug_DHCSR_S_LOCKUP_Pos 19
#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)

#define CoreDebug_DHCSR_S_SLEEP_Pos 18
#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)

#define CoreDebug_DHCSR_S_HALT_Pos 17
#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)

#define CoreDebug_DHCSR_S_REGRDY_Pos 16
#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)

#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)

#define CoreDebug_DHCSR_C_MASKINTS_Pos 3
#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)

#define CoreDebug_DHCSR_C_STEP_Pos 2
#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)

#define CoreDebug_DHCSR_C_HALT_Pos 1
#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)

#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0
#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)


#define CoreDebug_DCRSR_REGWnR_Pos 16
#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)

#define CoreDebug_DCRSR_REGSEL_Pos 0
#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)


#define CoreDebug_DEMCR_TRCENA_Pos 24
#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)

#define CoreDebug_DEMCR_MON_REQ_Pos 19
#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)

#define CoreDebug_DEMCR_MON_STEP_Pos 18
#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)

#define CoreDebug_DEMCR_MON_PEND_Pos 17
#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)

#define CoreDebug_DEMCR_MON_EN_Pos 16
#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)

#define CoreDebug_DEMCR_VC_HARDERR_Pos 10
#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)

#define CoreDebug_DEMCR_VC_INTERR_Pos 9
#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)

#define CoreDebug_DEMCR_VC_BUSERR_Pos 8
#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)

#define CoreDebug_DEMCR_VC_STATERR_Pos 7
#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)

#define CoreDebug_DEMCR_VC_CHKERR_Pos 6
#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)

#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5
#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)

#define CoreDebug_DEMCR_VC_MMERR_Pos 4
#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)

#define CoreDebug_DEMCR_VC_CORERESET_Pos 0
#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)
# 1234 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
#define SCS_BASE (0xE000E000UL)
#define ITM_BASE (0xE0000000UL)
#define DWT_BASE (0xE0001000UL)
#define TPI_BASE (0xE0040000UL)
#define CoreDebug_BASE (0xE000EDF0UL)
#define SysTick_BASE (SCS_BASE + 0x0010UL)
#define NVIC_BASE (SCS_BASE + 0x0100UL)
#define SCB_BASE (SCS_BASE + 0x0D00UL)

#define SCnSCB ((SCnSCB_Type *) SCS_BASE )
#define SCB ((SCB_Type *) SCB_BASE )
#define SysTick ((SysTick_Type *) SysTick_BASE )
#define NVIC ((NVIC_Type *) NVIC_BASE )
#define ITM ((ITM_Type *) ITM_BASE )
#define DWT ((DWT_Type *) DWT_BASE )
#define TPI ((TPI_Type *) TPI_BASE )
#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)


#define MPU_BASE (SCS_BASE + 0x0D90UL)
#define MPU ((MPU_Type *) MPU_BASE )
# 1291 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);

  reg_value = ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;
  reg_value &= ~((0xFFFFUL << 16) | (7UL << 8));
  reg_value = (reg_value |
                ((uint32_t)0x5FA << 16) |
                (PriorityGroupTmp << 8));
  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = reg_value;
}
# 1311 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) >> 8);
}
# 1323 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1335 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1351 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
  return((uint32_t) ((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1363 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1375 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));
}
# 1390 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
{
  return((uint32_t)((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));
}
# 1405 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - 5)) & 0xff); }
  else {
    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] = ((priority << (8 - 5)) & 0xff); }
}
# 1425 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
{

  if(IRQn < 0) {
    return((uint32_t)(((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - 5))); }
  else {
    return((uint32_t)(((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[(uint32_t)(IRQn)] >> (8 - 5))); }
}
# 1447 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 5) ? 5 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 5) < 7) ? 0 : PriorityGroupTmp - 7 + 5;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority & ((1 << (SubPriorityBits )) - 1)))
         );
}
# 1475 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > 5) ? 5 : 7 - PriorityGroupTmp;
  SubPriorityBits = ((PriorityGroupTmp + 5) < 7) ? 0 : PriorityGroupTmp - 7 + 5;

  *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
  *pSubPriority = (Priority ) & ((1 << (SubPriorityBits )) - 1);
}






static inline void NVIC_SystemReset(void)
{
  __DSB();

  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR = ((0x5FA << 16) |
                 (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8)) |
                 (1UL << 2));
  __DSB();
  while(1);
}
# 1532 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > (0xFFFFFFUL << 0)) return (1);

  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD = ticks - 1;
  NVIC_SetPriority (SysTick_IRQn, (1<<5) - 1);
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL = 0;
  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL = (1UL << 2) |
                   (1UL << 1) |
                   (1UL << 0);
  return (0);
}
# 1558 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
extern volatile int32_t ITM_RxBuffer;
#define ITM_RXBUFFER_EMPTY 0x5AA55AA5
# 1572 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline uint32_t ITM_SendChar (uint32_t ch)
{
  if ((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL << 0)) &&
      (((ITM_Type *) (0xE0000000UL) )->TER & (1UL << 0) ) )
  {
    while (((ITM_Type *) (0xE0000000UL) )->PORT[0].u32 == 0);
    ((ITM_Type *) (0xE0000000UL) )->PORT[0].u8 = (uint8_t) ch;
  }
  return (ch);
}
# 1591 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline int32_t ITM_ReceiveChar (void) {
  int32_t ch = -1;

  if (ITM_RxBuffer != 0x5AA55AA5) {
    ch = ITM_RxBuffer;
    ITM_RxBuffer = 0x5AA55AA5;
  }

  return (ch);
}
# 1610 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h"
static inline int32_t ITM_CheckChar (void) {

  if (ITM_RxBuffer == 0x5AA55AA5) {
    return (0);
  } else {
    return (1);
  }
}
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/cmsis.h" 2
# 38 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h" 2
# 53 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h"
extern const uint32_t OscRateIn;







extern const uint32_t RTCOscRateIn;
# 75 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h"
extern uint32_t SystemCoreClock;






void SystemCoreClockUpdate(void);







void Chip_SystemInit(void);
# 100 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h"
void Chip_USB_Init(void);







void Chip_SetupXtalClocking(void);





void Chip_SetupIrcClocking(void);
# 139 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h"
#define __CHIP_LPC175X_6X_H_ 
# 57 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h"
#define LPC_PWM1 ((LPC_PWM_T *) LPC_PWM1_BASE)


#define LPC_GPIO0_BASE 0x2009C000
#define LPC_GPIO1_BASE 0x2009C020
#define LPC_GPIO2_BASE 0x2009C040
#define LPC_GPIO3_BASE 0x2009C060
#define LPC_GPIO4_BASE 0x2009C080


#define LPC_WWDT_BASE 0x40000000
#define LPC_TIMER0_BASE 0x40004000
#define LPC_TIMER1_BASE 0x40008000
#define LPC_UART0_BASE 0x4000C000
#define LPC_UART1_BASE 0x40010000
#define LPC_PWM1_BASE 0x40018000
#define LPC_I2C0_BASE 0x4001C000
#define LPC_SPI_BASE 0x40020000
#define LPC_RTC_BASE 0x40024000
#define LPC_REGFILE_BASE 0x40024044
#define LPC_GPIOINT_BASE 0x40028080
#define LPC_IOCON_BASE 0x4002C000
#define LPC_SSP1_BASE 0x40030000
#define LPC_ADC_BASE 0x40034000
#define LPC_CANAF_RAM_BASE 0x40038000
#define LPC_CANAF_BASE 0x4003C000
#define LPC_CANCR_BASE 0x40040000
#define LPC_CAN1_BASE 0x40044000
#define LPC_CAN2_BASE 0x40048000
#define LPC_I2C1_BASE 0x4005C000


#define LPC_FMC_BASE 0x40084000
#define LPC_SSP0_BASE 0x40088000
#define LPC_DAC_BASE 0x4008C000
#define LPC_TIMER2_BASE 0x40090000
#define LPC_TIMER3_BASE 0x40094000
#define LPC_UART2_BASE 0x40098000
#define LPC_UART3_BASE 0x4009C000
#define LPC_I2C2_BASE 0x400A0000
#define LPC_I2S_BASE 0x400A8000
#define LPC_RITIMER_BASE 0x400B0000
#define LPC_MCPWM_BASE 0x400B8000
#define LPC_QEI_BASE 0x400BC000
#define LPC_SYSCTL_BASE 0x400FC000
#define LPC_PMU_BASE 0x400FC0C0


#define LPC_ENET_BASE 0x50000000
#define LPC_GPDMA_BASE 0x50004000
#define LPC_USB_BASE 0x5000C000


#define LPC_PMU ((LPC_PMU_T *) LPC_PMU_BASE)
#define LPC_GPDMA ((LPC_GPDMA_T *) LPC_GPDMA_BASE)
#define LPC_USB ((LPC_USB_T *) LPC_USB_BASE)
#define LPC_ETHERNET ((LPC_ENET_T *) LPC_ENET_BASE)
#define LPC_GPIO ((LPC_GPIO_T *) LPC_GPIO0_BASE)
#define LPC_GPIO1 ((LPC_GPIO_T *) LPC_GPIO1_BASE)
#define LPC_GPIO2 ((LPC_GPIO_T *) LPC_GPIO2_BASE)
#define LPC_GPIO3 ((LPC_GPIO_T *) LPC_GPIO3_BASE)
#define LPC_GPIO4 ((LPC_GPIO_T *) LPC_GPIO4_BASE)
#define LPC_GPIOINT ((LPC_GPIOINT_T *) LPC_GPIOINT_BASE)
#define LPC_RTC ((LPC_RTC_T *) LPC_RTC_BASE)
#define LPC_REGFILE ((LPC_REGFILE_T *) LPC_REGFILE_BASE)
#define LPC_WWDT ((LPC_WWDT_T *) LPC_WWDT_BASE)
#define LPC_UART0 ((LPC_USART_T *) LPC_UART0_BASE)
#define LPC_UART1 ((LPC_USART_T *) LPC_UART1_BASE)
#define LPC_UART2 ((LPC_USART_T *) LPC_UART2_BASE)
#define LPC_UART3 ((LPC_USART_T *) LPC_UART3_BASE)
#define LPC_SPI ((LPC_SPI_T *) LPC_SPI_BASE)
#define LPC_SSP0 ((LPC_SSP_T *) LPC_SSP0_BASE)
#define LPC_SSP1 ((LPC_SSP_T *) LPC_SSP1_BASE)
#define LPC_TIMER0 ((LPC_TIMER_T *) LPC_TIMER0_BASE)
#define LPC_TIMER1 ((LPC_TIMER_T *) LPC_TIMER1_BASE)
#define LPC_TIMER2 ((LPC_TIMER_T *) LPC_TIMER2_BASE)
#define LPC_TIMER3 ((LPC_TIMER_T *) LPC_TIMER3_BASE)
#define LPC_MCPWM ((LPC_MCPWM_T *) LPC_MCPWM_BASE)
#define LPC_I2C0 ((LPC_I2C_T *) LPC_I2C0_BASE)
#define LPC_I2C1 ((LPC_I2C_T *) LPC_I2C1_BASE)
#define LPC_I2C2 ((LPC_I2C_T *) LPC_I2C2_BASE)
#define LPC_I2S ((LPC_I2S_T *) LPC_I2S_BASE)
#define LPC_QEI ((LPC_QEI_T *) LPC_QEI_BASE)
#define LPC_DAC ((LPC_DAC_T *) LPC_DAC_BASE)
#define LPC_ADC ((LPC_ADC_T *) LPC_ADC_BASE)
#define LPC_IOCON ((LPC_IOCON_T *) LPC_IOCON_BASE)
#define LPC_SYSCTL ((LPC_SYSCTL_T *) LPC_SYSCTL_BASE)
#define LPC_SYSCON ((LPC_SYSCTL_T *) LPC_SYSCTL_BASE)
#define LPC_CANAF_RAM ((LPC_CANAF_RAM_T *) LPC_CANAF_RAM_BASE)
#define LPC_CANAF ((LPC_CANAF_T *) LPC_CANAF_BASE)
#define LPC_CANCR ((LPC_CANCR_T *) LPC_CANCR_BASE)
#define LPC_CAN1 ((LPC_CAN_T *) LPC_CAN1_BASE)
#define LPC_CAN2 ((LPC_CAN_T *) LPC_CAN2_BASE)
#define LPC_RITIMER ((LPC_RITIMER_T *) LPC_RITIMER_BASE)
#define LPC_FMC ((LPC_FMC_T *) LPC_FMC_BASE)


#define UART_IRQHandler UART0_IRQHandler
#define I2C_IRQHandler I2C0_IRQHandler
#define SSP_IRQHandler SSP0_IRQHandler





# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
#define _SYSCTL_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
typedef struct {
 volatile uint32_t PLLCON;
 volatile uint32_t PLLCFG;
 volatile const uint32_t PLLSTAT;
 volatile uint32_t PLLFEED;
 uint32_t RESERVED1[4];
} SYSCTL_PLL_REGS_T;




typedef enum {
 SYSCTL_MAIN_PLL,
 SYSCTL_USB_PLL,
} CHIP_SYSCTL_PLL_T;




typedef struct {
 volatile uint32_t FLASHCFG;
 uint32_t RESERVED0[15];
 volatile uint32_t MEMMAP;
 uint32_t RESERVED1[15];
 SYSCTL_PLL_REGS_T PLL[SYSCTL_USB_PLL + 1];
 volatile uint32_t PCON;
 volatile uint32_t PCONP;

 uint32_t RESERVED2[15];
# 84 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
 volatile uint32_t CCLKSEL;
 volatile uint32_t USBCLKSEL;
 volatile uint32_t CLKSRCSEL;
 volatile uint32_t CANSLEEPCLR;
 volatile uint32_t CANWAKEFLAGS;
 uint32_t RESERVED3[10];
 volatile uint32_t EXTINT;
 uint32_t RESERVED4;
 volatile uint32_t EXTMODE;
 volatile uint32_t EXTPOLAR;
 uint32_t RESERVED5[12];
 volatile uint32_t RSID;

 uint32_t RESERVED6[7];





 volatile uint32_t SCS;
 volatile uint32_t RESERVED7;

 volatile uint32_t PCLKSEL[2];
 uint32_t RESERVED8[4];
# 116 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
 volatile uint32_t USBIntSt;
 volatile uint32_t DMAREQSEL;
 volatile uint32_t CLKOUTCFG;

 uint32_t RESERVED11[6];






} LPC_SYSCTL_T;




typedef enum {
 FLASHTIM_20MHZ_CPU = 0,
 FLASHTIM_40MHZ_CPU = 1,
 FLASHTIM_60MHZ_CPU = 2,
 FLASHTIM_80MHZ_CPU = 3,
 FLASHTIM_100MHZ_CPU = 4,



 FLASHTIM_120MHZ_CPU = 4,

 FLASHTIM_SAFE_SETTING = 5,
} FMC_FLASHTIM_T;
# 153 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
static inline void Chip_SYSCTL_SetFLASHAccess(FMC_FLASHTIM_T clks)
{
 uint32_t tmp = ((LPC_SYSCTL_T *) 0x400FC000)->FLASHCFG & 0xFFF;


 ((LPC_SYSCTL_T *) 0x400FC000)->FLASHCFG = tmp | (clks << 12);
}




typedef enum CHIP_SYSCTL_BOOT_MODE_REMAP {
 REMAP_BOOT_LOADER_MODE,
 REMAP_USER_FLASH_MODE
} CHIP_SYSCTL_BOOT_MODE_REMAP_T;






static inline void Chip_SYSCTL_Map(CHIP_SYSCTL_BOOT_MODE_REMAP_T remap)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->MEMMAP = (uint32_t) remap;
}




#define SYSCTL_RST_POR (1 << 0)
#define SYSCTL_RST_EXTRST (1 << 1)
#define SYSCTL_RST_WDT (1 << 2)
#define SYSCTL_RST_BOD (1 << 3)
# 196 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
static inline uint32_t Chip_SYSCTL_GetSystemRSTStatus(void)
{
 return ((LPC_SYSCTL_T *) 0x400FC000)->RSID;
}






static inline void Chip_SYSCTL_ClearSystemRSTStatus(uint32_t reset)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->RSID = reset;
}





static inline void Chip_SYSCTL_EnableBOD(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON |= (1 << 3);
}





static inline void Chip_SYSCTL_DisableBOD(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON &= ~(1 << 3);
}





static inline void Chip_SYSCTL_EnableBODReset(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON |= (1 << 4);
}





static inline void Chip_SYSCTL_DisableBODReset(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON &= ~(1 << 4);
}





static inline void Chip_SYSCTL_EnableBODRPM(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON |= (1 << 5);
}





static inline void Chip_SYSCTL_DisableBODRPM(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PCON &= ~(1 << 5);
}

#define SYSCTL_PD_SMFLAG (1 << 8)
#define SYSCTL_PD_DSFLAG (1 << 9)
#define SYSCTL_PD_PDFLAG (1 << 10)
#define SYSCTL_PD_DPDFLAG (1 << 11)
# 277 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/sysctl_17xx_40xx.h"
uint32_t Chip_SYSCTL_GetClrSleepFlags(uint32_t flags);
# 163 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
#define __CLOCK_17XX_40XX_H_ 
# 44 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
#define SYSCTL_OSCRANGE_15_25 (1 << 4)
#define SYSCTL_OSCEC (1 << 5)
#define SYSCTL_OSCSTAT (1 << 6)



#define SYSCTL_IRC_FREQ (4000000)




#define SYSCTL_PLL_ENABLE (1 << 0)

#define SYSCTL_PLL_CONNECT (1 << 1)
# 68 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_EnablePLL(CHIP_SYSCTL_PLL_T PLLNum, uint32_t flags);
# 78 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_DisablePLL(CHIP_SYSCTL_PLL_T PLLNum, uint32_t flags);
# 91 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetupPLL(CHIP_SYSCTL_PLL_T PLLNum, uint32_t msel, uint32_t psel);


#define SYSCTL_PLL0STS_ENABLED (1 << 24)
#define SYSCTL_PLL0STS_CONNECTED (1 << 25)
#define SYSCTL_PLL0STS_LOCKED (1 << 26)
#define SYSCTL_PLL1STS_ENABLED (1 << 8)
#define SYSCTL_PLL1STS_CONNECTED (1 << 9)
#define SYSCTL_PLL1STS_LOCKED (1 << 10)
# 111 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
static inline uint32_t Chip_Clock_GetPLLStatus(CHIP_SYSCTL_PLL_T PLLNum)
{
 return ((LPC_SYSCTL_T *) 0x400FC000)->PLL[PLLNum].PLLSTAT;
}





static inline 
# 120 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 120 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsMainPLLEnabled(void)
{

 return (
# 123 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 123 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[0].PLLSTAT & (1 << 24)) != 0);



}





static inline 
# 133 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 133 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsUSBPLLEnabled(void)
{

 return (
# 136 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 136 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[1].PLLSTAT & (1 << 8)) != 0);



}





static inline 
# 146 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 146 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsMainPLLLocked(void)
{

 return (
# 149 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 149 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[0].PLLSTAT & (1 << 26)) != 0);



}





static inline 
# 159 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 159 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsUSBPLLLocked(void)
{

 return (
# 162 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 162 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[1].PLLSTAT & (1 << 10)) != 0);



}






static inline 
# 173 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 173 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsMainPLLConnected(void)
{
 return (
# 175 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 175 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[0].PLLSTAT & (1 << 25)) != 0);
}





static inline 
# 182 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 182 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsUSBPLLConnected(void)
{
 return (
# 184 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 184 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->PLL[1].PLLSTAT & (1 << 9)) != 0);
}






static inline void Chip_Clock_EnableCrystal(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->SCS |= (1 << 5);
}





static inline 
# 201 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 201 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsCrystalEnabled(void)
{
 return (((LPC_SYSCTL_T *) 0x400FC000)->SCS & (1 << 6)) != 0;
}





static inline void Chip_Clock_SetCrystalRangeHi(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->SCS |= (1 << 4);
}





static inline void Chip_Clock_SetCrystalRangeLo(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->SCS &= ~(1 << 4);
}






static inline void Chip_Clock_FeedPLL(CHIP_SYSCTL_PLL_T PLLNum)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->PLL[PLLNum].PLLFEED = 0xAA;
 ((LPC_SYSCTL_T *) 0x400FC000)->PLL[PLLNum].PLLFEED = 0x55;
}




typedef enum CHIP_SYSCTL_CLOCK {

 SYSCTL_CLOCK_RSVD0,



 SYSCTL_CLOCK_TIMER0,
 SYSCTL_CLOCK_TIMER1,
 SYSCTL_CLOCK_UART0,
 SYSCTL_CLOCK_UART1,

 SYSCTL_CLOCK_RSVD5,



 SYSCTL_CLOCK_PWM1,
 SYSCTL_CLOCK_I2C0,

 SYSCTL_CLOCK_SPI,



 SYSCTL_CLOCK_RTC,
 SYSCTL_CLOCK_SSP1,

 SYSCTL_CLOCK_RSVD11,



 SYSCTL_CLOCK_ADC,
 SYSCTL_CLOCK_CAN1,
 SYSCTL_CLOCK_CAN2,
 SYSCTL_CLOCK_GPIO,

 SYSCTL_CLOCK_RIT,



 SYSCTL_CLOCK_MCPWM,
 SYSCTL_CLOCK_QEI,
 SYSCTL_CLOCK_I2C1,

 SYSCTL_CLOCK_RSVD20,



 SYSCTL_CLOCK_SSP0,
 SYSCTL_CLOCK_TIMER2,
 SYSCTL_CLOCK_TIMER3,
 SYSCTL_CLOCK_UART2,
 SYSCTL_CLOCK_UART3,
 SYSCTL_CLOCK_I2C2,
 SYSCTL_CLOCK_I2S,

 SYSCTL_CLOCK_RSVD28,



 SYSCTL_CLOCK_GPDMA,
 SYSCTL_CLOCK_ENET,
 SYSCTL_CLOCK_USB,
 SYSCTL_CLOCK_RSVD32,
 SYSCTL_CLOCK_RSVD33,
 SYSCTL_CLOCK_RSVD34,



 SYSCTL_CLOCK_RSVD35,

} CHIP_SYSCTL_CLOCK_T;
# 318 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_EnablePeriphClock(CHIP_SYSCTL_CLOCK_T clk);
# 329 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_DisablePeriphClock(CHIP_SYSCTL_CLOCK_T clk);







# 336 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
_Bool 
# 336 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
    Chip_Clock_IsPeripheralClockEnabled(CHIP_SYSCTL_CLOCK_T clk);
# 376 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
typedef enum CHIP_SYSCTL_CCLKSRC {
 SYSCTL_CCLKSRC_SYSCLK,
 SYSCTL_CCLKSRC_MAINPLL,
} CHIP_SYSCTL_CCLKSRC_T;
# 388 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetCPUClockSource(CHIP_SYSCTL_CCLKSRC_T src);







CHIP_SYSCTL_CCLKSRC_T Chip_Clock_GetCPUClockSource(void);
# 407 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetCPUClockDiv(uint32_t div);
# 417 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
uint32_t Chip_Clock_GetCPUClockDiv(void);
# 458 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetUSBClockDiv(uint32_t div);






uint32_t Chip_Clock_GetUSBClockDiv(void);




typedef enum CHIP_SYSCTL_PLLCLKSRC {
 SYSCTL_PLLCLKSRC_IRC,
 SYSCTL_PLLCLKSRC_MAINOSC,

 SYSCTL_PLLCLKSRC_RTC,



 SYSCTL_PLLCLKSRC_RESERVED2
} CHIP_SYSCTL_PLLCLKSRC_T;
# 488 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
static inline void Chip_Clock_SetMainPLLSource(CHIP_SYSCTL_PLLCLKSRC_T src)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->CLKSRCSEL = src;
}





static inline CHIP_SYSCTL_PLLCLKSRC_T Chip_Clock_GetMainPLLSource(void)
{
 return (CHIP_SYSCTL_PLLCLKSRC_T) (((LPC_SYSCTL_T *) 0x400FC000)->CLKSRCSEL & 0x3);
}






typedef enum {
 SYSCTL_CLKDIV_4,
 SYSCTL_CLKDIV_1,
 SYSCTL_CLKDIV_2,
 SYSCTL_CLKDIV_8,
 SYSCTL_CLKDIV_6_CCAN = SYSCTL_CLKDIV_8
} CHIP_SYSCTL_CLKDIV_T;





typedef enum {
 SYSCTL_PCLK_WDT,
 SYSCTL_PCLK_TIMER0,
 SYSCTL_PCLK_TIMER1,
 SYSCTL_PCLK_UART0,
 SYSCTL_PCLK_UART1,
 SYSCTL_PCLK_RSVD5,
 SYSCTL_PCLK_PWM1,
 SYSCTL_PCLK_I2C0,
 SYSCTL_PCLK_SPI,
 SYSCTL_PCLK_RSVD9,
 SYSCTL_PCLK_SSP1,
 SYSCTL_PCLK_DAC,
 SYSCTL_PCLK_ADC,
 SYSCTL_PCLK_CAN1,
 SYSCTL_PCLK_CAN2,
 SYSCTL_PCLK_ACF,
 SYSCTL_PCLK_QEI,
 SYSCTL_PCLK_GPIOINT,
 SYSCTL_PCLK_PCB,
 SYSCTL_PCLK_I2C1,
 SYSCTL_PCLK_RSVD20,
 SYSCTL_PCLK_SSP0,
 SYSCTL_PCLK_TIMER2,
 SYSCTL_PCLK_TIMER3,
 SYSCTL_PCLK_UART2,
 SYSCTL_PCLK_UART3,
 SYSCTL_PCLK_I2C2,
 SYSCTL_PCLK_I2S,
 SYSCTL_PCLK_RSVD28,
 SYSCTL_PCLK_RIT,
 SYSCTL_PCLK_SYSCON,
 SYSCTL_PCLK_MCPWM
} CHIP_SYSCTL_PCLK_T;
# 565 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetPCLKDiv(CHIP_SYSCTL_PCLK_T clk, CHIP_SYSCTL_CLKDIV_T div);
# 577 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
uint32_t Chip_Clock_GetPCLKDiv(CHIP_SYSCTL_PCLK_T clk);
# 675 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
typedef enum {
 SYSCTL_CLKOUTSRC_CPU,
 SYSCTL_CLKOUTSRC_MAINOSC,
 SYSCTL_CLKOUTSRC_IRC,
 SYSCTL_CLKOUTSRC_USB,
 SYSCTL_CLKOUTSRC_RTC,

 SYSCTL_CLKOUTSRC_RESERVED1,
 SYSCTL_CLKOUTSRC_RESERVED2,




 SYSCTL_CLKOUTSRC_RESERVED3
} CHIP_SYSCTL_CLKOUTSRC_T;
# 700 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
void Chip_Clock_SetCLKOUTSource(CHIP_SYSCTL_CLKOUTSRC_T src, uint32_t div);





static inline void Chip_Clock_EnableCLKOUT(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->CLKOUTCFG |= (1 << 8);
}





static inline void Chip_Clock_DisableCLKOUT(void)
{
 ((LPC_SYSCTL_T *) 0x400FC000)->CLKOUTCFG &= ~(1 << 8);
}
# 727 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
static inline 
# 727 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
             _Bool 
# 727 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
                  Chip_Clock_IsCLKOUTEnabled(void)
{
 return (
# 729 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h" 3 4
        _Bool
# 729 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
            ) ((((LPC_SYSCTL_T *) 0x400FC000)->CLKOUTCFG & (1 << 9)) != 0);
}





static inline uint32_t Chip_Clock_GetMainOscRate(void)
{
 return OscRateIn;
}





static inline uint32_t Chip_Clock_GetIntOscRate(void)
{
 return (4000000);
}





static inline uint32_t Chip_Clock_GetRTCOscRate(void)
{
 return RTCOscRateIn;
}







uint32_t Chip_Clock_GetSYSCLKRate(void);





static inline uint32_t Chip_Clock_GetMainPLLInClockRate(void)
{
 return Chip_Clock_GetSYSCLKRate();
}





uint32_t Chip_Clock_GetMainPLLOutClockRate(void);





static inline uint32_t Chip_Clock_GetUSBPLLInClockRate(void)
{
 return Chip_Clock_GetMainOscRate();
}





uint32_t Chip_Clock_GetUSBPLLOutClockRate(void);





uint32_t Chip_Clock_GetMainClockRate(void);





uint32_t Chip_Clock_GetSystemClockRate(void);






uint32_t Chip_Clock_GetUSBClockRate(void);
# 857 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/clock_17xx_40xx.h"
uint32_t Chip_Clock_GetPeripheralClockRate(CHIP_SYSCTL_PCLK_T clk);





static inline uint32_t Chip_Clock_GetRTCClockRate(void)
{
 return Chip_Clock_GetSystemClockRate() / 8;
}







static inline uint32_t Chip_Clock_GetENETClockRate(void)
{
 return Chip_Clock_GetSystemClockRate();
}





static inline uint32_t Chip_Clock_GetGPDMAClockRate(void)
{
 return Chip_Clock_GetSystemClockRate();
}
# 164 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
#define __IOCON_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
typedef struct {
 uint32_t pingrp:3;
 uint32_t pinnum:5;
 uint32_t modefunc:24;
} PINMUX_GRP_T;




typedef struct {

 volatile uint32_t PINSEL[11];
 uint32_t RESERVED0[5];
 volatile uint32_t PINMODE[10];
 volatile uint32_t PINMODE_OD[5];
 volatile uint32_t I2CPADCFG;



} LPC_IOCON_T;






#define IOCON_FUNC0 0x0
#define IOCON_FUNC1 0x1
#define IOCON_FUNC2 0x2
#define IOCON_FUNC3 0x3

#define IOCON_MODE_INACT (0x2 << 2)
#define IOCON_MODE_PULLDOWN (0x3 << 2)
#define IOCON_MODE_PULLUP (0x0 << 2)
#define IOCON_MODE_REPEATER (0x1 << 2)
# 107 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
#define FUNC0 0x0
#define FUNC1 0x1
#define FUNC2 0x2
#define FUNC3 0x3

#define MD_PLN (0x2)
#define MD_PDN (0x3)
#define MD_PUP (0x0)
#define MD_BUK (0x1)
# 151 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
static inline void Chip_IOCON_Init(LPC_IOCON_T *pIOCON)
{
 Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_GPIO);
}



#define IOCON_REG_INDEX(port,pin) (2 * port + (pin / 16))

#define IOCON_BIT_INDEX(pin) ((pin % 16) * 2)
# 170 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
void Chip_IOCON_PinMuxSet(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin, uint32_t modefunc);
# 181 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
void Chip_IOCON_PinMux(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin, uint32_t mode, uint8_t func);
# 190 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
static inline void Chip_IOCON_EnableOD(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin)
{
 pIOCON->PINMODE_OD[port] |= (0x01UL << pin);
}
# 202 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
static inline void Chip_IOCON_DisableOD(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin)
{
 pIOCON->PINMODE_OD[port] &= ~(0x01UL << pin);
}




typedef enum {
 I2CPADCFG_STD_MODE = 0x00,
 I2CPADCFG_FAST_MODE = I2CPADCFG_STD_MODE,
 I2CPADCFG_FAST_MODE_PLUS = 0x05,
 I2CPADCFG_NON_I2C = 0x0A,
} IOCON_I2CPINS_CONFIG;







static inline void Chip_IOCON_SetI2CPad(LPC_IOCON_T *pIOCON, IOCON_I2CPINS_CONFIG cfg)
{
 pIOCON->I2CPADCFG = cfg;
}
# 264 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iocon_17xx_40xx.h"
void Chip_IOCON_SetPinMuxing(LPC_IOCON_T *pIOCON, const PINMUX_GRP_T* pinArray, uint32_t arrayLength);
# 165 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
#define __ADC_17XX_40XX_H_ 
# 44 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
#define ADC_ACC_12BITS 
#define ADC_TRIM_SUPPORT 


#define ADC_MAX_SAMPLE_RATE 200000







typedef struct {
 volatile uint32_t CR;
 volatile const uint32_t GDR;
 volatile const uint32_t RESERVED0;
 volatile uint32_t INTEN;
 volatile const uint32_t DR[8];
 volatile const uint32_t STAT;

 volatile uint32_t ADTRM;

} LPC_ADC_T;





#define ADC_DR_RESULT(n) ((((n) >> 4) & 0xFFF))





#define ADC_DR_DONE(n) (((n) >> 31))
#define ADC_DR_OVERRUN(n) ((((n) >> 30) & (1UL)))
#define ADC_CR_CH_SEL(n) ((1UL << (n)))
#define ADC_CR_CLKDIV(n) ((((n) & 0xFF) << 8))
#define ADC_CR_BURST ((1UL << 16))
#define ADC_CR_PDN ((1UL << 21))
#define ADC_CR_START_MASK ((7UL << 24))
#define ADC_CR_START_MODE_SEL(SEL) ((SEL << 24))
#define ADC_CR_START_NOW ((1UL << 24))
#define ADC_CR_START_CTOUT15 ((2UL << 24))
#define ADC_CR_START_CTOUT8 ((3UL << 24))
#define ADC_CR_START_ADCTRIG0 ((4UL << 24))
#define ADC_CR_START_ADCTRIG1 ((5UL << 24))
#define ADC_CR_START_MCOA2 ((6UL << 24))
#define ADC_CR_EDGE ((1UL << 27))

#define ADC_SAMPLE_RATE_CONFIG_MASK (ADC_CR_CLKDIV(0xFF))







typedef enum IP_ADC_STATUS {
 ADC_DR_DONE_STAT,
 ADC_DR_OVERRUN_STAT,
 ADC_DR_ADINT_STAT
} ADC_STATUS_T;


typedef enum CHIP_ADC_CHANNEL {
 ADC_CH0 = 0,
 ADC_CH1,
 ADC_CH2,
 ADC_CH3,
 ADC_CH4,
 ADC_CH5,
 ADC_CH6,
 ADC_CH7,
} ADC_CHANNEL_T;


typedef enum CHIP_ADC_EDGE_CFG {
 ADC_TRIGGERMODE_RISING = 0,
 ADC_TRIGGERMODE_FALLING,
} ADC_EDGE_CFG_T;


typedef enum CHIP_ADC_START_MODE {
 ADC_NO_START = 0,
 ADC_START_NOW,
 ADC_START_ON_CTOUT15,
 ADC_START_ON_CTOUT8,
 ADC_START_ON_ADCTRIG0,
 ADC_START_ON_ADCTRIG1,
 ADC_START_ON_MCOA2
} ADC_START_MODE_T;


typedef struct {
 uint32_t adcRate;
 uint8_t bitsAccuracy;
 
# 141 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h" 3 4
_Bool 
# 141 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
         burstMode;
} ADC_CLOCK_SETUP_T;
# 151 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup);






void Chip_ADC_DeInit(LPC_ADC_T *pADC);
# 167 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
Status Chip_ADC_ReadValue(LPC_ADC_T *pADC, uint8_t channel, uint16_t *data);
# 176 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
Status Chip_ADC_ReadByte(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, uint8_t *data);
# 185 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
FlagStatus Chip_ADC_ReadStatus(LPC_ADC_T *pADC, uint8_t channel, uint32_t StatusType);
# 194 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_Int_SetChannelCmd(LPC_ADC_T *pADC, uint8_t channel, FunctionalState NewState);







static inline void Chip_ADC_Int_SetGlobalCmd(LPC_ADC_T *pADC, FunctionalState NewState)
{
 Chip_ADC_Int_SetChannelCmd(pADC, 8, NewState);
}
# 223 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_SetStartMode(LPC_ADC_T *pADC, ADC_START_MODE_T mode, ADC_EDGE_CFG_T EdgeOption);
# 232 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate);
# 243 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_EnableChannel(LPC_ADC_T *pADC, ADC_CHANNEL_T channel, FunctionalState NewState);
# 253 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/adc_17xx_40xx.h"
void Chip_ADC_SetBurstCmd(LPC_ADC_T *pADC, FunctionalState NewState);
# 166 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
#define __CAN_17XX_40XX_H_ 
# 45 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
#define CANAF_RAM_ENTRY_NUM 512




typedef enum {
 CANAF_RAM_FULLCAN_SEC,
 CANAF_RAM_SFF_SEC,
 CANAF_RAM_SFF_GRP_SEC,
 CANAF_RAM_EFF_SEC,
 CANAF_RAM_EFF_GRP_SEC,
 CANAF_RAM_SECTION_NUM,
} CANAF_RAM_SECTION_T;




typedef struct
{
 volatile uint32_t MASK[512];
} LPC_CANAF_RAM_T;




typedef struct
{
 volatile uint32_t AFMR;
 volatile uint32_t ENDADDR[CANAF_RAM_SECTION_NUM];
 volatile const uint32_t LUTERRAD;
 volatile const uint32_t LUTERR;
 volatile uint32_t FCANIE;
 volatile uint32_t FCANIC[2];
} LPC_CANAF_T;




typedef struct
{
 volatile const uint32_t TXSR;
 volatile const uint32_t RXSR;
 volatile const uint32_t MSR;
} IP_CAN_001_CR_T;




typedef struct
{
 volatile uint32_t TFI;
 volatile uint32_t TID;
 volatile uint32_t TD[2];
} LPC_CAN_TX_T;




typedef struct
{
 volatile uint32_t RFS;






 volatile uint32_t RID;
 volatile uint32_t RD[2];
} IP_CAN_001_RX_T;




typedef struct
{
 volatile uint32_t MOD;
 volatile uint32_t CMR;
 volatile uint32_t GSR;
 volatile const uint32_t ICR;
 volatile uint32_t IER;
 volatile uint32_t BTR;
 volatile uint32_t EWL;
 volatile const uint32_t SR;
 volatile IP_CAN_001_RX_T RX;
 volatile LPC_CAN_TX_T TX[3];
} LPC_CAN_T;





#define CAN_MOD_BITMASK (0xBF)


#define CAN_MOD_OPERATION ((uint32_t) 0)


#define CAN_MOD_RM ((uint32_t) (1 << 0))


#define CAN_MOD_LOM ((uint32_t) (1 << 1))


#define CAN_MOD_STM ((uint32_t) (1 << 2))


#define CAN_MOD_TPM ((uint32_t) (1 << 3))


#define CAN_MOD_SM ((uint32_t) (1 << 4))


#define CAN_MOD_RPM ((uint32_t) (1 << 5))


#define CAN_MOD_TM ((uint32_t) (1 << 7))





#define CAN_CMR_BITMASK (0xFF)


#define CAN_CMR_TR ((uint32_t) (1))


#define CAN_CMR_AT ((uint32_t) (1 << 1))


#define CAN_CMR_RRB ((uint32_t) (1 << 2))


#define CAN_CMR_CDO ((uint32_t) (1 << 3))


#define CAN_CMR_SRR ((uint32_t) (1 << 4))


#define CAN_CMR_STB(n) ((uint32_t) (1 << (n + 5)))





#define CAN_GSR_BITMASK (0xFFFF00FF)


#define CAN_GSR_RBS ((uint32_t) (1))


#define CAN_GSR_DOS ((uint32_t) (1 << 1))


#define CAN_GSR_TBS ((uint32_t) (1 << 2))


#define CAN_GSR_TCS ((uint32_t) (1 << 3))


#define CAN_GSR_RS ((uint32_t) (1 << 4))


#define CAN_GSR_TS ((uint32_t) (1 << 5))


#define CAN_GSR_ES ((uint32_t) (1 << 6))


#define CAN_GSR_BS ((uint32_t) (1 << 7))


#define CAN_GSR_RXERR(n) ((uint32_t) ((n >> 16) & 0xFF)


#define CAN_GSR_TXERR(n) ((uint32_t) ((n >> 24) & 0xFF)





#define CAN_ICR_BITMASK (0xFFFF07FF)


#define CAN_ICR_RI ((uint32_t) (1))


#define CAN_ICR_TI1 ((uint32_t) (1 << 1))


#define CAN_ICR_EI ((uint32_t) (1 << 2))


#define CAN_ICR_DOI ((uint32_t) (1 << 3))


#define CAN_ICR_WUI ((uint32_t) (1 << 4))


#define CAN_ICR_EPI ((uint32_t) (1 << 5))


#define CAN_ICR_ALI ((uint32_t) (1 << 6))


#define CAN_ICR_BEI ((uint32_t) (1 << 7))


#define CAN_ICR_IDI ((uint32_t) (1 << 8))


#define CAN_ICR_TI2 ((uint32_t) (1 << 9))


#define CAN_ICR_TI3 ((uint32_t) (1 << 10))


#define CAN_ICR_ERRBIT_VAL(n) ((uint32_t) (((n) >> 16) & 0x1F))

#define CAN_ICR_ERR_SOF (3)

#define CAN_ICR_ERR_ID28_ID21 (2)

#define CAN_ICR_ERR_ID20_ID18 (6)

#define CAN_ICR_ERR_SRTR (4)

#define CAN_ICR_ERR_IDE (5)

#define CAN_ICR_ERR_ID17_ID13 (7)

#define CAN_ICR_ERR_ID12_ID5 (0x0F)

#define CAN_ICR_ERR_ID4_ID0 (0x0E)

#define CAN_ICR_ERR_RTR (0x0C)

#define CAN_ICR_ERR_ReservedBit_1 (0x0D)

#define CAN_ICR_ERR_ReservedBit_0 (0x09)

#define CAN_ICR_ERR_DLC (0x0B)

#define CAN_ICR_ERR_DATA_FIELD (0x0A)

#define CAN_ICR_ERR_CRC_SEQ (0x08)

#define CAN_ICR_ERR_CRC_DELIMITER (0x18)

#define CAN_ICR_ERR_ACK (0x19)

#define CAN_ICR_ERR_ACK_DELIMITER (0x1B)

#define CAN_ICR_ERR_EOF (0x1A)

#define CAN_ICR_ERR_INTERMISSION (0x12)


#define CAN_ICR_ERRDIR_RECEIVE ((uint32_t) (1 << 21))


#define CAN_ICR_ERRC_VAL(n) ((uint32_t) (((n) >> 22) & 0x3))
#define CAN_ICR_BIT_ERROR (0)
#define CAN_ICR_FORM_ERROR (1)
#define CAN_ICR_STUFF_ERROR (2)
#define CAN_ICR_OTHER_ERROR (3)


#define CAN_ICR_ALCBIT_VAL(n) ((uint32_t) (((n) >> 24) & 0xFF))





#define CAN_IER_BITMASK (0x7FF)


#define CAN_IER_RIE ((uint32_t) (1))


#define CAN_IER_TIE1 ((uint32_t) (1 << 1))


#define CAN_IER_EIE ((uint32_t) (1 << 2))


#define CAN_IER_DOIE ((uint32_t) (1 << 3))


#define CAN_IER_WUIE ((uint32_t) (1 << 4))


#define CAN_IER_EPIE ((uint32_t) (1 << 5))


#define CAN_IER_ALIE ((uint32_t) (1 << 6))


#define CAN_IER_BEIE ((uint32_t) (1 << 7))


#define CAN_IER_IDIE ((uint32_t) (1 << 8))


#define CAN_IER_TIE2 ((uint32_t) (1 << 9))


#define CAN_IER_TIE3 ((uint32_t) (1 << 10))





#define CAN_BTR_BITMASK (0xFFC3FF)


#define CAN_BTR_BRP(n) ((uint32_t) ((n) & 0x3FF))


#define CAN_BTR_SJW(n) ((uint32_t) (((n) & 0x3) << 14))


#define CAN_BTR_TESG1(n) ((uint32_t) (((n) & 0xF) << 16))


#define CAN_BTR_TESG2(n) ((uint32_t) (((n) & 0xF) << 20))


#define CAN_BTR_SAM ((uint32_t) (1 << 23))





#define CAN_EWL_BITMASK (0xFF)


#define CAN_EWL_VAL(n) ((uint32_t) ((n) & 0xFF))





#define CAN_SR_BITMASK (0xFFFFFF)


#define CAN_SR_RBS(n) ((uint32_t) (1 << ((n) * 8)))


#define CAN_SR_DOS(n) ((uint32_t) (1 << (1 + (n) * 8)))


#define CAN_SR_TBS(n) ((uint32_t) (1 << (2 + (n) * 8)))


#define CAN_SR_TCS(n) ((uint32_t) (1 << (3 + (n) * 8)))


#define CAN_SR_RS(n) ((uint32_t) (1 << (4 + (n) * 8)))


#define CAN_SR_TS(n) ((uint32_t) (1 << (5 + (n) * 8)))


#define CAN_SR_ES(n) ((uint32_t) (1 << (6 + (n) * 8)))


#define CAN_SR_BS(n) ((uint32_t) (1 << (7 + (n) * 8)))





#define CAN_RFS_BITMASK (0xC00F07FF)


#define CAN_RFS_ID_INDEX(n) ((uint32_t) ((n) & 0x3FF))


#define CAN_RFS_BP ((uint32_t) (1 << 10))


#define CAN_RFS_DLC(n) ((uint32_t) ((n >> 16) & 0x0F))


#define CAN_RFS_RTR ((uint32_t) (1 << 30))


#define CAN_RFS_FF ((uint32_t) ((uint32_t) 1 << 31))





#define CAN_RID_ID_11(n) ((uint32_t) ((n) & 0x7FF))


#define CAN_RID_ID_29(n) ((uint32_t) ((n) & 0x1FFFFFFF))





#define CAN_TFI_BITMASK (0xC00F00FF)


#define CAN_TFI_PRIO(n) ((uint32_t) ((n) & 0xFF))


#define CAN_TFI_DLC(n) ((uint32_t) (((n) & 0xF) << 16))


#define CAN_TFI_RTR ((uint32_t) (1 << 30))


#define CAN_TFI_FF ((uint32_t) ((uint32_t) 1 << 31))





#define CAN_TID_ID11(n) ((uint32_t) ((n) & 0x7FF))


#define CAN_TID_ID29(n) ((uint32_t) ((n) & 0x1FFFFFFF))





#define CAN_TSR_BITMASK (0x30303)


#define CAN_TSR_TS(n) ((uint32_t) (1 << (n + 0)))


#define CAN_TSR_TBS(n) ((uint32_t) (1 << (n + 8)))


#define CAN_TSR_TCS(n) ((uint32_t) (1 << (n + 16)))





#define CAN_RSR_BITMASK (0x30303)


#define CAN_RSR_RS(n) ((uint32_t) (1 << (n + 0)))


#define CAN_RSR_RBS(n) ((uint32_t) (1 << (n + 8)))



#define CAN_RSR_DOS(n) ((uint32_t) (1 << (n + 16)))





#define CAN_MSR_BITMASK (0x303)


#define CAN_MSR_E(n) ((uint32_t) (1 << (n + 0)))


#define CAN_MSR_BS(n) ((uint32_t) (1 << (n + 8)))





#define CANAF_AFMR_OPERATION ((uint32_t) (0))


#define CANAF_AFMR_ACCOFF ((uint32_t) (1))


#define CANAF_AFMR_ACCBP ((uint32_t) (1 << 1))


#define CANAF_AFMR_EFCAN ((uint32_t) (1 << 2))





#define CANAF_ENDADDR(n) ((uint32_t) (((n) & 0x3FF) << 2))
#define CANAF_ENDADDR_VAL(n) ((uint32_t) ((n >> 2) & 0x3FF))





#define CANAF_LUTERRAD(n) ((uint32_t) (((n) & 0x1FF) << 2))





#define CANAF_LUTERR ((uint32_t) (1))





#define CANAF_FCANIE_BITMASK (0x01)


#define CANAF_FCANIE ((uint32_t) (1))






#define CANAF_FULLCAN_MSG_FF_POS (31)

#define CANAF_FULLCAN_MSG_RTR_POS (30)

#define CANAF_FULLCAN_MSG_LOST_POS (26)

#define CANAF_FULLCAN_MSG_SEM_POS (24)

#define CANAF_FULLCAN_MSG_SEM_BITMASK (0x03)

#define CANAF_FULLCAN_MSG_DLC_POS (16)

#define CANAF_FULLCAN_MSG_DLC_BITMASK (0x0F)

#define CANAF_FULLCAN_MSG_SCC_POS (13)

#define CANAF_FULLCAN_MSG_SCC_BITMASK (0x07)

#define CANAF_FULLCAN_MSG_ID11_POS (0)

#define CANAF_FULLCAN_MSG_ID11_BITMASK (0x7FF)





#define CANAF_FULCAN_MSG_AF_UPDATING (0x01)

#define CANAF_FULCAN_MSG_AF_FINISHED (0x03)

#define CANAF_FULCAN_MSG_CPU_READING (0x0)





#define CANAF_FCAN_IC_INTPND(n) ((n >= 32) ? ((uint32_t) (1 << (n - 32))) : ((uint32_t) (1 << n)))





#define CAN_STD_ENTRY_CTRL_NO_POS (13 )

#define CAN_STD_ENTRY_CTRL_NO_MASK (0x07)

#define CAN_STD_ENTRY_DISABLE_POS (12 )

#define CAN_STD_ENTRY_DISABLE_MASK (0x01)

#define CAN_STD_ENTRY_IE_POS (11 )

#define CAN_STD_ENTRY_IE_MASK (0x01)

#define CAN_STD_ENTRY_ID_POS (0 )

#define CAN_STD_ENTRY_ID_MASK (0x7FF)





#define CAN_EXT_ENTRY_CTRL_NO_POS (29 )

#define CAN_EXT_ENTRY_CTRL_NO_MASK (0x07)

#define CAN_EXT_ENTRY_ID_POS (0 )

#define CAN_EXT_ENTRY_ID_MASK (0x1FFFFFFF)






#define CAN_REMOTE_MSG ((uint32_t) (1 << 0))


#define CAN_EXTEND_ID_USAGE ((uint32_t) (1 << 30))


#define CAN_MSG_MAX_DATA_LEN (8)




typedef enum {
 CAN_BUFFER_1 = 0,
 CAN_BUFFER_2,
 CAN_BUFFER_3,
 CAN_BUFFER_LAST,
} CAN_BUFFER_ID_T;




typedef struct
{
 uint32_t ID;
 uint32_t Type;
 uint32_t DLC;
 uint8_t Data[(8)];
} CAN_MSG_T;




typedef struct
{
 uint16_t BRP;
 uint8_t SJW;
 uint8_t TESG1;
 uint8_t TESG2;
 uint8_t SAM;
} IP_CAN_BUS_TIMING_T;




typedef struct {
 uint8_t CtrlNo;
 uint8_t Disable;
 uint16_t ID_11;
} CAN_STD_ID_ENTRY_T;




typedef struct {
 CAN_STD_ID_ENTRY_T LowerID;
 CAN_STD_ID_ENTRY_T UpperID;
} CAN_STD_ID_RANGE_ENTRY_T;




typedef struct {
 uint8_t CtrlNo;
 uint32_t ID_29;
} CAN_EXT_ID_ENTRY_T;




typedef struct {
 CAN_EXT_ID_ENTRY_T LowerID;
 CAN_EXT_ID_ENTRY_T UpperID;
} CAN_EXT_ID_RANGE_ENTRY_T;




typedef struct {
 CAN_STD_ID_ENTRY_T *FullCANSec;
 uint16_t FullCANEntryNum;
 CAN_STD_ID_ENTRY_T *SffSec;
 uint16_t SffEntryNum;
 CAN_STD_ID_RANGE_ENTRY_T *SffGrpSec;
 uint16_t SffGrpEntryNum;
 CAN_EXT_ID_ENTRY_T *EffSec;
 uint16_t EffEntryNum;
 CAN_EXT_ID_RANGE_ENTRY_T *EffGrpSec;
 uint16_t EffGrpEntryNum;
} CANAF_LUT_T;

#define CAN_SEG1_DEFAULT_VAL 5
#define CAN_SEG2_DEFAULT_VAL 4
#define CAN_SJW_DEFAULT_VAL 0




typedef enum {
 CAN_RESET_MODE = ((uint32_t) (1 << 0)),
 CAN_SELFTEST_MODE = ((uint32_t) (1 << 2)),
 CAN_TEST_MODE = ((uint32_t) (1 << 7)),
 CAN_LISTEN_ONLY_MODE = ((uint32_t) (1 << 1)),
 CAN_SLEEP_MODE = ((uint32_t) (1 << 4)),
 CAN_OPERATION_MODE = ((uint32_t) 0),
 CAN_TRANSMIT_PRIORITY_MODE = ((uint32_t) (1 << 3)),
 CAN_RECEIVE_PRIORITY_MODE = ((uint32_t) (1 << 5)),
} CAN_MODE_T;




typedef enum {
 CAN_AF_NORMAL_MODE = 0,
 CAN_AF_OFF_MODE = ((uint32_t) (1)),
 CAN_AF_BYBASS_MODE = ((uint32_t) (1 << 1)),
 CAN_AF_FULL_MODE = ((uint32_t) (1 << 2)),
} CAN_AF_MODE_T;







static inline void Chip_CAN_SetCmd(LPC_CAN_T *pCAN, uint32_t command)
{
 pCAN->CMR = command;
}







static inline void Chip_CAN_SetEWL(LPC_CAN_T *pCAN, uint32_t ewl)
{
 pCAN->EWL = ewl & (0xFF);
}






static inline uint8_t Chip_CAN_GetEWL(LPC_CAN_T *pCAN)
{
 return ((uint32_t) ((pCAN->EWL) & 0xFF));
}






static inline uint32_t Chip_CAN_GetGlobalStatus(LPC_CAN_T *pCAN)
{
 return pCAN->GSR;
}






static inline uint32_t Chip_CAN_GetStatus(LPC_CAN_T *pCAN)
{
 return pCAN->SR;
}







static inline void Chip_CAN_EnableInt(LPC_CAN_T *pCAN, uint32_t IntMask)
{
 pCAN->IER |= IntMask;
}







static inline void Chip_CAN_DisableInt(LPC_CAN_T *pCAN, uint32_t IntMask)
{
 pCAN->IER &= (~IntMask) & (0x7FF);
}






static inline uint32_t Chip_CAN_GetIntStatus(LPC_CAN_T *pCAN)
{
 return pCAN->ICR;
}







void Chip_CAN_ConfigFullCANInt(LPC_CANAF_T *pCANAF, FunctionalState NewState);







uint32_t Chip_CAN_GetFullCANIntStatus(LPC_CANAF_T *pCANAF, uint8_t ObjID);
# 863 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
void Chip_CAN_SetMode(LPC_CAN_T *pCAN, CAN_MODE_T Mode, FunctionalState NewState);






static inline CAN_MODE_T Chip_CAN_GetMode(LPC_CAN_T *pCAN)
{
 return (CAN_MODE_T) (pCAN->MOD & (0xBF));
}







static inline void Chip_CAN_SetAFMode(LPC_CANAF_T *pCANAF, CAN_AF_MODE_T AfMode)
{
 pCANAF->AFMR = AfMode;
}






static inline CAN_AF_MODE_T Chip_CAN_GetAFMode(LPC_CANAF_T *pCanAF)
{
 return (CAN_AF_MODE_T) pCanAF->AFMR;
}
# 903 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_SetAFLUT(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CANAF_LUT_T *pAFSections);
# 912 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_InsertFullCANEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CAN_STD_ID_ENTRY_T *pEntry);
# 921 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_InsertSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CAN_STD_ID_ENTRY_T *pEntry);
# 930 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_InsertGroupSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CAN_STD_ID_RANGE_ENTRY_T *pEntry);
# 939 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_InsertEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CAN_EXT_ID_ENTRY_T *pEntry);
# 948 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_InsertGroupEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CAN_EXT_ID_RANGE_ENTRY_T *pEntry);
# 957 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_RemoveFullCANEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, int16_t Position);
# 966 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_RemoveSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, int16_t Position);
# 975 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_RemoveGroupSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, int16_t Position);
# 984 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_RemoveEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, int16_t Position);
# 993 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_RemoveGroupEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, int16_t Position);
# 1002 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
uint16_t Chip_CAN_GetEntriesNum(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, CANAF_RAM_SECTION_T SectionID);
# 1012 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_ReadFullCANEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, uint16_t Position,
         CAN_STD_ID_ENTRY_T *pEntry);
# 1023 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_ReadSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, uint16_t Position,
        CAN_STD_ID_ENTRY_T *pEntry);
# 1034 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_ReadGroupSTDEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, uint16_t Position,
          CAN_STD_ID_RANGE_ENTRY_T *pEntry);
# 1045 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_ReadEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, uint16_t Position,
        CAN_EXT_ID_ENTRY_T *pEntry);
# 1056 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_ReadGroupEXTEntry(LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam, uint16_t Position,
          CAN_EXT_ID_RANGE_ENTRY_T *pEntry);
# 1066 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
void Chip_CAN_Init(LPC_CAN_T *pCAN, LPC_CANAF_T *pCANAF, LPC_CANAF_RAM_T *pCANAFRam);






void Chip_CAN_DeInit(LPC_CAN_T *pCAN);







Status Chip_CAN_SetBitRate(LPC_CAN_T *pCAN, uint32_t BitRate);






CAN_BUFFER_ID_T Chip_CAN_GetFreeTxBuf(LPC_CAN_T *pCAN);
# 1097 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_Send(LPC_CAN_T *pCAN, CAN_BUFFER_ID_T TxBufID, CAN_MSG_T *pMsg);







Status Chip_CAN_Receive(LPC_CAN_T *pCAN, CAN_MSG_T *pMsg);
# 1116 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/can_17xx_40xx.h"
Status Chip_CAN_FullCANReceive(LPC_CANAF_T *pCANAF,
          LPC_CANAF_RAM_T *pCANAFRam,
          uint8_t ObjID,
          CAN_MSG_T *pMsg,
          uint8_t *pSCC);
# 167 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h"
#define __DAC_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h"
typedef struct {
 volatile uint32_t CR;
 volatile uint32_t CTRL;
 volatile uint32_t CNTVAL;
} LPC_DAC_T;




#define DAC_VALUE(n) ((uint32_t) ((n & 0x3FF) << 6))





#define DAC_BIAS_EN ((uint32_t) (1 << 16))

#define DAC_CCNT_VALUE(n) ((uint32_t) (n & 0xffff))


#define DAC_DBLBUF_ENA ((uint32_t) (1 << 1))

#define DAC_CNT_ENA ((uint32_t) (1 << 2))

#define DAC_DMA_ENA ((uint32_t) (1 << 3))

#define DAC_DACCTRL_MASK ((uint32_t) (0x0F))




typedef enum IP_DAC_CURRENT_OPT {
 DAC_MAX_UPDATE_RATE_1MHz = 0,

 DAC_MAX_UPDATE_RATE_400kHz

} DAC_CURRENT_OPT_T;
# 92 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h"
void Chip_DAC_Init(LPC_DAC_T *pDAC);






void Chip_DAC_DeInit(LPC_DAC_T *pDAC);







void Chip_DAC_UpdateValue(LPC_DAC_T *pDAC, uint32_t dac_value);
# 117 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h"
void Chip_DAC_SetBias(LPC_DAC_T *pDAC, uint32_t bias);
# 129 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/dac_17xx_40xx.h"
static inline void Chip_DAC_ConfigDAConverterControl(LPC_DAC_T *pDAC, uint32_t dacFlags)
{
 uint32_t temp;

 temp = pDAC->CTRL & ~((uint32_t) (0x0F));
 pDAC->CTRL = temp | dacFlags;
}







static inline void Chip_DAC_SetDMATimeOut(LPC_DAC_T *pDAC, uint32_t time_out)
{
 pDAC->CNTVAL = ((uint32_t) (time_out & 0xffff));
}






static inline IntStatus Chip_DAC_GetIntStatus(LPC_DAC_T *pDAC)
{
 return (pDAC->CTRL & 0x01) ? SET : RESET;
}
# 168 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
#define __ENET_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
typedef struct {
 volatile uint32_t MAC1;
 volatile uint32_t MAC2;
 volatile uint32_t IPGT;
 volatile uint32_t IPGR;
 volatile uint32_t CLRT;
 volatile uint32_t MAXF;
 volatile uint32_t SUPP;
 volatile uint32_t TEST;
 volatile uint32_t MCFG;
 volatile uint32_t MCMD;
 volatile uint32_t MADR;
 volatile uint32_t MWTD;
 volatile const uint32_t MRDD;
 volatile const uint32_t MIND;
 uint32_t RESERVED0[2];
 volatile uint32_t SA[3];
} ENET_MAC_T;




typedef struct {
 volatile uint32_t DESCRIPTOR;
 volatile uint32_t STATUS;
 volatile uint32_t DESCRIPTORNUMBER;
 volatile uint32_t PRODUCEINDEX;
 volatile uint32_t CONSUMEINDEX;
} ENET_TRANSFER_INFO_T;




typedef struct {
 volatile uint32_t COMMAND;
 volatile const uint32_t STATUS;
 ENET_TRANSFER_INFO_T RX;
 ENET_TRANSFER_INFO_T TX;
 uint32_t RESERVED0[10];
 volatile const uint32_t TSV0;
 volatile const uint32_t TSV1;
 volatile const uint32_t RSV;
 uint32_t RESERVED1[3];
 volatile uint32_t FLOWCONTROLCOUNTER;
 volatile const uint32_t FLOWCONTROLSTATUS;
} ENET_CONTROL_T;




typedef struct {
 volatile uint32_t CONTROL;
 volatile const uint32_t WOLSTATUS;
 volatile uint32_t WOLCLEAR;
 uint32_t RESERVED;
 volatile uint32_t HashFilterL;
 volatile uint32_t HashFilterH;
} ENET_RXFILTER_T;




typedef struct {
 volatile const uint32_t INTSTATUS;
 volatile uint32_t INTENABLE;
 volatile uint32_t INTCLEAR;
 volatile uint32_t INTSET;
 uint32_t RESERVED;
 volatile uint32_t POWERDOWN;
} ENET_MODULE_CTRL_T;




typedef struct {
 ENET_MAC_T MAC;
 uint32_t RESERVED1[45];
 ENET_CONTROL_T CONTROL;
 uint32_t RESERVED4[34];
 ENET_RXFILTER_T RXFILTER;
 uint32_t RESERVED6[882];
 ENET_MODULE_CTRL_T MODULE_CONTROL;
} LPC_ENET_T;




#define ENET_MAC1_MASK 0xcf1f
#define ENET_MAC1_RXENABLE 0x00000001
#define ENET_MAC1_PARF 0x00000002
#define ENET_MAC1_RXFLOWCTRL 0x00000004
#define ENET_MAC1_TXFLOWCTRL 0x00000008
#define ENET_MAC1_LOOPBACK 0x00000010
#define ENET_MAC1_RESETTX 0x00000100
#define ENET_MAC1_RESETMCSTX 0x00000200
#define ENET_MAC1_RESETRX 0x00000400
#define ENET_MAC1_RESETMCSRX 0x00000800
#define ENET_MAC1_SIMRESET 0x00004000
#define ENET_MAC1_SOFTRESET 0x00008000




#define ENET_MAC2_MASK 0x73ff
#define ENET_MAC2_FULLDUPLEX 0x00000001
#define ENET_MAC2_FLC 0x00000002
#define ENET_MAC2_HFEN 0x00000004
#define ENET_MAC2_DELAYEDCRC 0x00000008
#define ENET_MAC2_CRCEN 0x00000010
#define ENET_MAC2_PADCRCEN 0x00000020
#define ENET_MAC2_VLANPADEN 0x00000040
#define ENET_MAC2_AUTODETPADEN 0x00000080
#define ENET_MAC2_PPENF 0x00000100
#define ENET_MAC2_LPENF 0x00000200
#define ENET_MAC2_NOBACKOFF 0x00001000
#define ENET_MAC2_BP_NOBACKOFF 0x00002000
#define ENET_MAC2_EXCESSDEFER 0x00004000






#define ENET_IPGT_BTOBINTEGAP(n) ((n) & 0x7F)




#define ENET_IPGT_FULLDUPLEX (ENET_IPGT_BTOBINTEGAP(0x15))




#define ENET_IPGT_HALFDUPLEX (ENET_IPGT_BTOBINTEGAP(0x12))






#define ENET_IPGR_NBTOBINTEGAP2(n) ((n) & 0x7F)


#define ENET_IPGR_P2_DEF (ENET_IPGR_NBTOBINTEGAP2(0x12))



#define ENET_IPGR_NBTOBINTEGAP1(n) (((n) & 0x7F) << 8)


#define ENET_IPGR_P1_DEF ENET_IPGR_NBTOBINTEGAP1(0x0C)






#define ENET_CLRT_RETRANSMAX(n) ((n) & 0x0F)



#define ENET_CLRT_COLLWIN(n) (((n) & 0x3F) << 8)


#define ENET_CLRT_DEF ((ENET_CLRT_RETRANSMAX(0x0F)) | (ENET_CLRT_COLLWIN(0x37)))





#define ENET_MAXF_MAXFLEN(n) ((n) & 0xFFFF)
#define ENET_MAXF_MAXFLEN_DEF (0x600)


#define ENET_SUPP_100Mbps_SPEED 0x00000100




#define ENET_TEST_SCPQ 0x00000001
#define ENET_TEST_TESTPAUSE 0x00000002
#define ENET_TEST_TESTBP 0x00000004




#define ENET_MCFG_SCANINC 0x00000001
#define ENET_MCFG_SUPPPREAMBLE 0x00000002
#define ENET_MCFG_CLOCKSEL(n) (((n) & 0x0F) << 2)
#define ENET_MCFG_RES_MII 0x00008000
#define ENET_MCFG_RESETMIIMGMT 2500000UL




#define ENET_MCMD_READ 0x00000001
#define ENET_MCMD_SCAN 0x00000002
#define ENET_MII_WR_TOUT 0x00050000
#define ENET_MII_RD_TOUT 0x00050000




#define ENET_MADR_REGADDR(n) ((n) & 0x1F)
#define ENET_MADR_PHYADDR(n) (((n) & 0x1F) << 8)




#define ENET_MWTD_DATA(n) ((n) & 0xFFFF)




#define ENET_MRDD_DATA(n) ((n) & 0xFFFF)




#define ENET_MIND_BUSY 0x00000001
#define ENET_MIND_SCANNING 0x00000002
#define ENET_MIND_NOTVALID 0x00000004
#define ENET_MIND_MIILINKFAIL 0x00000008




#define ENET_COMMAND_RXENABLE 0x00000001
#define ENET_COMMAND_TXENABLE 0x00000002
#define ENET_COMMAND_REGRESET 0x00000008
#define ENET_COMMAND_TXRESET 0x00000010
#define ENET_COMMAND_RXRESET 0x00000020
#define ENET_COMMAND_PASSRUNTFRAME 0x00000040
#define ENET_COMMAND_PASSRXFILTER 0x00000080
#define ENET_COMMAND_TXFLOWCONTROL 0x00000100
#define ENET_COMMAND_RMII 0x00000200
#define ENET_COMMAND_FULLDUPLEX 0x00000400




#define ENET_STATUS_RXSTATUS 0x00000001
#define ENET_STATUS_TXSTATUS 0x00000002




#define ENET_TSV0_CRCERR 0x00000001
#define ENET_TSV0_LCE 0x00000002
#define ENET_TSV0_LOR 0x00000004
#define ENET_TSV0_DONE 0x00000008
#define ENET_TSV0_MULTICAST 0x00000010
#define ENET_TSV0_BROADCAST 0x00000020
#define ENET_TSV0_PACKETDEFER 0x00000040
#define ENET_TSV0_EXDF 0x00000080
#define ENET_TSV0_EXCOL 0x00000100
#define ENET_TSV0_LCOL 0x00000200
#define ENET_TSV0_GIANT 0x00000400
#define ENET_TSV0_UNDERRUN 0x00000800
#define ENET_TSV0_TOTALBYTES 0x0FFFF000
#define ENET_TSV0_CONTROLFRAME 0x10000000
#define ENET_TSV0_PAUSE 0x20000000
#define ENET_TSV0_BACKPRESSURE 0x40000000
#define ENET_TSV0_VLAN 0x80000000




#define ENET_TSV1_TBC 0x0000FFFF
#define ENET_TSV1_TCC 0x000F0000




#define ENET_RSV_RBC 0x0000FFFF
#define ENET_RSV_PPI 0x00010000
#define ENET_RSV_RXDVSEEN 0x00020000
#define ENET_RSV_CESEEN 0x00040000
#define ENET_RSV_RCV 0x00080000
#define ENET_RSV_CRCERR 0x00100000
#define ENET_RSV_LCERR 0x00200000
#define ENET_RSV_LOR 0x00400000
#define ENET_RSV_ROK 0x00800000
#define ENET_RSV_MULTICAST 0x01000000
#define ENET_RSV_BROADCAST 0x02000000
#define ENET_RSV_DRIBBLENIBBLE 0x04000000
#define ENET_RSV_CONTROLFRAME 0x08000000
#define ENET_RSV_PAUSE 0x10000000
#define ENET_RSV_UO 0x20000000
#define ENET_RSV_VLAN 0x40000000




#define ENET_FLOWCONTROLCOUNTER_MC(n) ((n) & 0xFFFF)
#define ENET_FLOWCONTROLCOUNTER_PT(n) (((n) & 0xFFFF) << 16)




#define ENET_FLOWCONTROLSTATUS_MCC(n) ((n) & 0xFFFF)




#define ENET_RXFILTERCTRL_AUE 0x00000001
#define ENET_RXFILTERCTRL_ABE 0x00000002
#define ENET_RXFILTERCTRL_AME 0x00000004
#define ENET_RXFILTERCTRL_AUHE 0x00000008
#define ENET_RXFILTERCTRL_AMHE 0x00000010
#define ENET_RXFILTERCTRL_APE 0x00000020
#define ENET_RXFILTERCTRL_MPEW 0x00001000
#define ENET_RXFILTERCTRL_RFEW 0x00002000




#define ENET_RXFILTERWOLSTATUS_AUW 0x00000001
#define ENET_RXFILTERWOLSTATUS_ABW 0x00000002
#define ENET_RXFILTERWOLSTATUS_AMW 0x00000004
#define ENET_RXFILTERWOLSTATUS_AUHW 0x00000008
#define ENET_RXFILTERWOLSTATUS_AMHW 0x00000010
#define ENET_RXFILTERWOLSTATUS_APW 0x00000020
#define ENET_RXFILTERWOLSTATUS_RFW 0x00000080
#define ENET_RXFILTERWOLSTATUS_MPW 0x00000100
#define ENET_RXFILTERWOLSTATUS_BITMASK 0x01BF




#define ENET_INT_RXOVERRUN 0x00000001
#define ENET_INT_RXERROR 0x00000002
#define ENET_INT_RXFINISHED 0x00000004
#define ENET_INT_RXDONE 0x00000008
#define ENET_INT_TXUNDERRUN 0x00000010
#define ENET_INT_TXERROR 0x00000020
#define ENET_INT_TXFINISHED 0x00000040
#define ENET_INT_TXDONE 0x00000080
#define ENET_INT_SOFT 0x00001000
#define ENET_INT_WAKEUP 0x00002000




#define ENET_POWERDOWN_PD 0x80000000




typedef struct {
 uint32_t Packet;
 uint32_t Control;
} ENET_RXDESC_T;




#define ENET_RCTRL_SIZE(n) (((n) - 1) & 0x7FF)
#define ENET_RCTRL_INT 0x80000000




typedef struct {
 uint32_t StatusInfo;
 uint32_t StatusHashCRC;

} ENET_RXSTAT_T;




#define ENET_RHASH_SA 0x000001FF
#define ENET_RHASH_DA 0x001FF000


#define ENET_RINFO_SIZE(n) (((n) & 0x7FF) + 1)
#define ENET_RINFO_CTRL_FRAME 0x00040000
#define ENET_RINFO_VLAN 0x00080000
#define ENET_RINFO_FAIL_FILT 0x00100000
#define ENET_RINFO_MCAST 0x00200000
#define ENET_RINFO_BCAST 0x00400000
#define ENET_RINFO_CRC_ERR 0x00800000
#define ENET_RINFO_SYM_ERR 0x01000000
#define ENET_RINFO_LEN_ERR 0x02000000
#define ENET_RINFO_RANGE_ERR 0x04000000
#define ENET_RINFO_ALIGN_ERR 0x08000000
#define ENET_RINFO_OVERRUN 0x10000000
#define ENET_RINFO_NO_DESCR 0x20000000
#define ENET_RINFO_LAST_FLAG 0x40000000
#define ENET_RINFO_ERR 0x80000000

#define ENET_RINFO_ERR_MASK (ENET_RINFO_FAIL_FILT | ENET_RINFO_CRC_ERR | ENET_RINFO_SYM_ERR | ENET_RINFO_LEN_ERR | ENET_RINFO_ALIGN_ERR | ENET_RINFO_OVERRUN)





typedef struct {
 uint32_t Packet;
 uint32_t Control;
} ENET_TXDESC_T;




#define ENET_TCTRL_SIZE(n) (((n) - 1) & 0x7FF)
#define ENET_TCTRL_OVERRIDE 0x04000000
#define ENET_TCTRL_HUGE 0x08000000
#define ENET_TCTRL_PAD 0x10000000
#define ENET_TCTRL_CRC 0x20000000
#define ENET_TCTRL_LAST 0x40000000
#define ENET_TCTRL_INT 0x80000000




typedef struct {
 uint32_t StatusInfo;
} ENET_TXSTAT_T;


#define ENET_TINFO_COL_CNT 0x01E00000
#define ENET_TINFO_DEFER 0x02000000
#define ENET_TINFO_EXCESS_DEF 0x04000000
#define ENET_TINFO_EXCESS_COL 0x08000000
#define ENET_TINFO_LATE_COL 0x10000000
#define ENET_TINFO_UNDERRUN 0x20000000
#define ENET_TINFO_NO_DESCR 0x40000000
#define ENET_TINFO_ERR 0x80000000




#define ENET_ETH_MAX_FLEN (1536)




typedef enum {
 ENET_BUFF_EMPTY,
 ENET_BUFF_PARTIAL_FULL,
 ENET_BUFF_FULL,
} ENET_BUFF_STATUS_T;
# 499 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
static inline void Chip_ENET_Reset(LPC_ENET_T *pENET)
{



 pENET->MAC.MAC1 = 0x00000100 | 0x00000200 | 0x00000400 |
       0x00000800 | 0x00004000 | 0x00008000;
 pENET->CONTROL.COMMAND = 0x00000008 | 0x00000010 | 0x00000020 |
        0x00000040;
}







static inline void Chip_ENET_SetADDR(LPC_ENET_T *pENET, const uint8_t *macAddr)
{

 pENET->MAC.SA[0] = ((uint32_t) macAddr[5] << 8) | ((uint32_t) macAddr[4]);
 pENET->MAC.SA[1] = ((uint32_t) macAddr[3] << 8) | ((uint32_t) macAddr[2]);
 pENET->MAC.SA[2] = ((uint32_t) macAddr[1] << 8) | ((uint32_t) macAddr[0]);
}
# 534 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_SetupMII(LPC_ENET_T *pENET, uint32_t div, uint8_t addr);
# 545 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_StartMIIWrite(LPC_ENET_T *pENET, uint8_t reg, uint16_t data);
# 556 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_StartMIIRead(LPC_ENET_T *pENET, uint8_t reg);






static inline 
# 563 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
             _Bool 
# 563 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                  Chip_ENET_IsMIIBusy(LPC_ENET_T *pENET)
{
 return (pENET->MAC.MIND & 0x00000001) ? 
# 565 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                            1 
# 565 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                 : 
# 565 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                                   0
# 565 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                        ;
}






uint16_t Chip_ENET_ReadMIIData(LPC_ENET_T *pENET);






static inline void Chip_ENET_TXEnable(LPC_ENET_T *pENET)
{

 pENET->CONTROL.COMMAND |= 0x00000002;
}






static inline void Chip_ENET_TXDisable(LPC_ENET_T *pENET)
{
 pENET->CONTROL.COMMAND &= ~0x00000002;
}






static inline void Chip_ENET_RXEnable(LPC_ENET_T *pENET)
{

 pENET->CONTROL.COMMAND |= 0x00000001;
 pENET->MAC.MAC1 |= 0x00000001;
}






static inline void Chip_ENET_RXDisable(LPC_ENET_T *pENET)
{
 pENET->CONTROL.COMMAND &= ~0x00000001;
 pENET->MAC.MAC1 &= ~0x00000001;
}






static inline void Chip_ENET_ResetTXLogic(LPC_ENET_T *pENET)
{
 pENET->MAC.MAC1 |= 0x00000100;
}






static inline void Chip_ENET_ResetRXLogic(LPC_ENET_T *pENET)
{
 pENET->MAC.MAC1 |= 0x00000400;
}







static inline void Chip_ENET_EnableRXFilter(LPC_ENET_T *pENET, uint32_t mask)
{
 pENET->CONTROL.COMMAND &= ~0x00000080;
 pENET->RXFILTER.CONTROL |= mask;
}







static inline void Chip_ENET_DisableRXFilter(LPC_ENET_T *pENET, uint32_t mask)
{
 pENET->RXFILTER.CONTROL &= ~mask;
}






void Chip_ENET_SetFullDuplex(LPC_ENET_T *pENET);






void Chip_ENET_SetHalfDuplex(LPC_ENET_T *pENET);






static inline void Chip_ENET_Set100Mbps(LPC_ENET_T *pENET)
{
 pENET->MAC.SUPP = 0x00000100;
}






static inline void Chip_ENET_Set10Mbps(LPC_ENET_T *pENET)
{
 pENET->MAC.SUPP = 0;
}
# 704 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_InitTxDescriptors(LPC_ENET_T *pENET, ENET_TXDESC_T *pDescs,
         ENET_TXSTAT_T *pStatus,
         uint32_t descNum);
# 716 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_InitRxDescriptors(LPC_ENET_T *pENET, ENET_RXDESC_T *pDescs,
         ENET_RXSTAT_T *pStatus,
         uint32_t descNum);






static inline uint16_t Chip_ENET_GetTXProduceIndex(LPC_ENET_T *pENET)
{
 return pENET->CONTROL.TX.PRODUCEINDEX;
}






static inline uint16_t Chip_ENET_GetTXConsumeIndex(LPC_ENET_T *pENET)
{
 return pENET->CONTROL.TX.CONSUMEINDEX;
}






static inline uint16_t Chip_ENET_GetRXProduceIndex(LPC_ENET_T *pENET)
{
 return pENET->CONTROL.RX.PRODUCEINDEX;
}






static inline uint16_t Chip_ENET_GetRXConsumeIndex(LPC_ENET_T *pENET)
{
 return pENET->CONTROL.RX.CONSUMEINDEX;
}
# 768 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
ENET_BUFF_STATUS_T Chip_ENET_GetBufferStatus(LPC_ENET_T *pENET, uint16_t produceIndex,
            uint16_t consumeIndex,
            uint16_t buffSize);
# 780 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
uint32_t Chip_ENET_GetFillDescNum(LPC_ENET_T *pENET, uint16_t produceIndex, uint16_t consumeIndex, uint16_t buffSize);
# 790 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
static inline uint32_t Chip_ENET_GetFreeDescNum(LPC_ENET_T *pENET,
            uint16_t produceIndex,
            uint16_t consumeIndex,
            uint16_t buffSize)
{
 return buffSize - 1 - Chip_ENET_GetFillDescNum(pENET, produceIndex, consumeIndex, buffSize);
}






static inline 
# 803 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
             _Bool 
# 803 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                  Chip_ENET_IsTxFull(LPC_ENET_T *pENET)
{
 return ((pENET->CONTROL.TX.CONSUMEINDEX == (pENET->CONTROL.TX.PRODUCEINDEX + 1)) ||
   ((pENET->CONTROL.TX.CONSUMEINDEX == 0) &&
    (pENET->CONTROL.TX.PRODUCEINDEX == pENET->CONTROL.TX.DESCRIPTORNUMBER))) ? 
# 807 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                                                              1 
# 807 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                                                   : 
# 807 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                                                                     0
# 807 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                                                          ;
}






static inline 
# 815 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
             _Bool 
# 815 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                  Chip_ENET_IsRxEmpty(LPC_ENET_T *pENET)
{
 uint32_t tem = pENET->CONTROL.RX.PRODUCEINDEX;
 return (pENET->CONTROL.RX.CONSUMEINDEX != tem) ? 
# 818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                                 0 
# 818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                       : 
# 818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                                         1
# 818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                                             ;
}






uint16_t Chip_ENET_IncTXProduceIndex(LPC_ENET_T *pENET);






uint16_t Chip_ENET_IncRXConsumeIndex(LPC_ENET_T *pENET);







static inline void Chip_ENET_EnableInt(LPC_ENET_T *pENET, uint32_t mask)
{
 pENET->MODULE_CONTROL.INTENABLE |= mask;
}







static inline void Chip_ENET_DisableInt(LPC_ENET_T *pENET, uint32_t mask)
{
 pENET->MODULE_CONTROL.INTENABLE &= ~mask;
}






static inline uint32_t Chip_ENET_GetIntStatus(LPC_ENET_T *pENET)
{
 return pENET->MODULE_CONTROL.INTSTATUS;
}







static inline void Chip_ENET_ClearIntStatus(LPC_ENET_T *pENET, uint32_t mask)
{
 pENET->MODULE_CONTROL.INTCLEAR = mask;
}
# 887 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
void Chip_ENET_Init(LPC_ENET_T *pENET, 
# 887 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h" 3 4
                                      _Bool 
# 887 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
                                           useRMII);






void Chip_ENET_DeInit(LPC_ENET_T *pENET);
# 904 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/enet_17xx_40xx.h"
uint32_t Chip_ENET_FindMIIDiv(LPC_ENET_T *pENET, uint32_t clockRate);
# 169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
#define __GPDMA_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
#define GPDMA_NUMBER_CHANNELS 8




typedef struct {
 volatile uint32_t SRCADDR;
 volatile uint32_t DESTADDR;
 volatile uint32_t LLI;
 volatile uint32_t CONTROL;
 volatile uint32_t CONFIG;
 volatile const uint32_t RESERVED1[3];
} GPDMA_CH_T;




typedef struct {
 volatile const uint32_t INTSTAT;
 volatile const uint32_t INTTCSTAT;
 volatile uint32_t INTTCCLEAR;
 volatile const uint32_t INTERRSTAT;
 volatile uint32_t INTERRCLR;
 volatile const uint32_t RAWINTTCSTAT;
 volatile const uint32_t RAWINTERRSTAT;
 volatile const uint32_t ENBLDCHNS;
 volatile uint32_t SOFTBREQ;
 volatile uint32_t SOFTSREQ;
 volatile uint32_t SOFTLBREQ;
 volatile uint32_t SOFTLSREQ;
 volatile uint32_t CONFIG;
 volatile uint32_t SYNC;
 volatile const uint32_t RESERVED0[50];
 GPDMA_CH_T CH[8];
} LPC_GPDMA_T;




#define GPDMA_DMACCxControl_TransferSize(n) (((n & 0xFFF) << 0))
#define GPDMA_DMACCxControl_SBSize(n) (((n & 0x07) << 12))
#define GPDMA_DMACCxControl_DBSize(n) (((n & 0x07) << 15))
#define GPDMA_DMACCxControl_SWidth(n) (((n & 0x07) << 18))
#define GPDMA_DMACCxControl_DWidth(n) (((n & 0x07) << 21))
#define GPDMA_DMACCxControl_SI ((1UL << 26))
#define GPDMA_DMACCxControl_DI ((1UL << 27))
#define GPDMA_DMACCxControl_SrcTransUseAHBMaster1 0
#define GPDMA_DMACCxControl_DestTransUseAHBMaster1 0
#define GPDMA_DMACCxControl_Prot1 ((1UL << 28))
#define GPDMA_DMACCxControl_Prot2 ((1UL << 29))
#define GPDMA_DMACCxControl_Prot3 ((1UL << 30))
#define GPDMA_DMACCxControl_I ((1UL << 31))




#define GPDMA_DMACConfig_E ((0x01))
#define GPDMA_DMACConfig_M ((0x02))
#define GPDMA_DMACConfig_BITMASK ((0x03))




#define GPDMA_DMACCxConfig_E ((1UL << 0))
#define GPDMA_DMACCxConfig_SrcPeripheral(n) (((n & 0x1F) << 1))
#define GPDMA_DMACCxConfig_DestPeripheral(n) (((n & 0x1F) << 6))
#define GPDMA_DMACCxConfig_TransferType(n) (((n & 0x7) << 11))
#define GPDMA_DMACCxConfig_IE ((1UL << 14))
#define GPDMA_DMACCxConfig_ITC ((1UL << 15))
#define GPDMA_DMACCxConfig_L ((1UL << 16))
#define GPDMA_DMACCxConfig_A ((1UL << 17))
#define GPDMA_DMACCxConfig_H ((1UL << 18))




typedef enum {
 GPDMA_STATCLR_INTTC,
 GPDMA_STATCLR_INTERR
} GPDMA_STATECLEAR_T;




typedef enum {
 GPDMA_STAT_INT,
 GPDMA_STAT_INTTC,
 GPDMA_STAT_INTERR,
 GPDMA_STAT_RAWINTTC,
 GPDMA_STAT_RAWINTERR,
 GPDMA_STAT_ENABLED_CH
} GPDMA_STATUS_T;




typedef enum {
 GPDMA_TRANSFERTYPE_M2M_CONTROLLER_DMA = ((0UL)),
 GPDMA_TRANSFERTYPE_M2P_CONTROLLER_DMA = ((1UL)),
 GPDMA_TRANSFERTYPE_P2M_CONTROLLER_DMA = ((2UL)),
 GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DMA = ((3UL)),
 GPDMA_TRANSFERTYPE_P2P_CONTROLLER_DestPERIPHERAL = ((4UL)),
 GPDMA_TRANSFERTYPE_M2P_CONTROLLER_PERIPHERAL = ((5UL)),
 GPDMA_TRANSFERTYPE_P2M_CONTROLLER_PERIPHERAL = ((6UL)),
 GPDMA_TRANSFERTYPE_P2P_CONTROLLER_SrcPERIPHERAL = ((7UL))
} GPDMA_FLOW_CONTROL_T;




typedef struct {
 uint32_t ChannelNum;




 uint32_t TransferSize;
 uint32_t TransferWidth;
 uint32_t SrcAddr;

 uint32_t DstAddr;

 uint32_t TransferType;





} GPDMA_CH_CFG_T;
# 216 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
#define GPDMA_CONN_SSP0_Tx ((0UL))
#define GPDMA_CONN_SSP0_Rx ((1UL))
#define GPDMA_CONN_SSP1_Tx ((2UL))
#define GPDMA_CONN_SSP1_Rx ((3UL))
#define GPDMA_CONN_ADC ((4UL))
#define GPDMA_CONN_I2S_Channel_0 ((5UL))
#define GPDMA_CONN_I2S_Channel_1 ((6UL))
#define GPDMA_CONN_DAC ((7UL))
#define GPDMA_CONN_UART0_Tx ((8UL))
#define GPDMA_CONN_UART0_Rx ((9UL))
#define GPDMA_CONN_UART1_Tx ((10UL))
#define GPDMA_CONN_UART1_Rx ((11UL))
#define GPDMA_CONN_UART2_Tx ((12UL))
#define GPDMA_CONN_UART2_Rx ((13UL))
#define GPDMA_CONN_UART3_Tx ((14UL))
#define GPDMA_CONN_UART3_Rx ((15UL))
#define GPDMA_CONN_MAT0_0 ((16UL))
#define GPDMA_CONN_MAT0_1 ((17UL))
#define GPDMA_CONN_MAT1_0 ((18UL))
#define GPDMA_CONN_MAT1_1 ((19UL))
#define GPDMA_CONN_MAT2_0 ((20UL))
#define GPDMA_CONN_MAT2_1 ((21UL))
#define GPDMA_CONN_MAT3_0 ((22UL))
#define GPDMA_CONN_MAT3_1 ((23UL))
#define GPDMA_CONN_MEMORY ((24UL))





#define GPDMA_BSIZE_1 ((0UL))
#define GPDMA_BSIZE_4 ((1UL))
#define GPDMA_BSIZE_8 ((2UL))
#define GPDMA_BSIZE_16 ((3UL))
#define GPDMA_BSIZE_32 ((4UL))
#define GPDMA_BSIZE_64 ((5UL))
#define GPDMA_BSIZE_128 ((6UL))
#define GPDMA_BSIZE_256 ((7UL))




#define GPDMA_WIDTH_BYTE ((0UL))
#define GPDMA_WIDTH_HALFWORD ((1UL))
#define GPDMA_WIDTH_WORD ((2UL))




#define DMA_CONTROLLER 0
#define SRC_PER_CONTROLLER 1
#define DST_PER_CONTROLLER 2




typedef struct {
 FunctionalState ChannelStatus;
} DMA_ChannelHandle_t;




typedef struct DMA_TransferDescriptor {
 uint32_t src;
 uint32_t dst;
 uint32_t lli;
 uint32_t ctrl;
} DMA_TransferDescriptor_t;






void Chip_GPDMA_Init(LPC_GPDMA_T *pGPDMA);






void Chip_GPDMA_DeInit(LPC_GPDMA_T *pGPDMA);
# 313 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
int Chip_GPDMA_InitChannelCfg(LPC_GPDMA_T *pGPDMA,
         GPDMA_CH_CFG_T *GPDMACfg,
         uint8_t ChannelNum,
         uint32_t src,
         uint32_t dst,
         uint32_t Size,
         GPDMA_FLOW_CONTROL_T TransferType);
# 328 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
void Chip_GPDMA_ChannelCmd(LPC_GPDMA_T *pGPDMA, uint8_t channelNum, FunctionalState NewState);







void Chip_GPDMA_Stop(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum);
# 346 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
Status Chip_GPDMA_Interrupt(LPC_GPDMA_T *pGPDMA, uint8_t ChannelNum);
# 361 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
IntStatus Chip_GPDMA_IntGetStatus(LPC_GPDMA_T *pGPDMA, GPDMA_STATUS_T type, uint8_t channel);
# 372 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
void Chip_GPDMA_ClearIntPending(LPC_GPDMA_T *pGPDMA, GPDMA_STATECLEAR_T type, uint8_t channel);







uint8_t Chip_GPDMA_GetFreeChannel(LPC_GPDMA_T *pGPDMA,
          uint32_t PeripheralConnection_ID);
# 401 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
Status Chip_GPDMA_Transfer(LPC_GPDMA_T *pGPDMA,
         uint8_t ChannelNum,
         uint32_t src,
         uint32_t dst,
         GPDMA_FLOW_CONTROL_T TransferType,
         uint32_t Size);
# 416 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
Status Chip_GPDMA_SGTransfer(LPC_GPDMA_T *pGPDMA,
        uint8_t ChannelNum,
        const DMA_TransferDescriptor_t *DMADescriptor,
        GPDMA_FLOW_CONTROL_T TransferType);
# 434 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpdma_17xx_40xx.h"
Status Chip_GPDMA_PrepareDescriptor(LPC_GPDMA_T *pGPDMA,
         DMA_TransferDescriptor_t *DMADescriptor,
         uint32_t src,
         uint32_t dst,
         uint32_t Size,
         GPDMA_FLOW_CONTROL_T TransferType,
         const DMA_TransferDescriptor_t *NextDescriptor);
# 170 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
#define __GPIO_17XX_40XX_H_ 
# 44 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
#define GPIO_PORT_BITS 32





typedef struct {
 volatile uint32_t DIR;
 uint32_t RESERVED0[3];
 volatile uint32_t MASK;
 volatile uint32_t PIN;
 volatile uint32_t SET;
 volatile uint32_t CLR;
} LPC_GPIO_T;






static inline void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
 Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_GPIO);
}






static inline void Chip_GPIO_DeInit(LPC_GPIO_T *pGPIO)
{
 Chip_Clock_DisablePeriphClock(SYSCTL_CLOCK_GPIO);
}
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, 
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
                                                                                      _Bool 
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                                                                                           setting)
{
 if (setting) {
  pGPIO[port].SET |= 1UL << pin;
 }
 else {
  pGPIO[port].CLR |= 1UL << pin;
 }
}
# 106 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_WritePortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin, 
# 106 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
                                                                                        _Bool 
# 106 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                                                                                             setting)
{
 Chip_GPIO_SetPinState(pGPIO, port, pin, setting);
}
# 119 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline 
# 119 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
             _Bool 
# 119 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                  Chip_GPIO_GetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 return (
# 121 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
        _Bool
# 121 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
            ) ((pGPIO[port].PIN >> pin) & 1);
}
# 132 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline 
# 132 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
             _Bool 
# 132 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                  Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)
{
 return Chip_GPIO_GetPinState(pGPIO, port, pin);
}
# 144 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 pGPIO[port].DIR |= 1UL << pin;
}
# 156 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 pGPIO[port].DIR &= ~(1UL << pin);
}
# 169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, 
# 169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
                                                                                    _Bool 
# 169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                                                                                         output)
{
 if (output) {
  Chip_GPIO_SetPinDIROutput(pGPIO, port, pin);
 }
 else {
  Chip_GPIO_SetPinDIRInput(pGPIO, port, pin);
 }
}
# 190 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t bit, 
# 190 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
                                                                                      _Bool 
# 190 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                                                                                           setting)
{
 Chip_GPIO_SetPinDIR(pGPIO, port, bit, setting);
}
# 202 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline 
# 202 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
             _Bool 
# 202 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                  Chip_GPIO_GetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 return (
# 204 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
        _Bool
# 204 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
            ) (((pGPIO[port].DIR) >> pin) & 1);
}
# 215 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline 
# 215 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
             _Bool 
# 215 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                  Chip_GPIO_ReadDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit)
{
 return Chip_GPIO_GetPinDIR(pGPIO, port, bit);
}
# 230 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
 Chip_GPIO_SetPinDIR(pGPIO, portNum, bitValue, out);
}
# 244 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask)
{
 pGPIO[port].DIR |= pinMask;
}
# 258 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask)
{
 pGPIO[port].DIR &= ~pinMask;
}
# 273 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask, 
# 273 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
                                                                                          _Bool 
# 273 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
                                                                                               outSet)
{
 if (outSet) {
  Chip_GPIO_SetPortDIROutput(pGPIO, port, pinMask);
 }
 else {
  Chip_GPIO_SetPortDIRInput(pGPIO, port, pinMask);
 }
}
# 291 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline uint32_t Chip_GPIO_GetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port)
{
 return pGPIO[port].DIR;
}
# 306 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortMask(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t mask)
{
 pGPIO[port].MASK = mask;
}
# 319 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline uint32_t Chip_GPIO_GetPortMask(LPC_GPIO_T *pGPIO, uint8_t port)
{
 return pGPIO[port].MASK;
}
# 331 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t value)
{
 pGPIO[port].PIN = value;
}







static inline uint32_t Chip_GPIO_GetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port)
{
 return pGPIO[port].PIN;
}
# 354 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t value)
{
 Chip_GPIO_SetMaskedPortValue(pGPIO, port, value);
}







static inline uint32_t Chip_GPIO_GetPortValue(LPC_GPIO_T *pGPIO, uint8_t port)
{
 return Chip_GPIO_GetMaskedPortValue(pGPIO, port);
}
# 379 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortOutHigh(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins)
{
 pGPIO[port].SET = pins;
}
# 394 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
 Chip_GPIO_SetPortOutHigh(pGPIO,portNum,bitValue);
}
# 408 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinOutHigh(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 pGPIO[port].SET = (1 << pin);
}
# 422 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPortOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins)
{
 pGPIO[port].CLR = pins;
}
# 436 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_ClearValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)
{
 Chip_GPIO_SetPortOutLow(pGPIO, portNum, bitValue);
}
# 450 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 pGPIO[port].CLR = (1 << pin);
}
# 464 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline void Chip_GPIO_SetPinToggle(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
 
# 466 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h" 3 4
_Bool 
# 466 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
     setting = !Chip_GPIO_GetPinState(pGPIO, port, pin);
 Chip_GPIO_SetPinState(pGPIO, port, pin, setting);
}
# 478 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpio_17xx_40xx.h"
static inline uint32_t Chip_GPIO_ReadValue(LPC_GPIO_T *pGPIO, uint8_t portNum)
{
 return pGPIO[portNum].PIN;
}
# 171 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
#define __GPIOINT_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
typedef struct {
 volatile const uint32_t STATR;
 volatile const uint32_t STATF;
 volatile uint32_t CLR;
 volatile uint32_t ENR;
 volatile uint32_t ENF;
} GPIOINT_PORT_T;




typedef struct {
 volatile const uint32_t STATUS;
 GPIOINT_PORT_T IO0;
 uint32_t RESERVED0[3];
 GPIOINT_PORT_T IO2;
} LPC_GPIOINT_T;




typedef enum {
 GPIOINT_PORT0,
 GPIOINT_PORT2 = 2
}LPC_GPIOINT_PORT_T;
# 80 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
static inline void Chip_GPIOINT_Init(LPC_GPIOINT_T *pGPIOINT)
{
 Chip_Clock_EnablePeriphClock(SYSCTL_CLOCK_GPIO);
}
# 93 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
static inline void Chip_GPIOINT_DeInit(LPC_GPIOINT_T *pGPIOINT)
{
 Chip_Clock_DisablePeriphClock(SYSCTL_CLOCK_GPIO);
}
# 106 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
static inline void Chip_GPIOINT_SetIntFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)
{
 if (port == GPIOINT_PORT0) {
  pGPIOINT->IO0.ENF = pins;
 } else {
  pGPIOINT->IO2.ENF = pins;
 }
}
# 123 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
static inline void Chip_GPIOINT_SetIntRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)
{
 if (port == GPIOINT_PORT0) {
  pGPIOINT->IO0.ENR = pins;
 } else {
  pGPIOINT->IO2.ENR = pins;
 }
}







static inline uint32_t Chip_GPIOINT_GetIntFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)
{
 if (port == GPIOINT_PORT0) {
  return pGPIOINT->IO0.ENF;
 } else {
  return pGPIOINT->IO2.ENF;
 }
}







static inline uint32_t Chip_GPIOINT_GetIntRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)
{
 if (port == GPIOINT_PORT0) {
  return pGPIOINT->IO0.ENR;
 } else {
  return pGPIOINT->IO2.ENR;
 }
}







static inline uint32_t Chip_GPIOINT_GetStatusFalling(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)
{
 if (port == GPIOINT_PORT0) {
  return pGPIOINT->IO0.STATF;
 } else {
  return pGPIOINT->IO2.STATF;
 }
}







static inline uint32_t Chip_GPIOINT_GetStatusRising(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)
{
 if (port == GPIOINT_PORT0) {
  return pGPIOINT->IO0.STATR;
 } else {
  return pGPIOINT->IO2.STATR;
 }
}
# 199 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
static inline void Chip_GPIOINT_ClearIntStatus(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port, uint32_t pins)
{
 if (port == GPIOINT_PORT0) {
  pGPIOINT->IO0.CLR = pins;
 } else {
  pGPIOINT->IO2.CLR = pins;
 }
}







static inline 
# 214 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h" 3 4
             _Bool 
# 214 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/gpioint_17xx_40xx.h"
                  Chip_GPIOINT_IsIntPending(LPC_GPIOINT_T *pGPIOINT, LPC_GPIOINT_PORT_T port)
{
 return ((pGPIOINT->STATUS & (1 << (int)port)) != 0);
}
# 172 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
#define __I2C_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
typedef struct {
 volatile uint32_t CONSET;
 volatile const uint32_t STAT;
 volatile uint32_t DAT;
 volatile uint32_t ADR0;
 volatile uint32_t SCLH;
 volatile uint32_t SCLL;
 volatile uint32_t CONCLR;
 volatile uint32_t MMCTRL;
 volatile uint32_t ADR1;
 volatile uint32_t ADR2;
 volatile uint32_t ADR3;
 volatile const uint32_t DATA_BUFFER;
 volatile uint32_t MASK[4];
} LPC_I2C_T;






#define RET_SLAVE_TX 6
#define RET_SLAVE_RX 5
#define RET_SLAVE_IDLE 2
#define RET_SLAVE_BUSY 0




#define I2C_STA_STO_RECV 0x20




#define I2C_I2CONSET_AA ((0x04))
#define I2C_I2CONSET_SI ((0x08))
#define I2C_I2CONSET_STO ((0x10))
#define I2C_I2CONSET_STA ((0x20))
#define I2C_I2CONSET_I2EN ((0x40))




#define I2C_I2CONCLR_AAC ((1 << 2))
#define I2C_I2CONCLR_SIC ((1 << 3))
#define I2C_I2CONCLR_STOC ((1 << 4))
#define I2C_I2CONCLR_STAC ((1 << 5))
#define I2C_I2CONCLR_I2ENC ((1 << 6))




#define I2C_CON_AA (1UL << 2)
#define I2C_CON_SI (1UL << 3)
#define I2C_CON_STO (1UL << 4)
#define I2C_CON_STA (1UL << 5)
#define I2C_CON_I2EN (1UL << 6)




#define I2C_STAT_CODE_BITMASK ((0xF8))
#define I2C_STAT_CODE_ERROR ((0xFF))




#define I2C_I2STAT_NO_INF ((0xF8))
#define I2C_I2STAT_BUS_ERROR ((0x00))




#define I2C_I2STAT_M_TX_START ((0x08))
#define I2C_I2STAT_M_TX_RESTART ((0x10))
#define I2C_I2STAT_M_TX_SLAW_ACK ((0x18))
#define I2C_I2STAT_M_TX_SLAW_NACK ((0x20))
#define I2C_I2STAT_M_TX_DAT_ACK ((0x28))
#define I2C_I2STAT_M_TX_DAT_NACK ((0x30))
#define I2C_I2STAT_M_TX_ARB_LOST ((0x38))




#define I2C_I2STAT_M_RX_START ((0x08))
#define I2C_I2STAT_M_RX_RESTART ((0x10))
#define I2C_I2STAT_M_RX_ARB_LOST ((0x38))
#define I2C_I2STAT_M_RX_SLAR_ACK ((0x40))
#define I2C_I2STAT_M_RX_SLAR_NACK ((0x48))
#define I2C_I2STAT_M_RX_DAT_ACK ((0x50))
#define I2C_I2STAT_M_RX_DAT_NACK ((0x58))




#define I2C_I2STAT_S_RX_SLAW_ACK ((0x60))
#define I2C_I2STAT_S_RX_ARB_LOST_M_SLA ((0x68))

#define I2C_I2STAT_S_RX_GENCALL_ACK ((0x70))
#define I2C_I2STAT_S_RX_ARB_LOST_M_GENCALL ((0x78))

#define I2C_I2STAT_S_RX_PRE_SLA_DAT_ACK ((0x80))
#define I2C_I2STAT_S_RX_PRE_SLA_DAT_NACK ((0x88))
#define I2C_I2STAT_S_RX_PRE_GENCALL_DAT_ACK ((0x90))
#define I2C_I2STAT_S_RX_PRE_GENCALL_DAT_NACK ((0x98))
#define I2C_I2STAT_S_RX_STA_STO_SLVREC_SLVTRX ((0xA0))





#define I2C_I2STAT_S_TX_SLAR_ACK ((0xA8))
#define I2C_I2STAT_S_TX_ARB_LOST_M_SLA ((0xB0))

#define I2C_I2STAT_S_TX_DAT_ACK ((0xB8))
#define I2C_I2STAT_S_TX_DAT_NACK ((0xC0))
#define I2C_I2STAT_S_TX_LAST_DAT_ACK ((0xC8))
#define I2C_SLAVE_TIME_OUT 0x10000000UL




#define I2C_I2DAT_BITMASK ((0xFF))
#define I2C_I2DAT_IDLE_CHAR (0xFF)





#define I2C_I2MMCTRL_MM_ENA ((1 << 0))
#define I2C_I2MMCTRL_ENA_SCL ((1 << 1))
#define I2C_I2MMCTRL_MATCH_ALL ((1 << 2))
#define I2C_I2MMCTRL_BITMASK ((0x07))




#define I2DATA_BUFFER_BITMASK ((0xFF))




#define I2C_I2ADR_GC ((1 << 0))
#define I2C_I2ADR_BITMASK ((0xFF))




#define I2C_I2MASK_MASK(n) ((n & 0xFE))




#define I2C_I2SCLH_BITMASK ((0xFFFF))




#define I2C_I2SCLL_BITMASK ((0xFFFF))




#define I2C_SETUP_STATUS_ARBF (1 << 8)
#define I2C_SETUP_STATUS_NOACKF (1 << 9)
#define I2C_SETUP_STATUS_DONE (1 << 10)




#define I2C_OK 0x00
#define I2C_BYTE_SENT 0x01
#define I2C_BYTE_RECV 0x02
#define I2C_LAST_BYTE_RECV 0x04
#define I2C_SEND_END 0x08
#define I2C_RECV_END 0x10
#define I2C_STA_STO_RECV 0x20

#define I2C_ERR (0x10000000)
#define I2C_NAK_RECV (0x10000000 | 0x01)

#define I2C_CheckError(ErrorCode) (ErrorCode & 0x10000000)




#define I2C_MONITOR_CFG_SCL_OUTPUT I2C_I2MMCTRL_ENA_SCL
#define I2C_MONITOR_CFG_MATCHALL I2C_I2MMCTRL_MATCH_ALL




typedef enum {
 I2C_SLAVE_GENERAL,
 I2C_SLAVE_0,
 I2C_SLAVE_1,
 I2C_SLAVE_2,
 I2C_SLAVE_3,
 I2C_SLAVE_NUM_INTERFACE
} I2C_SLAVE_ID;




typedef enum {
 I2C_STATUS_DONE,
 I2C_STATUS_NAK,
 I2C_STATUS_ARBLOST,
 I2C_STATUS_BUSERR,
 I2C_STATUS_BUSY,
} I2C_STATUS_T;




typedef struct {
 uint8_t slaveAddr;
 const uint8_t *txBuff;
 int txSz;

 uint8_t *rxBuff;
 int rxSz;

 I2C_STATUS_T status;
} I2C_XFER_T;
# 281 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
typedef enum I2C_ID {
 I2C0,
 I2C1,
 I2C2,
 I2C_NUM_INTERFACE
} I2C_ID_T;




typedef enum {
 I2C_EVENT_WAIT = 1,
 I2C_EVENT_DONE,
 I2C_EVENT_LOCK,
 I2C_EVENT_UNLOCK,
 I2C_EVENT_SLAVE_RX,
 I2C_EVENT_SLAVE_TX,
} I2C_EVENT_T;




typedef void (*I2C_EVENTHANDLER_T)(I2C_ID_T, I2C_EVENT_T);






void Chip_I2C_Init(I2C_ID_T id);






void Chip_I2C_DeInit(I2C_ID_T id);
# 330 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate);






uint32_t Chip_I2C_GetClockRate(I2C_ID_T id);
# 358 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_MasterTransfer(I2C_ID_T id, I2C_XFER_T *xfer);
# 368 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_MasterSend(I2C_ID_T id, uint8_t slaveAddr, const uint8_t *buff, uint8_t len);
# 379 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_MasterCmdRead(I2C_ID_T id, uint8_t slaveAddr, uint8_t cmd, uint8_t *buff, int len);






I2C_EVENTHANDLER_T Chip_I2C_GetMasterEventHandler(I2C_ID_T id);







int Chip_I2C_SetMasterEventHandler(I2C_ID_T id, I2C_EVENTHANDLER_T event);
# 404 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_MasterRead(I2C_ID_T id, uint8_t slaveAddr, uint8_t *buff, int len);







void Chip_I2C_EventHandlerPolling(I2C_ID_T id, I2C_EVENT_T event);







void Chip_I2C_EventHandler(I2C_ID_T id, I2C_EVENT_T event);







void Chip_I2C_MasterStateHandler(I2C_ID_T id);






void Chip_I2C_Disable(I2C_ID_T id);
# 446 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_IsMasterActive(I2C_ID_T id);
# 509 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
void Chip_I2C_SlaveSetup(I2C_ID_T id,
       I2C_SLAVE_ID sid,
       I2C_XFER_T *xfer,
       I2C_EVENTHANDLER_T event,
       uint8_t addrMask);






void Chip_I2C_SlaveStateHandler(I2C_ID_T id);
# 531 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2c_17xx_40xx.h"
int Chip_I2C_IsStateChanged(I2C_ID_T id);
# 173 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
#define __I2S_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
typedef enum {
 I2S_DMA_REQUEST_CHANNEL_1,
 I2S_DMA_REQUEST_CHANNEL_2,
 I2S_DMA_REQUEST_CHANNEL_NUM,
} I2S_DMA_CHANNEL_T;




typedef struct {
 volatile uint32_t DAO;
 volatile uint32_t DAI;
 volatile uint32_t TXFIFO;
 volatile const uint32_t RXFIFO;
 volatile const uint32_t STATE;
 volatile uint32_t DMA[I2S_DMA_REQUEST_CHANNEL_NUM];
 volatile uint32_t IRQ;
 volatile uint32_t TXRATE;
 volatile uint32_t RXRATE;
 volatile uint32_t TXBITRATE;
 volatile uint32_t RXBITRATE;
 volatile uint32_t TXMODE;
 volatile uint32_t RXMODE;
} LPC_I2S_T;





#define I2S_WORDWIDTH_8 (0UL << 0)
#define I2S_WORDWIDTH_16 (1UL << 0)
#define I2S_WORDWIDTH_32 (3UL << 0)


#define I2S_STEREO (0UL << 2)
#define I2S_MONO (1UL << 2)


#define I2S_MASTER_MODE (0UL << 5)
#define I2S_SLAVE_MODE (1UL << 5)


#define I2S_STOP_ENABLE (0UL << 3)
#define I2S_STOP_DISABLE (1UL << 3)


#define I2S_RESET_ENABLE (1UL << 4)
#define I2S_RESET_DISABLE (0UL << 4)


#define I2S_MUTE_ENABLE (1UL << 15)
#define I2S_MUTE_DISABLE (0UL << 15)





#define I2S_DAO_WORDWIDTH_8 ((uint32_t) (0))
#define I2S_DAO_WORDWIDTH_16 ((uint32_t) (1))
#define I2S_DAO_WORDWIDTH_32 ((uint32_t) (3))
#define I2S_DAO_WORDWIDTH_MASK ((uint32_t) (3))


#define I2S_DAO_MONO ((uint32_t) (1 << 2))


#define I2S_DAO_STOP ((uint32_t) (1 << 3))


#define I2S_DAO_RESET ((uint32_t) (1 << 4))


#define I2S_DAO_SLAVE ((uint32_t) (1 << 5))


#define I2S_DAO_WS_HALFPERIOD(n) ((uint32_t) (((n) & 0x1FF) << 6))
#define I2S_DAO_WS_HALFPERIOD_MASK ((uint32_t) ((0x1FF) << 6))


#define I2S_DAO_MUTE ((uint32_t) (1 << 15))





#define I2S_DAI_WORDWIDTH_8 ((uint32_t) (0))
#define I2S_DAI_WORDWIDTH_16 ((uint32_t) (1))
#define I2S_DAI_WORDWIDTH_32 ((uint32_t) (3))
#define I2S_DAI_WORDWIDTH_MASK ((uint32_t) (3))


#define I2S_DAI_MONO ((uint32_t) (1 << 2))


#define I2S_DAI_STOP ((uint32_t) (1 << 3))


#define I2S_DAI_RESET ((uint32_t) (1 << 4))


#define I2S_DAI_SLAVE ((uint32_t) (1 << 5))


#define I2S_DAI_WS_HALFPERIOD(n) ((uint32_t) (((n) & 0x1FF) << 6))
#define I2S_DAI_WS_HALFPERIOD_MASK ((uint32_t) ((0x1FF) << 6))




#define I2S_STATE_IRQ ((uint32_t) (1))
#define I2S_STATE_DMA1 ((uint32_t) (1 << 1))
#define I2S_STATE_DMA2 ((uint32_t) (1 << 2))
#define I2S_STATE_RX_LEVEL(n) ((uint32_t) ((n & 1F) << 8))
#define I2S_STATE_TX_LEVEL(n) ((uint32_t) ((n & 1F) << 16))




#define I2S_DMA1_RX_ENABLE ((uint32_t) (1))
#define I2S_DMA1_TX_ENABLE ((uint32_t) (1 << 1))
#define I2S_DMA1_RX_DEPTH(n) ((uint32_t) ((n & 0x1F) << 8))
#define I2S_DMA1_TX_DEPTH(n) ((uint32_t) ((n & 0x1F) << 16))




#define I2S_DMA2_RX_ENABLE ((uint32_t) (1))
#define I2S_DMA2_TX_ENABLE ((uint32_t) (1 << 1))
#define I2S_DMA2_RX_DEPTH(n) ((uint32_t) ((n & 0x1F) << 8))
#define I2S_DMA2_TX_DEPTH(n) ((uint32_t) ((n & 0x1F) << 16))





#define I2S_IRQ_RX_ENABLE ((uint32_t) (1))
#define I2S_IRQ_TX_ENABLE ((uint32_t) (1 << 1))
#define I2S_IRQ_RX_DEPTH(n) ((uint32_t) ((n & 0x0F) << 8))
#define I2S_IRQ_RX_DEPTH_MASK ((uint32_t) ((0x0F) << 8))
#define I2S_IRQ_TX_DEPTH(n) ((uint32_t) ((n & 0x0F) << 16))
#define I2S_IRQ_TX_DEPTH_MASK ((uint32_t) ((0x0F) << 16))




#define I2S_TXRATE_Y_DIVIDER(n) ((uint32_t) (n & 0xFF))
#define I2S_TXRATE_X_DIVIDER(n) ((uint32_t) ((n & 0xFF) << 8))
#define I2S_RXRATE_Y_DIVIDER(n) ((uint32_t) (n & 0xFF))
#define I2S_RXRATE_X_DIVIDER(n) ((uint32_t) ((n & 0xFF) << 8))




#define I2S_TXBITRATE(n) ((uint32_t) (n & 0x3F))
#define I2S_RXBITRATE(n) ((uint32_t) (n & 0x3F))




#define I2S_TXMODE_CLKSEL(n) ((uint32_t) (n & 0x03))
#define I2S_TXMODE_4PIN_ENABLE ((uint32_t) (1 << 2))
#define I2S_TXMODE_MCENA ((uint32_t) (1 << 3))
#define I2S_RXMODE_CLKSEL(n) ((uint32_t) (n & 0x03))
#define I2S_RXMODE_4PIN_ENABLE ((uint32_t) (1 << 2))
#define I2S_RXMODE_MCENA ((uint32_t) (1 << 3))




typedef struct {
 uint32_t SampleRate;
 uint8_t ChannelNumber;
 uint8_t WordWidth;
} I2S_AUDIO_FORMAT_T;






void Chip_I2S_Init(LPC_I2S_T *pI2S);







void Chip_I2S_DeInit(LPC_I2S_T *pI2S);
# 244 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_Send(LPC_I2S_T *pI2S, uint32_t data)
{
 pI2S->TXFIFO = data;


}







static inline uint32_t Chip_I2S_Receive(LPC_I2S_T *pI2S)
{
 return pI2S->RXFIFO;
}






static inline void Chip_I2S_TxStart(LPC_I2S_T *pI2S)
{
 pI2S->DAO &= ~(((uint32_t) (1 << 4)) | ((uint32_t) (1 << 3)) | ((uint32_t) (1 << 15)));
}






static inline void Chip_I2S_RxStart(LPC_I2S_T *pI2S)
{
 pI2S->DAI &= ~(((uint32_t) (1 << 4)) | ((uint32_t) (1 << 3)));
}






static inline void Chip_I2S_TxPause(LPC_I2S_T *pI2S)
{
 pI2S->DAO |= ((uint32_t) (1 << 3));
}






static inline void Chip_I2S_RxPause(LPC_I2S_T *pI2S)
{
 pI2S->DAI |= ((uint32_t) (1 << 3));
}







static inline void Chip_I2S_EnableMute(LPC_I2S_T *pI2S)
{
 pI2S->DAO |= ((uint32_t) (1 << 15));
}






static inline void Chip_I2S_DisableMute(LPC_I2S_T *pI2S)
{
 pI2S->DAO &= ~((uint32_t) (1 << 15));
}







static inline void Chip_I2S_TxStop(LPC_I2S_T *pI2S)
{
 pI2S->DAO &= ~((uint32_t) (1 << 15));
 pI2S->DAO |= ((uint32_t) (1 << 3)) | ((uint32_t) (1 << 4));
}







static inline void Chip_I2S_RxStop(LPC_I2S_T *pI2S)
{
 pI2S->DAI |= ((uint32_t) (1 << 3)) | ((uint32_t) (1 << 4));
}
# 358 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_TxModeConfig(LPC_I2S_T *pI2S,
           uint32_t clksel,
           uint32_t fpin,
           uint32_t mcena)
{
 pI2S->TXMODE = clksel | fpin | mcena;
}
# 378 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_RxModeConfig(LPC_I2S_T *pI2S,
           uint32_t clksel,
           uint32_t fpin,
           uint32_t mcena)
{
 pI2S->RXMODE = clksel | fpin | mcena;
}






static inline uint8_t Chip_I2S_GetTxLevel(LPC_I2S_T *pI2S)
{
 return (pI2S->STATE >> 16) & 0xF;
}






static inline uint8_t Chip_I2S_GetRxLevel(LPC_I2S_T *pI2S)
{
 return (pI2S->STATE >> 8) & 0xF;
}
# 414 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_SetTxBitRate(LPC_I2S_T *pI2S, uint32_t div)
{
 pI2S->TXBITRATE = div;
}
# 427 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_SetRxBitRate(LPC_I2S_T *pI2S, uint32_t div)
{
 pI2S->RXBITRATE = div;
}
# 446 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_SetTxXYDivider(LPC_I2S_T *pI2S, uint8_t xDiv, uint8_t yDiv)
{
 pI2S->TXRATE = yDiv | (xDiv << 8);
}
# 465 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
static inline void Chip_I2S_SetRxXYDivider(LPC_I2S_T *pI2S, uint8_t xDiv, uint8_t yDiv)
{
 pI2S->RXRATE = yDiv | (xDiv << 8);
}







Status Chip_I2S_TxConfig(LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *format);







Status Chip_I2S_RxConfig(LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *format);
# 493 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
void Chip_I2S_Int_TxCmd(LPC_I2S_T *pI2S, FunctionalState newState, uint8_t depth);
# 502 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
void Chip_I2S_Int_RxCmd(LPC_I2S_T *pI2S, FunctionalState newState, uint8_t depth);
# 514 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
void Chip_I2S_DMA_TxCmd(LPC_I2S_T *pI2S, I2S_DMA_CHANNEL_T dmaNum, FunctionalState newState, uint8_t depth);
# 526 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/i2s_17xx_40xx.h"
void Chip_I2S_DMA_RxCmd(LPC_I2S_T *pI2S, I2S_DMA_CHANNEL_T dmaNum, FunctionalState newState, uint8_t depth);
# 174 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/mcpwm_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/mcpwm_17xx_40xx.h"
#define __MCPWM_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/mcpwm_17xx_40xx.h"
typedef struct {
 volatile const uint32_t CON;
 volatile uint32_t CON_SET;
 volatile uint32_t CON_CLR;
 volatile const uint32_t CAPCON;
 volatile uint32_t CAPCON_SET;
 volatile uint32_t CAPCON_CLR;
 volatile uint32_t TC[3];
 volatile uint32_t LIM[3];
 volatile uint32_t MAT[3];
 volatile uint32_t DT;
 volatile uint32_t CCP;
 volatile const uint32_t CAP[3];
 volatile const uint32_t INTEN;
 volatile uint32_t INTEN_SET;
 volatile uint32_t INTEN_CLR;
 volatile const uint32_t CNTCON;
 volatile uint32_t CNTCON_SET;
 volatile uint32_t CNTCON_CLR;
 volatile const uint32_t INTF;
 volatile uint32_t INTF_SET;
 volatile uint32_t INTF_CLR;
 volatile uint32_t CAP_CLR;
} LPC_MCPWM_T;
# 175 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
#define __PMU_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
typedef struct {
 volatile uint32_t PCON;
} LPC_PMU_T;




typedef enum CHIP_PMU_MCUPOWER {
 PMU_MCU_SLEEP = 0,
 PMU_MCU_DEEP_SLEEP,
 PMU_MCU_POWER_DOWN,
 PMU_MCU_DEEP_PWRDOWN
} CHIP_PMU_MCUPOWER_T;




#define PMU_PCON_PM0_FLAG (1 << 0)
#define PMU_PCON_PM1_FLAG (1 << 1)
#define PMU_PCON_BODRPM_FLAG (1 << 2)
#define PMU_PCON_BOGD_FLAG (1 << 3)
#define PMU_PCON_BORD_FLAG (1 << 4)
#define PMU_PCON_SMFLAG (1 << 8)
#define PMU_PCON_DSFLAG (1 << 9)
#define PMU_PCON_PDFLAG (1 << 10)
#define PMU_PCON_DPDFLAG (1 << 11)
# 81 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
void Chip_PMU_SleepState(LPC_PMU_T *pPMU);
# 92 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
void Chip_PMU_DeepSleepState(LPC_PMU_T *pPMU);
# 104 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
void Chip_PMU_PowerDownState(LPC_PMU_T *pPMU);
# 117 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/pmu_17xx_40xx.h"
void Chip_PMU_DeepPowerDownState(LPC_PMU_T *pPMU);







void Chip_PMU_Sleep(LPC_PMU_T *pPMU, CHIP_PMU_MCUPOWER_T SleepMode);
# 176 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/qei_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/qei_17xx_40xx.h"
#define __QEI_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/qei_17xx_40xx.h"
typedef struct {
 volatile uint32_t CON;
 volatile const uint32_t STAT;
 volatile uint32_t CONF;
 volatile const uint32_t POS;
 volatile uint32_t MAXPOS;
 volatile uint32_t CMPOS0;
 volatile uint32_t CMPOS1;
 volatile uint32_t CMPOS2;
 volatile const uint32_t INXCNT;
 volatile uint32_t INXCMP0;
 volatile uint32_t LOAD;
 volatile const uint32_t TIME;
 volatile const uint32_t VEL;
 volatile const uint32_t CAP;
 volatile uint32_t VELCOMP;
 volatile uint32_t FILTERPHA;
 volatile uint32_t FILTERPHB;
 volatile uint32_t FILTERINX;
 volatile uint32_t WINDOW;
 volatile uint32_t INXCMP1;
 volatile uint32_t INXCMP2;
 volatile const uint32_t RESERVED0[993];
 volatile uint32_t IEC;
 volatile uint32_t IES;
 volatile const uint32_t INTSTAT;
 volatile const uint32_t IE;
 volatile uint32_t CLR;
 volatile uint32_t SET;
} LPC_QEI_T;
# 177 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ritimer_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ritimer_17xx_40xx.h"
#define __RITIMER_17XX_40XX_H_ 
# 49 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ritimer_17xx_40xx.h"
typedef struct {
 volatile uint32_t COMPVAL;
 volatile uint32_t MASK;
 volatile uint32_t CTRL;
 volatile uint32_t COUNTER;






} LPC_RITIMER_T;
# 70 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ritimer_17xx_40xx.h"
#define RIT_CTRL_INT ((uint32_t) (1))

#define RIT_CTRL_ENCLR ((uint32_t) _BIT(1))

#define RIT_CTRL_ENBR ((uint32_t) _BIT(2))

#define RIT_CTRL_TEN ((uint32_t) _BIT(3))






void Chip_RIT_Init(LPC_RITIMER_T *pRITimer);






void Chip_RIT_DeInit(LPC_RITIMER_T *pRITimer);






static inline void Chip_RIT_Enable(LPC_RITIMER_T *pRITimer)
{
 pRITimer->CTRL |= ((uint32_t) (1 << (3)));
}






static inline void Chip_RIT_Disable(LPC_RITIMER_T *pRITimer)
{
 pRITimer->CTRL &= ~((uint32_t) (1 << (3)));
}






static inline void Chip_RIT_TimerDebugEnable(LPC_RITIMER_T *pRITimer)
{
 pRITimer->CTRL |= ((uint32_t) (1 << (2)));
}






static inline void Chip_RIT_TimerDebugDisable(LPC_RITIMER_T *pRITimer)
{
 pRITimer->CTRL &= ~((uint32_t) (1 << (2)));
}






IntStatus Chip_RIT_GetIntStatus(LPC_RITIMER_T *pRITimer);







static inline void Chip_RIT_SetCOMPVAL(LPC_RITIMER_T *pRITimer, uint32_t val)
{
 pRITimer->COMPVAL = val;
}







static inline void Chip_RIT_EnableCTRL(LPC_RITIMER_T *pRITimer, uint32_t val)
{
 pRITimer->CTRL |= val;
}






static inline void Chip_RIT_ClearInt(LPC_RITIMER_T *pRITimer)
{
 pRITimer->CTRL |= ((uint32_t) (1));
}






static inline uint32_t Chip_RIT_GetCounter(LPC_RITIMER_T *pRITimer)
{
 return pRITimer->COUNTER;
}







void Chip_RIT_SetTimerInterval(LPC_RITIMER_T *pRITimer, uint32_t time_interval);
# 178 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
#define __RTC_17XX_40XX_H_ 
# 51 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
typedef enum {
 RTC_TIMETYPE_SECOND,
 RTC_TIMETYPE_MINUTE,
 RTC_TIMETYPE_HOUR,
 RTC_TIMETYPE_DAYOFMONTH,
 RTC_TIMETYPE_DAYOFWEEK,
 RTC_TIMETYPE_DAYOFYEAR,
 RTC_TIMETYPE_MONTH,
 RTC_TIMETYPE_YEAR,
 RTC_TIMETYPE_LAST
} RTC_TIMEINDEX_T;
# 78 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
typedef struct {
 volatile uint32_t ILR;
 volatile const uint32_t RESERVED0;
 volatile uint32_t CCR;
 volatile uint32_t CIIR;
 volatile uint32_t AMR;
 volatile const uint32_t CTIME[3];
 volatile uint32_t TIME[RTC_TIMETYPE_LAST];
 volatile uint32_t CALIBRATION;
 volatile uint32_t GPREG[5];
 volatile uint32_t RTC_AUXEN;
 volatile uint32_t RTC_AUX;
 volatile uint32_t ALRM[RTC_TIMETYPE_LAST];
# 100 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
} LPC_RTC_T;




typedef struct {
 volatile uint32_t REGFILE[5];
} LPC_REGFILE_T;





#define RTC_ILR_BITMASK ((0x00000003))

#define RTC_IRL_RTCCIF ((1 << 0))

#define RTC_IRL_RTCALF ((1 << 1))





#define RTC_CCR_BITMASK ((0x00000013))

#define RTC_CCR_CLKEN ((1 << 0))

#define RTC_CCR_CTCRST ((1 << 1))

#define RTC_CCR_CCALEN ((1 << 4))





#define RTC_AMR_CIIR_IMSEC ((1 << 0))

#define RTC_AMR_CIIR_IMMIN ((1 << 1))

#define RTC_AMR_CIIR_IMHOUR ((1 << 2))

#define RTC_AMR_CIIR_IMDOM ((1 << 3))

#define RTC_AMR_CIIR_IMDOW ((1 << 4))

#define RTC_AMR_CIIR_IMDOY ((1 << 5))

#define RTC_AMR_CIIR_IMMON ((1 << 6))

#define RTC_AMR_CIIR_IMYEAR ((1 << 7))

#define RTC_AMR_CIIR_BITMASK ((0xFF))





#define RTC_AUX_RTC_OSCF ((1 << 4))
# 167 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
#define RTC_AUXEN_RTC_OSCFEN ((1 << 4))




#define RTC_CTIME0_SECONDS_MASK ((0x3F))
#define RTC_CTIME0_MINUTES_MASK ((0x3F00))
#define RTC_CTIME0_HOURS_MASK ((0x1F0000))
#define RTC_CTIME0_DOW_MASK ((0x7000000))




#define RTC_CTIME1_DOM_MASK ((0x1F))
#define RTC_CTIME1_MONTH_MASK ((0xF00))
#define RTC_CTIME1_YEAR_MASK ((0xFFF0000))




#define RTC_CTIME2_DOY_MASK ((0xFFF))





#define RTC_SEC_MASK (0x0000003F)

#define RTC_MIN_MASK (0x0000003F)

#define RTC_HOUR_MASK (0x0000001F)

#define RTC_DOM_MASK (0x0000001F)

#define RTC_DOW_MASK (0x00000007)

#define RTC_DOY_MASK (0x000001FF)

#define RTC_MONTH_MASK (0x0000000F)

#define RTC_YEAR_MASK (0x00000FFF)

#define RTC_SECOND_MAX 59
#define RTC_MINUTE_MAX 59
#define RTC_HOUR_MAX 23
#define RTC_MONTH_MIN 1
#define RTC_MONTH_MAX 12
#define RTC_DAYOFMONTH_MIN 1
#define RTC_DAYOFMONTH_MAX 31
#define RTC_DAYOFWEEK_MAX 6
#define RTC_DAYOFYEAR_MIN 1
#define RTC_DAYOFYEAR_MAX 366
#define RTC_YEAR_MAX 4095





#define RTC_CALIBRATION_CALVAL_MASK ((0x1FFFF))

#define RTC_CALIBRATION_LIBDIR ((1 << 17))

#define RTC_CALIBRATION_MAX ((0x20000))

#define RTC_CALIB_DIR_FORWARD ((uint8_t) (0))
#define RTC_CALIB_DIR_BACKWARD ((uint8_t) (1))
# 313 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
typedef enum {
 RTC_INT_COUNTER_INCREASE = ((1 << 0)),
 RTC_INT_ALARM = ((1 << 1))
} RTC_INT_OPT_T;

typedef struct {
 uint32_t time[RTC_TIMETYPE_LAST];
} RTC_TIME_T;






void Chip_RTC_ResetClockTickCounter(LPC_RTC_T *pRTC);
# 337 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
void Chip_RTC_Enable(LPC_RTC_T *pRTC, FunctionalState NewState);
# 346 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
void Chip_RTC_CntIncrIntConfig(LPC_RTC_T *pRTC, uint32_t cntrMask, FunctionalState NewState);
# 355 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
void Chip_RTC_AlarmIntConfig(LPC_RTC_T *pRTC, uint32_t alarmMask, FunctionalState NewState);
# 364 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline void Chip_RTC_SetTime(LPC_RTC_T *pRTC, RTC_TIMEINDEX_T Timetype, uint32_t TimeValue)
{
 pRTC->TIME[Timetype] = TimeValue;
}







static inline uint32_t Chip_RTC_GetTime(LPC_RTC_T *pRTC, RTC_TIMEINDEX_T Timetype)
{
 return pRTC->TIME[Timetype];
}







void Chip_RTC_SetFullTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime);







void Chip_RTC_GetFullTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime);
# 403 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline void Chip_RTC_SetAlarmTime(LPC_RTC_T *pRTC, RTC_TIMEINDEX_T Timetype, uint32_t ALValue)
{
 pRTC->ALRM[Timetype] = ALValue;
}







static inline uint32_t Chip_RTC_GetAlarmTime(LPC_RTC_T *pRTC, RTC_TIMEINDEX_T Timetype)
{
 return pRTC->ALRM[Timetype];
}







void Chip_RTC_SetFullAlarmTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime);







void Chip_RTC_GetFullAlarmTime(LPC_RTC_T *pRTC, RTC_TIME_T *pFullTime);
# 446 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline void Chip_REGFILE_Write(LPC_REGFILE_T *pRegFile, uint8_t index, uint32_t value)
{
 pRegFile->REGFILE[index] = value;
}
# 461 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline uint32_t Chip_REGFILE_Read(LPC_REGFILE_T *pRegFile, uint8_t index)
{
 return pRegFile->REGFILE[index];
}
# 474 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
void Chip_RTC_CalibCounterCmd(LPC_RTC_T *pRTC, FunctionalState NewState);
# 485 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline void Chip_RTC_CalibConfig(LPC_RTC_T *pRTC, uint32_t CalibValue, uint8_t CalibDir)
{
 pRTC->CALIBRATION = ((CalibValue - 1) & ((0x1FFFF)))
      | ((CalibDir == ((uint8_t) (1))) ? ((1 << 17)) : 0);
}
# 499 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline void Chip_RTC_ClearIntPending(LPC_RTC_T *pRTC, uint32_t IntType)
{
 pRTC->ILR = IntType;
}
# 512 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
static inline IntStatus Chip_RTC_GetIntPending(LPC_RTC_T *pRTC, uint32_t IntType)
{
 return (pRTC->ILR & IntType) ? SET : RESET;
}
# 629 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/rtc_17xx_40xx.h"
void Chip_RTC_Init(LPC_RTC_T *pRTC);






void Chip_RTC_DeInit(LPC_RTC_T *pRTC);
# 179 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
#define __SPI_17XX_40XX_H_ 
# 49 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
typedef struct {
 volatile uint32_t CR;
 volatile const uint32_t SR;
 volatile uint32_t DR;
 volatile uint32_t CCR;
 volatile const uint32_t RESERVED0[3];
 volatile uint32_t INT;
} LPC_SPI_T;





#define SPI_CR_BITMASK ((uint32_t) 0xFFC)

#define SPI_CR_BIT_EN ((uint32_t) (1 << 2))

#define SPI_CR_BITS_MASK ((uint32_t) 0xF00)

#define SPI_CR_BITS(n) ((uint32_t) ((n << 8) & 0xF00))

#define SPI_CR_CPHA_FIRST ((uint32_t) (0))
#define SPI_CR_CPHA_SECOND ((uint32_t) (1 << 3))

#define SPI_CR_CPOL_LO ((uint32_t) (0))
#define SPI_CR_CPOL_HI ((uint32_t) (1 << 4))

#define SPI_CR_SLAVE_EN ((uint32_t) 0)

#define SPI_CR_MASTER_EN ((uint32_t) (1 << 5))

#define SPI_CR_MSB_FIRST_EN ((uint32_t) 0)

#define SPI_CR_LSB_FIRST_EN ((uint32_t) (1 << 6))

#define SPI_CR_INT_EN ((uint32_t) (1 << 7))





#define SPI_SR_BITMASK ((uint32_t) 0xF8)

#define SPI_SR_ABRT ((uint32_t) (1 << 3))

#define SPI_SR_MODF ((uint32_t) (1 << 4))

#define SPI_SR_ROVR ((uint32_t) (1 << 5))

#define SPI_SR_WCOL ((uint32_t) (1 << 6))

#define SPI_SR_SPIF ((uint32_t) (1 << 7))

#define SPI_SR_ERROR (SPI_SR_ABRT | SPI_SR_MODF | SPI_SR_ROVR | SPI_SR_WCOL)




#define SPI_TCR_TEST(n) ((uint32_t) ((n & 0x3F) << 1))





#define SPI_INT_SPIF ((uint32_t) (1 << 0))





#define SPI_DR_DATA(n) ((uint32_t) ((n) & 0xFFFF))


typedef enum {
 SPI_MODE_MASTER = ((uint32_t) (1 << 5)),
 SPI_MODE_SLAVE = ((uint32_t) 0),
} SPI_MODE_T;


typedef enum {
 SPI_CLOCK_CPHA0_CPOL0 = ((uint32_t) (0)) | ((uint32_t) (0)),
 SPI_CLOCK_CPHA0_CPOL1 = ((uint32_t) (1 << 4)) | ((uint32_t) (0)),
 SPI_CLOCK_CPHA1_CPOL0 = ((uint32_t) (0)) | ((uint32_t) (1 << 3)),
 SPI_CLOCK_CPHA1_CPOL1 = ((uint32_t) (1 << 4)) | ((uint32_t) (1 << 3)),
 SPI_CLOCK_MODE0 = SPI_CLOCK_CPHA0_CPOL0,
 SPI_CLOCK_MODE1 = SPI_CLOCK_CPHA1_CPOL0,
 SPI_CLOCK_MODE2 = SPI_CLOCK_CPHA0_CPOL1,
 SPI_CLOCK_MODE3 = SPI_CLOCK_CPHA1_CPOL1,
} SPI_CLOCK_MODE_T;


typedef enum {
 SPI_DATA_MSB_FIRST = ((uint32_t) 0),
 SPI_DATA_LSB_FIRST = ((uint32_t) (1 << 6)),
} SPI_DATA_ORDER_T;




typedef enum {
 SPI_BITS_8 = ((uint32_t) ((8 << 8) & 0xF00)),
 SPI_BITS_9 = ((uint32_t) ((9 << 8) & 0xF00)),
 SPI_BITS_10 = ((uint32_t) ((10 << 8) & 0xF00)),
 SPI_BITS_11 = ((uint32_t) ((11 << 8) & 0xF00)),
 SPI_BITS_12 = ((uint32_t) ((12 << 8) & 0xF00)),
 SPI_BITS_13 = ((uint32_t) ((13 << 8) & 0xF00)),
 SPI_BITS_14 = ((uint32_t) ((14 << 8) & 0xF00)),
 SPI_BITS_15 = ((uint32_t) ((15 << 8) & 0xF00)),
 SPI_BITS_16 = ((uint32_t) ((16 << 8) & 0xF00)),
} SPI_BITS_T;


typedef void (*SPI_CALLBACK_T)(void);



typedef struct {
 SPI_BITS_T bits;
 SPI_CLOCK_MODE_T clockMode;
 SPI_DATA_ORDER_T dataOrder;
} SPI_CONFIG_FORMAT_T;




typedef struct {
 uint8_t *pTxData;
 uint8_t *pRxData;
 uint32_t cnt;
 uint32_t length;
 SPI_CALLBACK_T fnBefFrame;
 SPI_CALLBACK_T fnAftFrame;
 SPI_CALLBACK_T fnBefTransfer;
 SPI_CALLBACK_T fnAftTransfer;
} SPI_DATA_SETUP_T;





static inline uint32_t Chip_SPI_GetStatus(LPC_SPI_T *pSPI)
{
 return pSPI->SR;
}







static inline void Chip_SPI_SendFrame(LPC_SPI_T *pSPI, uint16_t data)
{
 pSPI->DR = ((uint32_t) ((data) & 0xFFFF));
}






static inline uint16_t Chip_SPI_ReceiveFrame(LPC_SPI_T *pSPI)
{
 return ((uint32_t) ((pSPI->DR) & 0xFFFF));
}
# 223 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
static inline void Chip_SPI_SetClockCounter(LPC_SPI_T *pSPI, uint32_t counter)
{
 pSPI->CCR = counter;
}







static inline void Chip_SPI_SetFormat(LPC_SPI_T *pSPI, SPI_CONFIG_FORMAT_T *format)
{
 pSPI->CR = (pSPI->CR & (~0xF1C)) | ((uint32_t) (1 << 2)) | format->bits | format->clockMode | format->dataOrder;
}






static inline SPI_BITS_T Chip_SPI_GetDataSize(LPC_SPI_T *pSPI)
{
 return (pSPI->CR & ((uint32_t) (1 << 2))) ? ((SPI_BITS_T) (pSPI->CR & ((uint32_t) 0xF00))) : SPI_BITS_8;
}






static inline SPI_CLOCK_MODE_T Chip_SPI_GetClockMode(LPC_SPI_T *pSPI)
{
 return (SPI_CLOCK_MODE_T) (pSPI->CR & (3 << 3));
}






static inline SPI_MODE_T Chip_SPI_GetMode(LPC_SPI_T *pSPI)
{
 return (SPI_MODE_T) (pSPI->CR & (1 << 5));
}







static inline void Chip_SPI_SetMode(LPC_SPI_T *pSPI, SPI_MODE_T mode)
{
 pSPI->CR = (pSPI->CR & (~(1 << 5))) | mode;
}







void Chip_SPI_SetBitRate(LPC_SPI_T *pSPI, uint32_t bitRate);






static inline void Chip_SPI_Int_Enable(LPC_SPI_T *pSPI)
{
 pSPI->CR |= ((uint32_t) (1 << 7));
}






static inline void Chip_SPI_Int_Disable(LPC_SPI_T *pSPI)
{
 pSPI->CR &= ~((uint32_t) (1 << 7));
}






static inline uint32_t Chip_SPI_Int_GetStatus(LPC_SPI_T *pSPI)
{
 return pSPI->INT;
}







static inline void Chip_SPI_Int_ClearStatus(LPC_SPI_T *pSPI, uint32_t mask)
{
 pSPI->INT = mask;
}






void Chip_SPI_Init(LPC_SPI_T *pSPI);







void Chip_SPI_DeInit(LPC_SPI_T *pSPI);






void Chip_SPI_Int_FlushData(LPC_SPI_T *pSPI);
# 358 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
Status Chip_SPI_Int_RWFrames8Bits(LPC_SPI_T *pSPI, SPI_DATA_SETUP_T *xf_setup);
# 367 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
Status Chip_SPI_Int_RWFrames16Bits(LPC_SPI_T *pSPI, SPI_DATA_SETUP_T *xf_setup);
# 380 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
uint32_t Chip_SPI_RWFrames_Blocking(LPC_SPI_T *pSPI, SPI_DATA_SETUP_T *pXfSetup);
# 392 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
uint32_t Chip_SPI_WriteFrames_Blocking(LPC_SPI_T *pSPI, uint8_t *buffer, uint32_t buffer_len);
# 404 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/spi_17xx_40xx.h"
uint32_t Chip_SPI_ReadFrames_Blocking(LPC_SPI_T *pSPI, uint8_t *buffer, uint32_t buffer_len);
# 180 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
#define __SSP_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
typedef struct {
 volatile uint32_t CR0;
 volatile uint32_t CR1;
 volatile uint32_t DR;
 volatile const uint32_t SR;
 volatile uint32_t CPSR;
 volatile uint32_t IMSC;
 volatile const uint32_t RIS;
 volatile const uint32_t MIS;
 volatile uint32_t ICR;
 volatile uint32_t DMACR;
} LPC_SSP_T;






#define SSP_CR0_DSS(n) ((uint32_t) ((n) & 0xF))

#define SSP_CR0_FRF_SPI ((uint32_t) (0 << 4))

#define SSP_CR0_FRF_TI ((uint32_t) (1 << 4))

#define SSP_CR0_FRF_MICROWIRE ((uint32_t) (2 << 4))


#define SSP_CR0_CPOL_LO ((uint32_t) (0))
#define SSP_CR0_CPOL_HI ((uint32_t) (1 << 6))


#define SSP_CR0_CPHA_FIRST ((uint32_t) (0))
#define SSP_CR0_CPHA_SECOND ((uint32_t) (1 << 7))


#define SSP_CR0_SCR(n) ((uint32_t) ((n & 0xFF) << 8))

#define SSP_CR0_BITMASK ((uint32_t) (0xFFFF))

#define SSP_CR0_BITMASK ((uint32_t) (0xFFFF))


#define SSP_CR0_SCR(n) ((uint32_t) ((n & 0xFF) << 8))






#define SSP_CR1_LBM_EN ((uint32_t) (1 << 0))

#define SSP_CR1_SSP_EN ((uint32_t) (1 << 1))

#define SSP_CR1_SLAVE_EN ((uint32_t) (1 << 2))
#define SSP_CR1_MASTER_EN ((uint32_t) (0))


#define SSP_CR1_SO_DISABLE ((uint32_t) (1 << 3))

#define SSP_CR1_BITMASK ((uint32_t) (0x0F))


#define SSP_CPSR_BITMASK ((uint32_t) (0xFF))





#define SSP_DR_BITMASK(n) ((n) & 0xFFFF)






#define SSP_SR_BITMASK ((uint32_t) (0x1F))


#define SSP_ICR_BITMASK ((uint32_t) (0x03))




typedef enum _SSP_STATUS {
 SSP_STAT_TFE = ((uint32_t)(1 << 0)),
 SSP_STAT_TNF = ((uint32_t)(1 << 1)),
 SSP_STAT_RNE = ((uint32_t)(1 << 2)),
 SSP_STAT_RFF = ((uint32_t)(1 << 3)),
 SSP_STAT_BSY = ((uint32_t)(1 << 4)),
} SSP_STATUS_T;




typedef enum _SSP_INTMASK {
 SSP_RORIM = ((uint32_t)(1 << 0)),
 SSP_RTIM = ((uint32_t)(1 << 1)),
 SSP_RXIM = ((uint32_t)(1 << 2)),
 SSP_TXIM = ((uint32_t)(1 << 3)),
 SSP_INT_MASK_BITMASK = ((uint32_t)(0xF)),
} SSP_INTMASK_T;




typedef enum _SSP_MASKINTSTATUS {
 SSP_RORMIS = ((uint32_t)(1 << 0)),
 SSP_RTMIS = ((uint32_t)(1 << 1)),
 SSP_RXMIS = ((uint32_t)(1 << 2)),
 SSP_TXMIS = ((uint32_t)(1 << 3)),
 SSP_MASK_INT_STAT_BITMASK = ((uint32_t)(0xF)),
} SSP_MASKINTSTATUS_T;




typedef enum _SSP_RAWINTSTATUS {
 SSP_RORRIS = ((uint32_t)(1 << 0)),
 SSP_RTRIS = ((uint32_t)(1 << 1)),
 SSP_RXRIS = ((uint32_t)(1 << 2)),
 SSP_TXRIS = ((uint32_t)(1 << 3)),
 SSP_RAW_INT_STAT_BITMASK = ((uint32_t)(0xF)),
} SSP_RAWINTSTATUS_T;

typedef enum _SSP_INTCLEAR {
 SSP_RORIC = 0x0,
 SSP_RTIC = 0x1,
 SSP_INT_CLEAR_BITMASK = 0x3,
} SSP_INTCLEAR_T;

typedef enum _SSP_DMA {
 SSP_DMA_RX = (1u),
 SSP_DMA_TX = (1u << 1),
 SSP_DMA_BITMASK = ((uint32_t)(0x3)),
} SSP_DMA_T;




typedef enum CHIP_SSP_CLOCK_FORMAT {
 SSP_CLOCK_CPHA0_CPOL0 = (0 << 6),
 SSP_CLOCK_CPHA0_CPOL1 = (1u << 6),
 SSP_CLOCK_CPHA1_CPOL0 = (2u << 6),
 SSP_CLOCK_CPHA1_CPOL1 = (3u << 6),
 SSP_CLOCK_MODE0 = SSP_CLOCK_CPHA0_CPOL0,
 SSP_CLOCK_MODE1 = SSP_CLOCK_CPHA1_CPOL0,
 SSP_CLOCK_MODE2 = SSP_CLOCK_CPHA0_CPOL1,
 SSP_CLOCK_MODE3 = SSP_CLOCK_CPHA1_CPOL1,
} CHIP_SSP_CLOCK_MODE_T;




typedef enum CHIP_SSP_FRAME_FORMAT {
 SSP_FRAMEFORMAT_SPI = (0 << 4),
 CHIP_SSP_FRAME_FORMAT_TI = (1u << 4),
 SSP_FRAMEFORMAT_MICROWIRE = (2u << 4),
} CHIP_SSP_FRAME_FORMAT_T;




typedef enum CHIP_SSP_BITS {
 SSP_BITS_4 = (3u << 0),
 SSP_BITS_5 = (4u << 0),
 SSP_BITS_6 = (5u << 0),
 SSP_BITS_7 = (6u << 0),
 SSP_BITS_8 = (7u << 0),
 SSP_BITS_9 = (8u << 0),
 SSP_BITS_10 = (9u << 0),
 SSP_BITS_11 = (10u << 0),
 SSP_BITS_12 = (11u << 0),
 SSP_BITS_13 = (12u << 0),
 SSP_BITS_14 = (13u << 0),
 SSP_BITS_15 = (14u << 0),
 SSP_BITS_16 = (15u << 0),
} CHIP_SSP_BITS_T;




typedef struct SSP_ConfigFormat {
 CHIP_SSP_BITS_T bits;
 CHIP_SSP_CLOCK_MODE_T clockMode;
 CHIP_SSP_FRAME_FORMAT_T frameFormat;
} SSP_ConfigFormat;






static inline void Chip_SSP_Enable(LPC_SSP_T *pSSP)
{
 pSSP->CR1 |= ((uint32_t) (1 << 1));
}






static inline void Chip_SSP_Disable(LPC_SSP_T *pSSP)
{
 pSSP->CR1 &= (~((uint32_t) (1 << 1))) & ((uint32_t) (0x0F));
}
# 261 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline void Chip_SSP_EnableLoopBack(LPC_SSP_T *pSSP)
{
 pSSP->CR1 |= ((uint32_t) (1 << 0));
}
# 273 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline void Chip_SSP_DisableLoopBack(LPC_SSP_T *pSSP)
{
 pSSP->CR1 &= (~((uint32_t) (1 << 0))) & ((uint32_t) (0x0F));
}
# 289 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline FlagStatus Chip_SSP_GetStatus(LPC_SSP_T *pSSP, SSP_STATUS_T Stat)
{
 return (pSSP->SR & Stat) ? SET : RESET;
}







static inline uint32_t Chip_SSP_GetIntStatus(LPC_SSP_T *pSSP)
{
 return pSSP->MIS;
}
# 316 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline IntStatus Chip_SSP_GetRawIntStatus(LPC_SSP_T *pSSP, SSP_RAWINTSTATUS_T RawInt)
{
 return (pSSP->RIS & RawInt) ? SET : RESET;
}







static inline uint8_t Chip_SSP_GetDataSize(LPC_SSP_T *pSSP)
{
 return ((uint32_t) ((pSSP->CR0) & 0xF));
}
# 341 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline void Chip_SSP_ClearIntPending(LPC_SSP_T *pSSP, SSP_INTCLEAR_T IntClear)
{
 pSSP->ICR = IntClear;
}






static inline void Chip_SSP_Int_Enable(LPC_SSP_T *pSSP)
{
 pSSP->IMSC |= SSP_TXIM;
}






static inline void Chip_SSP_Int_Disable(LPC_SSP_T *pSSP)
{
 pSSP->IMSC &= (~SSP_TXIM);
}






static inline uint16_t Chip_SSP_ReceiveFrame(LPC_SSP_T *pSSP)
{
 return (uint16_t) (((pSSP->DR) & 0xFFFF));
}







static inline void Chip_SSP_SendFrame(LPC_SSP_T *pSSP, uint16_t tx_data)
{
 pSSP->DR = ((tx_data) & 0xFFFF);
}
# 395 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale);
# 413 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline void Chip_SSP_SetFormat(LPC_SSP_T *pSSP, uint32_t bits, uint32_t frameFormat, uint32_t clockMode)
{
 pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
}
# 426 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
static inline void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
 pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
}






static inline void Chip_SSP_DMA_Enable(LPC_SSP_T *pSSP)
{
 pSSP->DMACR |= SSP_DMA_BITMASK;
}






static inline void Chip_SSP_DMA_Disable(LPC_SSP_T *pSSP)
{
 pSSP->DMACR &= ~SSP_DMA_BITMASK;
}




typedef enum CHIP_SSP_MODE {
 SSP_MODE_MASTER = (0 << 2),
 SSP_MODE_SLAVE = (1u << 2),
} CHIP_SSP_MODE_T;




typedef struct {
 uint8_t port;
 uint8_t pin;
} SPI_Address_t;




typedef struct {
 void *tx_data;
 uint32_t tx_cnt;
 void *rx_data;
 uint32_t rx_cnt;
 uint32_t length;
} Chip_SSP_DATA_SETUP_T;



#define SSP_CPHA_FIRST SSP_CR0_CPHA_FIRST
#define SSP_CPHA_SECOND SSP_CR0_CPHA_SECOND
# 490 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
#define SSP_CPOL_HI SSP_CR0_CPOL_LO
#define SSP_CPOL_LO SSP_CR0_CPOL_HI


#define SSP_SLAVE_MODE SSP_CR1_SLAVE_EN
#define SSP_MASTER_MODE SSP_CR1_MASTER_EN






void Chip_SSP_Int_FlushData(LPC_SSP_T *pSSP);
# 511 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
Status Chip_SSP_Int_RWFrames8Bits(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup);
# 520 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
Status Chip_SSP_Int_RWFrames16Bits(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup);
# 533 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
uint32_t Chip_SSP_RWFrames_Blocking(LPC_SSP_T *pSSP, Chip_SSP_DATA_SETUP_T *xf_setup);
# 545 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
uint32_t Chip_SSP_WriteFrames_Blocking(LPC_SSP_T *pSSP, uint8_t *buffer, uint32_t buffer_len);
# 557 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
uint32_t Chip_SSP_ReadFrames_Blocking(LPC_SSP_T *pSSP, uint8_t *buffer, uint32_t buffer_len);






void Chip_SSP_Init(LPC_SSP_T *pSSP);







void Chip_SSP_DeInit(LPC_SSP_T *pSSP);







void Chip_SSP_SetMaster(LPC_SSP_T *pSSP, 
# 580 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h" 3 4
                                        _Bool 
# 580 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ssp_17xx_40xx.h"
                                             master);







void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate);
# 181 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
#define __TIMER_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
typedef struct {
 volatile uint32_t IR;
 volatile uint32_t TCR;
 volatile uint32_t TC;
 volatile uint32_t PR;
 volatile uint32_t PC;
 volatile uint32_t MCR;
 volatile uint32_t MR[4];
 volatile uint32_t CCR;
 volatile uint32_t CR[4];
 volatile uint32_t EMR;
 volatile const uint32_t RESERVED0[12];
 volatile uint32_t CTCR;
} LPC_TIMER_T;


#define TIMER_IR_CLR(n) _BIT(n)


#define TIMER_MATCH_INT(n) (_BIT((n) & 0x0F))

#define TIMER_CAP_INT(n) (_BIT((((n) & 0x0F) + 4)))


#define TIMER_ENABLE ((uint32_t) (1 << 0))

#define TIMER_RESET ((uint32_t) (1 << 1))


#define TIMER_INT_ON_MATCH(n) (_BIT(((n) * 3)))

#define TIMER_RESET_ON_MATCH(n) (_BIT((((n) * 3) + 1)))

#define TIMER_STOP_ON_MATCH(n) (_BIT((((n) * 3) + 2)))


#define TIMER_CAP_RISING(n) (_BIT(((n) * 3)))

#define TIMER_CAP_FALLING(n) (_BIT((((n) * 3) + 1)))

#define TIMER_INT_ON_CAP(n) (_BIT((((n) * 3) + 2)))






void Chip_TIMER_Init(LPC_TIMER_T *pTMR);






void Chip_TIMER_DeInit(LPC_TIMER_T *pTMR);
# 111 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline 
# 111 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h" 3 4
             _Bool 
# 111 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
                  Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 return (
# 113 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h" 3 4
        _Bool
# 113 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
            ) ((pTMR->IR & ((1 << ((matchnum) & 0x0F)))) != 0);
}
# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline 
# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h" 3 4
             _Bool 
# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
                  Chip_TIMER_CapturePending(LPC_TIMER_T *pTMR, int8_t capnum)
{
 return (
# 126 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h" 3 4
        _Bool
# 126 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
            ) ((pTMR->IR & ((1 << ((((capnum) & 0x0F) + 4))))) != 0);
}
# 136 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->IR = (1 << (matchnum));
}
# 148 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_ClearCapture(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->IR = (0x10 << capnum);
}







static inline void Chip_TIMER_Enable(LPC_TIMER_T *pTMR)
{
 pTMR->TCR |= ((uint32_t) (1 << 0));
}







static inline void Chip_TIMER_Disable(LPC_TIMER_T *pTMR)
{
 pTMR->TCR &= ~((uint32_t) (1 << 0));
}







static inline uint32_t Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)
{
 return pTMR->TC;
}







static inline uint32_t Chip_TIMER_ReadPrescale(LPC_TIMER_T *pTMR)
{
 return pTMR->PC;
}
# 204 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_PrescaleSet(LPC_TIMER_T *pTMR, uint32_t prescale)
{
 pTMR->PR = prescale;
}
# 217 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)
{
 pTMR->MR[matchnum] = matchval;
}
# 229 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline uint32_t Chip_TIMER_ReadCapture(LPC_TIMER_T *pTMR, int8_t capnum)
{
 return pTMR->CR[capnum];
}






void Chip_TIMER_Reset(LPC_TIMER_T *pTMR);
# 248 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR |= ((1 << (((matchnum) * 3))));
}







static inline void Chip_TIMER_MatchDisableInt(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR &= ~((1 << (((matchnum) * 3))));
}







static inline void Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR |= ((1 << ((((matchnum) * 3) + 1))));
}







static inline void Chip_TIMER_ResetOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR &= ~((1 << ((((matchnum) * 3) + 1))));
}
# 293 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_StopOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR |= ((1 << ((((matchnum) * 3) + 2))));
}
# 305 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_StopOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)
{
 pTMR->MCR &= ~((1 << ((((matchnum) * 3) + 2))));
}
# 318 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_CaptureRisingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR |= ((1 << (((capnum) * 3))));
}
# 331 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_CaptureRisingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR &= ~((1 << (((capnum) * 3))));
}
# 344 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_CaptureFallingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR |= ((1 << ((((capnum) * 3) + 1))));
}
# 357 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_CaptureFallingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR &= ~((1 << ((((capnum) * 3) + 1))));
}
# 370 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_CaptureEnableInt(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR |= ((1 << ((((capnum) * 3) + 2))));
}







static inline void Chip_TIMER_CaptureDisableInt(LPC_TIMER_T *pTMR, int8_t capnum)
{
 pTMR->CCR &= ~((1 << ((((capnum) * 3) + 2))));
}




typedef enum IP_TIMER_PIN_MATCH_STATE {
 TIMER_EXTMATCH_DO_NOTHING = 0,
 TIMER_EXTMATCH_CLEAR = 1,
 TIMER_EXTMATCH_SET = 2,
 TIMER_EXTMATCH_TOGGLE = 3
} TIMER_PIN_MATCH_STATE_T;
# 408 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
void Chip_TIMER_ExtMatchControlSet(LPC_TIMER_T *pTMR, int8_t initial_state,
             TIMER_PIN_MATCH_STATE_T matchState, int8_t matchnum);




typedef enum IP_TIMER_CAP_SRC_STATE {
 TIMER_CAPSRC_RISING_PCLK = 0,
 TIMER_CAPSRC_RISING_CAPN = 1,
 TIMER_CAPSRC_FALLING_CAPN = 2,
 TIMER_CAPSRC_BOTH_CAPN = 3
} TIMER_CAP_SRC_STATE_T;
# 430 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/timer_17xx_40xx.h"
static inline void Chip_TIMER_TIMER_SetCountClockSrc(LPC_TIMER_T *pTMR,
              TIMER_CAP_SRC_STATE_T capSrc,
              int8_t capnum)
{
 pTMR->CTCR = (uint32_t) capSrc | ((uint32_t) capnum) << 2;
}
# 182 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
#define __UART_17XX_40XX_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
#define __RING_BUFFER_H_ 
# 45 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
typedef struct {
 void *data;
 int count;
 int itemSz;
 uint32_t head;
 uint32_t tail;
} RINGBUFF_T;





#define RB_VHEAD(rb) (*(volatile uint32_t *) &(rb)->head)





#define RB_VTAIL(rb) (*(volatile uint32_t *) &(rb)->tail)
# 76 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
int RingBuffer_Init(RINGBUFF_T *RingBuff, void *buffer, int itemSize, int count);






static inline void RingBuffer_Flush(RINGBUFF_T *RingBuff)
{
 RingBuff->head = RingBuff->tail = 0;
}






static inline int RingBuffer_GetSize(RINGBUFF_T *RingBuff)
{
 return RingBuff->count;
}






static inline int RingBuffer_GetCount(RINGBUFF_T *RingBuff)
{
 return (*(volatile uint32_t *) &(RingBuff)->head) - (*(volatile uint32_t *) &(RingBuff)->tail);
}






static inline int RingBuffer_GetFree(RINGBUFF_T *RingBuff)
{
 return RingBuff->count - RingBuffer_GetCount(RingBuff);
}






static inline int RingBuffer_IsFull(RINGBUFF_T *RingBuff)
{
 return (RingBuffer_GetCount(RingBuff) >= RingBuff->count);
}






static inline int RingBuffer_IsEmpty(RINGBUFF_T *RingBuff)
{
 return (*(volatile uint32_t *) &(RingBuff)->head) == (*(volatile uint32_t *) &(RingBuff)->tail);
}
# 147 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
int RingBuffer_Insert(RINGBUFF_T *RingBuff, const void *data);
# 159 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
int RingBuffer_InsertMult(RINGBUFF_T *RingBuff, const void *data, int num);
# 170 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
int RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data);
# 181 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/ring_buffer.h"
int RingBuffer_PopMult(RINGBUFF_T *RingBuff, void *data, int num);
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h" 2
# 49 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
typedef struct {

 union {
  volatile uint32_t DLL;
  volatile uint32_t THR;
  volatile const uint32_t RBR;
 };

 union {
  volatile uint32_t IER;
  volatile uint32_t DLM;
 };

 union {
  volatile uint32_t FCR;
  volatile const uint32_t IIR;
 };

 volatile uint32_t LCR;
 volatile uint32_t MCR;
 volatile const uint32_t LSR;
 volatile const uint32_t MSR;
 volatile uint32_t SCR;
 volatile uint32_t ACR;
 volatile uint32_t ICR;
 volatile uint32_t FDR;
 volatile uint32_t OSR;
 volatile uint32_t TER1;
 uint32_t RESERVED0[3];
    volatile uint32_t HDEN;
 volatile const uint32_t RESERVED1[1];
 volatile uint32_t SCICTRL;

 volatile uint32_t RS485CTRL;
 volatile uint32_t RS485ADRMATCH;
 volatile uint32_t RS485DLY;

 union {
  volatile uint32_t SYNCCTRL;
  volatile const uint32_t FIFOLVL;
 };

 volatile uint32_t TER2;
} LPC_USART_T;





#define UART_RBR_MASKBIT (0xFF)




#define UART_LOAD_DLL(div) ((div) & 0xFF)
#define UART_DLL_MASKBIT (0xFF)




#define UART_LOAD_DLM(div) (((div) >> 8) & 0xFF)
#define UART_DLM_MASKBIT (0xFF)




#define UART_IER_RBRINT (1 << 0)
#define UART_IER_THREINT (1 << 1)
#define UART_IER_RLSINT (1 << 2)
#define UART_IER_MSINT (1 << 3)
#define UART_IER_CTSINT (1 << 7)
#define UART_IER_ABEOINT (1 << 8)
#define UART_IER_ABTOINT (1 << 9)
#define UART_IER_BITMASK (0x307)
#define UART1_IER_BITMASK (0x30F)
#define UART2_IER_BITMASK (0x38F)




#define UART_IIR_INTSTAT_PEND (1 << 0)
#define UART_IIR_FIFO_EN (3 << 6)
#define UART_IIR_ABEO_INT (1 << 8)
#define UART_IIR_ABTO_INT (1 << 9)
#define UART_IIR_BITMASK (0x3CF)


#define UART_IIR_INTID_MASK (7 << 1)
#define UART_IIR_INTID_RLS (3 << 1)
#define UART_IIR_INTID_RDA (2 << 1)
#define UART_IIR_INTID_CTI (6 << 1)
#define UART_IIR_INTID_THRE (1 << 1)
#define UART_IIR_INTID_MODEM (0 << 1)




#define UART_FCR_FIFO_EN (1 << 0)
#define UART_FCR_RX_RS (1 << 1)
#define UART_FCR_TX_RS (1 << 2)
#define UART_FCR_DMAMODE_SEL (1 << 3)
#define UART_FCR_BITMASK (0xCF)

#define UART_TX_FIFO_SIZE (16)


#define UART_FCR_TRG_LEV0 (0)
#define UART_FCR_TRG_LEV1 (1 << 6)
#define UART_FCR_TRG_LEV2 (2 << 6)
#define UART_FCR_TRG_LEV3 (3 << 6)





#define UART_LCR_WLEN_MASK (3 << 0)
#define UART_LCR_WLEN5 (0 << 0)
#define UART_LCR_WLEN6 (1 << 0)
#define UART_LCR_WLEN7 (2 << 0)
#define UART_LCR_WLEN8 (3 << 0)


#define UART_LCR_SBS_MASK (1 << 2)
#define UART_LCR_SBS_1BIT (0 << 2)
#define UART_LCR_SBS_2BIT (1 << 2)


#define UART_LCR_PARITY_EN (1 << 3)
#define UART_LCR_PARITY_DIS (0 << 3)
#define UART_LCR_PARITY_ODD (0 << 4)
#define UART_LCR_PARITY_EVEN (1 << 4)
#define UART_LCR_PARITY_F_1 (2 << 4)
#define UART_LCR_PARITY_F_0 (3 << 4)
#define UART_LCR_BREAK_EN (1 << 6)
#define UART_LCR_DLAB_EN (1 << 7)
#define UART_LCR_BITMASK (0xFF)




#define UART_MCR_DTR_CTRL (1 << 0)
#define UART_MCR_RTS_CTRL (1 << 1)
#define UART_MCR_LOOPB_EN (1 << 4)
#define UART_MCR_AUTO_RTS_EN (1 << 6)
#define UART_MCR_AUTO_CTS_EN (1 << 7)
#define UART_MCR_BITMASK (0xD3)




#define UART_LSR_RDR (1 << 0)
#define UART_LSR_OE (1 << 1)
#define UART_LSR_PE (1 << 2)
#define UART_LSR_FE (1 << 3)
#define UART_LSR_BI (1 << 4)
#define UART_LSR_THRE (1 << 5)
#define UART_LSR_TEMT (1 << 6)
#define UART_LSR_RXFE (1 << 7)
#define UART_LSR_TXFE (1 << 8)
#define UART_LSR_BITMASK (0xFF)
#define UART1_LSR_BITMASK (0x1FF)




#define UART_MSR_DELTA_CTS (1 << 0)
#define UART_MSR_DELTA_DSR (1 << 1)
#define UART_MSR_LO2HI_RI (1 << 2)
#define UART_MSR_DELTA_DCD (1 << 3)
#define UART_MSR_CTS (1 << 4)
#define UART_MSR_DSR (1 << 5)
#define UART_MSR_RI (1 << 6)
#define UART_MSR_DCD (1 << 7)
#define UART_MSR_BITMASK (0xFF)




#define UART_ACR_START (1 << 0)
#define UART_ACR_MODE (1 << 1)
#define UART_ACR_AUTO_RESTART (1 << 2)
#define UART_ACR_ABEOINT_CLR (1 << 8)
#define UART_ACR_ABTOINT_CLR (1 << 9)
#define UART_ACR_BITMASK (0x307)




#define UART_ACR_MODE0 (0)
#define UART_ACR_MODE1 (1)




#define UART_RS485CTRL_NMM_EN (1 << 0)
#define UART_RS485CTRL_RX_DIS (1 << 1)
#define UART_RS485CTRL_AADEN (1 << 2)
#define UART_RS485CTRL_SEL_DTR (1 << 3)

#define UART_RS485CTRL_DCTRL_EN (1 << 4)
#define UART_RS485CTRL_OINV_1 (1 << 5)


#define UART_RS485CTRL_BITMASK (0x3F)




#define UART_ICR_IRDAEN (1 << 0)
#define UART_ICR_IRDAINV (1 << 1)
#define UART_ICR_FIXPULSE_EN (1 << 2)
#define UART_ICR_PULSEDIV(n) ((n & 0x07) << 3)
#define UART_ICR_BITMASK (0x3F)




#define UART_HDEN_HDEN ((1 << 0))




#define UART_SCICTRL_SCIEN (1 << 0)
#define UART_SCICTRL_NACKDIS (1 << 1)
#define UART_SCICTRL_PROTSEL_T1 (1 << 2)
#define UART_SCICTRL_TXRETRY(n) ((n & 0x07) << 5)
#define UART_SCICTRL_GUARDTIME(n) ((n & 0xFF) << 8)




#define UART_FDR_DIVADDVAL(n) (n & 0x0F)
#define UART_FDR_MULVAL(n) ((n << 4) & 0xF0)
#define UART_FDR_BITMASK (0xFF)




#define UART_TER1_TXEN (1 << 7)
#define UART_TER2_TXEN (1 << 0)




#define UART_SYNCCTRL_SYNC (1 << 0)
#define UART_SYNCCTRL_CSRC_MASTER (1 << 1)
#define UART_SYNCCTRL_FES (1 << 2)
#define UART_SYNCCTRL_TSBYPASS (1 << 3)
#define UART_SYNCCTRL_CSCEN (1 << 4)
#define UART_SYNCCTRL_STARTSTOPDISABLE (1 << 5)
#define UART_SYNCCTRL_CCCLR (1 << 6)
# 309 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)
{
 pUART->THR = (uint32_t) data;
}
# 322 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint8_t Chip_UART_ReadByte(LPC_USART_T *pUART)
{
 return (uint8_t) (pUART->RBR & (0xFF));
}
# 337 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)
{
 pUART->IER |= intMask;
}
# 352 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)
{
 pUART->IER &= ~intMask;
}
# 365 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint32_t Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)
{
 return pUART->IER;
}






static inline uint32_t Chip_UART_ReadIntIDReg(LPC_USART_T *pUART)
{
 return pUART->IIR;
}
# 390 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
 pUART->FCR = fcr;
}
# 405 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
 pUART->LCR = config;
}






static inline void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
 pUART->LCR |= (1 << 7);
}






static inline void Chip_UART_DisableDivisorAccess(LPC_USART_T *pUART)
{
 pUART->LCR &= ~(1 << 7);
}
# 440 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
 pUART->DLL = (uint32_t) dll;
 pUART->DLM = (uint32_t) dlm;
}
# 454 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint32_t Chip_UART_ReadModemControl(LPC_USART_T *pUART)
{
 return pUART->MCR;
}
# 467 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetModemControl(LPC_USART_T *pUART, uint32_t mcr)
{
 pUART->MCR |= mcr;
}
# 480 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_ClearModemControl(LPC_USART_T *pUART, uint32_t mcr)
{
 pUART->MCR &= ~mcr;
}
# 492 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
 return pUART->LSR;
}
# 504 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint32_t Chip_UART_ReadModemStatus(LPC_USART_T *pUART)
{
 return pUART->MSR;
}







static inline void Chip_UART_SetScratch(LPC_USART_T *pUART, uint8_t data)
{
 pUART->SCR = (uint32_t) data;
}






static inline uint8_t Chip_UART_ReadScratch(LPC_USART_T *pUART)
{
 return (uint8_t) (pUART->SCR & 0xFF);
}
# 538 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)
{
 pUART->ACR |= acr;
}
# 551 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_ClearAutoBaudReg(LPC_USART_T *pUART, uint32_t acr)
{
 pUART->ACR &= ~acr;
}
# 564 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
 pUART->RS485CTRL |= ctrl;
}
# 577 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_ClearRS485Flags(LPC_USART_T *pUART, uint32_t ctrl)
{
 pUART->RS485CTRL &= ~ctrl;
}







static inline void Chip_UART_SetRS485Addr(LPC_USART_T *pUART, uint8_t addr)
{
 pUART->RS485ADRMATCH = (uint32_t) addr;
}






static inline uint8_t Chip_UART_GetRS485Addr(LPC_USART_T *pUART)
{
 return (uint8_t) (pUART->RS485ADRMATCH & 0xFF);
}
# 611 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline void Chip_UART_SetRS485Delay(LPC_USART_T *pUART, uint8_t dly)
{
 pUART->RS485DLY = (uint32_t) dly;
}
# 623 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
static inline uint8_t Chip_UART_GetRS485Delay(LPC_USART_T *pUART)
{
 return (uint8_t) (pUART->RS485DLY & 0xFF);
}






void Chip_UART_Init(LPC_USART_T *pUART);






void Chip_UART_DeInit(LPC_USART_T *pUART);






void Chip_UART_TXEnable(LPC_USART_T *pUART);






void Chip_UART_TXDisable(LPC_USART_T *pUART);






FlagStatus Chip_UART_CheckBusy(LPC_USART_T *pUART);
# 674 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
int Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes);
# 686 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
int Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes);







uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate);







uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baudrate);
# 713 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
int Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int numBytes);
# 725 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
int Chip_UART_ReadBlocking(LPC_USART_T *pUART, void *data, int numBytes);
# 736 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
void Chip_UART_RXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB);
# 747 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
void Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB);
# 760 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
uint32_t Chip_UART_SendRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, const void *data, int bytes);
# 773 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
int Chip_UART_ReadRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, void *data, int bytes);
# 785 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
void Chip_UART_IRQRBHandler(LPC_USART_T *pUART, RINGBUFF_T *pRXRB, RINGBUFF_T *pTXRB);






FlagStatus Chip_UART_GetABEOStatus(LPC_USART_T *pUART);
# 803 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
void Chip_UART_ABCmd(LPC_USART_T *pUART, uint32_t mode, 
# 803 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h" 3 4
                                                       _Bool 
# 803 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/uart_17xx_40xx.h"
                                                            autorestart,
        FunctionalState NewState);
# 183 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/usb_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/usb_17xx_40xx.h"
#define __USB_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/usb_17xx_40xx.h"
typedef struct {
 volatile const uint32_t Revision;
 volatile uint32_t Control;
 volatile uint32_t CommandStatus;
 volatile uint32_t InterruptStatus;
 volatile uint32_t InterruptEnable;
 volatile uint32_t InterruptDisable;
 volatile uint32_t HCCA;
 volatile const uint32_t PeriodCurrentED;
 volatile uint32_t ControlHeadED;
 volatile uint32_t ControlCurrentED;
 volatile uint32_t BulkHeadED;
 volatile uint32_t BulkCurrentED;
 volatile const uint32_t DoneHead;
 volatile uint32_t FmInterval;
 volatile const uint32_t FmRemaining;
 volatile const uint32_t FmNumber;
 volatile uint32_t PeriodicStart;
 volatile uint32_t LSTreshold;
 volatile uint32_t RhDescriptorA;
 volatile uint32_t RhDescriptorB;
 volatile uint32_t RhStatus;
 volatile uint32_t RhPortStatus1;
 volatile uint32_t RhPortStatus2;
 uint32_t RESERVED0[40];
 volatile const uint32_t Module_ID;

 volatile const uint32_t IntSt;
 volatile uint32_t IntEn;
 volatile uint32_t IntSet;
 volatile uint32_t IntClr;
 volatile uint32_t StCtrl;
 volatile uint32_t Tmr;
 uint32_t RESERVED1[58];

 volatile const uint32_t DevIntSt;
 volatile uint32_t DevIntEn;
 volatile uint32_t DevIntClr;
 volatile uint32_t DevIntSet;

 volatile uint32_t CmdCode;
 volatile const uint32_t CmdData;

 volatile const uint32_t RxData;
 volatile uint32_t TxData;
 volatile const uint32_t RxPLen;
 volatile uint32_t TxPLen;
 volatile uint32_t Ctrl;
 volatile uint32_t DevIntPri;

 volatile const uint32_t EpIntSt;
 volatile uint32_t EpIntEn;
 volatile uint32_t EpIntClr;
 volatile uint32_t EpIntSet;
 volatile uint32_t EpIntPri;

 volatile uint32_t ReEp;
 volatile uint32_t EpInd;
 volatile uint32_t MaxPSize;

 volatile const uint32_t DMARSt;
 volatile uint32_t DMARClr;
 volatile uint32_t DMARSet;
 uint32_t RESERVED2[9];
 volatile uint32_t UDCAH;
 volatile const uint32_t EpDMASt;
 volatile uint32_t EpDMAEn;
 volatile uint32_t EpDMADis;
 volatile const uint32_t DMAIntSt;
 volatile uint32_t DMAIntEn;
 uint32_t RESERVED3[2];
 volatile const uint32_t EoTIntSt;
 volatile uint32_t EoTIntClr;
 volatile uint32_t EoTIntSet;
 volatile const uint32_t NDDRIntSt;
 volatile uint32_t NDDRIntClr;
 volatile uint32_t NDDRIntSet;
 volatile const uint32_t SysErrIntSt;
 volatile uint32_t SysErrIntClr;
 volatile uint32_t SysErrIntSet;
 uint32_t RESERVED4[15];

 union {
  volatile const uint32_t I2C_RX;
  volatile uint32_t I2C_TX;
 };

 volatile uint32_t I2C_STS;
 volatile uint32_t I2C_CTL;
 volatile uint32_t I2C_CLKHI;
 volatile uint32_t I2C_CLKLO;
 uint32_t RESERVED5[824];

 union {
  volatile uint32_t USBClkCtrl;
  volatile uint32_t OTGClkCtrl;
 };

 union {
  volatile const uint32_t USBClkSt;
  volatile const uint32_t OTGClkSt;
 };

} LPC_USB_T;
# 184 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
#define __WWDT_17XX_40XX_H_ 
# 49 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
#define WATCHDOG_CLKSEL_SUPPORT 



#define WDT_OSC (500000 / 4)




typedef struct {
 volatile uint32_t MOD;
 volatile uint32_t TC;
 volatile uint32_t FEED;
 volatile const uint32_t TV;

 volatile uint32_t CLKSEL;







} LPC_WWDT_T;





#define WWDT_WDMOD_BITMASK ((uint32_t) 0x1F)

#define WWDT_WDMOD_WDEN ((uint32_t) (1 << 0))

#define WWDT_WDMOD_WDRESET ((uint32_t) (1 << 1))

#define WWDT_WDMOD_WDTOF ((uint32_t) (1 << 2))

#define WWDT_WDMOD_WDINT ((uint32_t) (1 << 3))
# 97 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
void Chip_WWDT_Init(LPC_WWDT_T *pWWDT);






static inline void Chip_WWDT_DeInit(LPC_WWDT_T *pWWDT) {}







static inline void Chip_WWDT_SetTimeOut(LPC_WWDT_T *pWWDT, uint32_t timeout)
{
 pWWDT->TC = timeout;
}
# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
static inline void Chip_WWDT_Feed(LPC_WWDT_T *pWWDT)
{
 pWWDT->FEED = 0xAA;
 pWWDT->FEED = 0x55;
}
# 171 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
static inline void Chip_WWDT_SetOption(LPC_WWDT_T *pWWDT, uint32_t options)
{
 pWWDT->MOD |= options;
}
# 185 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
static inline void Chip_WWDT_UnsetOption(LPC_WWDT_T *pWWDT, uint32_t options)
{
 pWWDT->MOD &= (~options) & ((uint32_t) 0x1F);
}






static inline void Chip_WWDT_Start(LPC_WWDT_T *pWWDT)
{
 Chip_WWDT_SetOption(pWWDT, ((uint32_t) (1 << 0)));
 Chip_WWDT_Feed(pWWDT);
}






static inline uint32_t Chip_WWDT_GetStatus(LPC_WWDT_T *pWWDT)
{
 return pWWDT->MOD;
}
# 219 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/wwdt_17xx_40xx.h"
void Chip_WWDT_ClearStatusFlag(LPC_WWDT_T *pWWDT, uint32_t status);






static inline uint32_t Chip_WWDT_GetCurrentCount(LPC_WWDT_T *pWWDT)
{
 return pWWDT->TV;
}






#define WWDT_CLKSEL_BITMASK ((uint32_t) 0x10000003)

#define WWDT_CLKSEL_SOURCE(n) ((uint32_t) (n & 0x03))

#define WWDT_CLKSEL_LOCK ((uint32_t) (1 << 31))




typedef enum {
 WWDT_CLKSRC_IRC = ((uint32_t) (0 & 0x03)),

 WWDT_CLKSRC_WATCHDOG_PCLK = ((uint32_t) (1 & 0x03)),
 WWDT_CLKSRC_RTC_CLK = ((uint32_t) (2 & 0x03)),



} CHIP_WWDT_CLK_SRC_T;







static inline void Chip_WWDT_SelClockSource(LPC_WWDT_T *pWWDT, CHIP_WWDT_CLK_SRC_T wdtClkSrc)
{
 pWWDT->CLKSEL = wdtClkSrc & ((uint32_t) 0x10000003);
}
# 185 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
#define __FMC_17XX_40XX_H_ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
typedef struct {
 volatile const uint32_t RESERVED1[8];
 volatile uint32_t FMSSTART;
 volatile uint32_t FMSSTOP;
 volatile const uint32_t RESERVED3;
 volatile const uint32_t FMSW[4];
 volatile const uint32_t RESERVED4[1001];
 volatile const uint32_t FMSTAT;
 volatile const uint32_t RESERVED5;
 volatile uint32_t FMSTATCLR;
} LPC_FMC_T;


#define FMC_FLASHSIG_BUSY (1UL << 17)


#define FMC_FLASHSIG_STAT (1 << 2)
# 75 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
static inline void Chip_FMC_ComputeSignature(uint32_t start, uint32_t stop)
{
 ((LPC_FMC_T *) 0x40084000)->FMSSTART = (start >> 4);
 ((LPC_FMC_T *) 0x40084000)->FMSTATCLR = (1 << 2);
 ((LPC_FMC_T *) 0x40084000)->FMSSTOP = (stop >> 4) | (1UL << 17);
}
# 92 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
static inline void Chip_FMC_ComputeSignatureBlocks(uint32_t start, uint32_t blocks)
{
 Chip_FMC_ComputeSignature(start, (start + (blocks * 16)));
}





static inline void Chip_FMC_ClearSignatureBusy(void)
{
 ((LPC_FMC_T *) 0x40084000)->FMSTATCLR = (1 << 2);
}





static inline 
# 110 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h" 3 4
             _Bool 
# 110 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
                  Chip_FMC_IsSignatureBusy(void)
{
 return (
# 112 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h" 3 4
        _Bool
# 112 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/fmc_17xx_40xx.h"
            ) ((((LPC_FMC_T *) 0x40084000)->FMSTAT & (1 << 2)) == 0);
}






static inline uint32_t Chip_FMC_GetSignature(int index)
{
 return ((LPC_FMC_T *) 0x40084000)->FMSW[index];
}
# 186 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/romapi_17xx_40xx.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/romapi_17xx_40xx.h"
#define __ROMAPI_17XX40XX_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
#define __IAP_H_ 
# 45 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
#define IAP_PREWRRITE_CMD 50
#define IAP_WRISECTOR_CMD 51
#define IAP_ERSSECTOR_CMD 52
#define IAP_BLANK_CHECK_SECTOR_CMD 53
#define IAP_REPID_CMD 54
#define IAP_READ_BOOT_CODE_CMD 55
#define IAP_COMPARE_CMD 56
#define IAP_REINVOKE_ISP_CMD 57
#define IAP_READ_UID_CMD 58
#define IAP_ERASE_PAGE_CMD 59
#define IAP_EEPROM_WRITE 61
#define IAP_EEPROM_READ 62


#define IAP_CMD_SUCCESS 0
#define IAP_INVALID_COMMAND 1
#define IAP_SRC_ADDR_ERROR 2
#define IAP_DST_ADDR_ERROR 3
#define IAP_SRC_ADDR_NOT_MAPPED 4
#define IAP_DST_ADDR_NOT_MAPPED 5
#define IAP_COUNT_ERROR 6
#define IAP_INVALID_SECTOR 7
#define IAP_SECTOR_NOT_BLANK 8
#define IAP_SECTOR_NOT_PREPARED 9
#define IAP_COMPARE_ERROR 10
#define IAP_BUSY 11
#define IAP_PARAM_ERROR 12
#define IAP_ADDR_ERROR 13
#define IAP_ADDR_NOT_MAPPED 14
#define IAP_CMD_LOCKED 15
#define IAP_INVALID_CODE 16
#define IAP_INVALID_BAUD_RATE 17
#define IAP_INVALID_STOP_BIT 18
#define IAP_CRP_ENABLED 19


typedef void (*IAP_ENTRY_T)(unsigned int[5], unsigned int[4]);
# 92 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_PreSectorForReadWrite(uint32_t strSector, uint32_t endSector);
# 103 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_CopyRamToFlash(uint32_t dstAdd, uint32_t *srcAdd, uint32_t byteswrt);
# 112 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_EraseSector(uint32_t strSector, uint32_t endSector);
# 125 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_BlankCheckSector(uint32_t strSector, uint32_t endSector);





uint32_t Chip_IAP_ReadPID(void);





uint8_t Chip_IAP_ReadBootCode(void);
# 148 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_Compare(uint32_t dstAdd, uint32_t srcAdd, uint32_t bytescmp);





uint8_t Chip_IAP_ReinvokeISP(void);





uint32_t Chip_IAP_ReadUID(void);
# 174 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/iap.h"
uint8_t Chip_IAP_ErasePage(uint32_t strPage, uint32_t endPage);
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/romapi_17xx_40xx.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/error.h" 1
# 38 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/error.h"
#define __LPC_ERROR_H__ 
# 47 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/error.h"
typedef enum {
                    LPC_OK = 0,
                    ERR_FAILED = -1,
                    ERR_TIME_OUT = -2,
                    ERR_BUSY = -3,


 ERR_ISP_BASE = 0x00000000,
                ERR_ISP_INVALID_COMMAND = ERR_ISP_BASE + 1,
                ERR_ISP_SRC_ADDR_ERROR,
                ERR_ISP_DST_ADDR_ERROR,
                ERR_ISP_SRC_ADDR_NOT_MAPPED,
                ERR_ISP_DST_ADDR_NOT_MAPPED,
                ERR_ISP_COUNT_ERROR,
                ERR_ISP_INVALID_SECTOR,
                ERR_ISP_SECTOR_NOT_BLANK,
                ERR_ISP_SECTOR_NOT_PREPARED_FOR_WRITE_OPERATION,
                ERR_ISP_COMPARE_ERROR,
                ERR_ISP_BUSY,
                ERR_ISP_PARAM_ERROR,
                ERR_ISP_ADDR_ERROR,
                ERR_ISP_ADDR_NOT_MAPPED,
                ERR_ISP_CMD_LOCKED,
                ERR_ISP_INVALID_CODE,
                ERR_ISP_INVALID_BAUD_RATE,
                ERR_ISP_INVALID_STOP_BIT,
                ERR_ISP_CODE_READ_PROTECTION_ENABLED,


 ERR_API_BASE = 0x00010000,
                    ERR_API_INVALID_PARAMS = ERR_API_BASE + 1,
                    ERR_API_INVALID_PARAM1,
                    ERR_API_INVALID_PARAM2,
                    ERR_API_INVALID_PARAM3,
                    ERR_API_MOD_INIT,


 ERR_SPIFI_BASE = 0x00020000,
                ERR_SPIFI_DEVICE_ERROR = ERR_SPIFI_BASE + 1,
                ERR_SPIFI_INTERNAL_ERROR,
                ERR_SPIFI_TIMEOUT,
                ERR_SPIFI_OPERAND_ERROR,
                ERR_SPIFI_STATUS_PROBLEM,
                ERR_SPIFI_UNKNOWN_EXT,
                ERR_SPIFI_UNKNOWN_ID,
                ERR_SPIFI_UNKNOWN_TYPE,
                ERR_SPIFI_UNKNOWN_MFG,


 ERR_SEC_BASE = 0x00030000,
                ERR_SEC_AES_WRONG_CMD = ERR_SEC_BASE + 1,
                ERR_SEC_AES_NOT_SUPPORTED,
                ERR_SEC_AES_KEY_ALREADY_PROGRAMMED,


 ERR_USBD_BASE = 0x00040000,
                    ERR_USBD_INVALID_REQ = ERR_USBD_BASE + 1,
                    ERR_USBD_UNHANDLED,
                    ERR_USBD_STALL,
                    ERR_USBD_SEND_ZLP,
                    ERR_USBD_SEND_DATA,
                    ERR_USBD_BAD_DESC,
                    ERR_USBD_BAD_CFG_DESC,
                    ERR_USBD_BAD_INTF_DESC,
                    ERR_USBD_BAD_EP_DESC,
                    ERR_USBD_BAD_MEM_BUF,
                    ERR_USBD_TOO_MANY_CLASS_HDLR,


 ERR_CGU_BASE = 0x00050000,
                ERR_CGU_NOT_IMPL = ERR_CGU_BASE + 1,
                ERR_CGU_INVALID_PARAM,
                ERR_CGU_INVALID_SLICE,
                ERR_CGU_OUTPUT_GEN,
                ERR_CGU_DIV_SRC,
                ERR_CGU_DIV_VAL,
                ERR_CGU_SRC,


 ERR_I2C_BASE = 0x00060000,
                ERR_I2C_NAK = ERR_I2C_BASE + 1,
                ERR_I2C_BUFFER_OVERFLOW,
                ERR_I2C_BYTE_COUNT_ERR,
                ERR_I2C_LOSS_OF_ARBRITRATION,
                ERR_I2C_SLAVE_NOT_ADDRESSED,
                ERR_I2C_LOSS_OF_ARBRITRATION_NAK_BIT,
                ERR_I2C_GENERAL_FAILURE,
                ERR_I2C_REGS_SET_TO_DEFAULT,
                ERR_I2C_TIMEOUT,
                ERR_I2C_BUFFER_UNDERFLOW,


 ERR_UART_BASE = 0x00080000,
                    ERR_UART_RXD_BUSY = ERR_UART_BASE + 1,
                    ERR_UART_TXD_BUSY,
                    ERR_UART_OVERRUN_FRAME_PARITY_NOISE,
                    ERR_UART_UNDERRUN,
                    ERR_UART_PARAM,

 ERR_DMA_BASE = 0x000D0000,
                ERR_DMA_ERROR_INT = ERR_DMA_BASE + 1,
                ERR_DMA_CHANNEL_NUMBER,
                ERR_DMA_CHANNEL_DISABLED,
                ERR_DMA_BUSY,
                ERR_DMA_NOT_ALIGNMENT,
                ERR_DMA_PING_PONG_EN,
                ERR_DMA_CHANNEL_VALID_PENDING,


 ERR_SPI_BASE = 0x000E0000,
                ERR_SPI_RXOVERRUN=ERR_SPI_BASE+1,
                ERR_SPI_TXUNDERRUN,
                ERR_SPI_SELNASSERT,
                ERR_SPI_SELNDEASSERT,
                ERR_SPI_CLKSTALL,
                ERR_SPI_PARAM,
                ERR_SPI_INVALID_LENGTH,


 ERR_ADC_BASE = 0x000F0000,
                ERR_ADC_OVERRUN = ERR_ADC_BASE + 1,
                ERR_ADC_INVALID_CHANNEL,
                ERR_ADC_INVALID_SEQUENCE,
                ERR_ADC_INVALID_SETUP,
                ERR_ADC_PARAM,
                ERR_ADC_INVALID_LENGTH,
                ERR_ADC_NO_POWER
} ErrorCode_t;





#define COMPILE_TIME_ASSERT(pred) switch (0) { case 0: case pred:; }
# 37 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/romapi_17xx_40xx.h" 2
# 73 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/romapi_17xx_40xx.h"
#define IAP_ENTRY_LOCATION 0X1FFF1FF1




static inline void iap_entry(unsigned int cmd_param[5], unsigned int status_result[4])
{
 ((IAP_ENTRY_T) 0X1FFF1FF1)(cmd_param, status_result);
}
# 187 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip_lpc175x_6x.h" 2
# 140 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/chip.h" 2
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 2
# 58 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h"
#define DEBUG_ENABLE 





#define DEBUG_SEMIHOSTING 







#define BOARD_BB1769R02 

#define USE_RMII 




#define BUTTONS_BUTTON1 0x01
#define BUTTONS_BUTTON2 0x02
#define NO_BUTTON_PRESSED 0x00

#define BUTTONS_BUTTON1_GPIO_PORT_NUM 0
#define BUTTONS_BUTTON1_GPIO_BIT_NUM 18

#define BUTTONS_BUTTON2_GPIO_PORT_NUM 0
#define BUTTONS_BUTTON2_GPIO_BIT_NUM 1



#define LED0_GPIO_PORT_NUM 0
#define LED0_GPIO_BIT_NUM 17
#define LED1_GPIO_PORT_NUM 0
#define LED1_GPIO_BIT_NUM 22
#define LED2_GPIO_PORT_NUM 2
#define LED2_GPIO_BIT_NUM 2
#define LED3_GPIO_PORT_NUM 2
#define LED3_GPIO_BIT_NUM 3
#define LED4_GPIO_PORT_NUM 2
#define LED4_GPIO_BIT_NUM 4
#define LED5_GPIO_PORT_NUM 0
#define LED5_GPIO_BIT_NUM 4
#define LED6_GPIO_PORT_NUM 2
#define LED6_GPIO_BIT_NUM 11
#define LED7_GPIO_PORT_NUM 2
#define LED7_GPIO_BIT_NUM 12

#define RGB_GPIO_PORT_NUM 2
#define RED_GPIO_BIT_NUM 3
#define BLUE_GPIO_BIT_NUM 2
#define GREEN_GPIO_BIT_NUM 4







void Board_UART_Init(uint32_t pUART,uint32_t baud);







void Board_ENET_GetMacADDR(uint8_t *mcaddr);







void Board_SSP_Init(LPC_SSP_T *pSSP);






void Board_SPI_Init(
# 142 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 3 4
                   _Bool 
# 142 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h"
                        isMaster);





void Board_SPI_AssertSSEL(void);





void Board_SPI_DeassertSSEL(void);






void Board_I2C_Init(I2C_ID_T id);
# 172 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h"
static inline void Board_I2C_EnableFastPlus(I2C_ID_T id)
{
 Chip_IOCON_SetI2CPad(((LPC_IOCON_T *) 0x4002C000), I2CPADCFG_FAST_MODE_PLUS);
}






static inline void Board_I2C_DisableFastPlus(I2C_ID_T id)
{
 Chip_IOCON_SetI2CPad(((LPC_IOCON_T *) 0x4002C000), I2CPADCFG_STD_MODE);
}





void Board_Buttons_Init(void);





uint32_t Buttons_GetStatus(uint8_t,uint8_t);







void Serial_CreateStream(void *Stream);







void Board_USBD_Init(uint32_t port);





# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
#define __BOARD_API_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/lpc_types.h" 1
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 2
# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdio.h" 1 3 4
# 9 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdio.h" 3 4
#define __STDIO_H_INCLUDED 







# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 1 3 4
# 18 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdio.h" 2 3 4






# 23 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdio.h" 3 4
typedef __builtin_va_list ___gnuc_va_list;
typedef ___gnuc_va_list __va_list;






typedef struct __FILE_struct FILE;

typedef struct __ftpos_t_struct
{
    unsigned long __lo;





} fpos_t;







#define __IOEOF 0x40
#define __IOERR 0x80

#define _IOFBF 0x100
#define _IOLBF 0x200
#define _IONBF 0x400

#define BUFSIZ (4096)
#define EOF (-1)






#define FOPEN_MAX 8





#define FILENAME_MAX 256






#define L_tmpnam 32






#define SEEK_SET 0
#define SEEK_CUR 1
#define SEEK_END 2

#define TMP_MAX 1000000000






#define _SYS_OPEN 8
# 105 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\stdio.h" 3 4
extern FILE __Ciob[];


#define stdin (&__Ciob[0])

#define stdout (&__Ciob[1])

#define stderr (&__Ciob[2])


extern int remove(const char *filename);
extern int rename(const char *old, const char *new);
extern FILE *tmpfile(void);
extern char *tmpnam(char *s);
extern int fclose(FILE *stream);
extern int fflush(FILE *stream);
extern FILE *fopen(const char * __restrict__ filename,
                   const char * __restrict__ mode);
extern FILE *freopen(const char * __restrict__ filename,
                     const char * __restrict__ mode,
                     FILE * __restrict__ stream);
extern void setbuf(FILE * __restrict__ stream,
                   char * __restrict__ buf);
extern int setvbuf(FILE * __restrict__ stream,
                   char * __restrict__ buf,
                   int mode, size_t size);
extern int fprintf(FILE * __restrict__ stream,
                   const char * __restrict__ format, ...);
extern int fscanf(FILE * __restrict__ stream,
                  const char * __restrict__ format, ...);
extern int printf(const char * __restrict__ format, ...);
extern int scanf(const char * __restrict__ format, ...);
extern int snprintf(char * __restrict__ s, size_t n,
                    const char * __restrict__ format, ...);
extern int sprintf(char * __restrict__ s,
                   const char * __restrict__ format, ...);
extern int sscanf(const char * __restrict__ s,
                  const char * __restrict__ format, ...);
extern int vfprintf(FILE * __restrict__ stream,
                    const char * __restrict__ format, __va_list arg);
extern int vfscanf(FILE * __restrict__ stream,
                   const char * __restrict__ format, __va_list arg);
extern int vprintf(const char * __restrict__ format, __va_list arg);

extern int vsnprintf(char * __restrict__ s, size_t n,
                     const char * __restrict__ format, __va_list arg);
extern int vsprintf(char * __restrict__ s,
                    const char * __restrict__ format, __va_list arg);
extern int fgetc(FILE *stream);
extern char *fgets(char * __restrict__ s, int n,
                   FILE * __restrict__ stream);
extern int fputc(int c, FILE *stream);
extern int fputs(const char * __restrict__ s,
                 FILE * __restrict__ stream);
extern int __filbuf(FILE *);
extern int getc(FILE *stream);
#define getc(p) (--((p)->__icnt) >= 0 ? *((p)->__ptr)++ : __filbuf(p))

extern int getchar(void);
#define getchar() getc(stdin)
extern char *gets(char *s);
extern int putc(int c, FILE *stream);
extern int __flsbuf(int , FILE * );




#define putc(ch,p) (--((p)->__ocnt) >= 0 ? (*((p)->__ptr)++ = (ch)) : __flsbuf(ch,p))

extern int putchar(int c);
#define putchar(ch) putc(ch, stdout)
extern int puts(const char *s);
extern int ungetc(int c, FILE *stream);
extern size_t fread(void * __restrict__ ptr,
                    size_t size, size_t nmemb,
                    FILE * __restrict__ stream);
extern size_t fwrite(const void * __restrict__ ptr,
                     size_t size, size_t nmemb,
                     FILE * __restrict__ stream);
extern int fgetpos(FILE * __restrict__ stream,
                   fpos_t * __restrict__ pos);
extern int fseek(FILE *stream, long int offset, int whence);
extern int fsetpos(FILE *stream, const fpos_t *pos);
extern long int ftell(FILE *stream);
extern void rewind(FILE *stream);
extern void clearerr(FILE *stream);
extern int feof(FILE *stream);
#define feof(stream) ((stream)->__flag & __IOEOF)
extern int ferror(FILE *stream);
#define ferror(stream) ((stream)->__flag & __IOERR)
extern void perror(const char *s);


extern int _fprintf(FILE *fp, const char *fmt, ...);
extern int _printf(const char *fmt, ...);
extern int _sprintf(char *buff, const char *fmt, ...);
extern int _vprintf(const char * __restrict__ format, __va_list arg);
extern int _vfprintf(FILE *p, const char *fmt, __va_list args);
extern int _vsprintf(char *buff, const char *fmt, __va_list args);
extern int _snprintf(char *buff, size_t limit, const char *fmt, ...);
extern int _vsnprintf(char *buff, size_t limit, const char *fmt, __va_list args);


extern int _printf_char(const char *fmt, ...);
extern int printf_char(const char *fmt, ...);

extern int puts_char(const char *s);
# 37 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 2
# 58 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"

# 58 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
void Board_SystemInit(void);







void Board_SetupMuxing(void);






void Board_SetupClocking(void);
# 82 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
void Board_SetupExtMemory(void);





void Board_Init(void);







void Board_UARTPutChar(uint32_t pUART,char ch);





int Board_UARTGetChar(uint32_t pUART);






void Board_UARTPutSTR(uint32_t pUART,char *str);







void Board_LED_Set(uint8_t,uint8_t, 
# 117 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 3 4
                                   _Bool 
# 117 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
                                        State);







# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 3 4
_Bool 
# 124 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
    Board_LED_Test(uint8_t,uint8_t);






void Board_LED_Toggle(uint8_t,uint8_t);





void Board_RGB_Set(uint8_t port, uint8_t bitnum, 
# 137 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h" 3 4
                                                _Bool 
# 137 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board_api.h"
                                                     On);






typedef void (*p_msDelay_func_t)(uint32_t);






#define DEBUGINIT() 
#define DEBUGOUT(...) printf(__VA_ARGS__)
#define DEBUGSTR(str) printf(str)
#define DEBUGIN() (int) EOF
# 220 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h" 1
# 33 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h"
#define __LPC_PHY_H_ 

# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 1
# 36 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h" 2
# 56 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h"
#define PHY_LINK_ERROR (1 << 0)
#define PHY_LINK_BUSY (1 << 1)
#define PHY_LINK_CHANGED (1 << 2)
#define PHY_LINK_CONNECTED (1 << 3)
#define PHY_LINK_SPEED100 (1 << 4)
#define PHY_LINK_FULLDUPLX (1 << 5)







uint32_t lpcPHYStsPoll(void);
# 80 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h"
uint32_t lpc_phy_init(
# 80 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h" 3 4
                     _Bool 
# 80 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/lpc_phy.h"
                          rmii, p_msDelay_func_t pDelayMsFunc);
# 221 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_myboard_1769\\inc/board.h" 2
# 9 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOSConfig.h" 2
# 21 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOSConfig.h"
#define configUSE_PREEMPTION 1
#define configUSE_IDLE_HOOK 1
#define configMAX_PRIORITIES ( 8 )
#define configUSE_TICK_HOOK 0
#define configCPU_CLOCK_HZ ( ( unsigned long ) SystemCoreClock )
#define configTICK_RATE_HZ ( ( portTickType ) 1000 )
#define configMINIMAL_STACK_SIZE ( ( unsigned short ) 128 )

#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 10*1024 ) )



#define configMAX_TASK_NAME_LEN ( 20 )
#define configUSE_TRACE_FACILITY 1
#define configUSE_16_BIT_TICKS 0
#define configIDLE_SHOULD_YIELD 1
#define configUSE_CO_ROUTINES 0
#define configUSE_MUTEXES 1
#define configUSE_TICKLESS_IDLE 0

#define configMAX_CO_ROUTINE_PRIORITIES ( 2 )

#define configUSE_COUNTING_SEMAPHORES 1
#define configUSE_ALTERNATIVE_API 0
#define configCHECK_FOR_STACK_OVERFLOW 0
#define configUSE_RECURSIVE_MUTEXES 1
#define configQUEUE_REGISTRY_SIZE 10
#define configGENERATE_RUN_TIME_STATS 0




#define INCLUDE_vTaskPrioritySet 1
#define INCLUDE_uxTaskPriorityGet 1
#define INCLUDE_vTaskDelete 1
#define INCLUDE_vTaskCleanUpResources 0
#define INCLUDE_vTaskSuspend 1
#define INCLUDE_vTaskDelayUntil 1
#define INCLUDE_vTaskDelay 1
#define INCLUDE_uxTaskGetStackHighWaterMark 1



#define configPRIO_BITS __NVIC_PRIO_BITS







#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY 0x1f





#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5



#define configKERNEL_INTERRUPT_PRIORITY ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )
#define configMAX_SYSCALL_INTERRUPT_PRIORITY ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY << (8 - configPRIO_BITS) )
# 117 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOSConfig.h"
#define vPortSVCHandler SVC_Handler
#define xPortPendSVHandler PendSV_Handler
#define xPortSysTickHandler SysTick_Handler
# 99 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 2


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/projdefs.h" 1
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/projdefs.h"
#define PROJDEFS_H 





typedef void (*TaskFunction_t)( void * );


#define pdMS_TO_TICKS(xTimeInMs) ( ( TickType_t ) ( ( ( TickType_t ) ( xTimeInMs ) * ( TickType_t ) configTICK_RATE_HZ ) / ( TickType_t ) 1000 ) )

#define pdFALSE ( ( BaseType_t ) 0 )
#define pdTRUE ( ( BaseType_t ) 1 )

#define pdPASS ( pdTRUE )
#define pdFAIL ( pdFALSE )
#define errQUEUE_EMPTY ( ( BaseType_t ) 0 )
#define errQUEUE_FULL ( ( BaseType_t ) 0 )


#define errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY ( -1 )
#define errQUEUE_BLOCKED ( -4 )
#define errQUEUE_YIELD ( -5 )



#define configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES 0





#define pdINTEGRITY_CHECK_VALUE 0x5a5a5a5aUL




#define pdFREERTOS_ERRNO_NONE 0
#define pdFREERTOS_ERRNO_ENOENT 2
#define pdFREERTOS_ERRNO_EIO 5
#define pdFREERTOS_ERRNO_ENXIO 6
#define pdFREERTOS_ERRNO_EBADF 9
#define pdFREERTOS_ERRNO_EAGAIN 11
#define pdFREERTOS_ERRNO_EWOULDBLOCK 11
#define pdFREERTOS_ERRNO_ENOMEM 12
#define pdFREERTOS_ERRNO_EACCES 13
#define pdFREERTOS_ERRNO_EFAULT 14
#define pdFREERTOS_ERRNO_EBUSY 16
#define pdFREERTOS_ERRNO_EEXIST 17
#define pdFREERTOS_ERRNO_EXDEV 18
#define pdFREERTOS_ERRNO_ENODEV 19
#define pdFREERTOS_ERRNO_ENOTDIR 20
#define pdFREERTOS_ERRNO_EISDIR 21
#define pdFREERTOS_ERRNO_EINVAL 22
#define pdFREERTOS_ERRNO_ENOSPC 28
#define pdFREERTOS_ERRNO_ESPIPE 29
#define pdFREERTOS_ERRNO_EROFS 30
#define pdFREERTOS_ERRNO_EUNATCH 42
#define pdFREERTOS_ERRNO_EBADE 50
#define pdFREERTOS_ERRNO_EFTYPE 79
#define pdFREERTOS_ERRNO_ENMFILE 89
#define pdFREERTOS_ERRNO_ENOTEMPTY 90
#define pdFREERTOS_ERRNO_ENAMETOOLONG 91
#define pdFREERTOS_ERRNO_EOPNOTSUPP 95
#define pdFREERTOS_ERRNO_ENOBUFS 105
#define pdFREERTOS_ERRNO_ENOPROTOOPT 109
#define pdFREERTOS_ERRNO_EADDRINUSE 112
#define pdFREERTOS_ERRNO_ETIMEDOUT 116
#define pdFREERTOS_ERRNO_EINPROGRESS 119
#define pdFREERTOS_ERRNO_EALREADY 120
#define pdFREERTOS_ERRNO_EADDRNOTAVAIL 125
#define pdFREERTOS_ERRNO_EISCONN 127
#define pdFREERTOS_ERRNO_ENOTCONN 128
#define pdFREERTOS_ERRNO_ENOMEDIUM 135
#define pdFREERTOS_ERRNO_EILSEQ 138
#define pdFREERTOS_ERRNO_ECANCELED 140



#define pdFREERTOS_LITTLE_ENDIAN 0
#define pdFREERTOS_BIG_ENDIAN 1
# 102 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 2


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h" 1
# 75 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
#define PORTABLE_H 
# 87 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/deprecated_definitions.h" 1
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/deprecated_definitions.h"
#define DEPRECATED_DEFINITIONS_H 
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h" 2






# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\src\\portable\\GCC\\ARM_CM3/portmacro.h" 1
# 72 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\src\\portable\\GCC\\ARM_CM3/portmacro.h"
#define PORTMACRO_H 
# 89 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\src\\portable\\GCC\\ARM_CM3/portmacro.h"
#define portCHAR char
#define portFLOAT float
#define portDOUBLE double
#define portLONG long
#define portSHORT short
#define portSTACK_TYPE uint32_t
#define portBASE_TYPE long

typedef uint32_t StackType_t;
typedef long BaseType_t;
typedef unsigned long UBaseType_t;





 typedef uint32_t TickType_t;
#define portMAX_DELAY ( TickType_t ) 0xffffffffUL



#define portTICK_TYPE_IS_ATOMIC 1




#define portSTACK_GROWTH ( -1 )
#define portTICK_PERIOD_MS ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
#define portBYTE_ALIGNMENT 8




extern void vPortYield( void );
#define portNVIC_INT_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000ed04 ) )
#define portNVIC_PENDSVSET_BIT ( 1UL << 28UL )
#define portYIELD() vPortYield()
#define portEND_SWITCHING_ISR(xSwitchRequired) if( xSwitchRequired ) portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT
#define portYIELD_FROM_ISR(x) portEND_SWITCHING_ISR( x )



extern void vPortEnterCritical( void );
extern void vPortExitCritical( void );
extern uint32_t ulPortSetInterruptMask( void );
extern void vPortClearInterruptMask( uint32_t ulNewMaskValue );
#define portSET_INTERRUPT_MASK_FROM_ISR() ulPortSetInterruptMask()
#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) vPortClearInterruptMask(x)
#define portDISABLE_INTERRUPTS() ulPortSetInterruptMask()
#define portENABLE_INTERRUPTS() vPortClearInterruptMask(0)
#define portENTER_CRITICAL() vPortEnterCritical()
#define portEXIT_CRITICAL() vPortExitCritical()





#define portTASK_FUNCTION_PROTO(vFunction,pvParameters) void vFunction( void *pvParameters )
#define portTASK_FUNCTION(vFunction,pvParameters) void vFunction( void *pvParameters )




 extern void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime );
#define portSUPPRESS_TICKS_AND_SLEEP(xExpectedIdleTime) vPortSuppressTicksAndSleep( xExpectedIdleTime )





#define configUSE_PORT_OPTIMISED_TASK_SELECTION 1





 __attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
 {
 uint8_t ucReturn;

  __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  return ucReturn;
 }







#define portRECORD_READY_PRIORITY(uxPriority,uxReadyPriorities) ( uxReadyPriorities ) |= ( 1UL << ( uxPriority ) )
#define portRESET_READY_PRIORITY(uxPriority,uxReadyPriorities) ( uxReadyPriorities ) &= ~( 1UL << ( uxPriority ) )



#define portGET_HIGHEST_PRIORITY(uxTopPriority,uxReadyPriorities) uxTopPriority = ( 31 - ucPortCountLeadingZeros( ( uxReadyPriorities ) ) )
# 196 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\src\\portable\\GCC\\ARM_CM3/portmacro.h"
#define portNOP() 
# 95 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h" 2
# 106 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
#define portBYTE_ALIGNMENT_MASK ( 0x0007 )
# 126 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
#define portNUM_CONFIGURABLE_REGIONS 1






# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/mpu_wrappers.h" 1
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/mpu_wrappers.h"
#define MPU_WRAPPERS_H 
# 169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/mpu_wrappers.h"
#define PRIVILEGED_FUNCTION 
#define PRIVILEGED_DATA 
#define portUSING_MPU_WRAPPERS 0
# 134 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h" 2
# 144 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters ) ;



typedef struct HeapRegion
{
 uint8_t *pucStartAddress;
 size_t xSizeInBytes;
} HeapRegion_t;
# 165 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/portable.h"
void vPortDefineHeapRegions( const HeapRegion_t * const pxHeapRegions ) ;





void *pvPortMalloc( size_t xSize ) ;
void vPortFree( void *pv ) ;
void vPortInitialiseBlocks( void ) ;
size_t xPortGetFreeHeapSize( void ) ;
size_t xPortGetMinimumEverFreeHeapSize( void ) ;





BaseType_t xPortStartScheduler( void ) ;






void vPortEndScheduler( void ) ;
# 105 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h" 2
# 175 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define INCLUDE_xTaskGetIdleTaskHandle 0



#define INCLUDE_xTimerGetTimerDaemonTaskHandle 0



#define INCLUDE_xQueueGetMutexHolder 0



#define INCLUDE_xSemaphoreGetMutexHolder INCLUDE_xQueueGetMutexHolder



#define INCLUDE_pcTaskGetTaskName 0



#define configUSE_APPLICATION_TASK_TAG 0



#define configNUM_THREAD_LOCAL_STORAGE_POINTERS 0







#define INCLUDE_eTaskGetState 0
# 219 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define configUSE_TIMERS 0
# 231 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define portCRITICAL_NESTING_IN_TCB 0
# 247 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define INCLUDE_xTaskResumeFromISR 1



#define INCLUDE_xEventGroupSetBitFromISR 0



#define INCLUDE_xTimerPendFunctionCall 0



#define configASSERT(x) 
#define configASSERT_DEFINED 0
# 283 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define INCLUDE_xTaskGetSchedulerState 0



#define INCLUDE_xTaskGetCurrentTaskHandle 0
# 300 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define portCLEAN_UP_TCB(pxTCB) ( void ) pxTCB



#define portPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending) 



#define portSETUP_TCB(pxTCB) ( void ) pxTCB
# 321 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define portPOINTER_SIZE_TYPE uint32_t






#define traceSTART() 





#define traceEND() 





#define traceTASK_SWITCHED_IN() 





#define traceINCREASE_TICK_COUNT(x) 




#define traceLOW_POWER_IDLE_BEGIN() 




#define traceLOW_POWER_IDLE_END() 





#define traceTASK_SWITCHED_OUT() 
# 371 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define traceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority) 







#define traceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority) 







#define traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue) 







#define traceBLOCKING_ON_QUEUE_SEND(pxQueue) 
# 405 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define traceMOVED_TASK_TO_READY_STATE(pxTCB) 



#define traceQUEUE_CREATE(pxNewQueue) 



#define traceQUEUE_CREATE_FAILED(ucQueueType) 



#define traceCREATE_MUTEX(pxNewQueue) 



#define traceCREATE_MUTEX_FAILED() 



#define traceGIVE_MUTEX_RECURSIVE(pxMutex) 



#define traceGIVE_MUTEX_RECURSIVE_FAILED(pxMutex) 



#define traceTAKE_MUTEX_RECURSIVE(pxMutex) 



#define traceTAKE_MUTEX_RECURSIVE_FAILED(pxMutex) 



#define traceCREATE_COUNTING_SEMAPHORE() 



#define traceCREATE_COUNTING_SEMAPHORE_FAILED() 



#define traceQUEUE_SEND(pxQueue) 



#define traceQUEUE_SEND_FAILED(pxQueue) 



#define traceQUEUE_RECEIVE(pxQueue) 



#define traceQUEUE_PEEK(pxQueue) 



#define traceQUEUE_PEEK_FROM_ISR(pxQueue) 



#define traceQUEUE_RECEIVE_FAILED(pxQueue) 



#define traceQUEUE_SEND_FROM_ISR(pxQueue) 



#define traceQUEUE_SEND_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_RECEIVE_FROM_ISR(pxQueue) 



#define traceQUEUE_RECEIVE_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_PEEK_FROM_ISR_FAILED(pxQueue) 



#define traceQUEUE_DELETE(pxQueue) 



#define traceTASK_CREATE(pxNewTCB) 



#define traceTASK_CREATE_FAILED() 



#define traceTASK_DELETE(pxTaskToDelete) 



#define traceTASK_DELAY_UNTIL() 



#define traceTASK_DELAY() 



#define traceTASK_PRIORITY_SET(pxTask,uxNewPriority) 



#define traceTASK_SUSPEND(pxTaskToSuspend) 



#define traceTASK_RESUME(pxTaskToResume) 



#define traceTASK_RESUME_FROM_ISR(pxTaskToResume) 



#define traceTASK_INCREMENT_TICK(xTickCount) 



#define traceTIMER_CREATE(pxNewTimer) 



#define traceTIMER_CREATE_FAILED() 



#define traceTIMER_COMMAND_SEND(xTimer,xMessageID,xMessageValueValue,xReturn) 



#define traceTIMER_EXPIRED(pxTimer) 



#define traceTIMER_COMMAND_RECEIVED(pxTimer,xMessageID,xMessageValue) 



#define traceMALLOC(pvAddress,uiSize) 



#define traceFREE(pvAddress,uiSize) 



#define traceEVENT_GROUP_CREATE(xEventGroup) 



#define traceEVENT_GROUP_CREATE_FAILED() 



#define traceEVENT_GROUP_SYNC_BLOCK(xEventGroup,uxBitsToSet,uxBitsToWaitFor) 



#define traceEVENT_GROUP_SYNC_END(xEventGroup,uxBitsToSet,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred



#define traceEVENT_GROUP_WAIT_BITS_BLOCK(xEventGroup,uxBitsToWaitFor) 



#define traceEVENT_GROUP_WAIT_BITS_END(xEventGroup,uxBitsToWaitFor,xTimeoutOccurred) ( void ) xTimeoutOccurred



#define traceEVENT_GROUP_CLEAR_BITS(xEventGroup,uxBitsToClear) 



#define traceEVENT_GROUP_CLEAR_BITS_FROM_ISR(xEventGroup,uxBitsToClear) 



#define traceEVENT_GROUP_SET_BITS(xEventGroup,uxBitsToSet) 



#define traceEVENT_GROUP_SET_BITS_FROM_ISR(xEventGroup,uxBitsToSet) 



#define traceEVENT_GROUP_DELETE(xEventGroup) 



#define tracePEND_FUNC_CALL(xFunctionToPend,pvParameter1,ulParameter2,ret) 



#define tracePEND_FUNC_CALL_FROM_ISR(xFunctionToPend,pvParameter1,ulParameter2,ret) 



#define traceQUEUE_REGISTRY_ADD(xQueue,pcQueueName) 



#define traceTASK_NOTIFY_TAKE_BLOCK() 



#define traceTASK_NOTIFY_TAKE() 



#define traceTASK_NOTIFY_WAIT_BLOCK() 



#define traceTASK_NOTIFY_WAIT() 



#define traceTASK_NOTIFY() 



#define traceTASK_NOTIFY_FROM_ISR() 



#define traceTASK_NOTIFY_GIVE_FROM_ISR() 
# 667 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() 



#define configUSE_MALLOC_FAILED_HOOK 0



#define portPRIVILEGE_BIT ( ( UBaseType_t ) 0x00 )



#define portYIELD_WITHIN_API portYIELD



#define pvPortMallocAligned(x,puxStackBuffer) ( ( ( puxStackBuffer ) == NULL ) ? ( pvPortMalloc( ( x ) ) ) : ( puxStackBuffer ) )



#define vPortFreeAligned(pvBlockToFree) vPortFree( pvBlockToFree )







#define configEXPECTED_IDLE_TIME_BEFORE_SLEEP 2
# 707 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define configPRE_SLEEP_PROCESSING(x) 



#define configPOST_SLEEP_PROCESSING(x) 



#define configUSE_QUEUE_SETS 0



#define portTASK_USES_FLOATING_POINT() 



#define configUSE_TIME_SLICING 1



#define configINCLUDE_APPLICATION_DEFINED_PRIVILEGED_FUNCTIONS 0



#define configUSE_NEWLIB_REENTRANT 0



#define configUSE_STATS_FORMATTING_FUNCTIONS 0



#define portASSERT_IF_INTERRUPT_PRIORITY_INVALID() 







#define mtCOVERAGE_TEST_MARKER() 



#define mtCOVERAGE_TEST_DELAY() 



#define portASSERT_IF_IN_ISR() 







#define configAPPLICATION_ALLOCATED_HEAP 0



#define configUSE_TASK_NOTIFICATIONS 1
# 785 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/FreeRTOS.h"
#define portTICK_TYPE_ENTER_CRITICAL() 
#define portTICK_TYPE_EXIT_CRITICAL() 
#define portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR() 0
#define portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR(x) ( void ) x





#define configENABLE_BACKWARD_COMPATIBILITY 1



#define eTaskStateGet eTaskGetState
#define portTickType TickType_t
#define xTaskHandle TaskHandle_t
#define xQueueHandle QueueHandle_t
#define xSemaphoreHandle SemaphoreHandle_t
#define xQueueSetHandle QueueSetHandle_t
#define xQueueSetMemberHandle QueueSetMemberHandle_t
#define xTimeOutType TimeOut_t
#define xMemoryRegion MemoryRegion_t
#define xTaskParameters TaskParameters_t
#define xTaskStatusType TaskStatus_t
#define xTimerHandle TimerHandle_t
#define xCoRoutineHandle CoRoutineHandle_t
#define pdTASK_HOOK_CODE TaskHookFunction_t
#define portTICK_RATE_MS portTICK_PERIOD_MS



#define tmrTIMER_CALLBACK TimerCallbackFunction_t
#define pdTASK_CODE TaskFunction_t
#define xListItem ListItem_t
#define xList List_t







#define configUSE_TASK_FPU_SUPPORT 1
# 13 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h" 1
# 72 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define INC_TASK_H 





# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h" 1
# 103 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define LIST_H 
# 134 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define configLIST_VOLATILE 
# 148 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE 
#define listFIRST_LIST_INTEGRITY_CHECK_VALUE 
#define listSECOND_LIST_INTEGRITY_CHECK_VALUE 
#define listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem) 
#define listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList) 
#define listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList) 
#define listTEST_LIST_ITEM_INTEGRITY(pxItem) 
#define listTEST_LIST_INTEGRITY(pxList) 
# 181 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
struct xLIST_ITEM
{

 TickType_t xItemValue;
 struct xLIST_ITEM * pxNext;
 struct xLIST_ITEM * pxPrevious;
 void * pvOwner;
 void * pvContainer;

};
typedef struct xLIST_ITEM ListItem_t;

struct xMINI_LIST_ITEM
{

 TickType_t xItemValue;
 struct xLIST_ITEM * pxNext;
 struct xLIST_ITEM * pxPrevious;
};
typedef struct xMINI_LIST_ITEM MiniListItem_t;




typedef struct xLIST
{

 UBaseType_t uxNumberOfItems;
 ListItem_t * pxIndex;
 MiniListItem_t xListEnd;

} List_t;
# 221 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listSET_LIST_ITEM_OWNER(pxListItem,pxOwner) ( ( pxListItem )->pvOwner = ( void * ) ( pxOwner ) )
# 230 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listGET_LIST_ITEM_OWNER(pxListItem) ( ( pxListItem )->pvOwner )
# 239 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listSET_LIST_ITEM_VALUE(pxListItem,xValue) ( ( pxListItem )->xItemValue = ( xValue ) )
# 249 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listGET_LIST_ITEM_VALUE(pxListItem) ( ( pxListItem )->xItemValue )
# 258 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listGET_ITEM_VALUE_OF_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext->xItemValue )







#define listGET_HEAD_ENTRY(pxList) ( ( ( pxList )->xListEnd ).pxNext )







#define listGET_NEXT(pxListItem) ( ( pxListItem )->pxNext )







#define listGET_END_MARKER(pxList) ( ( ListItem_t const * ) ( &( ( pxList )->xListEnd ) ) )
# 291 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listLIST_IS_EMPTY(pxList) ( ( BaseType_t ) ( ( pxList )->uxNumberOfItems == ( UBaseType_t ) 0 ) )




#define listCURRENT_LIST_LENGTH(pxList) ( ( pxList )->uxNumberOfItems )
# 318 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listGET_OWNER_OF_NEXT_ENTRY(pxTCB,pxList) { List_t * const pxConstList = ( pxList ); ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; if( ( void * ) ( pxConstList )->pxIndex == ( void * ) &( ( pxConstList )->xListEnd ) ) { ( pxConstList )->pxIndex = ( pxConstList )->pxIndex->pxNext; } ( pxTCB ) = ( pxConstList )->pxIndex->pvOwner; }
# 348 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listGET_OWNER_OF_HEAD_ENTRY(pxList) ( (&( ( pxList )->xListEnd ))->pxNext->pvOwner )
# 359 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
#define listIS_CONTAINED_WITHIN(pxList,pxListItem) ( ( BaseType_t ) ( ( pxListItem )->pvContainer == ( void * ) ( pxList ) ) )







#define listLIST_ITEM_CONTAINER(pxListItem) ( ( pxListItem )->pvContainer )






#define listLIST_IS_INITIALISED(pxList) ( ( pxList )->xListEnd.xItemValue == portMAX_DELAY )
# 386 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
void vListInitialise( List_t * const pxList ) ;
# 397 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
void vListInitialiseItem( ListItem_t * const pxItem ) ;
# 410 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem ) ;
# 431 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem ) ;
# 446 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/list.h"
UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove ) ;
# 79 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h" 2
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define tskKERNEL_VERSION_NUMBER "V8.2.3"
#define tskKERNEL_VERSION_MAJOR 8
#define tskKERNEL_VERSION_MINOR 2
#define tskKERNEL_VERSION_BUILD 3
# 103 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
typedef void * TaskHandle_t;





typedef BaseType_t (*TaskHookFunction_t)( void * );


typedef enum
{
 eRunning = 0,
 eReady,
 eBlocked,
 eSuspended,
 eDeleted
} eTaskState;


typedef enum
{
 eNoAction = 0,
 eSetBits,
 eIncrement,
 eSetValueWithOverwrite,
 eSetValueWithoutOverwrite
} eNotifyAction;




typedef struct xTIME_OUT
{
 BaseType_t xOverflowCount;
 TickType_t xTimeOnEntering;
} TimeOut_t;




typedef struct xMEMORY_REGION
{
 void *pvBaseAddress;
 uint32_t ulLengthInBytes;
 uint32_t ulParameters;
} MemoryRegion_t;




typedef struct xTASK_PARAMETERS
{
 TaskFunction_t pvTaskCode;
 const char * const pcName;
 uint16_t usStackDepth;
 void *pvParameters;
 UBaseType_t uxPriority;
 StackType_t *puxStackBuffer;
 MemoryRegion_t xRegions[ 1 ];
} TaskParameters_t;



typedef struct xTASK_STATUS
{
 TaskHandle_t xHandle;
 const char *pcTaskName;
 UBaseType_t xTaskNumber;
 eTaskState eCurrentState;
 UBaseType_t uxCurrentPriority;
 UBaseType_t uxBasePriority;
 uint32_t ulRunTimeCounter;
 uint16_t usStackHighWaterMark;
} TaskStatus_t;


typedef enum
{
 eAbortSleep = 0,
 eStandardSleep,
 eNoTasksWaitingTimeout
} eSleepModeStatus;







#define tskIDLE_PRIORITY ( ( UBaseType_t ) 0U )
# 202 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define taskYIELD() portYIELD()
# 216 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define taskENTER_CRITICAL() portENTER_CRITICAL()
#define taskENTER_CRITICAL_FROM_ISR() portSET_INTERRUPT_MASK_FROM_ISR()
# 231 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define taskEXIT_CRITICAL() portEXIT_CRITICAL()
#define taskEXIT_CRITICAL_FROM_ISR(x) portCLEAR_INTERRUPT_MASK_FROM_ISR( x )
# 241 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define taskDISABLE_INTERRUPTS() portDISABLE_INTERRUPTS()
# 251 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define taskENABLE_INTERRUPTS() portENABLE_INTERRUPTS()




#define taskSCHEDULER_SUSPENDED ( ( BaseType_t ) 0 )
#define taskSCHEDULER_NOT_STARTED ( ( BaseType_t ) 1 )
#define taskSCHEDULER_RUNNING ( ( BaseType_t ) 2 )
# 345 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define xTaskCreate(pvTaskCode,pcName,usStackDepth,pvParameters,uxPriority,pxCreatedTask) xTaskGenericCreate( ( pvTaskCode ), ( pcName ), ( usStackDepth ), ( pvParameters ), ( uxPriority ), ( pxCreatedTask ), ( NULL ), ( NULL ) )
# 414 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define xTaskCreateRestricted(x,pxCreatedTask) xTaskGenericCreate( ((x)->pvTaskCode), ((x)->pcName), ((x)->usStackDepth), ((x)->pvParameters), ((x)->uxPriority), (pxCreatedTask), ((x)->puxStackBuffer), ((x)->xRegions) )
# 462 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskAllocateMPURegions( TaskHandle_t xTask, const MemoryRegion_t * const pxRegions ) ;
# 503 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskDelete( TaskHandle_t xTaskToDelete ) ;
# 555 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskDelay( const TickType_t xTicksToDelay ) ;
# 614 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement ) ;
# 661 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask ) ;







UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask ) ;
# 687 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
eTaskState eTaskGetState( TaskHandle_t xTask ) ;
# 729 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority ) ;
# 780 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskSuspend( TaskHandle_t xTaskToSuspend ) ;
# 829 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskResume( TaskHandle_t xTaskToResume ) ;
# 858 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume ) ;
# 891 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskStartScheduler( void ) ;
# 947 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskEndScheduler( void ) ;
# 998 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskSuspendAll( void ) ;
# 1052 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskResumeAll( void ) ;
# 1067 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
TickType_t xTaskGetTickCount( void ) ;
# 1083 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
TickType_t xTaskGetTickCountFromISR( void ) ;
# 1097 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
UBaseType_t uxTaskGetNumberOfTasks( void ) ;
# 1111 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
char *pcTaskGetTaskName( TaskHandle_t xTaskToQuery ) ;
# 1132 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask ) ;
# 1185 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskCallApplicationTaskHook( TaskHandle_t xTask, void *pvParameter ) ;
# 1194 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
TaskHandle_t xTaskGetIdleTaskHandle( void ) ;
# 1293 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime ) ;
# 1340 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskList( char * pcWriteBuffer ) ;
# 1394 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskGetRunTimeStats( char *pcWriteBuffer ) ;
# 1475 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue ) ;
#define xTaskNotify(xTaskToNotify,ulValue,eAction) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL )
#define xTaskNotifyAndQuery(xTaskToNotify,ulValue,eAction,pulPreviousNotifyValue) xTaskGenericNotify( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotifyValue ) )
# 1566 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken ) ;
#define xTaskNotifyFromISR(xTaskToNotify,ulValue,eAction,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), NULL, ( pxHigherPriorityTaskWoken ) )
#define xTaskNotifyAndQueryFromISR(xTaskToNotify,ulValue,eAction,pulPreviousNotificationValue,pxHigherPriorityTaskWoken) xTaskGenericNotifyFromISR( ( xTaskToNotify ), ( ulValue ), ( eAction ), ( pulPreviousNotificationValue ), ( pxHigherPriorityTaskWoken ) )
# 1643 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait ) ;
# 1689 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
#define xTaskNotifyGive(xTaskToNotify) xTaskGenericNotify( ( xTaskToNotify ), ( 0 ), eIncrement, NULL )
# 1744 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken ) ;
# 1813 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait ) ;
# 1829 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask );
# 1850 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskIncrementTick( void ) ;
# 1883 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait ) ;
void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait ) ;
# 1897 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely ) ;
# 1923 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList ) ;
BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue ) ;
# 1934 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskSwitchContext( void ) ;





TickType_t uxTaskResetEventItemValue( void ) ;




TaskHandle_t xTaskGetCurrentTaskHandle( void ) ;




void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut ) ;





BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait ) ;





void vTaskMissedYield( void ) ;





BaseType_t xTaskGetSchedulerState( void ) ;





void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder ) ;





BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder ) ;





BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) ;




UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask ) ;





void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle ) ;
# 2007 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
void vTaskStepTick( const TickType_t xTicksToJump ) ;
# 2023 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/task.h"
eSleepModeStatus eTaskConfirmSleepModeStatus( void ) ;





void *pvTaskIncrementMutexHeldCount( void ) ;
# 14 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h" 1
# 71 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define SEMAPHORE_H 





# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h" 1
# 72 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define QUEUE_H 
# 88 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
typedef void * QueueHandle_t;






typedef void * QueueSetHandle_t;






typedef void * QueueSetMemberHandle_t;


#define queueSEND_TO_BACK ( ( BaseType_t ) 0 )
#define queueSEND_TO_FRONT ( ( BaseType_t ) 1 )
#define queueOVERWRITE ( ( BaseType_t ) 2 )


#define queueQUEUE_TYPE_BASE ( ( uint8_t ) 0U )
#define queueQUEUE_TYPE_SET ( ( uint8_t ) 0U )
#define queueQUEUE_TYPE_MUTEX ( ( uint8_t ) 1U )
#define queueQUEUE_TYPE_COUNTING_SEMAPHORE ( ( uint8_t ) 2U )
#define queueQUEUE_TYPE_BINARY_SEMAPHORE ( ( uint8_t ) 3U )
#define queueQUEUE_TYPE_RECURSIVE_MUTEX ( ( uint8_t ) 4U )
# 173 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueCreate(uxQueueLength,uxItemSize) xQueueGenericCreate( uxQueueLength, uxItemSize, queueQUEUE_TYPE_BASE )
# 255 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT )
# 337 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )
# 421 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSend(xQueue,pvItemToQueue,xTicksToWait) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )
# 504 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueOverwrite(xQueue,pvItemToQueue) xQueueGenericSend( ( xQueue ), ( pvItemToQueue ), 0, queueOVERWRITE )
# 592 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition ) ;
# 688 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueuePeek(xQueue,pvBuffer,xTicksToWait) xQueueGenericReceive( ( xQueue ), ( pvBuffer ), ( xTicksToWait ), pdTRUE )
# 721 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue, void * const pvBuffer ) ;
# 814 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueReceive(xQueue,pvBuffer,xTicksToWait) xQueueGenericReceive( ( xQueue ), ( pvBuffer ), ( xTicksToWait ), pdFALSE )
# 913 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeek ) ;
# 928 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue ) ;
# 945 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue ) ;
# 959 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
void vQueueDelete( QueueHandle_t xQueue ) ;
# 1029 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSendToFrontFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_FRONT )
# 1100 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSendToBackFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )
# 1187 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueOverwriteFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueOVERWRITE )
# 1261 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
#define xQueueSendFromISR(xQueue,pvItemToQueue,pxHigherPriorityTaskWoken) xQueueGenericSendFromISR( ( xQueue ), ( pvItemToQueue ), ( pxHigherPriorityTaskWoken ), queueSEND_TO_BACK )
# 1340 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition ) ;
BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken ) ;
# 1430 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken ) ;





BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue ) ;
BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue ) ;
UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue ) ;
# 1455 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueAltGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, BaseType_t xCopyPosition ) ;
BaseType_t xQueueAltGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, BaseType_t xJustPeeking ) ;
#define xQueueAltSendToFront(xQueue,pvItemToQueue,xTicksToWait) xQueueAltGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_FRONT )
#define xQueueAltSendToBack(xQueue,pvItemToQueue,xTicksToWait) xQueueAltGenericSend( ( xQueue ), ( pvItemToQueue ), ( xTicksToWait ), queueSEND_TO_BACK )
#define xQueueAltReceive(xQueue,pvBuffer,xTicksToWait) xQueueAltGenericReceive( ( xQueue ), ( pvBuffer ), ( xTicksToWait ), pdFALSE )
#define xQueueAltPeek(xQueue,pvBuffer,xTicksToWait) xQueueAltGenericReceive( ( xQueue ), ( pvBuffer ), ( xTicksToWait ), pdTRUE )
# 1471 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueCRSendFromISR( QueueHandle_t xQueue, const void *pvItemToQueue, BaseType_t xCoRoutinePreviouslyWoken );
BaseType_t xQueueCRReceiveFromISR( QueueHandle_t xQueue, void *pvBuffer, BaseType_t *pxTaskWoken );
BaseType_t xQueueCRSend( QueueHandle_t xQueue, const void *pvItemToQueue, TickType_t xTicksToWait );
BaseType_t xQueueCRReceive( QueueHandle_t xQueue, void *pvBuffer, TickType_t xTicksToWait );






QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType ) ;
QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount ) ;
void* xQueueGetMutexHolder( QueueHandle_t xSemaphore ) ;





BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait ) ;
BaseType_t xQueueGiveMutexRecursive( QueueHandle_t pxMutex ) ;





#define xQueueReset(xQueue) xQueueGenericReset( xQueue, pdFALSE )
# 1521 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
 void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcName ) ;
# 1535 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
 void vQueueUnregisterQueue( QueueHandle_t xQueue ) ;






QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType ) ;
# 1592 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
QueueSetHandle_t xQueueCreateSet( const UBaseType_t uxEventQueueLength ) ;
# 1616 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueAddToSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet ) ;
# 1635 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
BaseType_t xQueueRemoveFromSet( QueueSetMemberHandle_t xQueueOrSemaphore, QueueSetHandle_t xQueueSet ) ;
# 1671 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h"
QueueSetMemberHandle_t xQueueSelectFromSet( QueueSetHandle_t xQueueSet, const TickType_t xTicksToWait ) ;




QueueSetMemberHandle_t xQueueSelectFromSetFromISR( QueueSetHandle_t xQueueSet ) ;


void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely ) ;
BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue ) ;
void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber ) ;
UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue ) ;
uint8_t ucQueueGetQueueType( QueueHandle_t xQueue ) ;
# 78 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h" 2

typedef QueueHandle_t SemaphoreHandle_t;

#define semBINARY_SEMAPHORE_QUEUE_LENGTH ( ( uint8_t ) 1U )
#define semSEMAPHORE_QUEUE_ITEM_LENGTH ( ( uint8_t ) 0U )
#define semGIVE_BLOCK_TIME ( ( TickType_t ) 0U )
# 131 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define vSemaphoreCreateBinary(xSemaphore) { ( xSemaphore ) = xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE ); if( ( xSemaphore ) != NULL ) { ( void ) xSemaphoreGive( ( xSemaphore ) ); } }
# 185 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreCreateBinary() xQueueGenericCreate( ( UBaseType_t ) 1, semSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_BINARY_SEMAPHORE )
# 252 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreTake(xSemaphore,xBlockTime) xQueueGenericReceive( ( QueueHandle_t ) ( xSemaphore ), NULL, ( xBlockTime ), pdFALSE )
# 345 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreTakeRecursive(xMutex,xBlockTime) xQueueTakeMutexRecursive( ( xMutex ), ( xBlockTime ) )
# 360 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreAltTake(xSemaphore,xBlockTime) xQueueAltGenericReceive( ( QueueHandle_t ) ( xSemaphore ), NULL, ( xBlockTime ), pdFALSE )
# 423 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreGive(xSemaphore) xQueueGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK )
# 507 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreGiveRecursive(xMutex) xQueueGiveMutexRecursive( ( xMutex ) )
# 521 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreAltGive(xSemaphore) xQueueAltGenericSend( ( QueueHandle_t ) ( xSemaphore ), NULL, semGIVE_BLOCK_TIME, queueSEND_TO_BACK )
# 612 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreGiveFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueGiveFromISR( ( QueueHandle_t ) ( xSemaphore ), ( pxHigherPriorityTaskWoken ) )
# 646 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreTakeFromISR(xSemaphore,pxHigherPriorityTaskWoken) xQueueReceiveFromISR( ( QueueHandle_t ) ( xSemaphore ), NULL, ( pxHigherPriorityTaskWoken ) )
# 693 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreCreateMutex() xQueueCreateMutex( queueQUEUE_TYPE_MUTEX )
# 748 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreCreateRecursiveMutex() xQueueCreateMutex( queueQUEUE_TYPE_RECURSIVE_MUTEX )
# 811 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreCreateCounting(uxMaxCount,uxInitialCount) xQueueCreateCountingSemaphore( ( uxMaxCount ), ( uxInitialCount ) )
# 825 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define vSemaphoreDelete(xSemaphore) vQueueDelete( ( QueueHandle_t ) ( xSemaphore ) )
# 840 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/semphr.h"
#define xSemaphoreGetMutexHolder(xSemaphore) xQueueGetMutexHolder( ( xSemaphore ) )
# 17 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\LibFreeRTOS_8.2.3\\inc/queue.h" 1
# 18 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2

# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\string.h" 1 3 4
# 10 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\string.h" 3 4
#define __STRING_H_INCLUDED 







# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\sys\\libconfig.h" 1 3 4
# 19 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\string.h" 2 3 4
# 33 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\string.h" 3 4

# 33 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\string.h" 3 4
extern void *memcpy(void * __restrict__ __s1,
                   const void * __restrict__ __s2, size_t __n);
extern void *memmove(void *__s1, const void *__s2, size_t __n);
extern char *strcpy(char * __restrict__ __s1,
                    const char * __restrict__ __s2);
extern char *strncpy(char * __restrict__ __s1,
                     const char * __restrict__ __s2, size_t __n);
extern char *strcat(char * __restrict__ __s1,
                    const char * __restrict__ __s2);
extern char *strncat(char * __restrict__ __s1,
                     const char * __restrict__ __s2, size_t __n);
extern int memcmp(const void *__s1, const void *__s2, size_t __n);
extern int strcmp(const char *__s1, const char *__s2);
extern int strcoll(const char *__s1, const char *__s2);
extern int strncmp(const char *__s1, const char *__s2, size_t __n);
                   size_t strxfrm(char * __restrict__ __s1,
                   const char * __restrict__ __s2, size_t ____n);
extern void *memchr(const void *__s, int __c, size_t ____n);
extern char *strchr(const char *__s, int __c);
extern size_t strcspn(const char *__s1, const char *__s2);
extern char *strpbrk(const char *__s1, const char *__s2);
extern char *strrchr(const char *s, int c);
extern size_t strspn(const char *__s1, const char *__s2);
extern char *strstr(const char *__s1, const char *__s2);
extern char *strtok(char * __restrict__ __s1,
                    const char * __restrict__ __s2);
extern void *memset(void *__s, int __c, size_t __n);
extern char *strerror(int __errnum);
extern size_t strlen(const char *__s);




extern int strncasecmp(char const *s1, char const *s2, size_t n) ;
extern int strcasecmp(const char * s1, const char * s2);
# 20 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2
# 1 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\math.h" 1 3 4
# 9 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\math.h" 3 4
#define __MATH_H_INCLUDED 







typedef double float_t;
typedef double double_t;


#define HUGE_VAL __huge_val
extern const double __huge_val;



#define HUGE_VALF __huge_valf
extern const double __huge_valf;



#define HUGE_VALL __huge_vall
extern const double __huge_vall;



#define INFINITY __huge_val
extern const double __huge_val;



#define NAN __huge_val
extern const double __huge_val;



#undef FP_FAST_FMA
#undef FP_FAST_FMAF
#undef FP_FAST_FMAL

#define FP_ILOGB0 INT_MIN
#define FP_ILOGBNAN INT_MIN

#define MATH_ERRNO 1
#define MATH_ERREXCEPT 2
#define math_errhandling MATH_ERRNO




#define FP_INFINITE 4
#define FP_NAN 3
#define FP_NORMAL 2
#define FP_SUBNORMAL 1
#define FP_ZERO 0

extern int __fpclassifyf(float), __fpclassify(double), __fpclassifyl(long double);
extern int __isfinitef(float), __isfinite(double), __isfinitel(long double);
extern int __isinff(float), __isinf(double), __isinfl(long double);
extern int __isnanf(float), __isnan(double), __isnanl(long double);
extern int __isnormalf(float), __isnormal(double), __isnormall(long double);
extern int __signbitf(float), __signbit(double), __signbitl(long double);

#define fpclassify(x) ((sizeof (x) == sizeof (float)) ? __fpclassifyf(x) : (sizeof (x) == sizeof (double)) ? __fpclassifyd(x) : __fpclassifyl(x))



#define isfinite(x) ((sizeof (x) == sizeof (float)) ? __isfinitef(x) : (sizeof (x) == sizeof (double)) ? __isfinited(x) : __isfinitel(x))



#define isinf(x) ((sizeof (x) == sizeof (float)) ? __isinff(x) : (sizeof (x) == sizeof (double)) ? __isinfd(x) : __isinfl(x))



#define isnan(x) ((sizeof (x) == sizeof (float)) ? __isnanf(x) : (sizeof (x) == sizeof (double)) ? __isnand(x) : __isnanl(x))



#define isnormal(x) ((sizeof (x) == sizeof (float)) ? __isnormalf(x) : (sizeof (x) == sizeof (double)) ? __isnormald(x) : __isnormall(x))



#define signbit(x) ((sizeof (x) == sizeof (float)) ? __signbitf(x) : (sizeof (x) == sizeof (double)) ? __signbitd(x) : __signbitl(x))
# 104 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\math.h" 3 4
extern double cos(double __x);
extern float cosf(float __x);


extern double sin(double __x);
extern float sinf(float __x);


extern double tan(double __x);
extern float tanf(float __x);


extern double acos(double __x);
extern float acosf(float __x);


extern double asin(double __x);
extern float asinf(float __x);


extern double atan(double __x);
extern float atanf(float __x);


extern double atan2(double __y, double __x);
extern float atan2f(float __y, float __x);





extern double cosh(double __x);
extern float coshf(float __x);


extern double sinh(double __x);
extern float sinhf(float __x);


extern double tanh(double __x);
extern float tanhf(float __x);





extern double exp(double __x);
extern float expf(float __x);


extern double frexp(double __value, int *__exp);
extern float frexpf(float __value, int *__exp);


extern double ldexp(double __x, int __exp);
extern float ldexpf(float __x, int __exp);


extern double log(double __x);
extern float logf(float __x);


extern double log10(double __x);
extern float log10f(float __x);


extern double modf(double __value, double *iptr);
extern float modff(float __value, float *iptr);





extern double pow(double __x, double __y);
extern float powf(float __x, float __y);


extern double sqrt(double __x);
extern float sqrtf(float __x);





extern double ceil(double __x);
extern float ceilf(float __x);


extern double fabs(double __x);
extern float fabsf(float __x);


extern double floor(double __x);
extern float floorf(float __x);


extern double fmod(double __x, double __y);
extern float fmodf(float __x, float __y);
# 211 "c:\\nxp\\lpcxpresso_8.2.2_650\\lpcxpresso\\tools\\redlib\\include\\math.h" 3 4
#define isgreater(x,y) ((x) > (y))
#define isgreaterequal(x,y) ((x) >= (y))
#define isless(x,y) ((x) < (y))
#define islessequal(x,y) ((x) <= (y))
#define islessgreater(x,y) ((x) != (y))
#define isunordered(x,y) (0)
# 21 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm_math.h" 1
# 31 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm_math.h"
#define CR_ARM_MATH_H_ 


#define ARM_MATH_CM3 


# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h" 1
# 265 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#define _ARM_MATH_H 

#define __CMSIS_GENERIC 




# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\lpc_chip_175x_6x\\inc/core_cm3.h" 1
# 273 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h" 2
# 284 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#undef __CMSIS_GENERIC
# 297 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#define DELTA_Q31 (0x100)
#define DELTA_Q15 0x5
#define INDEX_MASK 0x0000003F

#define PI 3.14159265358979f






#define TABLE_SIZE 256
#define TABLE_SPACING_Q31 0x800000
#define TABLE_SPACING_Q15 0x80






#define INPUT_SPACING 0xB60B61





#define ALIGN4 
# 336 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  
# 336 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
 typedef enum
  {
    ARM_MATH_SUCCESS = 0,
    ARM_MATH_ARGUMENT_ERROR = -1,
    ARM_MATH_LENGTH_ERROR = -2,
    ARM_MATH_SIZE_MISMATCH = -3,
    ARM_MATH_NANINF = -4,
    ARM_MATH_SINGULAR = -5,
    ARM_MATH_TEST_FAILURE = -6
  } arm_status;




  typedef int8_t q7_t;




  typedef int16_t q15_t;




  typedef int32_t q31_t;




  typedef int64_t q63_t;




  typedef float float32_t;




  typedef double float64_t;
# 387 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#define __SIMD32_TYPE int32_t
#define CMSIS_UNUSED __attribute__((unused))




#define __SIMD32(addr) (*(__SIMD32_TYPE **) & (addr))
#define __SIMD32_CONST(addr) ((__SIMD32_TYPE *)(addr))

#define _SIMD32_OFFSET(addr) (*(__SIMD32_TYPE *) (addr))

#define __SIMD64(addr) (*(int64_t **) & (addr))





#define __PKHBT(ARG1,ARG2,ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0x0000FFFF) | (((int32_t)(ARG2) << ARG3) & (int32_t)0xFFFF0000) )

#define __PKHTB(ARG1,ARG2,ARG3) ( (((int32_t)(ARG1) << 0) & (int32_t)0xFFFF0000) | (((int32_t)(ARG2) >> ARG3) & (int32_t)0x0000FFFF) )
# 417 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#define __PACKq7(v0,v1,v2,v3) ( (((int32_t)(v0) << 0) & (int32_t)0x000000FF) | (((int32_t)(v1) << 8) & (int32_t)0x0000FF00) | (((int32_t)(v2) << 16) & (int32_t)0x00FF0000) | (((int32_t)(v3) << 24) & (int32_t)0xFF000000) )
# 434 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t clip_q63_to_q31(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
  }




  static inline q15_t clip_q63_to_q15(
  q63_t x)
  {
    return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
      ((0x7FFF ^ ((q15_t) (x >> 63)))) : (q15_t) (x >> 15);
  }




  static inline q7_t clip_q31_to_q7(
  q31_t x)
  {
    return ((q31_t) (x >> 24) != ((q31_t) x >> 23)) ?
      ((0x7F ^ ((q7_t) (x >> 31)))) : (q7_t) x;
  }




  static inline q15_t clip_q31_to_q15(
  q31_t x)
  {
    return ((q31_t) (x >> 16) != ((q31_t) x >> 15)) ?
      ((0x7FFF ^ ((q15_t) (x >> 31)))) : (q15_t) x;
  }





  static inline q63_t mult32x64(
  q63_t x,
  q31_t y)
  {
    return ((((q63_t) (x & 0x00000000FFFFFFFF) * y) >> 32) +
            (((q63_t) (x >> 32) * y)));
  }
# 516 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline uint32_t arm_recip_q31(
  q31_t in,
  q31_t * dst,
  q31_t * pRecipTable)
  {

    uint32_t out, tempVal;
    uint32_t index, i;
    uint32_t signBits;

    if(in > 0)
    {
      signBits = __CLZ(in) - 1;
    }
    else
    {
      signBits = __CLZ(-in) - 1;
    }


    in = in << signBits;


    index = (uint32_t) (in >> 24u);
    index = (index & 0x0000003F);


    out = pRecipTable[index];



    for (i = 0u; i < 2u; i++)
    {
      tempVal = (q31_t) (((q63_t) in * out) >> 31u);
      tempVal = 0x7FFFFFFF - tempVal;


      out = (q31_t) clip_q63_to_q31(((q63_t) out * tempVal) >> 30u);
    }


    *dst = out;


    return (signBits + 1u);

  }




  static inline uint32_t arm_recip_q15(
  q15_t in,
  q15_t * dst,
  q15_t * pRecipTable)
  {

    uint32_t out = 0, tempVal = 0;
    uint32_t index = 0, i = 0;
    uint32_t signBits = 0;

    if(in > 0)
    {
      signBits = __CLZ(in) - 17;
    }
    else
    {
      signBits = __CLZ(-in) - 17;
    }


    in = in << signBits;


    index = in >> 8;
    index = (index & 0x0000003F);


    out = pRecipTable[index];



    for (i = 0; i < 2; i++)
    {
      tempVal = (q15_t) (((q31_t) in * out) >> 15);
      tempVal = 0x7FFF - tempVal;

      out = (q15_t) (((q31_t) out * tempVal) >> 14);
    }


    *dst = out;


    return (signBits + 1);

  }
# 668 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t __QADD8(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q7_t r, s, t, u;

    r = (q7_t) x;
    s = (q7_t) y;

    r = ({ uint32_t __RES, __ARG1 = ((q31_t) (r + s)); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; });
    s = ({ uint32_t __RES, __ARG1 = (((q31_t) (((x << 16) >> 24) + ((y << 16) >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; });
    t = ({ uint32_t __RES, __ARG1 = (((q31_t) (((x << 8) >> 24) + ((y << 8) >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; });
    u = ({ uint32_t __RES, __ARG1 = (((q31_t) ((x >> 24) + (y >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; });

    sum =
      (((q31_t) u << 24) & 0xFF000000) | (((q31_t) t << 16) & 0x00FF0000) |
      (((q31_t) s << 8) & 0x0000FF00) | (r & 0x000000FF);

    return sum;

  }




  static inline q31_t __QSUB8(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s, t, u;

    r = (q7_t) x;
    s = (q7_t) y;

    r = ({ uint32_t __RES, __ARG1 = ((r - s)); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; });
    s = ({ uint32_t __RES, __ARG1 = (((q31_t) (((x << 16) >> 24) - ((y << 16) >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; }) << 8;
    t = ({ uint32_t __RES, __ARG1 = (((q31_t) (((x << 8) >> 24) - ((y << 8) >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; }) << 16;
    u = ({ uint32_t __RES, __ARG1 = (((q31_t) ((x >> 24) - (y >> 24)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (8), "r" (__ARG1) ); __RES; }) << 24;

    sum =
      (u & 0xFF000000) | (t & 0x00FF0000) | (s & 0x0000FF00) | (r &
                                                                0x000000FF);

    return sum;
  }
# 725 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t __QADD16(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ({ uint32_t __RES, __ARG1 = (r + s); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (16), "r" (__ARG1) ); __RES; });
    s = ({ uint32_t __RES, __ARG1 = (((q31_t) ((x >> 16) + (y >> 16)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (16), "r" (__ARG1) ); __RES; }) << 16;

    sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return sum;

  }




  static inline q31_t __SHADD16(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ((r >> 1) + (s >> 1));
    s = ((q31_t) ((x >> 17) + (y >> 17))) << 16;

    sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return sum;

  }




  static inline q31_t __QSUB16(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ({ uint32_t __RES, __ARG1 = (r - s); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (16), "r" (__ARG1) ); __RES; });
    s = ({ uint32_t __RES, __ARG1 = (((q31_t) ((x >> 16) - (y >> 16)))); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (16), "r" (__ARG1) ); __RES; }) << 16;

    sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return sum;
  }




  static inline q31_t __SHSUB16(
  q31_t x,
  q31_t y)
  {

    q31_t diff;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ((r >> 1) - (s >> 1));
    s = (((x >> 17) - (y >> 17)) << 16);

    diff = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return diff;
  }




  static inline q31_t __QASX(
  q31_t x,
  q31_t y)
  {

    q31_t sum = 0;

    sum =
      ((sum +
        clip_q31_to_q15((q31_t) ((short) (x >> 16) + (short) y))) << 16) +
      clip_q31_to_q15((q31_t) ((short) x - (short) (y >> 16)));

    return sum;
  }




  static inline q31_t __SHASX(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ((r >> 1) - (y >> 17));
    s = (((x >> 17) + (s >> 1)) << 16);

    sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return sum;
  }





  static inline q31_t __QSAX(
  q31_t x,
  q31_t y)
  {

    q31_t sum = 0;

    sum =
      ((sum +
        clip_q31_to_q15((q31_t) ((short) (x >> 16) - (short) y))) << 16) +
      clip_q31_to_q15((q31_t) ((short) x + (short) (y >> 16)));

    return sum;
  }




  static inline q31_t __SHSAX(
  q31_t x,
  q31_t y)
  {

    q31_t sum;
    q31_t r, s;

    r = (short) x;
    s = (short) y;

    r = ((r >> 1) + (y >> 17));
    s = (((x >> 17) - (s >> 1)) << 16);

    sum = (s & 0xFFFF0000) | (r & 0x0000FFFF);

    return sum;
  }




  static inline q31_t __SMUSDX(
  q31_t x,
  q31_t y)
  {

    return ((q31_t) (((short) x * (short) (y >> 16)) -
                     ((short) (x >> 16) * (short) y)));
  }




  static inline q31_t __SMUADX(
  q31_t x,
  q31_t y)
  {

    return ((q31_t) (((short) x * (short) (y >> 16)) +
                     ((short) (x >> 16) * (short) y)));
  }




  static inline q31_t __QADD(
  q31_t x,
  q31_t y)
  {
    return clip_q63_to_q31((q63_t) x + y);
  }




  static inline q31_t __QSUB(
  q31_t x,
  q31_t y)
  {
    return clip_q63_to_q31((q63_t) x - y);
  }




  static inline q31_t __SMLAD(
  q31_t x,
  q31_t y,
  q31_t sum)
  {

    return (sum + ((short) (x >> 16) * (short) (y >> 16)) +
            ((short) x * (short) y));
  }




  static inline q31_t __SMLADX(
  q31_t x,
  q31_t y,
  q31_t sum)
  {

    return (sum + ((short) (x >> 16) * (short) (y)) +
            ((short) x * (short) (y >> 16)));
  }




  static inline q31_t __SMLSDX(
  q31_t x,
  q31_t y,
  q31_t sum)
  {

    return (sum - ((short) (x >> 16) * (short) (y)) +
            ((short) x * (short) (y >> 16)));
  }




  static inline q63_t __SMLALD(
  q31_t x,
  q31_t y,
  q63_t sum)
  {

    return (sum + ((short) (x >> 16) * (short) (y >> 16)) +
            ((short) x * (short) y));
  }




  static inline q63_t __SMLALDX(
  q31_t x,
  q31_t y,
  q63_t sum)
  {

    return (sum + ((short) (x >> 16) * (short) y)) +
      ((short) x * (short) (y >> 16));
  }




  static inline q31_t __SMUAD(
  q31_t x,
  q31_t y)
  {

    return (((x >> 16) * (y >> 16)) +
            (((x << 16) >> 16) * ((y << 16) >> 16)));
  }




  static inline q31_t __SMUSD(
  q31_t x,
  q31_t y)
  {

    return (-((x >> 16) * (y >> 16)) +
            (((x << 16) >> 16) * ((y << 16) >> 16)));
  }





  static inline q31_t __SXTB16(
  q31_t x)
  {

    return ((((x << 24) >> 24) & 0x0000FFFF) |
            (((x << 8) >> 8) & 0xFFFF0000));
  }
# 1045 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  typedef struct
  {
    uint16_t numTaps;
    q7_t *pState;
    q7_t *pCoeffs;
  } arm_fir_instance_q7;




  typedef struct
  {
    uint16_t numTaps;
    q15_t *pState;
    q15_t *pCoeffs;
  } arm_fir_instance_q15;




  typedef struct
  {
    uint16_t numTaps;
    q31_t *pState;
    q31_t *pCoeffs;
  } arm_fir_instance_q31;




  typedef struct
  {
    uint16_t numTaps;
    float32_t *pState;
    float32_t *pCoeffs;
  } arm_fir_instance_f32;
# 1091 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_q7(
  const arm_fir_instance_q7 * S,
  q7_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 1107 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_init_q7(
  arm_fir_instance_q7 * S,
  uint16_t numTaps,
  q7_t * pCoeffs,
  q7_t * pState,
  uint32_t blockSize);
# 1123 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_q15(
  const arm_fir_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 1137 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_fast_q15(
  const arm_fir_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 1154 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_init_q15(
  arm_fir_instance_q15 * S,
  uint16_t numTaps,
  q15_t * pCoeffs,
  q15_t * pState,
  uint32_t blockSize);
# 1169 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_q31(
  const arm_fir_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 1183 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_fast_q31(
  const arm_fir_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 1198 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_init_q31(
  arm_fir_instance_q31 * S,
  uint16_t numTaps,
  q31_t * pCoeffs,
  q31_t * pState,
  uint32_t blockSize);
# 1213 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_f32(
  const arm_fir_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 1228 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_init_f32(
  arm_fir_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize);





  typedef struct
  {
    int8_t numStages;
    q15_t *pState;
    q15_t *pCoeffs;
    int8_t postShift;

  } arm_biquad_casd_df1_inst_q15;





  typedef struct
  {
    uint32_t numStages;
    q31_t *pState;
    q31_t *pCoeffs;
    uint8_t postShift;

  } arm_biquad_casd_df1_inst_q31;




  typedef struct
  {
    uint32_t numStages;
    float32_t *pState;
    float32_t *pCoeffs;


  } arm_biquad_casd_df1_inst_f32;
# 1284 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_q15(
  const arm_biquad_casd_df1_inst_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 1300 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_init_q15(
  arm_biquad_casd_df1_inst_q15 * S,
  uint8_t numStages,
  q15_t * pCoeffs,
  q15_t * pState,
  int8_t postShift);
# 1317 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_fast_q15(
  const arm_biquad_casd_df1_inst_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 1333 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_q31(
  const arm_biquad_casd_df1_inst_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 1348 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_fast_q31(
  const arm_biquad_casd_df1_inst_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 1364 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_init_q31(
  arm_biquad_casd_df1_inst_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q31_t * pState,
  int8_t postShift);
# 1380 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_f32(
  const arm_biquad_casd_df1_inst_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 1395 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df1_init_f32(
  arm_biquad_casd_df1_inst_f32 * S,
  uint8_t numStages,
  float32_t * pCoeffs,
  float32_t * pState);






  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    float32_t *pData;
  } arm_matrix_instance_f32;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    q15_t *pData;

  } arm_matrix_instance_q15;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    q31_t *pData;

  } arm_matrix_instance_q31;
# 1448 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_add_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst);
# 1462 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_add_q15(
  const arm_matrix_instance_q15 * pSrcA,
  const arm_matrix_instance_q15 * pSrcB,
  arm_matrix_instance_q15 * pDst);
# 1476 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_add_q31(
  const arm_matrix_instance_q31 * pSrcA,
  const arm_matrix_instance_q31 * pSrcB,
  arm_matrix_instance_q31 * pDst);
# 1490 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_trans_f32(
  const arm_matrix_instance_f32 * pSrc,
  arm_matrix_instance_f32 * pDst);
# 1503 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_trans_q15(
  const arm_matrix_instance_q15 * pSrc,
  arm_matrix_instance_q15 * pDst);
# 1515 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_trans_q31(
  const arm_matrix_instance_q31 * pSrc,
  arm_matrix_instance_q31 * pDst);
# 1529 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_mult_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst);
# 1544 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_mult_q15(
  const arm_matrix_instance_q15 * pSrcA,
  const arm_matrix_instance_q15 * pSrcB,
  arm_matrix_instance_q15 * pDst,
  q15_t * pState);
# 1560 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_mult_fast_q15(
  const arm_matrix_instance_q15 * pSrcA,
  const arm_matrix_instance_q15 * pSrcB,
  arm_matrix_instance_q15 * pDst,
  q15_t * pState);
# 1575 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_mult_q31(
  const arm_matrix_instance_q31 * pSrcA,
  const arm_matrix_instance_q31 * pSrcB,
  arm_matrix_instance_q31 * pDst);
# 1589 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_mult_fast_q31(
  const arm_matrix_instance_q31 * pSrcA,
  const arm_matrix_instance_q31 * pSrcB,
  arm_matrix_instance_q31 * pDst);
# 1604 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_sub_f32(
  const arm_matrix_instance_f32 * pSrcA,
  const arm_matrix_instance_f32 * pSrcB,
  arm_matrix_instance_f32 * pDst);
# 1618 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_sub_q15(
  const arm_matrix_instance_q15 * pSrcA,
  const arm_matrix_instance_q15 * pSrcB,
  arm_matrix_instance_q15 * pDst);
# 1632 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_sub_q31(
  const arm_matrix_instance_q31 * pSrcA,
  const arm_matrix_instance_q31 * pSrcB,
  arm_matrix_instance_q31 * pDst);
# 1646 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_scale_f32(
  const arm_matrix_instance_f32 * pSrc,
  float32_t scale,
  arm_matrix_instance_f32 * pDst);
# 1661 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_scale_q15(
  const arm_matrix_instance_q15 * pSrc,
  q15_t scaleFract,
  int32_t shift,
  arm_matrix_instance_q15 * pDst);
# 1677 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_scale_q31(
  const arm_matrix_instance_q31 * pSrc,
  q31_t scaleFract,
  int32_t shift,
  arm_matrix_instance_q31 * pDst);
# 1693 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mat_init_q31(
  arm_matrix_instance_q31 * S,
  uint16_t nRows,
  uint16_t nColumns,
  q31_t * pData);
# 1708 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mat_init_q15(
  arm_matrix_instance_q15 * S,
  uint16_t nRows,
  uint16_t nColumns,
  q15_t * pData);
# 1723 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mat_init_f32(
  arm_matrix_instance_f32 * S,
  uint16_t nRows,
  uint16_t nColumns,
  float32_t * pData);






  typedef struct
  {
    q15_t A0;




    q31_t A1;

    q15_t state[3];
    q15_t Kp;
    q15_t Ki;
    q15_t Kd;
  } arm_pid_instance_q15;




  typedef struct
  {
    q31_t A0;
    q31_t A1;
    q31_t A2;
    q31_t state[3];
    q31_t Kp;
    q31_t Ki;
    q31_t Kd;

  } arm_pid_instance_q31;




  typedef struct
  {
    float32_t A0;
    float32_t A1;
    float32_t A2;
    float32_t state[3];
    float32_t Kp;
    float32_t Ki;
    float32_t Kd;
  } arm_pid_instance_f32;
# 1786 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag);






  void arm_pid_reset_f32(
  arm_pid_instance_f32 * S);
# 1805 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_pid_init_q31(
  arm_pid_instance_q31 * S,
  int32_t resetStateFlag);
# 1816 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_pid_reset_q31(
  arm_pid_instance_q31 * S);







  void arm_pid_init_q15(
  arm_pid_instance_q15 * S,
  int32_t resetStateFlag);






  void arm_pid_reset_q15(
  arm_pid_instance_q15 * S);





  typedef struct
  {
    uint32_t nValues;
    float32_t x1;
    float32_t xSpacing;
    float32_t *pYData;
  } arm_linear_interp_instance_f32;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    float32_t *pData;
  } arm_bilinear_interp_instance_f32;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    q31_t *pData;
  } arm_bilinear_interp_instance_q31;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    q15_t *pData;
  } arm_bilinear_interp_instance_q15;





  typedef struct
  {
    uint16_t numRows;
    uint16_t numCols;
    q7_t *pData;
  } arm_bilinear_interp_instance_q7;
# 1903 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mult_q7(
  q7_t * pSrcA,
  q7_t * pSrcB,
  q7_t * pDst,
  uint32_t blockSize);
# 1918 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mult_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  q15_t * pDst,
  uint32_t blockSize);
# 1933 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mult_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  q31_t * pDst,
  uint32_t blockSize);
# 1948 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mult_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize);
# 1963 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    q15_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
  } arm_cfft_radix2_instance_q15;

  arm_status arm_cfft_radix2_init_q15(
  arm_cfft_radix2_instance_q15 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);

  void arm_cfft_radix2_q15(
  const arm_cfft_radix2_instance_q15 * S,
  q15_t * pSrc);







  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    q15_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
  } arm_cfft_radix4_instance_q15;

  arm_status arm_cfft_radix4_init_q15(
  arm_cfft_radix4_instance_q15 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);

  void arm_cfft_radix4_q15(
  const arm_cfft_radix4_instance_q15 * S,
  q15_t * pSrc);





  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    q31_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
  } arm_cfft_radix2_instance_q31;

  arm_status arm_cfft_radix2_init_q31(
  arm_cfft_radix2_instance_q31 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);

  void arm_cfft_radix2_q31(
  const arm_cfft_radix2_instance_q31 * S,
  q31_t * pSrc);





  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    q31_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
  } arm_cfft_radix4_instance_q31;


  void arm_cfft_radix4_q31(
  const arm_cfft_radix4_instance_q31 * S,
  q31_t * pSrc);

  arm_status arm_cfft_radix4_init_q31(
  arm_cfft_radix4_instance_q31 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);





  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    float32_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
    float32_t onebyfftLen;
  } arm_cfft_radix2_instance_f32;


  arm_status arm_cfft_radix2_init_f32(
  arm_cfft_radix2_instance_f32 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);


  void arm_cfft_radix2_f32(
  const arm_cfft_radix2_instance_f32 * S,
  float32_t * pSrc);





  typedef struct
  {
    uint16_t fftLen;
    uint8_t ifftFlag;
    uint8_t bitReverseFlag;
    float32_t *pTwiddle;
    uint16_t *pBitRevTable;
    uint16_t twidCoefModifier;
    uint16_t bitRevFactor;
    float32_t onebyfftLen;
  } arm_cfft_radix4_instance_f32;


  arm_status arm_cfft_radix4_init_f32(
  arm_cfft_radix4_instance_f32 * S,
  uint16_t fftLen,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);


  void arm_cfft_radix4_f32(
  const arm_cfft_radix4_instance_f32 * S,
  float32_t * pSrc);





  typedef struct
  {
    uint16_t fftLen;
    const float32_t *pTwiddle;
    const uint16_t *pBitRevTable;
    uint16_t bitRevLength;
  } arm_cfft_instance_f32;

  void arm_cfft_f32(
  const arm_cfft_instance_f32 * S,
  float32_t * p1,
  uint8_t ifftFlag,
  uint8_t bitReverseFlag);





  typedef struct
  {
    uint32_t fftLenReal;
    uint32_t fftLenBy2;
    uint8_t ifftFlagR;
    uint8_t bitReverseFlagR;
    uint32_t twidCoefRModifier;
    q15_t *pTwiddleAReal;
    q15_t *pTwiddleBReal;
    arm_cfft_radix4_instance_q15 *pCfft;
  } arm_rfft_instance_q15;

  arm_status arm_rfft_init_q15(
  arm_rfft_instance_q15 * S,
  arm_cfft_radix4_instance_q15 * S_CFFT,
  uint32_t fftLenReal,
  uint32_t ifftFlagR,
  uint32_t bitReverseFlag);

  void arm_rfft_q15(
  const arm_rfft_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst);





  typedef struct
  {
    uint32_t fftLenReal;
    uint32_t fftLenBy2;
    uint8_t ifftFlagR;
    uint8_t bitReverseFlagR;
    uint32_t twidCoefRModifier;
    q31_t *pTwiddleAReal;
    q31_t *pTwiddleBReal;
    arm_cfft_radix4_instance_q31 *pCfft;
  } arm_rfft_instance_q31;

  arm_status arm_rfft_init_q31(
  arm_rfft_instance_q31 * S,
  arm_cfft_radix4_instance_q31 * S_CFFT,
  uint32_t fftLenReal,
  uint32_t ifftFlagR,
  uint32_t bitReverseFlag);

  void arm_rfft_q31(
  const arm_rfft_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst);





  typedef struct
  {
    uint32_t fftLenReal;
    uint16_t fftLenBy2;
    uint8_t ifftFlagR;
    uint8_t bitReverseFlagR;
    uint32_t twidCoefRModifier;
    float32_t *pTwiddleAReal;
    float32_t *pTwiddleBReal;
    arm_cfft_radix4_instance_f32 *pCfft;
  } arm_rfft_instance_f32;

  arm_status arm_rfft_init_f32(
  arm_rfft_instance_f32 * S,
  arm_cfft_radix4_instance_f32 * S_CFFT,
  uint32_t fftLenReal,
  uint32_t ifftFlagR,
  uint32_t bitReverseFlag);

  void arm_rfft_f32(
  const arm_rfft_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst);





typedef struct
  {
    arm_cfft_instance_f32 Sint;
    uint16_t fftLenRFFT;
 float32_t * pTwiddleRFFT;
  } arm_rfft_fast_instance_f32 ;

arm_status arm_rfft_fast_init_f32 (
 arm_rfft_fast_instance_f32 * S,
 uint16_t fftLen);

void arm_rfft_fast_f32(
  arm_rfft_fast_instance_f32 * S,
  float32_t * p, float32_t * pOut,
  uint8_t ifftFlag);





  typedef struct
  {
    uint16_t N;
    uint16_t Nby2;
    float32_t normalize;
    float32_t *pTwiddle;
    float32_t *pCosFactor;
    arm_rfft_instance_f32 *pRfft;
    arm_cfft_radix4_instance_f32 *pCfft;
  } arm_dct4_instance_f32;
# 2266 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_dct4_init_f32(
  arm_dct4_instance_f32 * S,
  arm_rfft_instance_f32 * S_RFFT,
  arm_cfft_radix4_instance_f32 * S_CFFT,
  uint16_t N,
  uint16_t Nby2,
  float32_t normalize);
# 2282 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dct4_f32(
  const arm_dct4_instance_f32 * S,
  float32_t * pState,
  float32_t * pInlineBuffer);





  typedef struct
  {
    uint16_t N;
    uint16_t Nby2;
    q31_t normalize;
    q31_t *pTwiddle;
    q31_t *pCosFactor;
    arm_rfft_instance_q31 *pRfft;
    arm_cfft_radix4_instance_q31 *pCfft;
  } arm_dct4_instance_q31;
# 2313 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_dct4_init_q31(
  arm_dct4_instance_q31 * S,
  arm_rfft_instance_q31 * S_RFFT,
  arm_cfft_radix4_instance_q31 * S_CFFT,
  uint16_t N,
  uint16_t Nby2,
  q31_t normalize);
# 2329 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dct4_q31(
  const arm_dct4_instance_q31 * S,
  q31_t * pState,
  q31_t * pInlineBuffer);





  typedef struct
  {
    uint16_t N;
    uint16_t Nby2;
    q15_t normalize;
    q15_t *pTwiddle;
    q15_t *pCosFactor;
    arm_rfft_instance_q15 *pRfft;
    arm_cfft_radix4_instance_q15 *pCfft;
  } arm_dct4_instance_q15;
# 2360 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_dct4_init_q15(
  arm_dct4_instance_q15 * S,
  arm_rfft_instance_q15 * S_RFFT,
  arm_cfft_radix4_instance_q15 * S_CFFT,
  uint16_t N,
  uint16_t Nby2,
  q15_t normalize);
# 2376 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dct4_q15(
  const arm_dct4_instance_q15 * S,
  q15_t * pState,
  q15_t * pInlineBuffer);
# 2390 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_add_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize);
# 2405 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_add_q7(
  q7_t * pSrcA,
  q7_t * pSrcB,
  q7_t * pDst,
  uint32_t blockSize);
# 2420 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_add_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  q15_t * pDst,
  uint32_t blockSize);
# 2435 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_add_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  q31_t * pDst,
  uint32_t blockSize);
# 2450 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sub_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t blockSize);
# 2465 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sub_q7(
  q7_t * pSrcA,
  q7_t * pSrcB,
  q7_t * pDst,
  uint32_t blockSize);
# 2480 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sub_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  q15_t * pDst,
  uint32_t blockSize);
# 2495 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sub_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  q31_t * pDst,
  uint32_t blockSize);
# 2510 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_scale_f32(
  float32_t * pSrc,
  float32_t scale,
  float32_t * pDst,
  uint32_t blockSize);
# 2526 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_scale_q7(
  q7_t * pSrc,
  q7_t scaleFract,
  int8_t shift,
  q7_t * pDst,
  uint32_t blockSize);
# 2543 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_scale_q15(
  q15_t * pSrc,
  q15_t scaleFract,
  int8_t shift,
  q15_t * pDst,
  uint32_t blockSize);
# 2560 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_scale_q31(
  q31_t * pSrc,
  q31_t scaleFract,
  int8_t shift,
  q31_t * pDst,
  uint32_t blockSize);
# 2575 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_abs_q7(
  q7_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 2588 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_abs_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 2601 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_abs_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 2614 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_abs_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 2628 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result);
# 2643 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dot_prod_q7(
  q7_t * pSrcA,
  q7_t * pSrcB,
  uint32_t blockSize,
  q31_t * result);
# 2658 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dot_prod_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  uint32_t blockSize,
  q63_t * result);
# 2673 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_dot_prod_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  uint32_t blockSize,
  q63_t * result);
# 2688 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_shift_q7(
  q7_t * pSrc,
  int8_t shiftBits,
  q7_t * pDst,
  uint32_t blockSize);
# 2703 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_shift_q15(
  q15_t * pSrc,
  int8_t shiftBits,
  q15_t * pDst,
  uint32_t blockSize);
# 2718 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_shift_q31(
  q31_t * pSrc,
  int8_t shiftBits,
  q31_t * pDst,
  uint32_t blockSize);
# 2733 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_offset_f32(
  float32_t * pSrc,
  float32_t offset,
  float32_t * pDst,
  uint32_t blockSize);
# 2748 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_offset_q7(
  q7_t * pSrc,
  q7_t offset,
  q7_t * pDst,
  uint32_t blockSize);
# 2763 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_offset_q15(
  q15_t * pSrc,
  q15_t offset,
  q15_t * pDst,
  uint32_t blockSize);
# 2778 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_offset_q31(
  q31_t * pSrc,
  q31_t offset,
  q31_t * pDst,
  uint32_t blockSize);
# 2792 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_negate_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 2805 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_negate_q7(
  q7_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 2818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_negate_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 2831 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_negate_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);







  void arm_copy_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 2854 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_copy_q7(
  q7_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 2866 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_copy_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 2878 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_copy_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);







  void arm_fill_f32(
  float32_t value,
  float32_t * pDst,
  uint32_t blockSize);
# 2901 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fill_q7(
  q7_t value,
  q7_t * pDst,
  uint32_t blockSize);
# 2913 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fill_q15(
  q15_t value,
  q15_t * pDst,
  uint32_t blockSize);
# 2925 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fill_q31(
  q31_t value,
  q31_t * pDst,
  uint32_t blockSize);
# 2940 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_f32(
  float32_t * pSrcA,
  uint32_t srcALen,
  float32_t * pSrcB,
  uint32_t srcBLen,
  float32_t * pDst);
# 2961 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 2981 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst);
# 2998 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_fast_q15(
     q15_t * pSrcA,
    uint32_t srcALen,
     q15_t * pSrcB,
    uint32_t srcBLen,
    q15_t * pDst);
# 3017 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_fast_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 3038 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst);
# 3055 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_fast_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst);
# 3075 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_opt_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 3096 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_conv_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst);
# 3116 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_f32(
  float32_t * pSrcA,
  uint32_t srcALen,
  float32_t * pSrcB,
  uint32_t srcBLen,
  float32_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints);
# 3139 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 3163 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints);
# 3184 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_fast_q15(
            q15_t * pSrcA,
           uint32_t srcALen,
            q15_t * pSrcB,
           uint32_t srcBLen,
           q15_t * pDst,
           uint32_t firstIndex,
           uint32_t numPoints);
# 3208 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_fast_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 3232 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints);
# 3254 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_fast_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints);
# 3278 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_opt_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 3302 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_conv_partial_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst,
  uint32_t firstIndex,
  uint32_t numPoints);







  typedef struct
  {
    uint8_t M;
    uint16_t numTaps;
    q15_t *pCoeffs;
    q15_t *pState;
  } arm_fir_decimate_instance_q15;





  typedef struct
  {
    uint8_t M;
    uint16_t numTaps;
    q31_t *pCoeffs;
    q31_t *pState;

  } arm_fir_decimate_instance_q31;





  typedef struct
  {
    uint8_t M;
    uint16_t numTaps;
    float32_t *pCoeffs;
    float32_t *pState;

  } arm_fir_decimate_instance_f32;
# 3362 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_decimate_f32(
  const arm_fir_decimate_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 3381 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_decimate_init_f32(
  arm_fir_decimate_instance_f32 * S,
  uint16_t numTaps,
  uint8_t M,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize);
# 3398 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_decimate_q15(
  const arm_fir_decimate_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 3413 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_decimate_fast_q15(
  const arm_fir_decimate_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 3433 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_decimate_init_q15(
  arm_fir_decimate_instance_q15 * S,
  uint16_t numTaps,
  uint8_t M,
  q15_t * pCoeffs,
  q15_t * pState,
  uint32_t blockSize);
# 3450 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_decimate_q31(
  const arm_fir_decimate_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3465 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_decimate_fast_q31(
  arm_fir_decimate_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3484 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_decimate_init_q31(
  arm_fir_decimate_instance_q31 * S,
  uint16_t numTaps,
  uint8_t M,
  q31_t * pCoeffs,
  q31_t * pState,
  uint32_t blockSize);







  typedef struct
  {
    uint8_t L;
    uint16_t phaseLength;
    q15_t *pCoeffs;
    q15_t *pState;
  } arm_fir_interpolate_instance_q15;





  typedef struct
  {
    uint8_t L;
    uint16_t phaseLength;
    q31_t *pCoeffs;
    q31_t *pState;
  } arm_fir_interpolate_instance_q31;





  typedef struct
  {
    uint8_t L;
    uint16_t phaseLength;
    float32_t *pCoeffs;
    float32_t *pState;
  } arm_fir_interpolate_instance_f32;
# 3540 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_interpolate_q15(
  const arm_fir_interpolate_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 3559 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_interpolate_init_q15(
  arm_fir_interpolate_instance_q15 * S,
  uint8_t L,
  uint16_t numTaps,
  q15_t * pCoeffs,
  q15_t * pState,
  uint32_t blockSize);
# 3576 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_interpolate_q31(
  const arm_fir_interpolate_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3594 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_interpolate_init_q31(
  arm_fir_interpolate_instance_q31 * S,
  uint8_t L,
  uint16_t numTaps,
  q31_t * pCoeffs,
  q31_t * pState,
  uint32_t blockSize);
# 3612 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_interpolate_f32(
  const arm_fir_interpolate_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 3630 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_fir_interpolate_init_f32(
  arm_fir_interpolate_instance_f32 * S,
  uint8_t L,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  uint32_t blockSize);





  typedef struct
  {
    uint8_t numStages;
    q63_t *pState;
    q31_t *pCoeffs;
    uint8_t postShift;

  } arm_biquad_cas_df1_32x64_ins_q31;
# 3660 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cas_df1_32x64_q31(
  const arm_biquad_cas_df1_32x64_ins_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3676 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cas_df1_32x64_init_q31(
  arm_biquad_cas_df1_32x64_ins_q31 * S,
  uint8_t numStages,
  q31_t * pCoeffs,
  q63_t * pState,
  uint8_t postShift);







  typedef struct
  {
    uint8_t numStages;
    float32_t *pState;
    float32_t *pCoeffs;
  } arm_biquad_cascade_df2T_instance_f32;
# 3706 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df2T_f32(
  const arm_biquad_cascade_df2T_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 3722 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_biquad_cascade_df2T_init_f32(
  arm_biquad_cascade_df2T_instance_f32 * S,
  uint8_t numStages,
  float32_t * pCoeffs,
  float32_t * pState);







  typedef struct
  {
    uint16_t numStages;
    q15_t *pState;
    q15_t *pCoeffs;
  } arm_fir_lattice_instance_q15;





  typedef struct
  {
    uint16_t numStages;
    q31_t *pState;
    q31_t *pCoeffs;
  } arm_fir_lattice_instance_q31;





  typedef struct
  {
    uint16_t numStages;
    float32_t *pState;
    float32_t *pCoeffs;
  } arm_fir_lattice_instance_f32;
# 3772 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_init_q15(
  arm_fir_lattice_instance_q15 * S,
  uint16_t numStages,
  q15_t * pCoeffs,
  q15_t * pState);
# 3787 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_q15(
  const arm_fir_lattice_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 3802 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_init_q31(
  arm_fir_lattice_instance_q31 * S,
  uint16_t numStages,
  q31_t * pCoeffs,
  q31_t * pState);
# 3818 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_q31(
  const arm_fir_lattice_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3833 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_init_f32(
  arm_fir_lattice_instance_f32 * S,
  uint16_t numStages,
  float32_t * pCoeffs,
  float32_t * pState);
# 3848 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_lattice_f32(
  const arm_fir_lattice_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);




  typedef struct
  {
    uint16_t numStages;
    q15_t *pState;
    q15_t *pkCoeffs;
    q15_t *pvCoeffs;
  } arm_iir_lattice_instance_q15;




  typedef struct
  {
    uint16_t numStages;
    q31_t *pState;
    q31_t *pkCoeffs;
    q31_t *pvCoeffs;
  } arm_iir_lattice_instance_q31;




  typedef struct
  {
    uint16_t numStages;
    float32_t *pState;
    float32_t *pkCoeffs;
    float32_t *pvCoeffs;
  } arm_iir_lattice_instance_f32;
# 3896 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_f32(
  const arm_iir_lattice_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 3913 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_init_f32(
  arm_iir_lattice_instance_f32 * S,
  uint16_t numStages,
  float32_t * pkCoeffs,
  float32_t * pvCoeffs,
  float32_t * pState,
  uint32_t blockSize);
# 3931 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_q31(
  const arm_iir_lattice_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 3949 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_init_q31(
  arm_iir_lattice_instance_q31 * S,
  uint16_t numStages,
  q31_t * pkCoeffs,
  q31_t * pvCoeffs,
  q31_t * pState,
  uint32_t blockSize);
# 3967 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_q15(
  const arm_iir_lattice_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 3985 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_iir_lattice_init_q15(
  arm_iir_lattice_instance_q15 * S,
  uint16_t numStages,
  q15_t * pkCoeffs,
  q15_t * pvCoeffs,
  q15_t * pState,
  uint32_t blockSize);





  typedef struct
  {
    uint16_t numTaps;
    float32_t *pState;
    float32_t *pCoeffs;
    float32_t mu;
  } arm_lms_instance_f32;
# 4016 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_f32(
  const arm_lms_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize);
# 4035 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_init_f32(
  arm_lms_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize);





  typedef struct
  {
    uint16_t numTaps;
    q15_t *pState;
    q15_t *pCoeffs;
    q15_t mu;
    uint32_t postShift;
  } arm_lms_instance_q15;
# 4069 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_init_q15(
  arm_lms_instance_q15 * S,
  uint16_t numTaps,
  q15_t * pCoeffs,
  q15_t * pState,
  q15_t mu,
  uint32_t blockSize,
  uint32_t postShift);
# 4089 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_q15(
  const arm_lms_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pRef,
  q15_t * pOut,
  q15_t * pErr,
  uint32_t blockSize);






  typedef struct
  {
    uint16_t numTaps;
    q31_t *pState;
    q31_t *pCoeffs;
    q31_t mu;
    uint32_t postShift;

  } arm_lms_instance_q31;
# 4123 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_q31(
  const arm_lms_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pRef,
  q31_t * pOut,
  q31_t * pErr,
  uint32_t blockSize);
# 4143 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_init_q31(
  arm_lms_instance_q31 * S,
  uint16_t numTaps,
  q31_t * pCoeffs,
  q31_t * pState,
  q31_t mu,
  uint32_t blockSize,
  uint32_t postShift);





  typedef struct
  {
    uint16_t numTaps;
    float32_t *pState;
    float32_t *pCoeffs;
    float32_t mu;
    float32_t energy;
    float32_t x0;
  } arm_lms_norm_instance_f32;
# 4177 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_f32(
  arm_lms_norm_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pRef,
  float32_t * pOut,
  float32_t * pErr,
  uint32_t blockSize);
# 4196 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_init_f32(
  arm_lms_norm_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  float32_t mu,
  uint32_t blockSize);





  typedef struct
  {
    uint16_t numTaps;
    q31_t *pState;
    q31_t *pCoeffs;
    q31_t mu;
    uint8_t postShift;
    q31_t *recipTable;
    q31_t energy;
    q31_t x0;
  } arm_lms_norm_instance_q31;
# 4231 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_q31(
  arm_lms_norm_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pRef,
  q31_t * pOut,
  q31_t * pErr,
  uint32_t blockSize);
# 4251 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_init_q31(
  arm_lms_norm_instance_q31 * S,
  uint16_t numTaps,
  q31_t * pCoeffs,
  q31_t * pState,
  q31_t mu,
  uint32_t blockSize,
  uint8_t postShift);





  typedef struct
  {
    uint16_t numTaps;
    q15_t *pState;
    q15_t *pCoeffs;
    q15_t mu;
    uint8_t postShift;
    q15_t *recipTable;
    q15_t energy;
    q15_t x0;
  } arm_lms_norm_instance_q15;
# 4287 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_q15(
  arm_lms_norm_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pRef,
  q15_t * pOut,
  q15_t * pErr,
  uint32_t blockSize);
# 4308 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_lms_norm_init_q15(
  arm_lms_norm_instance_q15 * S,
  uint16_t numTaps,
  q15_t * pCoeffs,
  q15_t * pState,
  q15_t mu,
  uint32_t blockSize,
  uint8_t postShift);
# 4327 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_f32(
  float32_t * pSrcA,
  uint32_t srcALen,
  float32_t * pSrcB,
  uint32_t srcBLen,
  float32_t * pDst);
# 4345 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  q15_t * pScratch);
# 4364 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst);
# 4381 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_fast_q15(
          q15_t * pSrcA,
         uint32_t srcALen,
          q15_t * pSrcB,
         uint32_t srcBLen,
         q15_t * pDst);
# 4401 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_fast_opt_q15(
  q15_t * pSrcA,
  uint32_t srcALen,
  q15_t * pSrcB,
  uint32_t srcBLen,
  q15_t * pDst,
  q15_t * pScratch);
# 4419 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst);
# 4436 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_fast_q31(
  q31_t * pSrcA,
  uint32_t srcALen,
  q31_t * pSrcB,
  uint32_t srcBLen,
  q31_t * pDst);
# 4457 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_opt_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst,
  q15_t * pScratch1,
  q15_t * pScratch2);
# 4477 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_correlate_q7(
  q7_t * pSrcA,
  uint32_t srcALen,
  q7_t * pSrcB,
  uint32_t srcBLen,
  q7_t * pDst);





  typedef struct
  {
    uint16_t numTaps;
    uint16_t stateIndex;
    float32_t *pState;
    float32_t *pCoeffs;
    uint16_t maxDelay;
    int32_t *pTapDelay;
  } arm_fir_sparse_instance_f32;





  typedef struct
  {
    uint16_t numTaps;
    uint16_t stateIndex;
    q31_t *pState;
    q31_t *pCoeffs;
    uint16_t maxDelay;
    int32_t *pTapDelay;
  } arm_fir_sparse_instance_q31;





  typedef struct
  {
    uint16_t numTaps;
    uint16_t stateIndex;
    q15_t *pState;
    q15_t *pCoeffs;
    uint16_t maxDelay;
    int32_t *pTapDelay;
  } arm_fir_sparse_instance_q15;





  typedef struct
  {
    uint16_t numTaps;
    uint16_t stateIndex;
    q7_t *pState;
    q7_t *pCoeffs;
    uint16_t maxDelay;
    int32_t *pTapDelay;
  } arm_fir_sparse_instance_q7;
# 4550 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_f32(
  arm_fir_sparse_instance_f32 * S,
  float32_t * pSrc,
  float32_t * pDst,
  float32_t * pScratchIn,
  uint32_t blockSize);
# 4569 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_init_f32(
  arm_fir_sparse_instance_f32 * S,
  uint16_t numTaps,
  float32_t * pCoeffs,
  float32_t * pState,
  int32_t * pTapDelay,
  uint16_t maxDelay,
  uint32_t blockSize);
# 4588 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_q31(
  arm_fir_sparse_instance_q31 * S,
  q31_t * pSrc,
  q31_t * pDst,
  q31_t * pScratchIn,
  uint32_t blockSize);
# 4607 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_init_q31(
  arm_fir_sparse_instance_q31 * S,
  uint16_t numTaps,
  q31_t * pCoeffs,
  q31_t * pState,
  int32_t * pTapDelay,
  uint16_t maxDelay,
  uint32_t blockSize);
# 4627 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_q15(
  arm_fir_sparse_instance_q15 * S,
  q15_t * pSrc,
  q15_t * pDst,
  q15_t * pScratchIn,
  q31_t * pScratchOut,
  uint32_t blockSize);
# 4648 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_init_q15(
  arm_fir_sparse_instance_q15 * S,
  uint16_t numTaps,
  q15_t * pCoeffs,
  q15_t * pState,
  int32_t * pTapDelay,
  uint16_t maxDelay,
  uint32_t blockSize);
# 4668 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_q7(
  arm_fir_sparse_instance_q7 * S,
  q7_t * pSrc,
  q7_t * pDst,
  q7_t * pScratchIn,
  q31_t * pScratchOut,
  uint32_t blockSize);
# 4688 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_fir_sparse_init_q7(
  arm_fir_sparse_instance_q7 * S,
  uint16_t numTaps,
  q7_t * pCoeffs,
  q7_t * pState,
  int32_t * pTapDelay,
  uint16_t maxDelay,
  uint32_t blockSize);
# 4706 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sin_cos_f32(
  float32_t theta,
  float32_t * pSinVal,
  float32_t * pCcosVal);
# 4719 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_sin_cos_q31(
  q31_t theta,
  q31_t * pSinVal,
  q31_t * pCosVal);
# 4733 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_conj_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples);
# 4746 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_conj_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t numSamples);
# 4759 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_conj_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t numSamples);
# 4774 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_squared_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples);
# 4787 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_squared_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t numSamples);
# 4800 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_squared_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t numSamples);
# 4880 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline float32_t arm_pid_f32(
  arm_pid_instance_f32 * S,
  float32_t in)
  {
    float32_t out;


    out = (S->A0 * in) +
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);


    S->state[1] = S->state[0];
    S->state[0] = in;
    S->state[2] = out;


    return (out);

  }
# 4915 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t arm_pid_q31(
  arm_pid_instance_q31 * S,
  q31_t in)
  {
    q63_t acc;
    q31_t out;


    acc = (q63_t) S->A0 * in;


    acc += (q63_t) S->A1 * S->state[0];


    acc += (q63_t) S->A2 * S->state[1];


    out = (q31_t) (acc >> 31u);


    out += S->state[2];


    S->state[1] = S->state[0];
    S->state[0] = in;
    S->state[2] = out;


    return (out);

  }
# 4963 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q15_t arm_pid_q15(
  arm_pid_instance_q15 * S,
  q15_t in)
  {
    q63_t acc;
    q15_t out;


    int32_t *vstate;




    acc = (q31_t) __SMUAD(S->A0, in);


    vstate = ((int32_t *)(S->state));
    acc = __SMLALD(S->A1, (q31_t) *vstate, acc);
# 4993 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
    acc += (q31_t) S->state[2] << 15;


    out = (q15_t) (({ uint32_t __RES, __ARG1 = ((acc >> 15)); __asm ("ssat %0, %1, %2" : "=r" (__RES) : "I" (16), "r" (__ARG1) ); __RES; }));


    S->state[1] = S->state[0];
    S->state[0] = in;
    S->state[2] = out;


    return (out);

  }
# 5021 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_mat_inverse_f32(
  const arm_matrix_instance_f32 * src,
  arm_matrix_instance_f32 * dst);
# 5069 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_clarke_f32(
  float32_t Ia,
  float32_t Ib,
  float32_t * pIalpha,
  float32_t * pIbeta)
  {

    *pIalpha = Ia;


    *pIbeta =
      ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);

  }
# 5099 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_clarke_q31(
  q31_t Ia,
  q31_t Ib,
  q31_t * pIalpha,
  q31_t * pIbeta)
  {
    q31_t product1, product2;


    *pIalpha = Ia;


    product1 = (q31_t) (((q63_t) Ia * 0x24F34E8B) >> 30);


    product2 = (q31_t) (((q63_t) Ib * 0x49E69D16) >> 30);


    *pIbeta = __QADD(product1, product2);
  }
# 5131 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q7_to_q31(
  q7_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 5174 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_inv_clarke_f32(
  float32_t Ialpha,
  float32_t Ibeta,
  float32_t * pIa,
  float32_t * pIb)
  {

    *pIa = Ialpha;


    *pIb = -0.5 * Ialpha + (float32_t) 0.8660254039 *Ibeta;

  }
# 5203 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_inv_clarke_q31(
  q31_t Ialpha,
  q31_t Ibeta,
  q31_t * pIa,
  q31_t * pIb)
  {
    q31_t product1, product2;


    *pIa = Ialpha;


    product1 = (q31_t) (((q63_t) (Ialpha) * (0x40000000)) >> 31);


    product2 = (q31_t) (((q63_t) (Ibeta) * (0x6ED9EBA1)) >> 31);


    *pIb = __QSUB(product2, product1);

  }
# 5236 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q7_to_q15(
  q7_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 5290 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_park_f32(
  float32_t Ialpha,
  float32_t Ibeta,
  float32_t * pId,
  float32_t * pIq,
  float32_t sinVal,
  float32_t cosVal)
  {

    *pId = Ialpha * cosVal + Ibeta * sinVal;


    *pIq = -Ialpha * sinVal + Ibeta * cosVal;

  }
# 5324 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_park_q31(
  q31_t Ialpha,
  q31_t Ibeta,
  q31_t * pId,
  q31_t * pIq,
  q31_t sinVal,
  q31_t cosVal)
  {
    q31_t product1, product2;
    q31_t product3, product4;


    product1 = (q31_t) (((q63_t) (Ialpha) * (cosVal)) >> 31);


    product2 = (q31_t) (((q63_t) (Ibeta) * (sinVal)) >> 31);



    product3 = (q31_t) (((q63_t) (Ialpha) * (sinVal)) >> 31);


    product4 = (q31_t) (((q63_t) (Ibeta) * (cosVal)) >> 31);


    *pId = __QADD(product1, product2);


    *pIq = __QSUB(product4, product3);
  }
# 5366 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q7_to_float(
  q7_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 5409 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_inv_park_f32(
  float32_t Id,
  float32_t Iq,
  float32_t * pIalpha,
  float32_t * pIbeta,
  float32_t sinVal,
  float32_t cosVal)
  {

    *pIalpha = Id * cosVal - Iq * sinVal;


    *pIbeta = Id * sinVal + Iq * cosVal;

  }
# 5444 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_inv_park_q31(
  q31_t Id,
  q31_t Iq,
  q31_t * pIalpha,
  q31_t * pIbeta,
  q31_t sinVal,
  q31_t cosVal)
  {
    q31_t product1, product2;
    q31_t product3, product4;


    product1 = (q31_t) (((q63_t) (Id) * (cosVal)) >> 31);


    product2 = (q31_t) (((q63_t) (Iq) * (sinVal)) >> 31);



    product3 = (q31_t) (((q63_t) (Id) * (sinVal)) >> 31);


    product4 = (q31_t) (((q63_t) (Iq) * (cosVal)) >> 31);


    *pIalpha = __QSUB(product1, product2);


    *pIbeta = __QADD(product4, product3);

  }
# 5488 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q31_to_float(
  q31_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 5542 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline float32_t arm_linear_interp_f32(
  arm_linear_interp_instance_f32 * S,
  float32_t x)
  {

    float32_t y;
    float32_t x0, x1;
    float32_t y0, y1;
    float32_t xSpacing = S->xSpacing;
    int32_t i;
    float32_t *pYData = S->pYData;


    i = (int32_t) ((x - S->x1) / xSpacing);

    if(i < 0)
    {

      y = pYData[0];
    }
    else if((uint32_t)i >= S->nValues)
    {

      y = pYData[S->nValues - 1];
    }
    else
    {

      x0 = S->x1 + i * xSpacing;
      x1 = S->x1 + (i + 1) * xSpacing;


      y0 = pYData[i];
      y1 = pYData[i + 1];


      y = y0 + (x - x0) * ((y1 - y0) / (x1 - x0));

    }


    return (y);
  }
# 5601 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t arm_linear_interp_q31(
  q31_t * pYData,
  q31_t x,
  uint32_t nValues)
  {
    q31_t y;
    q31_t y0, y1;
    q31_t fract;
    int32_t index;




    index = ((x & 0xFFF00000) >> 20);

    if(index >= (int32_t)(nValues - 1))
    {
      return (pYData[nValues - 1]);
    }
    else if(index < 0)
    {
      return (pYData[0]);
    }
    else
    {



      fract = (x & 0x000FFFFF) << 11;


      y0 = pYData[index];
      y1 = pYData[index + 1u];


      y = ((q31_t) ((q63_t) y0 * (0x7FFFFFFF - fract) >> 32));


      y += ((q31_t) (((q63_t) y1 * fract) >> 32));


      return (y << 1u);

    }

  }
# 5663 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q15_t arm_linear_interp_q15(
  q15_t * pYData,
  q31_t x,
  uint32_t nValues)
  {
    q63_t y;
    q15_t y0, y1;
    q31_t fract;
    int32_t index;




    index = ((x & 0xFFF00000) >> 20u);

    if(index >= (int32_t)(nValues - 1))
    {
      return (pYData[nValues - 1]);
    }
    else if(index < 0)
    {
      return (pYData[0]);
    }
    else
    {


      fract = (x & 0x000FFFFF);


      y0 = pYData[index];
      y1 = pYData[index + 1u];


      y = ((q63_t) y0 * (0xFFFFF - fract));


      y += ((q63_t) y1 * (fract));


      return (y >> 20);
    }


  }
# 5723 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q7_t arm_linear_interp_q7(
  q7_t * pYData,
  q31_t x,
  uint32_t nValues)
  {
    q31_t y;
    q7_t y0, y1;
    q31_t fract;
    uint32_t index;




    if (x < 0)
    {
      return (pYData[0]);
    }
    index = (x >> 20) & 0xfff;


    if(index >= (nValues - 1))
    {
      return (pYData[nValues - 1]);
    }
    else
    {



      fract = (x & 0x000FFFFF);


      y0 = pYData[index];
      y1 = pYData[index + 1u];


      y = ((y0 * (0xFFFFF - fract)));


      y += (y1 * fract);


      return (y >> 20u);

    }

  }
# 5780 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  float32_t arm_sin_f32(
  float32_t x);







  q31_t arm_sin_q31(
  q31_t x);







  q15_t arm_sin_q15(
  q15_t x);







  float32_t arm_cos_f32(
  float32_t x);







  q31_t arm_cos_q31(
  q31_t x);







  q15_t arm_cos_q15(
  q15_t x);
# 5868 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if(in > 0)
    {





      *pOut = sqrtf(in);


      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
      return (ARM_MATH_ARGUMENT_ERROR);
    }

  }
# 5900 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_sqrt_q31(
  q31_t in,
  q31_t * pOut);
# 5911 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  arm_status arm_sqrt_q15(
  q15_t in,
  q15_t * pOut);
# 5928 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline void arm_circularWrite_f32(
  int32_t * circBuffer,
  int32_t L,
  uint16_t * writeOffset,
  int32_t bufferInc,
  const int32_t * src,
  int32_t srcInc,
  uint32_t blockSize)
  {
    uint32_t i = 0u;
    int32_t wOffset;



    wOffset = *writeOffset;


    i = blockSize;

    while(i > 0u)
    {

      circBuffer[wOffset] = *src;


      src += srcInc;


      wOffset += bufferInc;
      if(wOffset >= L)
        wOffset -= L;


      i--;
    }


    *writeOffset = wOffset;
  }






  static inline void arm_circularRead_f32(
  int32_t * circBuffer,
  int32_t L,
  int32_t * readOffset,
  int32_t bufferInc,
  int32_t * dst,
  int32_t * dst_base,
  int32_t dst_length,
  int32_t dstInc,
  uint32_t blockSize)
  {
    uint32_t i = 0u;
    int32_t rOffset, dst_end;



    rOffset = *readOffset;
    dst_end = (int32_t) (dst_base + dst_length);


    i = blockSize;

    while(i > 0u)
    {

      *dst = circBuffer[rOffset];


      dst += dstInc;

      if(dst == (int32_t *) dst_end)
      {
        dst = dst_base;
      }


      rOffset += bufferInc;

      if(rOffset >= L)
      {
        rOffset -= L;
      }


      i--;
    }


    *readOffset = rOffset;
  }





  static inline void arm_circularWrite_q15(
  q15_t * circBuffer,
  int32_t L,
  uint16_t * writeOffset,
  int32_t bufferInc,
  const q15_t * src,
  int32_t srcInc,
  uint32_t blockSize)
  {
    uint32_t i = 0u;
    int32_t wOffset;



    wOffset = *writeOffset;


    i = blockSize;

    while(i > 0u)
    {

      circBuffer[wOffset] = *src;


      src += srcInc;


      wOffset += bufferInc;
      if(wOffset >= L)
        wOffset -= L;


      i--;
    }


    *writeOffset = wOffset;
  }






  static inline void arm_circularRead_q15(
  q15_t * circBuffer,
  int32_t L,
  int32_t * readOffset,
  int32_t bufferInc,
  q15_t * dst,
  q15_t * dst_base,
  int32_t dst_length,
  int32_t dstInc,
  uint32_t blockSize)
  {
    uint32_t i = 0;
    int32_t rOffset, dst_end;



    rOffset = *readOffset;

    dst_end = (int32_t) (dst_base + dst_length);


    i = blockSize;

    while(i > 0u)
    {

      *dst = circBuffer[rOffset];


      dst += dstInc;

      if(dst == (q15_t *) dst_end)
      {
        dst = dst_base;
      }


      rOffset += bufferInc;

      if(rOffset >= L)
      {
        rOffset -= L;
      }


      i--;
    }


    *readOffset = rOffset;
  }






  static inline void arm_circularWrite_q7(
  q7_t * circBuffer,
  int32_t L,
  uint16_t * writeOffset,
  int32_t bufferInc,
  const q7_t * src,
  int32_t srcInc,
  uint32_t blockSize)
  {
    uint32_t i = 0u;
    int32_t wOffset;



    wOffset = *writeOffset;


    i = blockSize;

    while(i > 0u)
    {

      circBuffer[wOffset] = *src;


      src += srcInc;


      wOffset += bufferInc;
      if(wOffset >= L)
        wOffset -= L;


      i--;
    }


    *writeOffset = wOffset;
  }






  static inline void arm_circularRead_q7(
  q7_t * circBuffer,
  int32_t L,
  int32_t * readOffset,
  int32_t bufferInc,
  q7_t * dst,
  q7_t * dst_base,
  int32_t dst_length,
  int32_t dstInc,
  uint32_t blockSize)
  {
    uint32_t i = 0;
    int32_t rOffset, dst_end;



    rOffset = *readOffset;

    dst_end = (int32_t) (dst_base + dst_length);


    i = blockSize;

    while(i > 0u)
    {

      *dst = circBuffer[rOffset];


      dst += dstInc;

      if(dst == (q7_t *) dst_end)
      {
        dst = dst_base;
      }


      rOffset += bufferInc;

      if(rOffset >= L)
      {
        rOffset -= L;
      }


      i--;
    }


    *readOffset = rOffset;
  }
# 6236 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_power_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q63_t * pResult);
# 6249 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_power_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult);
# 6262 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_power_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q63_t * pResult);
# 6275 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_power_q7(
  q7_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult);
# 6288 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mean_q7(
  q7_t * pSrc,
  uint32_t blockSize,
  q7_t * pResult);
# 6300 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mean_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult);
# 6312 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mean_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult);
# 6324 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_mean_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult);
# 6337 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_var_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult);
# 6350 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_var_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q63_t * pResult);
# 6363 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_var_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult);
# 6376 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_rms_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult);
# 6389 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_rms_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult);
# 6402 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_rms_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult);
# 6415 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_std_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult);
# 6428 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_std_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult);
# 6441 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_std_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult);
# 6454 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_f32(
  float32_t * pSrc,
  float32_t * pDst,
  uint32_t numSamples);
# 6467 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_q31(
  q31_t * pSrc,
  q31_t * pDst,
  uint32_t numSamples);
# 6480 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mag_q15(
  q15_t * pSrc,
  q15_t * pDst,
  uint32_t numSamples);
# 6495 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_dot_prod_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  uint32_t numSamples,
  q31_t * realResult,
  q31_t * imagResult);
# 6512 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_dot_prod_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  uint32_t numSamples,
  q63_t * realResult,
  q63_t * imagResult);
# 6529 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t numSamples,
  float32_t * realResult,
  float32_t * imagResult);
# 6545 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_real_q15(
  q15_t * pSrcCmplx,
  q15_t * pSrcReal,
  q15_t * pCmplxDst,
  uint32_t numSamples);
# 6560 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_real_q31(
  q31_t * pSrcCmplx,
  q31_t * pSrcReal,
  q31_t * pCmplxDst,
  uint32_t numSamples);
# 6575 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_real_f32(
  float32_t * pSrcCmplx,
  float32_t * pSrcReal,
  float32_t * pCmplxDst,
  uint32_t numSamples);
# 6590 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_min_q7(
  q7_t * pSrc,
  uint32_t blockSize,
  q7_t * result,
  uint32_t * index);
# 6605 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_min_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult,
  uint32_t * pIndex);
# 6619 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_min_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult,
  uint32_t * pIndex);
# 6634 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_min_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex);
# 6649 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_max_q7(
  q7_t * pSrc,
  uint32_t blockSize,
  q7_t * pResult,
  uint32_t * pIndex);
# 6664 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_max_q15(
  q15_t * pSrc,
  uint32_t blockSize,
  q15_t * pResult,
  uint32_t * pIndex);
# 6679 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_max_q31(
  q31_t * pSrc,
  uint32_t blockSize,
  q31_t * pResult,
  uint32_t * pIndex);
# 6694 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_max_f32(
  float32_t * pSrc,
  uint32_t blockSize,
  float32_t * pResult,
  uint32_t * pIndex);
# 6709 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_cmplx_q15(
  q15_t * pSrcA,
  q15_t * pSrcB,
  q15_t * pDst,
  uint32_t numSamples);
# 6724 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_cmplx_q31(
  q31_t * pSrcA,
  q31_t * pSrcB,
  q31_t * pDst,
  uint32_t numSamples);
# 6739 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_cmplx_mult_cmplx_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  float32_t * pDst,
  uint32_t numSamples);
# 6752 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_float_to_q31(
  float32_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 6764 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_float_to_q15(
  float32_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 6776 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_float_to_q7(
  float32_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 6789 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q31_to_q15(
  q31_t * pSrc,
  q15_t * pDst,
  uint32_t blockSize);
# 6801 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q31_to_q7(
  q31_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 6813 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q15_to_float(
  q15_t * pSrc,
  float32_t * pDst,
  uint32_t blockSize);
# 6826 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q15_to_q31(
  q15_t * pSrc,
  q31_t * pDst,
  uint32_t blockSize);
# 6839 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  void arm_q15_to_q7(
  q15_t * pSrc,
  q7_t * pDst,
  uint32_t blockSize);
# 6916 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline float32_t arm_bilinear_interp_f32(
  const arm_bilinear_interp_instance_f32 * S,
  float32_t X,
  float32_t Y)
  {
    float32_t out;
    float32_t f00, f01, f10, f11;
    float32_t *pData = S->pData;
    int32_t xIndex, yIndex, index;
    float32_t xdiff, ydiff;
    float32_t b1, b2, b3, b4;

    xIndex = (int32_t) X;
    yIndex = (int32_t) Y;



    if(xIndex < 0 || xIndex > (S->numRows - 1) || yIndex < 0
       || yIndex > (S->numCols - 1))
    {
      return (0);
    }


    index = (xIndex - 1) + (yIndex - 1) * S->numCols;



    f00 = pData[index];
    f01 = pData[index + 1];


    index = (xIndex - 1) + (yIndex) * S->numCols;



    f10 = pData[index];
    f11 = pData[index + 1];


    b1 = f00;
    b2 = f01 - f00;
    b3 = f10 - f00;
    b4 = f00 - f01 - f10 + f11;


    xdiff = X - xIndex;


    ydiff = Y - yIndex;


    out = b1 + b2 * xdiff + b3 * ydiff + b4 * xdiff * ydiff;


    return (out);

  }
# 6984 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q31_t arm_bilinear_interp_q31(
  arm_bilinear_interp_instance_q31 * S,
  q31_t X,
  q31_t Y)
  {
    q31_t out;
    q31_t acc = 0;
    q31_t xfract, yfract;
    q31_t x1, x2, y1, y2;
    int32_t rI, cI;
    q31_t *pYData = S->pData;
    uint32_t nCols = S->numCols;





    rI = ((X & 0xFFF00000) >> 20u);




    cI = ((Y & 0xFFF00000) >> 20u);



    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
    {
      return (0);
    }



    xfract = (X & 0x000FFFFF) << 11u;


    x1 = pYData[(rI) + nCols * (cI)];
    x2 = pYData[(rI) + nCols * (cI) + 1u];



    yfract = (Y & 0x000FFFFF) << 11u;


    y1 = pYData[(rI) + nCols * (cI + 1)];
    y2 = pYData[(rI) + nCols * (cI + 1) + 1u];


    out = ((q31_t) (((q63_t) x1 * (0x7FFFFFFF - xfract)) >> 32));
    acc = ((q31_t) (((q63_t) out * (0x7FFFFFFF - yfract)) >> 32));


    out = ((q31_t) ((q63_t) x2 * (0x7FFFFFFF - yfract) >> 32));
    acc += ((q31_t) ((q63_t) out * (xfract) >> 32));


    out = ((q31_t) ((q63_t) y1 * (0x7FFFFFFF - xfract) >> 32));
    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));


    out = ((q31_t) ((q63_t) y2 * (xfract) >> 32));
    acc += ((q31_t) ((q63_t) out * (yfract) >> 32));


    return (acc << 2u);

  }
# 7060 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q15_t arm_bilinear_interp_q15(
  arm_bilinear_interp_instance_q15 * S,
  q31_t X,
  q31_t Y)
  {
    q63_t acc = 0;
    q31_t out;
    q15_t x1, x2, y1, y2;
    q31_t xfract, yfract;
    int32_t rI, cI;
    q15_t *pYData = S->pData;
    uint32_t nCols = S->numCols;




    rI = ((X & 0xFFF00000) >> 20);




    cI = ((Y & 0xFFF00000) >> 20);



    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
    {
      return (0);
    }



    xfract = (X & 0x000FFFFF);


    x1 = pYData[(rI) + nCols * (cI)];
    x2 = pYData[(rI) + nCols * (cI) + 1u];




    yfract = (Y & 0x000FFFFF);


    y1 = pYData[(rI) + nCols * (cI + 1)];
    y2 = pYData[(rI) + nCols * (cI + 1) + 1u];





    out = (q31_t) (((q63_t) x1 * (0xFFFFF - xfract)) >> 4u);
    acc = ((q63_t) out * (0xFFFFF - yfract));


    out = (q31_t) (((q63_t) x2 * (0xFFFFF - yfract)) >> 4u);
    acc += ((q63_t) out * (xfract));


    out = (q31_t) (((q63_t) y1 * (0xFFFFF - xfract)) >> 4u);
    acc += ((q63_t) out * (yfract));


    out = (q31_t) (((q63_t) y2 * (xfract)) >> 4u);
    acc += ((q63_t) out * (yfract));



    return (acc >> 36);

  }
# 7140 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
  static inline q7_t arm_bilinear_interp_q7(
  arm_bilinear_interp_instance_q7 * S,
  q31_t X,
  q31_t Y)
  {
    q63_t acc = 0;
    q31_t out;
    q31_t xfract, yfract;
    q7_t x1, x2, y1, y2;
    int32_t rI, cI;
    q7_t *pYData = S->pData;
    uint32_t nCols = S->numCols;




    rI = ((X & 0xFFF00000) >> 20);




    cI = ((Y & 0xFFF00000) >> 20);



    if(rI < 0 || rI > (S->numRows - 1) || cI < 0 || cI > (S->numCols - 1))
    {
      return (0);
    }



    xfract = (X & 0x000FFFFF);


    x1 = pYData[(rI) + nCols * (cI)];
    x2 = pYData[(rI) + nCols * (cI) + 1u];




    yfract = (Y & 0x000FFFFF);


    y1 = pYData[(rI) + nCols * (cI + 1)];
    y2 = pYData[(rI) + nCols * (cI + 1) + 1u];


    out = ((x1 * (0xFFFFF - xfract)));
    acc = (((q63_t) out * (0xFFFFF - yfract)));


    out = ((x2 * (0xFFFFF - yfract)));
    acc += (((q63_t) out * (xfract)));


    out = ((y1 * (0xFFFFF - xfract)));
    acc += (((q63_t) out * (yfract)));


    out = ((y2 * (yfract)));
    acc += (((q63_t) out * (xfract)));


    return (acc >> 40);

  }
# 7270 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm/arm_math.h"
#define multAcc_32x32_keep32_R(a,x,y) a += (q31_t) (((q63_t) x * y) >> 32)



#define multSub_32x32_keep32_R(a,x,y) a -= (q31_t) (((q63_t) x * y) >> 32)



#define mult_32x32_keep32_R(a,x,y) a = (q31_t) (((q63_t) x * y ) >> 32)


#define LOW_OPTIMIZATION_ENTER __attribute__(( optimize("-O1") ))

#define LOW_OPTIMIZATION_EXIT 

#define IAR_ONLY_LOW_OPTIMIZATION_ENTER 

#define IAR_ONLY_LOW_OPTIMIZATION_EXIT 
# 38 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\CMSIS_DSPLIB_CM3\\inc/arm_math.h" 2
# 24 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h" 2



#define ON 1


#define OFF 0




#define USE_UART ON
#define USE_ADC OFF
#define USE_DAC OFF
#define USE_FFT ON
#define USE_RTOS OFF




#define DEBUG_MODE OFF



#define USE_UART0 ON
#define USE_UART1 OFF
#define USE_UART2 OFF
#define USE_UART3 OFF



#define UART_TRANSMIT_NONE 0
#define UART_TRANSMIT_LOOPBACK 1
#define UART_TRANSMIT_FFT 2
#define UART0_TRANSMIT UART_TRANSMIT_FFT
#define UART1_TRANSMIT UART_TRANSMIT_FFT
#define UART2_TRANSMIT UART_TRANSMIT_FFT
#define UART3_TRANSMIT UART_TRANSMIT_FFT
# 97 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/utilidades.h"
 void main_init();
# 13 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\FFT/fft_header.h" 1
# 9 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\FFT/fft_header.h"
#define FFT_HEADER_H_ 



# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 1
# 14 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\FFT/fft_header.h" 2
# 37 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\FFT/fft_header.h"
  void fft_init();
  void fft_function();






#define FFT_SIZE 512


#define FFT_STATUS_EMPTY 0
#define FFT_STATUS_TO_DO 1
#define FFT_STATUS_DONE 2






  extern arm_rfft_instance_q31 fft_inst_q31;
  extern arm_cfft_radix4_instance_q31 fft_inst_q31_complex;

  extern volatile q31_t fft_vector[512*2];
  extern volatile q31_t fft_vector_out[512];

  extern uint8_t fft_status;
# 14 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h" 1
# 9 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
#define UART_HEADER_H_ 
# 41 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
  void uart_init();
  void main_uart();
# 51 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
#define UART0_SRB_SIZE 256*4
#define UART0_RRB_SIZE 4
#define UART1_SRB_SIZE 16
#define UART1_RRB_SIZE 16
#define UART2_SRB_SIZE 16
#define UART2_RRB_SIZE 16
#define UART3_SRB_SIZE 16
#define UART3_RRB_SIZE 16


#define UART_BAUDRATE_9600 9600
#define UART_BAUDRATE_19200 19200
#define UART_BAUDRATE_38400 38400
#define UART_BAUDRATE_57600 57600
#define UART_BAUDRATE_115200 115200
#define UART0_BAUDRATE UART_BAUDRATE_9600
#define UART1_BAUDRATE UART_BAUDRATE_9600
#define UART2_BAUDRATE UART_BAUDRATE_9600
#define UART3_BAUDRATE UART_BAUDRATE_9600


#define UART_STATUS_EMPTY 0
#define UART_STATUS_LEIDO 1


#define UART0_TX_P0_2 0, 2, MD_PLN, IOCON_FUNC1
#define UART0_RX_P0_3 0, 3, MD_PLN, IOCON_FUNC1
#define UART0_TX UART0_TX_P0_2
#define UART0_RX UART0_RX_P0_3

#define UART1_TX_P0_15 0, 15, MD_PLN, IOCON_FUNC1
#define UART1_TX_P2_0 2, 0, MD_PLN, IOCON_FUNC2
#define UART1_RX_P0_16 0, 16, MD_PLN, IOCON_FUNC1
#define UART1_RX_P2_1 2, 1, MD_PLN, IOCON_FUNC2
#define UART1_TX UART1_TX_P0_15
#define UART1_RX UART1_RX_P0_16

#define UART2_TX_P0_10 0, 10, MD_PLN, IOCON_FUNC1
#define UART2_TX_P2_8 2, 8, MD_PLN, IOCON_FUNC2
#define UART2_RX_P0_11 0, 11, MD_PLN, IOCON_FUNC1
#define UART2_TX UART2_TX_P0_10
#define UART2_RX UART2_RX_P0_11

#define UART3_TX_P0_0 0, 0, MD_PLN, IOCON_FUNC2
#define UART3_TX_P0_25 0, 25, MD_PLN, IOCON_FUNC3
#define UART3_RX_P0_1 0, 1, MD_PLN, IOCON_FUNC2
#define UART3_RX_P0_26 0, 26, MD_PLN, IOCON_FUNC3
#define UART3_TX UART3_TX_P0_0
#define UART3_RX UART3_RX_P0_1







   extern volatile uint8_t uart0_in;
# 121 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
   extern RINGBUFF_T rxbuff0[4], txbuff0[256*4];
# 135 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
   extern RINGBUFF_T txring0, rxring0;
# 149 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\UART/uart_header.h"
   extern uint8_t uart0_rx_status;
# 15 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 2
# 1 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\ADC_DAC/adc_dac_header.h" 1
# 9 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\ADC_DAC/adc_dac_header.h"
#define ADC_DAC_HEADER_H_ 
# 16 "D:\\UTN\\Git\\TD_II\\TD_II\\workspace\\THD_Meter_RTOS\\inc/header.h" 2
# 11 "../FFT/fft_init.c" 2


#define FFT_INIT_FFT_LENGTH FFT_SIZE
#define FFT_INIT_IFFT FALSE
#define FFT_INIT_BIT_REVERSE TRUE



 void fft_init()
 {
# 31 "../FFT/fft_init.c"
  arm_rfft_init_q31(&fft_inst_q31, &fft_inst_q31_complex, 512, FALSE, TRUE);
# 40 "../FFT/fft_init.c"
 }
