# 0 "D:/Desktop/source/zephyr_3.4/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "D:/Desktop/source/testing/boards/arm/blue_pill/blue_pill.dts" 1






/dts-v1/;
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f103X8.dtsi" 1 3 4






# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/common/mem.h" 1 3 4
# 8 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f103X8.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 1 3 4







# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/armv7-m.dtsi" 1 3 4


# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "D:/Desktop/source/zephyr_3.4/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/armv7-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v7m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv7m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 9 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/clock/stm32f1_clock.h" 1 3 4
# 10 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 11 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 12 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/pwm/pwm.h" 1 3 4
# 13 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/pwm/stm32_pwm.h" 1 3 4
# 14 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/dma/stm32_dma.h" 1 3 4
# 15 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32f1_adc.h" 1 3 4
# 9 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32f1_adc.h" 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32_adc.h" 1 3 4
# 9 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32_adc.h" 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 10 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32_adc.h" 2 3 4
# 10 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/adc/stm32f1_adc.h" 2 3 4
# 16 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/reset/stm32f0_1_3_reset.h" 1 3 4
# 10 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/reset/stm32f0_1_3_reset.h" 3 4
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/reset/stm32-common.h" 1 3 4
# 11 "D:/Desktop/source/zephyr_3.4/zephyr/include/zephyr/dt-bindings/reset/stm32f0_1_3_reset.h" 2 3 4
# 17 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4

# 1 "D:/Desktop/source/zephyr_3.4/zephyr/dts/common/freq.h" 1 3 4
# 19 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f1.dtsi" 2 3 4

/ {
 chosen {
  zephyr,flash-controller = &flash;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m3";
   reg = <0>;
  };
 };

 sram0: memory@20000000 {
  compatible = "mmio-sram";
 };

 clocks {
  clk_hse: clk-hse {
   #clock-cells = <0>;
   compatible = "st,stm32-hse-clock";
   status = "disabled";
  };

  clk_hsi: clk-hsi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <((8) * 1000 * 1000)>;
   status = "disabled";
  };

  clk_lse: clk-lse {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <32768>;
   status = "disabled";
  };

  clk_lsi: clk-lsi {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <((40) * 1000)>;
   status = "disabled";
  };

  pll: pll {
   #clock-cells = <0>;
   compatible = "st,stm32f1-pll-clock";
   status = "disabled";
  };
 };

 soc {

  flash: flash-controller@40022000 {
   compatible = "st,stm32-flash-controller", "st,stm32f1-flash-controller";
   reg = <0x40022000 0x400>;
   interrupts = <3 0>;
   clocks = <&rcc 0x014 0x00000010>;

   #address-cells = <1>;
   #size-cells = <1>;

   flash0: flash@8000000 {
    compatible = "st,stm32-nv-flash", "soc-nv-flash";

    write-block-size = <2>;

    max-erase-time = <40>;
   };
  };

  rcc: rcc@40021000 {
   compatible = "st,stm32f1-rcc";
   #clock-cells = <2>;
   reg = <0x40021000 0x400>;

   rctl: reset-controller {
    compatible = "st,stm32-rcc-rctl";
    #reset-cells = <1>;
   };
  };

  exti: interrupt-controller@40010400 {
   compatible = "st,stm32-exti";
   interrupt-controller;
   #interrupt-cells = <1>;
   #address-cells = <1>;
   reg = <0x40010400 0x400>;
   num-lines = <16>;
   interrupts = <6 0>, <7 0>, <8 0>, <9 0>,
         <10 0>, <23 0>, <40 0>;
   interrupt-names = "line0", "line1", "line2", "line3",
       "line4", "line5-9", "line10-15";
   line-ranges = <0 1>, <1 1>, <2 1>, <3 1>,
          <4 1>, <5 5>, <10 6>;
  };

  pinctrl: pin-controller@40010800 {
   compatible = "st,stm32f1-pinctrl";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x40010800 0x1C00>;

   gpioa: gpio@40010800 {
    compatible = "st,stm32-gpio";
    gpio-controller;
    #gpio-cells = <2>;
    reg = <0x40010800 0x400>;
    clocks = <&rcc 0x018 0x00000004>;
   };

   gpiob: gpio@40010c00 {
    compatible = "st,stm32-gpio";
    gpio-controller;
    #gpio-cells = <2>;
    reg = <0x40010c00 0x400>;
    clocks = <&rcc 0x018 0x00000008>;
   };

   gpioc: gpio@40011000 {
    compatible = "st,stm32-gpio";
    gpio-controller;
    #gpio-cells = <2>;
    reg = <0x40011000 0x400>;
    clocks = <&rcc 0x018 0x00000010>;
   };

   gpiod: gpio@40011400 {
    compatible = "st,stm32-gpio";
    gpio-controller;
    #gpio-cells = <2>;
    reg = <0x40011400 0x400>;
    clocks = <&rcc 0x018 0x00000020>;
   };

   gpioe: gpio@40011800 {
    compatible = "st,stm32-gpio";
    gpio-controller;
    #gpio-cells = <2>;
    reg = <0x40011800 0x400>;
    clocks = <&rcc 0x018 0x00000040>;
   };
  };

  usart1: serial@40013800 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40013800 0x400>;
   clocks = <&rcc 0x018 0x00004000>;
   resets = <&rctl (((0x0C) << 5U) | (14U))>;
   interrupts = <37 0>;
   status = "disabled";
  };

  usart2: serial@40004400 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40004400 0x400>;
   clocks = <&rcc 0x01c 0x00020000>;
   resets = <&rctl (((0x10) << 5U) | (17U))>;
   interrupts = <38 0>;
   status = "disabled";
  };

  usart3: serial@40004800 {
   compatible = "st,stm32-usart", "st,stm32-uart";
   reg = <0x40004800 0x400>;
   clocks = <&rcc 0x01c 0x00040000>;
   resets = <&rctl (((0x10) << 5U) | (18U))>;
   interrupts = <39 0>;
   status = "disabled";
  };

  i2c1: i2c@40005400 {
   compatible = "st,stm32-i2c-v1";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40005400 0x400>;
   clocks = <&rcc 0x01c 0x00200000>;
   interrupts = <31 0>, <32 0>;
   interrupt-names = "event", "error";
   status = "disabled";
  };

  i2c2: i2c@40005800 {
   compatible = "st,stm32-i2c-v1";
   clock-frequency = <100000>;
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40005800 0x400>;
   clocks = <&rcc 0x01c 0x00400000>;
   interrupts = <33 0>, <34 0>;
   interrupt-names = "event", "error";
   status = "disabled";
  };

  spi1: spi@40013000 {
   compatible = "st,stm32-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40013000 0x400>;
   clocks = <&rcc 0x018 0x00001000>;
   interrupts = <35 5>;
   status = "disabled";
  };

  iwdg: watchdog@40003000 {
   compatible = "st,stm32-watchdog";
   reg = <0x40003000 0x400>;
   status = "disabled";
  };

  wwdg: watchdog@40002c00 {
   compatible = "st,stm32-window-watchdog";
   reg = <0x40002C00 0x400>;
   clocks = <&rcc 0x01c 0x00000800>;
   interrupts = <0 7>;
   status = "disabled";
  };

  timers1: timers@40012c00 {
   compatible = "st,stm32-timers";
   reg = <0x40012c00 0x400>;
   clocks = <&rcc 0x018 0x00000800>;
   resets = <&rctl (((0x0C) << 5U) | (11U))>;
   interrupts = <24 0>, <25 0>, <26 0>, <27 0>;
   interrupt-names = "brk", "up", "trgcom", "cc";
   st,prescaler = <0>;
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
    #pwm-cells = <3>;
   };
  };

  timers2: timers@40000000 {
   compatible = "st,stm32-timers";
   reg = <0x40000000 0x400>;
   clocks = <&rcc 0x01c 0x00000001>;
   resets = <&rctl (((0x10) << 5U) | (0U))>;
   interrupts = <28 0>;
   interrupt-names = "global";
   st,prescaler = <0>;
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
    #pwm-cells = <3>;
   };

   counter {
    compatible = "st,stm32-counter";
    status = "disabled";
   };
  };

  timers3: timers@40000400 {
   compatible = "st,stm32-timers";
   reg = <0x40000400 0x400>;
   clocks = <&rcc 0x01c 0x00000002>;
   resets = <&rctl (((0x10) << 5U) | (1U))>;
   interrupts = <29 0>;
   interrupt-names = "global";
   st,prescaler = <0>;
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
    #pwm-cells = <3>;
   };

   counter {
    compatible = "st,stm32-counter";
    status = "disabled";
   };
  };

  timers4: timers@40000800 {
   compatible = "st,stm32-timers";
   reg = <0x40000800 0x400>;
   clocks = <&rcc 0x01c 0x00000004>;
   resets = <&rctl (((0x10) << 5U) | (2U))>;
   interrupts = <30 0>;
   interrupt-names = "global";
   st,prescaler = <0>;
   status = "disabled";

   pwm {
    compatible = "st,stm32-pwm";
    status = "disabled";
    #pwm-cells = <3>;
   };

   counter {
    compatible = "st,stm32-counter";
    status = "disabled";
   };
  };

  rtc: rtc@40002800 {
   compatible = "st,stm32-rtc";
   reg = <0x40002800 0x400>;
   interrupts = <41 0>;
   clocks = <&rcc 0x01c 0x10000000>;
   prescaler = <32768>;
   status = "disabled";
  };

  adc1: adc@40012400 {
   compatible = "st,stm32f1-adc", "st,stm32-adc";
   reg = <0x40012400 0x400>;
   clocks = <&rcc 0x018 0x00000200>;
   interrupts = <18 0>;
   status = "disabled";
   #io-channel-cells = <1>;
   temp-channel = <16>;
   vref-channel = <17>;
   resolutions = <((((0xFF) & ((1 << (8)) - 1)) << 0U) | (((0) & ((1 << (5)) - 1)) << 8U) | (((0x00) & ((1 << (3)) - 1)) << 13U) | (((0x00) & ((1 << (3)) - 1)) << 16U) | (((12) & ((1 << (13)) - 1)) << 19U))>;
   sampling-times = <2 8 14 29 42 56 72 240>;
  };

  dma1: dma@40020000 {
   compatible = "st,stm32-dma-v2bis";
   #dma-cells = <2>;
   reg = <0x40020000 0x400>;
   clocks = <&rcc 0x014 0x1>;
   interrupts = <11 0 12 0 13 0 14 0 15 0 16 0 17 0>;
   status = "disabled";
  };
 };

 die_temp: dietemp {
  compatible = "st,stm32-temp";
  io-channels = <&adc1 16>;
  status = "disabled";
  avgslope = <43>;
  v25 = <1430>;
  ntc;
 };
};

&nvic {
 arm,num-irq-priority-bits = <4>;
};
# 9 "D:/Desktop/source/zephyr_3.4/zephyr/dts/arm/st/f1/stm32f103X8.dtsi" 2 3 4

/ {
 sram0: memory@20000000 {
  reg = <0x20000000 ((20) * 1024)>;
 };

 soc {
  compatible = "st,stm32f103", "st,stm32f1", "simple-bus";

  flash-controller@40022000 {
   flash0: flash@8000000 {
    reg = <0x08000000 ((64) * 1024)>;
    erase-block-size = <((1) * 1024)>;
   };
  };




  spi2: spi@40003800 {
   compatible = "st,stm32-spi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x40003800 0x400>;
   clocks = <&rcc 0x01c 0x00004000>;
   interrupts = <36 5>;
   status = "disabled";
  };

  usb: usb@40005c00 {
   compatible = "st,stm32-usb";
   reg = <0x40005c00 0x400>;
   interrupts = <20 0>;
   interrupt-names = "usb";
   num-bidir-endpoints = <8>;
   ram-size = <512>;
   status = "disabled";
   clocks = <&rcc 0x01c 0x00800000>;
   phys = <&usb_fs_phy>;
  };

  can1: can@40006400 {
   compatible = "st,stm32-bxcan";
   reg = <0x40006400 0x400>;
   interrupts = <19 0>, <20 0>, <21 0>, <22 0>;
   interrupt-names = "TX", "RX0", "RX1", "SCE";
   clocks = <&rcc 0x01c 0x02000000>;
   status = "disabled";
   sjw = <1>;
   sample-point = <875>;
  };
 };

 usb_fs_phy: usbphy {
  compatible = "usb-nop-xceiv";
  #phy-cells = <0>;
 };
};
# 9 "D:/Desktop/source/testing/boards/arm/blue_pill/blue_pill.dts" 2

/ {
    model = "blue_pill";
    compatible = "st,stm32f103";

    chosen {
        zephyr,sram = &sram0;
        zephyr,flash = &flash0;
    };
};

&clk_hse {
    clock-frequency = <((8) * 1000 * 1000)>;
    status = "okay";
};

&pll {
    mul = <9>;
    clocks = <&clk_hse>;
    status = "okay";
};

&rcc {
    clocks = <&pll>;
    clock-frequency = <((72) * 1000 * 1000)>;
    ahb-prescaler = <1>;
    apb1-prescaler = <2>;
    apb2-prescaler = <1>;
    status = "okay";
};
# 0 "<command-line>" 2
# 1 "D:/Desktop/source/testing/apps/my_application/app.overlay" 1
/ {
    leds {
        compatible = "gpio-leds";

        led_1: led {
            gpios = <&gpioc 13 (1 << 0)>;
            label = "User LED0";
        };
    };

    aliases {
        led0 = &led_1;
    };
};

&gpioc {
    status = "okay";
};
# 0 "<command-line>" 2
# 1 "D:/Desktop/source/zephyr_3.4/zephyr/misc/empty_file.c"
