<stg><name>resample_for_conv2</name>


<trans_list>

<trans id="123" from="1" to="2">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="6">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="7">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="7" to="8">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="8" to="9">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="9" to="10">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="10" to="11">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="11" to="12">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="12" to="2">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.reset24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.reset24:0  %exitcond_flatten3 = phi i1 [ false, %0 ], [ %exitcond_flatten1, %ifBlock ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.reset24:1  %exitcond_flatten4 = phi i1 [ false, %0 ], [ %exitcond_flatten, %ifBlock ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
.reset24:2  %tmp_1 = phi i1 [ false, %0 ], [ %tmp_3, %ifBlock ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
.reset24:3  %m_cast = phi i2 [ 0, %0 ], [ %m_cast_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="m_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2">
<![CDATA[
.reset24:4  %n = phi i2 [ 0, %0 ], [ %n_1, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
.reset24:7  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
.reset24:9  %j = phi i4 [ 0, %0 ], [ %j_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.reset24:10  %indvar_flatten1 = phi i8 [ 0, %0 ], [ %indvar_flatten_next1, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
.reset24:12  %i = phi i4 [ 0, %0 ], [ %i_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11">
<![CDATA[
.reset24:13  %indvar_flatten2 = phi i11 [ 0, %0 ], [ %indvar_flatten_next2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:14  %i_1 = add i4 1, %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:17  %j_mid = select i1 %exitcond_flatten3, i4 0, i4 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:19  %not_exitcond_flatten = xor i1 %exitcond_flatten3, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:20  %tmp_3_mid = and i1 %tmp_1, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="tmp_3_mid"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:21  %exitcond_flatten_mid = and i1 %exitcond_flatten4, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:22  %i_mid2 = select i1 %exitcond_flatten3, i4 %i_1, i4 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:25  %j_1 = add i4 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:27  %tmp = or i1 %exitcond_flatten_mid, %exitcond_flatten3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset24:29  %m_mid = select i1 %tmp, i2 0, i2 %m_cast

]]></Node>
<StgValue><ssdm name="m_mid"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:31  %exitcond_flatten_not = xor i1 %exitcond_flatten4, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:32  %not_exitcond_flatten_1 = or i1 %exitcond_flatten3, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:33  %tmp_3_mid1 = and i1 %tmp_3_mid, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="tmp_3_mid1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:34  %j_mid2 = select i1 %exitcond_flatten_mid, i4 %j_1, i4 %j_mid

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset24:36  %m = add i2 1, %m_mid

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:40  %tmp_4 = or i1 %tmp_3_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset24:41  %tmp_5 = or i1 %tmp_4, %exitcond_flatten3

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset24:42  %n_mid2 = select i1 %tmp_5, i2 0, i2 %n

]]></Node>
<StgValue><ssdm name="n_mid2"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset24:43  %m_cast_mid2 = select i1 %tmp_3_mid1, i2 %m, i2 %m_mid

]]></Node>
<StgValue><ssdm name="m_cast_mid2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="4">
<![CDATA[
.reset24:52  %tmp_7 = trunc i4 %i_mid2 to i2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset24:77  %indvar_flatten_next2 = add i11 1, %indvar_flatten2

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
ifBlock:2  %n_1 = add i2 %n_mid2, 1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:3  %indvar_flatten_op = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ifBlock:4  %indvar_flatten_next = select i1 %tmp, i4 1, i4 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifBlock:5  %indvar_flatten17_op = add i8 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten17_op"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
ifBlock:6  %indvar_flatten_next1 = select i1 %exitcond_flatten3, i8 1, i8 %indvar_flatten17_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
ifBlock:7  %tmp_3 = icmp eq i2 %n_1, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:8  %exitcond_flatten = icmp eq i4 %indvar_flatten_next, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifBlock:9  %exitcond_flatten1 = icmp eq i8 %indvar_flatten_next1, 126

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
ifBlock:10  %exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -285

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.reset24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_3_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
.reset24:5  %k_s = phi i4 [ 0, %0 ], [ %tmp_10, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="k_s"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4">
<![CDATA[
.reset24:6  %k = phi i4 [ 0, %0 ], [ %k_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:28  %k_mid = select i1 %tmp, i4 0, i4 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp><literal name="tmp_3_mid1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:30  %k_1_mid = select i1 %tmp, i4 0, i4 %k_s

]]></Node>
<StgValue><ssdm name="k_1_mid"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:37  %k_2_dup = add i4 3, %k_mid

]]></Node>
<StgValue><ssdm name="k_2_dup"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:39  %k_1_mid2 = select i1 %tmp_3_mid1, i4 %k_2_dup, i4 %k_1_mid

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="2">
<![CDATA[
.reset24:44  %m_cast_mid2_cast = zext i2 %m_cast_mid2 to i4

]]></Node>
<StgValue><ssdm name="m_cast_mid2_cast"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset24:45  %k_mid2 = select i1 %tmp_3_mid1, i4 %k_2_dup, i4 %k_mid

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="2">
<![CDATA[
.reset24:46  %n_cast = zext i2 %n_mid2 to i4

]]></Node>
<StgValue><ssdm name="n_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:51  %tmp_6 = add i4 %n_cast, %j_mid2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:53  %tmp_8 = add i4 %m_cast_mid2_cast, %i_mid2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset24:54  %arrayNo = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %tmp_8, i32 2, i32 3)

]]></Node>
<StgValue><ssdm name="arrayNo"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset24:56  %newIndex_trunc = add i2 %tmp_7, %m_cast_mid2

]]></Node>
<StgValue><ssdm name="newIndex_trunc"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.reset24:57  %tmp_9 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %newIndex_trunc, i4 %tmp_6)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="6">
<![CDATA[
.reset24:58  %tmp_11 = zext i6 %tmp_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:59  %square_image_0_V_ad = getelementptr [64 x i25]* %square_image_0_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="square_image_0_V_ad"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:60  %square_image_1_V_ad = getelementptr [64 x i25]* %square_image_1_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="square_image_1_V_ad"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:61  %square_image_2_V_ad = getelementptr [64 x i25]* %square_image_2_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="square_image_2_V_ad"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:62  %square_image_3_V_ad = getelementptr [64 x i25]* %square_image_3_V, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="square_image_3_V_ad"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="6">
<![CDATA[
.reset24:63  %square_image_0_V_lo = load i25* %square_image_0_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_0_V_lo"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="6">
<![CDATA[
.reset24:64  %square_image_1_V_lo = load i25* %square_image_1_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_1_V_lo"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="6">
<![CDATA[
.reset24:65  %square_image_2_V_lo = load i25* %square_image_2_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_2_V_lo"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="6">
<![CDATA[
.reset24:66  %square_image_3_V_lo = load i25* %square_image_3_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_3_V_lo"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="8" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:75  %tmp_15 = icmp ult i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset24:78  br i1 %tmp_15, label %branch0, label %branch1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ifBlock:0  %tmp_10 = add i4 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="2">
<![CDATA[
.reset24:55  %arrayNo_cast = zext i2 %arrayNo to i32

]]></Node>
<StgValue><ssdm name="arrayNo_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="25" op_0_bw="6">
<![CDATA[
.reset24:63  %square_image_0_V_lo = load i25* %square_image_0_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_0_V_lo"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="6">
<![CDATA[
.reset24:64  %square_image_1_V_lo = load i25* %square_image_1_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_1_V_lo"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="6">
<![CDATA[
.reset24:65  %square_image_2_V_lo = load i25* %square_image_2_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_2_V_lo"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="6">
<![CDATA[
.reset24:66  %square_image_3_V_lo = load i25* %square_image_3_V_ad, align 4

]]></Node>
<StgValue><ssdm name="square_image_3_V_lo"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="25" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="32">
<![CDATA[
.reset24:67  %tmp_12 = call i25 @_ssdm_op_Mux.ap_auto.4i25.i32(i25 %square_image_0_V_lo, i25 %square_image_1_V_lo, i25 %square_image_2_V_lo, i25 %square_image_3_V_lo, i32 %arrayNo_cast)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="7" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="88" st_id="5" stage="6" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="89" st_id="6" stage="5" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="90" st_id="7" stage="4" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="91" st_id="8" stage="3" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="2" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.reset24:8  %l_s = phi i8 [ 0, %0 ], [ %l_1_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="l_s"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8">
<![CDATA[
.reset24:11  %l = phi i8 [ 0, %0 ], [ %l_mid2, %ifBlock ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset24:15  %l_2_dup = add i8 14, %l

]]></Node>
<StgValue><ssdm name="l_2_dup"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset24:18  %l_1_mid = select i1 %exitcond_flatten3, i8 %l_2_dup, i8 %l_s

]]></Node>
<StgValue><ssdm name="l_1_mid"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset24:23  %l_mid2 = select i1 %exitcond_flatten3, i8 %l_2_dup, i8 %l

]]></Node>
<StgValue><ssdm name="l_mid2"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp><literal name="exitcond_flatten_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset24:24  %tmp_2 = add i8 1, %l_1_mid

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.reset24:35  %l_1_mid2 = select i1 %exitcond_flatten_mid, i8 %tmp_2, i8 %l_1_mid

]]></Node>
<StgValue><ssdm name="l_1_mid2"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="8">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset24:68  %newIndex = urem i4 %k_1_mid2, 5

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="4">
<![CDATA[
.reset24:69  %newIndex1_cast = zext i4 %newIndex to i11

]]></Node>
<StgValue><ssdm name="newIndex1_cast"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset24:70  %tmp_13 = mul i11 196, %newIndex1_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="8">
<![CDATA[
.reset24:50  %tmp_4_cast = zext i8 %l_1_mid2 to i11

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset24:70  %tmp_13 = mul i11 196, %newIndex1_cast

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.reset24:71  %tmp_14 = add i11 %tmp_13, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ifBlock:11  br i1 %exitcond_flatten2, label %1, label %.reset24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset24:16  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @row_window1_window2_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset24:26  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @col_window1_window2_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset24:38  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @window1_window2_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset24:47  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str737) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset24:48  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str737)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset24:49  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="11">
<![CDATA[
.reset24:72  %tmp_17_cast = sext i11 %tmp_14 to i64

]]></Node>
<StgValue><ssdm name="tmp_17_cast"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:73  %resampled_0_V_addr = getelementptr [980 x i25]* %resampled_0_V, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="resampled_0_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset24:74  %resampled_1_V_addr = getelementptr [784 x i25]* %resampled_1_V, i64 0, i64 %tmp_17_cast

]]></Node>
<StgValue><ssdm name="resampled_1_V_addr"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset24:76  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1764, i64 1764, i64 1764)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="25" op_1_bw="10">
<![CDATA[
branch1:0  store i25 %tmp_12, i25* %resampled_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="25" op_1_bw="10">
<![CDATA[
branch0:0  store i25 %tmp_12, i25* %resampled_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %ifBlock

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ifBlock:1  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str737, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
