Timing Analyzer report for RV32I
Fri Feb  4 17:27:59 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Recovery: 'clock'
 15. Slow 1200mV 85C Model Removal: 'clock'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clock'
 24. Slow 1200mV 0C Model Hold: 'clock'
 25. Slow 1200mV 0C Model Recovery: 'clock'
 26. Slow 1200mV 0C Model Removal: 'clock'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clock'
 34. Fast 1200mV 0C Model Hold: 'clock'
 35. Fast 1200mV 0C Model Recovery: 'clock'
 36. Fast 1200mV 0C Model Removal: 'clock'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; RV32I                                               ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C6G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.38        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  12.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 88.63 MHz ; 88.63 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -10.283 ; -5817.718         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.228 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -0.719 ; -22.289               ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 1.239 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1481.916                        ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.283 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.495     ;
; -10.125 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 11.337     ;
; -10.088 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 11.333     ;
; -10.077 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.289     ;
; -10.074 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.286     ;
; -10.044 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 11.287     ;
; -9.993  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.205     ;
; -9.986  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 11.229     ;
; -9.983  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 11.230     ;
; -9.934  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.146     ;
; -9.919  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 11.131     ;
; -9.916  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 11.128     ;
; -9.901  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.250      ; 11.146     ;
; -9.890  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.249      ; 11.134     ;
; -9.882  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 11.127     ;
; -9.879  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 11.124     ;
; -9.846  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.248      ; 11.089     ;
; -9.838  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 11.081     ;
; -9.835  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 11.078     ;
; -9.835  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 11.047     ;
; -9.832  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.235      ; 11.062     ;
; -9.827  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.283      ; 11.105     ;
; -9.813  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.245      ; 11.053     ;
; -9.800  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 11.012     ;
; -9.798  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 11.043     ;
; -9.783  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.994     ;
; -9.780  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 11.023     ;
; -9.777  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 11.024     ;
; -9.777  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 11.020     ;
; -9.776  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 10.988     ;
; -9.774  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 11.021     ;
; -9.771  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.244      ; 11.010     ;
; -9.767  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.217      ; 10.979     ;
; -9.754  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.997     ;
; -9.739  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.984     ;
; -9.723  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.962     ;
; -9.704  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.949     ;
; -9.696  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.939     ;
; -9.695  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.250      ; 10.940     ;
; -9.695  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.938     ;
; -9.693  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 10.940     ;
; -9.692  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.250      ; 10.937     ;
; -9.684  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.249      ; 10.928     ;
; -9.681  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.249      ; 10.925     ;
; -9.646  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.924     ;
; -9.643  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[25] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.887     ;
; -9.642  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 10.854     ;
; -9.640  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.883     ;
; -9.637  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.880     ;
; -9.637  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.880     ;
; -9.634  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 10.881     ;
; -9.627  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.872     ;
; -9.626  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.235      ; 10.856     ;
; -9.623  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.235      ; 10.853     ;
; -9.622  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.223      ; 10.840     ;
; -9.621  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.899     ;
; -9.618  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.896     ;
; -9.611  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.250      ; 10.856     ;
; -9.609  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.217      ; 10.821     ;
; -9.607  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.245      ; 10.847     ;
; -9.605  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.850     ;
; -9.605  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.257      ; 10.857     ;
; -9.604  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.245      ; 10.844     ;
; -9.600  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.249      ; 10.844     ;
; -9.598  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.249      ; 10.842     ;
; -9.593  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.266      ; 10.854     ;
; -9.577  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.788     ;
; -9.577  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; -0.079     ; 10.493     ;
; -9.574  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.785     ;
; -9.572  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.817     ;
; -9.571  ; decode_stage:decode_stage_1|shamt_execute[3]                                                ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.236      ; 10.802     ;
; -9.569  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.267      ; 10.831     ;
; -9.565  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.804     ;
; -9.562  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.801     ;
; -9.561  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.804     ;
; -9.556  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.799     ;
; -9.552  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.250      ; 10.797     ;
; -9.547  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[26] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.758     ;
; -9.542  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.235      ; 10.772     ;
; -9.541  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.249      ; 10.785     ;
; -9.537  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.815     ;
; -9.535  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.301      ; 10.831     ;
; -9.528  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.771     ;
; -9.523  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.245      ; 10.763     ;
; -9.522  ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.235      ; 10.752     ;
; -9.517  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.756     ;
; -9.514  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.753     ;
; -9.503  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.746     ;
; -9.500  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.252      ; 10.747     ;
; -9.498  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.743     ;
; -9.497  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.248      ; 10.740     ;
; -9.495  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.250      ; 10.740     ;
; -9.493  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.704     ;
; -9.483  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.235      ; 10.713     ;
; -9.483  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.223      ; 10.701     ;
; -9.481  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.244      ; 10.720     ;
; -9.478  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.283      ; 10.756     ;
; -9.476  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[24] ; clock        ; clock       ; 1.000        ; 0.216      ; 10.687     ;
; -9.475  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[23] ; clock        ; clock       ; 1.000        ; -0.101     ; 10.369     ;
; -9.470  ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.248      ; 10.713     ;
+---------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.228 ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.793      ;
; 0.241 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.806      ;
; 0.248 ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 0.803      ;
; 0.257 ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.822      ;
; 0.260 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.825      ;
; 0.262 ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.827      ;
; 0.270 ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.835      ;
; 0.304 ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.869      ;
; 0.309 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.378      ; 0.874      ;
; 0.314 ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.879      ;
; 0.319 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.884      ;
; 0.347 ; fetch_stage:fetch_stage_1|next_pc_decode[15]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.912      ;
; 0.356 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.375      ; 0.918      ;
; 0.356 ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 0.921      ;
; 0.356 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.580      ;
; 0.361 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.375      ; 0.923      ;
; 0.371 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.593      ;
; 0.390 ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[24]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.611      ;
; 0.403 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.624      ;
; 0.458 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.023      ;
; 0.464 ; decode_stage:decode_stage_1|target_address_fetch[0]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[0]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.433      ; 1.054      ;
; 0.493 ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.048      ;
; 0.493 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.058      ;
; 0.499 ; decode_stage:decode_stage_1|pc_execute[1]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[1]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.079      ; 0.735      ;
; 0.511 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.427      ; 1.095      ;
; 0.516 ; decode_stage:decode_stage_1|target_address_fetch[1]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.433      ; 1.106      ;
; 0.520 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[3]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.065      ; 0.742      ;
; 0.533 ; fetch_stage:fetch_stage_1|instruction_decode[13]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[1]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.065      ; 0.755      ;
; 0.534 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[2]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.065      ; 0.756      ;
; 0.535 ; fetch_stage:fetch_stage_1|instruction_decode[11]                                                                                                                               ; decode_stage:decode_stage_1|rd_execute[4]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.064      ; 0.756      ;
; 0.537 ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.102      ;
; 0.537 ; decode_stage:decode_stage_1|target_address_fetch[9]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.427      ; 1.121      ;
; 0.552 ; fetch_stage:fetch_stage_1|next_pc_decode[22]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.107      ;
; 0.555 ; fetch_stage:fetch_stage_1|next_pc_decode[18]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.110      ;
; 0.557 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.079      ; 0.793      ;
; 0.560 ; decode_stage:decode_stage_1|target_address_fetch[5]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.427      ; 1.144      ;
; 0.561 ; decode_stage:decode_stage_1|target_address_fetch[28]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.432      ; 1.150      ;
; 0.574 ; fetch_stage:fetch_stage_1|next_pc_decode[30]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.129      ;
; 0.577 ; decode_stage:decode_stage_1|target_address_fetch[7]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.427      ; 1.161      ;
; 0.580 ; fetch_stage:fetch_stage_1|next_pc_decode[20]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.135      ;
; 0.593 ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.427      ; 1.177      ;
; 0.596 ; fetch_stage:fetch_stage_1|next_pc_decode[23]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.151      ;
; 0.600 ; fetch_stage:fetch_stage_1|next_pc_decode[31]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.155      ;
; 0.603 ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.158      ;
; 0.604 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.427      ; 1.188      ;
; 0.607 ; fetch_stage:fetch_stage_1|next_pc_decode[29]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.162      ;
; 0.610 ; decode_stage:decode_stage_1|target_address_fetch[2]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.063      ; 0.830      ;
; 0.611 ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.166      ;
; 0.613 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.834      ;
; 0.616 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.064      ; 0.837      ;
; 0.618 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 0.839      ;
; 0.633 ; fetch_stage:fetch_stage_1|instruction_decode[31]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[31]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.064      ; 0.854      ;
; 0.638 ; decode_stage:decode_stage_1|target_address_fetch[13]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.858      ;
; 0.660 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[14]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.065      ; 0.882      ;
; 0.660 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.375      ; 1.222      ;
; 0.666 ; decode_stage:decode_stage_1|pc_execute[0]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.904      ;
; 0.675 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.432      ; 1.264      ;
; 0.677 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.428      ; 1.262      ;
; 0.681 ; decode_stage:decode_stage_1|target_address_fetch[4]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.063      ; 0.901      ;
; 0.681 ; decode_stage:decode_stage_1|target_address_fetch[15]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.901      ;
; 0.689 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.909      ;
; 0.693 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.259     ; 0.591      ;
; 0.694 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.259     ; 0.592      ;
; 0.701 ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.923      ;
; 0.719 ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.063      ; 0.939      ;
; 0.720 ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.064      ; 0.941      ;
; 0.722 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.063      ; 0.942      ;
; 0.724 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.065      ; 0.946      ;
; 0.725 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.947      ;
; 0.735 ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.065      ; 0.957      ;
; 0.736 ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.064      ; 0.957      ;
; 0.743 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.288     ; 0.612      ;
; 0.744 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[28]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.288     ; 0.613      ;
; 0.744 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.288     ; 0.613      ;
; 0.745 ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[29]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.288     ; 0.614      ;
; 0.745 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.288     ; 0.614      ;
; 0.745 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.288     ; 0.614      ;
; 0.746 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.288     ; 0.615      ;
; 0.748 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.060      ; 0.965      ;
; 0.762 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.288     ; 0.631      ;
; 0.769 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.432      ; 1.358      ;
; 0.770 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[27]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.991      ;
; 0.783 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.064      ; 1.004      ;
; 0.787 ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.342      ;
; 0.790 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.065      ; 1.012      ;
; 0.796 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.017      ;
; 0.796 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 1.017      ;
; 0.801 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                                                   ; clock        ; clock       ; 0.000        ; 0.061      ; 1.019      ;
; 0.805 ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[13]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.063      ; 1.025      ;
; 0.806 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.428      ; 1.391      ;
; 0.808 ; fetch_stage:fetch_stage_1|next_pc_decode[24]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.368      ; 1.363      ;
; 0.821 ; fetch_stage:fetch_stage_1|instruction_decode[25]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[25]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.065      ; 1.043      ;
; 0.828 ; fetch_stage:fetch_stage_1|instruction_decode[0]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|PCSel                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.064      ; 1.049      ;
; 0.832 ; fetch_stage:fetch_stage_1|instruction_decode[3]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[0]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.063      ; 1.052      ;
; 0.845 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel3                                                                                         ; clock        ; clock       ; 0.000        ; 0.064      ; 1.066      ;
; 0.847 ; mem_stage:mem_stage_1|read_data_wb[7]                                                                                                                                          ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:3:reg_i|Q[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.064      ; 1.068      ;
; 0.852 ; fetch_stage:fetch_stage_1|instruction_decode[6]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[11]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.064      ; 1.073      ;
; 0.852 ; fetch_stage:fetch_stage_1|next_pc_decode[16]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.378      ; 1.417      ;
; 0.854 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.428      ; 1.439      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
; -0.719 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.221      ; 1.869      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
; 1.239 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.346      ; 1.744      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 99.29 MHz ; 99.29 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -9.072 ; -5111.664         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.226 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; clock ; -0.550 ; -17.050              ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 1.110 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1481.916                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.072 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 10.271     ;
; -8.964 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 10.193     ;
; -8.941 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 10.140     ;
; -8.913 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 10.112     ;
; -8.897 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 10.122     ;
; -8.878 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 10.077     ;
; -8.819 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 10.018     ;
; -8.815 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 10.044     ;
; -8.805 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 10.034     ;
; -8.805 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 10.030     ;
; -8.794 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 9.993      ;
; -8.782 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.981      ;
; -8.770 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.999      ;
; -8.753 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.260      ; 10.008     ;
; -8.749 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.974      ;
; -8.747 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.946      ;
; -8.738 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.963      ;
; -8.735 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.964      ;
; -8.718 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.235      ; 9.948      ;
; -8.711 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.940      ;
; -8.703 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.928      ;
; -8.688 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.887      ;
; -8.686 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.915      ;
; -8.677 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 9.876      ;
; -8.664 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.885      ;
; -8.663 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.862      ;
; -8.658 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.878      ;
; -8.656 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 9.885      ;
; -8.652 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.219      ; 9.866      ;
; -8.646 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.871      ;
; -8.644 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.869      ;
; -8.627 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.852      ;
; -8.621 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 9.850      ;
; -8.619 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.844      ;
; -8.614 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.834      ;
; -8.611 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.836      ;
; -8.610 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.204      ; 9.809      ;
; -8.594 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.260      ; 9.849      ;
; -8.590 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.815      ;
; -8.576 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.805      ;
; -8.569 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.798      ;
; -8.562 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 9.791      ;
; -8.559 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.235      ; 9.789      ;
; -8.559 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.260      ; 9.814      ;
; -8.555 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.780      ;
; -8.552 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.777      ;
; -8.548 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.747      ;
; -8.546 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.745      ;
; -8.541 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.770      ;
; -8.537 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 9.766      ;
; -8.529 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.251      ; 9.775      ;
; -8.529 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.235      ; 9.759      ;
; -8.527 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.752      ;
; -8.524 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.235      ; 9.754      ;
; -8.516 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[25] ; clock        ; clock       ; 1.000        ; 0.229      ; 9.740      ;
; -8.505 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.726      ;
; -8.505 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.237      ; 9.737      ;
; -8.502 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.731      ;
; -8.502 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.727      ;
; -8.500 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.260      ; 9.755      ;
; -8.500 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.211      ; 9.706      ;
; -8.499 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.719      ;
; -8.496 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.721      ;
; -8.496 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.260      ; 9.751      ;
; -8.495 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.277      ; 9.767      ;
; -8.493 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.219      ; 9.707      ;
; -8.482 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.711      ;
; -8.481 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.252      ; 9.728      ;
; -8.479 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.678      ;
; -8.475 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.260      ; 9.730      ;
; -8.471 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.696      ;
; -8.470 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.691      ;
; -8.468 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.693      ;
; -8.465 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.235      ; 9.695      ;
; -8.464 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.684      ;
; -8.458 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.219      ; 9.672      ;
; -8.457 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.234      ; 9.686      ;
; -8.455 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.675      ;
; -8.450 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.240      ; 9.685      ;
; -8.447 ; decode_stage:decode_stage_1|shamt_execute[3]                                                ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.221      ; 9.663      ;
; -8.440 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.235      ; 9.670      ;
; -8.435 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.660      ;
; -8.433 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.658      ;
; -8.420 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.234      ; 9.649      ;
; -8.420 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.640      ;
; -8.416 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[21] ; clock        ; clock       ; 1.000        ; 0.211      ; 9.622      ;
; -8.411 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.632      ;
; -8.410 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.230      ; 9.635      ;
; -8.407 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[18] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.628      ;
; -8.405 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.625      ;
; -8.399 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.219      ; 9.613      ;
; -8.397 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; -0.069     ; 9.323      ;
; -8.389 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.588      ;
; -8.387 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.221      ; 9.603      ;
; -8.386 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.226      ; 9.607      ;
; -8.380 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.225      ; 9.600      ;
; -8.374 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.230      ; 9.599      ;
; -8.374 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.219      ; 9.588      ;
; -8.370 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.235      ; 9.600      ;
; -8.365 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[26] ; clock        ; clock       ; 1.000        ; 0.204      ; 9.564      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.226 ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.733      ;
; 0.237 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.744      ;
; 0.242 ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 0.742      ;
; 0.253 ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.760      ;
; 0.255 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.762      ;
; 0.257 ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.764      ;
; 0.264 ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.771      ;
; 0.298 ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.805      ;
; 0.299 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.338      ; 0.806      ;
; 0.307 ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.814      ;
; 0.310 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.511      ;
; 0.312 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.819      ;
; 0.318 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.519      ;
; 0.337 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.057      ; 0.538      ;
; 0.339 ; fetch_stage:fetch_stage_1|next_pc_decode[15]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.846      ;
; 0.341 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.335      ; 0.845      ;
; 0.347 ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.854      ;
; 0.350 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.335      ; 0.854      ;
; 0.353 ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[24]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.057      ; 0.554      ;
; 0.356 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.557      ;
; 0.427 ; decode_stage:decode_stage_1|target_address_fetch[0]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[0]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.394      ; 0.965      ;
; 0.436 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.943      ;
; 0.449 ; decode_stage:decode_stage_1|pc_execute[1]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[1]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.071      ; 0.664      ;
; 0.468 ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 0.968      ;
; 0.469 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[3]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.057      ; 0.670      ;
; 0.471 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.388      ; 1.003      ;
; 0.472 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 0.979      ;
; 0.478 ; decode_stage:decode_stage_1|target_address_fetch[1]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.394      ; 1.016      ;
; 0.481 ; fetch_stage:fetch_stage_1|instruction_decode[13]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[1]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.057      ; 0.682      ;
; 0.482 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[2]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.057      ; 0.683      ;
; 0.483 ; fetch_stage:fetch_stage_1|instruction_decode[11]                                                                                                                               ; decode_stage:decode_stage_1|rd_execute[4]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.057      ; 0.684      ;
; 0.487 ; decode_stage:decode_stage_1|target_address_fetch[9]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.388      ; 1.019      ;
; 0.499 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.071      ; 0.714      ;
; 0.508 ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.338      ; 1.015      ;
; 0.513 ; decode_stage:decode_stage_1|target_address_fetch[28]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.392      ; 1.049      ;
; 0.516 ; decode_stage:decode_stage_1|target_address_fetch[5]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.388      ; 1.048      ;
; 0.523 ; fetch_stage:fetch_stage_1|next_pc_decode[22]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.023      ;
; 0.525 ; fetch_stage:fetch_stage_1|next_pc_decode[18]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.025      ;
; 0.527 ; decode_stage:decode_stage_1|target_address_fetch[7]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.388      ; 1.059      ;
; 0.544 ; fetch_stage:fetch_stage_1|next_pc_decode[30]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.044      ;
; 0.546 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.747      ;
; 0.548 ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.388      ; 1.080      ;
; 0.549 ; fetch_stage:fetch_stage_1|next_pc_decode[20]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.049      ;
; 0.552 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.057      ; 0.753      ;
; 0.557 ; decode_stage:decode_stage_1|target_address_fetch[2]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.057      ; 0.758      ;
; 0.558 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.388      ; 1.090      ;
; 0.564 ; fetch_stage:fetch_stage_1|instruction_decode[31]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[31]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.058      ; 0.766      ;
; 0.565 ; fetch_stage:fetch_stage_1|next_pc_decode[31]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.065      ;
; 0.566 ; fetch_stage:fetch_stage_1|next_pc_decode[23]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.066      ;
; 0.570 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.770      ;
; 0.570 ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.070      ;
; 0.573 ; fetch_stage:fetch_stage_1|next_pc_decode[29]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.073      ;
; 0.575 ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.075      ;
; 0.583 ; decode_stage:decode_stage_1|target_address_fetch[13]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.784      ;
; 0.592 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.335      ; 1.096      ;
; 0.608 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[14]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.058      ; 0.810      ;
; 0.611 ; decode_stage:decode_stage_1|pc_execute[0]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.828      ;
; 0.618 ; decode_stage:decode_stage_1|target_address_fetch[4]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.057      ; 0.819      ;
; 0.618 ; decode_stage:decode_stage_1|target_address_fetch[15]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.819      ;
; 0.626 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.388      ; 1.158      ;
; 0.626 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.827      ;
; 0.627 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.392      ; 1.163      ;
; 0.629 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.236     ; 0.537      ;
; 0.629 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.236     ; 0.537      ;
; 0.638 ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.058      ; 0.840      ;
; 0.655 ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.057      ; 0.856      ;
; 0.657 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.057      ; 0.858      ;
; 0.658 ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.056      ; 0.858      ;
; 0.663 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.058      ; 0.865      ;
; 0.663 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.058      ; 0.865      ;
; 0.672 ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.058      ; 0.874      ;
; 0.673 ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.056      ; 0.873      ;
; 0.676 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[28]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.264     ; 0.556      ;
; 0.677 ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[29]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.264     ; 0.557      ;
; 0.677 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.264     ; 0.557      ;
; 0.677 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.265     ; 0.556      ;
; 0.678 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.265     ; 0.557      ;
; 0.678 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.265     ; 0.557      ;
; 0.679 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.265     ; 0.558      ;
; 0.682 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.053      ; 0.879      ;
; 0.694 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.265     ; 0.573      ;
; 0.697 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.898      ;
; 0.706 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[27]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.906      ;
; 0.708 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.392      ; 1.244      ;
; 0.725 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.056      ; 0.925      ;
; 0.727 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.927      ;
; 0.728 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.056      ; 0.928      ;
; 0.733 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                                                   ; clock        ; clock       ; 0.000        ; 0.054      ; 0.931      ;
; 0.736 ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.236      ;
; 0.741 ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[13]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.388      ; 1.274      ;
; 0.746 ; fetch_stage:fetch_stage_1|instruction_decode[0]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|PCSel                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.058      ; 0.948      ;
; 0.753 ; fetch_stage:fetch_stage_1|instruction_decode[25]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[25]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.058      ; 0.955      ;
; 0.754 ; fetch_stage:fetch_stage_1|next_pc_decode[24]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.331      ; 1.254      ;
; 0.758 ; mem_stage:mem_stage_1|read_data_wb[7]                                                                                                                                          ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:3:reg_i|Q[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.057      ; 0.959      ;
; 0.759 ; fetch_stage:fetch_stage_1|instruction_decode[3]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[0]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.057      ; 0.960      ;
; 0.779 ; fetch_stage:fetch_stage_1|instruction_decode[6]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[11]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.057      ; 0.980      ;
; 0.779 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel3                                                                                         ; clock        ; clock       ; 0.000        ; 0.058      ; 0.981      ;
; 0.782 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.388      ; 1.314      ;
; 0.784 ; fetch_stage:fetch_stage_1|instruction_decode[2]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|PCSel                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.058      ; 0.986      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
; -0.550 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.190      ; 1.678      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
; 1.110 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.310      ; 1.562      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -5.575 ; -2871.378         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.101 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; clock ; 0.026 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; clock ; 0.687 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1573.256                       ;
+-------+--------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                   ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.575 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.672      ;
; -5.476 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.573      ;
; -5.468 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.585      ;
; -5.450 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.547      ;
; -5.450 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.564      ;
; -5.417 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.531      ;
; -5.409 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.506      ;
; -5.398 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.512      ;
; -5.387 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.504      ;
; -5.385 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.518      ;
; -5.379 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.476      ;
; -5.351 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.448      ;
; -5.349 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.466      ;
; -5.346 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.463      ;
; -5.343 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.460      ;
; -5.325 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.439      ;
; -5.317 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.431      ;
; -5.310 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.407      ;
; -5.302 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.419      ;
; -5.299 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.396      ;
; -5.295 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.124      ; 6.406      ;
; -5.292 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.406      ;
; -5.291 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.388      ;
; -5.285 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.111      ; 6.383      ;
; -5.284 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.398      ;
; -5.280 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.377      ;
; -5.273 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.387      ;
; -5.273 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.126      ; 6.386      ;
; -5.272 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.389      ;
; -5.268 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.139      ; 6.394      ;
; -5.262 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.379      ;
; -5.260 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.393      ;
; -5.254 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.368      ;
; -5.251 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.365      ;
; -5.238 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.357      ;
; -5.236 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[25] ; clock        ; clock       ; 1.000        ; 0.129      ; 6.352      ;
; -5.233 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.350      ;
; -5.232 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.346      ;
; -5.224 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.341      ;
; -5.223 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.115      ; 6.325      ;
; -5.221 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.338      ;
; -5.221 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.338      ;
; -5.221 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.335      ;
; -5.219 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.352      ;
; -5.216 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.129      ; 6.332      ;
; -5.215 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.110      ; 6.312      ;
; -5.208 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[0]  ; clock        ; clock       ; 1.000        ; 0.122      ; 6.317      ;
; -5.207 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[6]  ; clock        ; clock       ; 1.000        ; 0.126      ; 6.320      ;
; -5.202 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.316      ;
; -5.200 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.297      ;
; -5.195 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.158      ; 6.340      ;
; -5.192 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.309      ;
; -5.192 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.306      ;
; -5.192 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.289      ;
; -5.191 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.308      ;
; -5.189 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.322      ;
; -5.184 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.301      ;
; -5.183 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.300      ;
; -5.182 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[3]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.315      ;
; -5.180 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.297      ;
; -5.174 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.288      ;
; -5.170 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.124      ; 6.281      ;
; -5.166 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.280      ;
; -5.160 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.111      ; 6.258      ;
; -5.160 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[26] ; clock        ; clock       ; 1.000        ; 0.111      ; 6.258      ;
; -5.153 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.270      ;
; -5.151 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.265      ;
; -5.151 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[27] ; clock        ; clock       ; 1.000        ; -0.052     ; 6.086      ;
; -5.150 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[5]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.267      ;
; -5.149 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[8]  ; clock        ; clock       ; 1.000        ; 0.142      ; 6.278      ;
; -5.148 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.126      ; 6.261      ;
; -5.148 ; decode_stage:decode_stage_1|Rs1_execute[3]                                                  ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.139      ; 6.274      ;
; -5.141 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.255      ;
; -5.134 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.142      ; 6.263      ;
; -5.133 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.127      ; 6.247      ;
; -5.129 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.124      ; 6.240      ;
; -5.122 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.236      ;
; -5.121 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[20] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.235      ;
; -5.119 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.111      ; 6.217      ;
; -5.116 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.110      ; 6.213      ;
; -5.114 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[12] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.228      ;
; -5.113 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[13] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.232      ;
; -5.112 ; decode_stage:decode_stage_1|Rs1_execute[1]                                                  ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.142      ; 6.241      ;
; -5.111 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.228      ;
; -5.111 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[25] ; clock        ; clock       ; 1.000        ; 0.129      ; 6.227      ;
; -5.111 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[11] ; clock        ; clock       ; 1.000        ; 0.132      ; 6.230      ;
; -5.109 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[6] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.242      ;
; -5.109 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[16] ; clock        ; clock       ; 1.000        ; 0.122      ; 6.218      ;
; -5.108 ; decode_stage:decode_stage_1|shamt_execute[3]                                                ; execute_stage:execute_stage_1|alu_result_mem[30] ; clock        ; clock       ; 1.000        ; 0.123      ; 6.218      ;
; -5.108 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[22] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.225      ;
; -5.108 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[17] ; clock        ; clock       ; 1.000        ; 0.130      ; 6.225      ;
; -5.107 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[3] ; execute_stage:execute_stage_1|alu_result_mem[1]  ; clock        ; clock       ; 1.000        ; 0.126      ; 6.220      ;
; -5.106 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[4] ; execute_stage:execute_stage_1|alu_result_mem[24] ; clock        ; clock       ; 1.000        ; 0.111      ; 6.204      ;
; -5.103 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[4]  ; clock        ; clock       ; 1.000        ; 0.130      ; 6.220      ;
; -5.101 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[1] ; execute_stage:execute_stage_1|alu_result_mem[2]  ; clock        ; clock       ; 1.000        ; 0.146      ; 6.234      ;
; -5.099 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[0] ; execute_stage:execute_stage_1|alu_result_mem[19] ; clock        ; clock       ; 1.000        ; 0.124      ; 6.210      ;
; -5.098 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[7]  ; clock        ; clock       ; 1.000        ; 0.115      ; 6.200      ;
; -5.092 ; decode_stage:decode_stage_1|Rs1_execute[0]                                                  ; execute_stage:execute_stage_1|alu_result_mem[9]  ; clock        ; clock       ; 1.000        ; 0.139      ; 6.218      ;
; -5.091 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[5] ; execute_stage:execute_stage_1|alu_result_mem[10] ; clock        ; clock       ; 1.000        ; 0.129      ; 6.207      ;
; -5.090 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|opcode_execute[2] ; execute_stage:execute_stage_1|alu_result_mem[14] ; clock        ; clock       ; 1.000        ; 0.127      ; 6.204      ;
+--------+---------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.101 ; fetch_stage:fetch_stage_1|next_pc_decode[11]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.424      ;
; 0.109 ; fetch_stage:fetch_stage_1|next_pc_decode[14]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.432      ;
; 0.112 ; fetch_stage:fetch_stage_1|next_pc_decode[17]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.429      ;
; 0.113 ; fetch_stage:fetch_stage_1|next_pc_decode[8]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.436      ;
; 0.116 ; fetch_stage:fetch_stage_1|next_pc_decode[13]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.439      ;
; 0.117 ; fetch_stage:fetch_stage_1|next_pc_decode[4]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.440      ;
; 0.122 ; fetch_stage:fetch_stage_1|next_pc_decode[10]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.445      ;
; 0.147 ; fetch_stage:fetch_stage_1|next_pc_decode[5]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.470      ;
; 0.151 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.221      ; 0.476      ;
; 0.154 ; fetch_stage:fetch_stage_1|next_pc_decode[2]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.477      ;
; 0.157 ; fetch_stage:fetch_stage_1|next_pc_decode[12]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.480      ;
; 0.167 ; fetch_stage:fetch_stage_1|next_pc_decode[15]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.490      ;
; 0.173 ; fetch_stage:fetch_stage_1|next_pc_decode[9]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.496      ;
; 0.179 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.217      ; 0.500      ;
; 0.181 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.217      ; 0.502      ;
; 0.186 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|MemWrite_execute                                                                                     ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemWrite                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.314      ;
; 0.203 ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[24]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.324      ;
; 0.214 ; fetch_stage:fetch_stage_1|next_pc_decode[7]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.537      ;
; 0.217 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                                                   ; clock        ; clock       ; 0.000        ; 0.037      ; 0.338      ;
; 0.232 ; decode_stage:decode_stage_1|target_address_fetch[0]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[0]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.240      ; 0.556      ;
; 0.247 ; fetch_stage:fetch_stage_1|next_pc_decode[3]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.570      ;
; 0.251 ; fetch_stage:fetch_stage_1|next_pc_decode[21]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.568      ;
; 0.253 ; decode_stage:decode_stage_1|target_address_fetch[1]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[1]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.240      ; 0.577      ;
; 0.257 ; decode_stage:decode_stage_1|pc_execute[1]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[1]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.045      ; 0.386      ;
; 0.265 ; decode_stage:decode_stage_1|target_address_fetch[8]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.236      ; 0.585      ;
; 0.271 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[3]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.392      ;
; 0.276 ; decode_stage:decode_stage_1|target_address_fetch[9]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.236      ; 0.596      ;
; 0.277 ; fetch_stage:fetch_stage_1|instruction_decode[13]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[1]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.398      ;
; 0.279 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|alu_ctrl_execute[2]                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; fetch_stage:fetch_stage_1|instruction_decode[11]                                                                                                                               ; decode_stage:decode_stage_1|rd_execute[4]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; fetch_stage:fetch_stage_1|next_pc_decode[6]                                                                                                                                    ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.219      ; 0.604      ;
; 0.283 ; fetch_stage:fetch_stage_1|next_pc_decode[22]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.600      ;
; 0.286 ; decode_stage:decode_stage_1|target_address_fetch[28]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.239      ; 0.609      ;
; 0.286 ; fetch_stage:fetch_stage_1|next_pc_decode[18]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.603      ;
; 0.292 ; decode_stage:decode_stage_1|target_address_fetch[5]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.236      ; 0.612      ;
; 0.293 ; decode_stage:decode_stage_1|target_address_fetch[7]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[7]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.236      ; 0.613      ;
; 0.294 ; fetch_stage:fetch_stage_1|next_pc_decode[30]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.611      ;
; 0.297 ; fetch_stage:fetch_stage_1|next_pc_decode[20]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.614      ;
; 0.298 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_i8h:cntr5|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.045      ; 0.427      ;
; 0.304 ; fetch_stage:fetch_stage_1|next_pc_decode[31]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.621      ;
; 0.306 ; decode_stage:decode_stage_1|target_address_fetch[12]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.626      ;
; 0.309 ; fetch_stage:fetch_stage_1|next_pc_decode[19]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.626      ;
; 0.311 ; fetch_stage:fetch_stage_1|next_pc_decode[28]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.628      ;
; 0.313 ; fetch_stage:fetch_stage_1|next_pc_decode[23]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.630      ;
; 0.313 ; decode_stage:decode_stage_1|target_address_fetch[10]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[10]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.633      ;
; 0.318 ; fetch_stage:fetch_stage_1|next_pc_decode[29]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.635      ;
; 0.320 ; decode_stage:decode_stage_1|target_address_fetch[2]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; decode_stage:decode_stage_1|target_address_fetch[24]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[24]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.443      ;
; 0.329 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.450      ;
; 0.331 ; decode_stage:decode_stage_1|target_address_fetch[13]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.451      ;
; 0.333 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.037      ; 0.454      ;
; 0.340 ; decode_stage:decode_stage_1|pc_execute[0]                                                                                                                                      ; execute_stage:execute_stage_1|next_pc_mem[0]                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.045      ; 0.469      ;
; 0.343 ; fetch_stage:fetch_stage_1|instruction_decode[31]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[31]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; fetch_stage:fetch_stage_1|instruction_decode[14]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[14]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.466      ;
; 0.349 ; decode_stage:decode_stage_1|target_address_fetch[16]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.669      ;
; 0.356 ; decode_stage:decode_stage_1|target_address_fetch[25]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[25]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.239      ; 0.679      ;
; 0.358 ; decode_stage:decode_stage_1|target_address_fetch[15]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[15]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.478      ;
; 0.360 ; decode_stage:decode_stage_1|target_address_fetch[4]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[4]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.480      ;
; 0.364 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[1]                         ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.219      ; 0.687      ;
; 0.364 ; decode_stage:decode_stage_1|target_address_fetch[11]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[11]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.484      ;
; 0.369 ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[17]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.038      ; 0.491      ;
; 0.370 ; fetch_stage:fetch_stage_1|instruction_decode[29]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[9]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.141     ; 0.313      ;
; 0.372 ; fetch_stage:fetch_stage_1|reg:PC|Q[3]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.039      ; 0.495      ;
; 0.372 ; fetch_stage:fetch_stage_1|instruction_decode[28]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[8]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; -0.141     ; 0.315      ;
; 0.377 ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                            ; fetch_stage:fetch_stage_1|reg:PC|Q[6]                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; decode_stage:decode_stage_1|target_address_fetch[14]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[14]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; fetch_stage:fetch_stage_1|pc_decode[20]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[20]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.038      ; 0.501      ;
; 0.380 ; fetch_stage:fetch_stage_1|pc_decode[6]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[6]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.500      ;
; 0.386 ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                        ; decode_stage:decode_stage_1|target_address_fetch[21]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.038      ; 0.508      ;
; 0.387 ; fetch_stage:fetch_stage_1|pc_decode[3]                                                                                                                                         ; decode_stage:decode_stage_1|target_address_fetch[3]                                                                                                                                                      ; clock        ; clock       ; 0.000        ; 0.036      ; 0.507      ;
; 0.387 ; RV32I_control:RV32I_control_1|execute_stage_control:execute_stage_control_1|MemToReg_mem[0]                                                                                    ; RV32I_control:RV32I_control_1|mem_stage_control:mem_stage_control_1|MemToReg[0]                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.034      ; 0.505      ;
; 0.395 ; decode_stage:decode_stage_1|target_address_fetch[29]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.239      ; 0.718      ;
; 0.397 ; fetch_stage:fetch_stage_1|reg:PC|Q[28]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[28]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.155     ; 0.326      ;
; 0.397 ; fetch_stage:fetch_stage_1|reg:PC|Q[9]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[9]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.156     ; 0.325      ;
; 0.398 ; fetch_stage:fetch_stage_1|reg:PC|Q[29]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[29]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.155     ; 0.327      ;
; 0.398 ; fetch_stage:fetch_stage_1|reg:PC|Q[18]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[18]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.155     ; 0.327      ;
; 0.398 ; fetch_stage:fetch_stage_1|reg:PC|Q[8]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[8]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.156     ; 0.326      ;
; 0.399 ; fetch_stage:fetch_stage_1|reg:PC|Q[12]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[12]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.156     ; 0.327      ;
; 0.400 ; fetch_stage:fetch_stage_1|reg:PC|Q[5]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[5]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; -0.156     ; 0.328      ;
; 0.407 ; fetch_stage:fetch_stage_1|reg:PC|Q[27]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[27]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.528      ;
; 0.409 ; fetch_stage:fetch_stage_1|reg:PC|Q[16]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[16]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; -0.156     ; 0.337      ;
; 0.411 ; fetch_stage:fetch_stage_1|next_pc_decode[26]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.728      ;
; 0.412 ; fetch_stage:fetch_stage_1|instruction_decode[30]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[10]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.037      ; 0.533      ;
; 0.413 ; fetch_stage:fetch_stage_1|reg:PC|Q[2]                                                                                                                                          ; fetch_stage:fetch_stage_1|pc_decode[2]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.037      ; 0.534      ;
; 0.414 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|cntr_vof:cntr1|counter_reg_bit[0] ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe3a[0]                                                   ; clock        ; clock       ; 0.000        ; 0.035      ; 0.533      ;
; 0.420 ; fetch_stage:fetch_stage_1|reg:PC|Q[21]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[21]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.541      ;
; 0.420 ; fetch_stage:fetch_stage_1|reg:PC|Q[17]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[17]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.541      ;
; 0.421 ; fetch_stage:fetch_stage_1|instruction_decode[25]                                                                                                                               ; decode_stage:decode_stage_1|immediate_execute[25]                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.038      ; 0.543      ;
; 0.423 ; decode_stage:decode_stage_1|target_address_fetch[31]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[31]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.743      ;
; 0.434 ; fetch_stage:fetch_stage_1|next_pc_decode[24]                                                                                                                                   ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.213      ; 0.751      ;
; 0.437 ; fetch_stage:fetch_stage_1|instruction_decode[0]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|PCSel                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.558      ;
; 0.437 ; fetch_stage:fetch_stage_1|reg:PC|Q[13]                                                                                                                                         ; fetch_stage:fetch_stage_1|pc_decode[13]                                                                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.556      ;
; 0.438 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel2                                                               ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1|StallJmpDel3                                                                                         ; clock        ; clock       ; 0.000        ; 0.037      ; 0.559      ;
; 0.444 ; fetch_stage:fetch_stage_1|instruction_decode[8]                                                                                                                                ; decode_stage:decode_stage_1|rd_execute[1]                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.037      ; 0.565      ;
; 0.446 ; decode_stage:decode_stage_1|target_address_fetch[19]                                                                                                                           ; fetch_stage:fetch_stage_1|reg:PC|Q[19]                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.236      ; 0.766      ;
; 0.446 ; mem_stage:mem_stage_1|read_data_wb[7]                                                                                                                                          ; decode_stage:decode_stage_1|reg_file:register_file|reg:\gen_reg:3:reg_i|Q[7]                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.036      ; 0.566      ;
; 0.454 ; fetch_stage:fetch_stage_1|instruction_decode[2]                                                                                                                                ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|PCSel                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; fetch_stage:fetch_stage_1|instruction_decode[3]                                                                                                                                ; decode_stage:decode_stage_1|immediate_execute[0]                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.036      ; 0.574      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clock'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
; 0.026 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.050      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clock'                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a30 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a14 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a6  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a2  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a29 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a28 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a5  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a25 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a11 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a0  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a10 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a23 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a1  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a21 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a18 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a19 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a3  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a15 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a8  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a27 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a26 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a13 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a22 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a4  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a20 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a12 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a24 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a16 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a9  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a7  ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.687 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|dffe6 ; RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|altshift_taps:MemToReg_execute_rtl_0|shift_taps_4km:auto_generated|altsyncram_k861:altsyncram4|ram_block7a17 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.283   ; 0.101 ; -0.719   ; 0.687   ; -3.000              ;
;  clock           ; -10.283   ; 0.101 ; -0.719   ; 0.687   ; -3.000              ;
; Design-wide TNS  ; -5817.718 ; 0.0   ; -22.289  ; 0.0     ; -1573.256           ;
;  clock           ; -5817.718 ; 0.000 ; -22.289  ; 0.000   ; -1573.256           ;
+------------------+-----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; write_data_mem[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemWrite                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MemRead                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[6]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[5]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[4]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[19]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[15]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[16]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[17]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[18]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[20]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[23]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[21]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[22]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[24]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[31]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[24]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[25]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[26]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[27]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[28]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[29]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; read_data_mem[30]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[7]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[11]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[8]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[9]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[10]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[25]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[26]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[27]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[28]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[29]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[30]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[31]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[12]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[13]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; instruction_fetch[14]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; instruction_mem_adr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; instruction_mem_adr[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; instruction_mem_adr[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; write_data_mem[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; write_data_mem[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; write_data_mem[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemWrite                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; MemRead                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-------------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2551130  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2551130  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 31       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 31       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 65    ; 65   ;
; Unconstrained Input Port Paths  ; 1472  ; 1472 ;
; Unconstrained Output Ports      ; 66    ; 66   ;
; Unconstrained Output Port Paths ; 66    ; 66   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; instruction_fetch[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[24]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[25]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[26]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[27]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[28]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[29]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[30]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[31]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; MemRead                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MemWrite                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[24]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[25]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[26]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[27]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[28]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[29]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[30]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[31]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                    ;
+-----------------------+--------------------------------------------------------------------------------------+
; Input Port            ; Comment                                                                              ;
+-----------------------+--------------------------------------------------------------------------------------+
; instruction_fetch[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_fetch[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[16]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[17]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[18]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[19]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[20]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[21]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[22]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[23]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[24]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[25]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[26]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[27]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[28]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[29]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[30]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; read_data_mem[31]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                      ;
+-------------------------+---------------------------------------------------------------------------------------+
; Output Port             ; Comment                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------+
; MemRead                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MemWrite                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; instruction_mem_adr[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[16]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[17]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[18]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[19]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[20]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[21]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[22]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[23]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[24]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[25]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[26]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[27]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[28]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[29]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[30]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; write_data_mem[31]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Feb  4 17:27:57 2022
Info: Command: quartus_sta RV32I -c RV32I
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RV32I.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.283
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.283           -5817.718 clock 
Info (332146): Worst-case hold slack is 0.228
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.228               0.000 clock 
Info (332146): Worst-case recovery slack is -0.719
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.719             -22.289 clock 
Info (332146): Worst-case removal slack is 1.239
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.239               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1481.916 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.072           -5111.664 clock 
Info (332146): Worst-case hold slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 clock 
Info (332146): Worst-case recovery slack is -0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.550             -17.050 clock 
Info (332146): Worst-case removal slack is 1.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.110               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1481.916 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.575           -2871.378 clock 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.101               0.000 clock 
Info (332146): Worst-case recovery slack is 0.026
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.026               0.000 clock 
Info (332146): Worst-case removal slack is 0.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.687               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1573.256 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Fri Feb  4 17:27:59 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


