
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.526542                       # Number of seconds simulated
sim_ticks                                2526542397000                       # Number of ticks simulated
final_tick                               2526542397000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1004518                       # Simulator instruction rate (inst/s)
host_op_rate                                  1649135                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2646881185                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668292                       # Number of bytes of host memory used
host_seconds                                   954.54                       # Real time elapsed on the host
sim_insts                                   958847363                       # Number of instructions simulated
sim_ops                                    1574158000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       109548480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109595648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1112384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1112384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1711695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1712432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         17381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              18669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           43359051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43377720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         18669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            18669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          440279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               440279                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          440279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             18669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          43359051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             43817999                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884711                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350721                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936372                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422378678                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5053084794                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   958847363                       # Number of instructions committed
system.cpu.committedOps                    1574158000                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1573649233                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081144                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585012                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1573649233                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          3044646206                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1600169989                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159291453                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523370666                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235423                       # number of memory refs
system.cpu.num_load_insts                   382884702                       # Number of load instructions
system.cpu.num_store_insts                   56350721                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 5053084794                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          58027525                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 996581471     63.31%     63.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      8.59%     71.93% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.16%     72.10% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.10% # Class of executed instruction
system.cpu.op_class::MemRead                382883730     24.32%     96.42% # Class of executed instruction
system.cpu.op_class::MemWrite                56350031      3.58%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1574158000                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.978969                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3129666                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.345785                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            764000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.978969                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881600530                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881600530                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379775990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379775990                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56329772                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56329772                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436105762                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436105762                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436105762                       # number of overall hits
system.cpu.dcache.overall_hits::total       436105762                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3108721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3108721                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20949                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20949                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3129670                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3129670                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3129670                       # number of overall misses
system.cpu.dcache.overall_misses::total       3129670                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 662662212000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 662662212000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5272898500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5272898500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 667935110500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 667935110500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 667935110500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 667935110500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884711                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235432                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235432                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008119                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007125                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007125                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007125                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007125                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 213162.330103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 213162.330103                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 251701.680271                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 251701.680271                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 213420.300064                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 213420.300064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 213420.300064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 213420.300064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        21891                       # number of writebacks
system.cpu.dcache.writebacks::total             21891                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3108721                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3108721                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20949                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20949                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3129670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3129670                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3129670                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3129670                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 659553491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 659553491000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5251949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5251949500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 664805440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 664805440500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 664805440500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 664805440500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008119                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007125                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007125                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 212162.330103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 212162.330103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 250701.680271                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 250701.680271                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 212420.300064                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 212420.300064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 212420.300064                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 212420.300064                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129154                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.939613                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422378678                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1881453.277778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            444000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   449.939613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.878788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.878788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844758112                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844758112                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422377922                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422377922                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422377922                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422377922                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422377922                       # number of overall hits
system.cpu.icache.overall_hits::total      1422377922                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    123922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123922500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    123922500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123922500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    123922500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123922500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422378678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422378678                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422378678                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422378678                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422378678                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422378678                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 163918.650794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 163918.650794                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 163918.650794                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 163918.650794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 163918.650794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 163918.650794                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          756                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          756                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          756                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          756                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          756                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    123166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123166500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    123166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123166500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    123166500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123166500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 162918.650794                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 162918.650794                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 162918.650794                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 162918.650794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 162918.650794                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 162918.650794                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.831882                       # Cycle average of tags in use
system.l2.tags.total_refs                     6259849                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.654825                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    433500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.117381                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.349396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.365105                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          620                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51791731                       # Number of tag accesses
system.l2.tags.data_accesses                 51791731                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        21891                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21891                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          292                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              292                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3582                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3582                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414214                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    19                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1417796                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1417815                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   19                       # number of overall hits
system.l2.overall_hits::cpu.data              1417796                       # number of overall hits
system.l2.overall_hits::total                 1417815                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17363                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           737                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              737                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694507                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711870                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712607                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                737                       # number of overall misses
system.l2.overall_misses::cpu.data            1711870                       # number of overall misses
system.l2.overall_misses::total               1712607                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   5182872000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5182872000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    121829500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    121829500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 640041155000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 640041155000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     121829500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  645224027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     645345856500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    121829500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 645224027000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    645345856500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21891                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          292                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          292                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20945                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            756                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3108721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3108721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               756                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3129666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130422                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              756                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3129666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130422                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.828981                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828981                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.974868                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974868                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545082                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.974868                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546982                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547085                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.974868                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546982                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547085                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 298500.950297                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 298500.950297                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 165304.613297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 165304.613297                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 377715.261725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 377715.261725                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 165304.613297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 376911.813981                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 376820.751346                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 165304.613297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 376911.813981                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 376820.751346                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17558                       # number of writebacks
system.l2.writebacks::total                     17558                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17363                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          737                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694507                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712607                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712607                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   5009242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5009242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    114459500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114459500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 623096085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 623096085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    114459500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 628105327000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 628219786500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    114459500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 628105327000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 628219786500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.828981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828981                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974868                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545082                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547085                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.974868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547085                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 288500.950297                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 288500.950297                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 155304.613297                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 155304.613297                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 367715.261725                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 367715.261725                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 155304.613297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 366911.813981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 366820.751346                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 155304.613297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 366911.813981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 366820.751346                       # average overall mshr miss latency
system.l2.replacements                        1710715                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  1023.959381                       # Cycle average of tags in use
system.l3.tags.total_refs                     1730168                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1729990                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.000103                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        8.841266                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst          0.121598                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       1014.996518                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.008634                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.000119                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.991208                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999960                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          605                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          288                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15421042                       # Number of tag accesses
system.l3.tags.data_accesses                 15421042                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17558                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17558                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  5                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data            170                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               170                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                   175                       # number of demand (read+write) hits
system.l3.demand_hits::total                      175                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                  175                       # number of overall hits
system.l3.overall_hits::total                     175                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17358                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17358                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          737                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1694337                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1695074                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 737                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1711695                       # number of demand (read+write) misses
system.l3.demand_misses::total                1712432                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                737                       # number of overall misses
system.l3.overall_misses::cpu.data            1711695                       # number of overall misses
system.l3.overall_misses::total               1712432                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   4818171500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    4818171500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    106352500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 604453873000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 604560225500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     106352500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  609272044500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     609378397000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    106352500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 609272044500                       # number of overall miss cycles
system.l3.overall_miss_latency::total    609378397000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17558                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17558                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17363                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17363                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          737                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694507                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695244                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               737                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711870                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712607                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              737                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711870                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712607                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999712                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999712                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.999900                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999900                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.999898                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999898                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.999898                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999898                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 277576.420094                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 277576.420094                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 144304.613297                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 356749.497296                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 356657.128538                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 144304.613297                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 355946.616950                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 355855.530030                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 144304.613297                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 355946.616950                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 355855.530030                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                17381                       # number of writebacks
system.l3.writebacks::total                     17381                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1692595                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1692595                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17358                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17358                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          737                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1694337                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1695074                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            737                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1711695                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1712432                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           737                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1711695                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1712432                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   4557801500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   4557801500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     95297500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 579038818000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 579134115500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     95297500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 583596619500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 583691917000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     95297500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 583596619500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 583691917000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999712                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999712                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.999900                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999900                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.999898                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999898                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.999898                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999898                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 262576.420094                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 262576.420094                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 129304.613297                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 341749.497296                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 341657.128538                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 129304.613297                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 340946.616950                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 340855.530030                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 129304.613297                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 340946.616950                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 340855.530030                       # average overall mshr miss latency
system.l3.replacements                        1728966                       # number of replacements
system.membus.snoop_filter.tot_requests       3422410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1709978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1695074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17381                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1692597                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17358                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1695074                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      5134842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      5134842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5134842                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    110708032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    110708032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               110708032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1712432                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1712432    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1712432                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3491947000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8562172500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6259872                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3129450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          17635                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        17635                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109477                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          292                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6512002                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20945                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           756                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3108721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9388494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9390298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    201699648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              201766720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3422297                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1123712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6552723                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002691                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6535087     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  17636      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6552723                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3152119000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1134000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4694501000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests      3422763                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests      1710156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops        1711582                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops      1711582                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2526542397000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695244                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        34939                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3404183                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17363                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17363                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695244                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5135370                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    110730560                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1728966                       # Total snoops (count)
system.tol3bus.snoopTraffic                   1112384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3441573                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.497325                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.499993                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1729991     50.27%     50.27% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1711582     49.73%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3441573                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1728939500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568910500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
