
Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8                                                |Circuit 2: sky130_fd_pr__nfet_01v8                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt                                            |Circuit 2: sky130_fd_pr__pfet_01v8_hvt                                            
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
1                                                                                 |1                                                                                 
2                                                                                 |2                                                                                 
3                                                                                 |3                                                                                 
4                                                                                 |4                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPWR
Cell sky130_fd_sc_hd__diode_2 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VGND
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPB
Cell sky130_fd_sc_hd__diode_2 (1) disconnected node: VPWR
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__diode_2                                               |Circuit 2: sky130_fd_sc_hd__diode_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (1)                                                |sky130_fd_pr__diode_pw2nd_05v5 (1)                                                
Number of devices: 1                                                              |Number of devices: 1                                                              
Number of nets: 2                                                                 |Number of nets: 2                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__diode_2                                               |Circuit 2: sky130_fd_sc_hd__diode_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNB                                                                               |VNB                                                                               
DIODE                                                                             |DIODE                                                                             
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__diode_2 and sky130_fd_sc_hd__diode_2 are equivalent.

Class sky130_fd_sc_hd__bufbuf_16 (0):  Merged 44 parallel devices.
Class sky130_fd_sc_hd__bufbuf_16 (1):  Merged 44 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__bufbuf_16                                             |Circuit 2: sky130_fd_sc_hd__bufbuf_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (26->4)                                               |sky130_fd_pr__pfet_01v8_hvt (26->4)                                               
sky130_fd_pr__nfet_01v8 (26->4)                                                   |sky130_fd_pr__nfet_01v8 (26->4)                                                   
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__bufbuf_16                                             |Circuit 2: sky130_fd_sc_hd__bufbuf_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__bufbuf_16 and sky130_fd_sc_hd__bufbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_1                                                 |Circuit 2: sky130_fd_sc_hd__buf_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_1                                                 |Circuit 2: sky130_fd_sc_hd__buf_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_1 and sky130_fd_sc_hd__buf_1 are equivalent.

Class sky130_fd_sc_hd__buf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__buf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_4                                                 |Circuit 2: sky130_fd_sc_hd__buf_4                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)                                                |sky130_fd_pr__pfet_01v8_hvt (5->2)                                                
sky130_fd_pr__nfet_01v8 (5->2)                                                    |sky130_fd_pr__nfet_01v8 (5->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_4                                                 |Circuit 2: sky130_fd_sc_hd__buf_4                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_4 and sky130_fd_sc_hd__buf_4 are equivalent.

Class sky130_fd_sc_hd__buf_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_hd__buf_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_8                                                 |Circuit 2: sky130_fd_sc_hd__buf_8                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (11->2)                                                   |sky130_fd_pr__nfet_01v8 (11->2)                                                   
sky130_fd_pr__pfet_01v8_hvt (11->2)                                               |sky130_fd_pr__pfet_01v8_hvt (11->2)                                               
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_8                                                 |Circuit 2: sky130_fd_sc_hd__buf_8                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_8 and sky130_fd_sc_hd__buf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s15_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s15_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s15_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s15_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkdlybuf4s15_1 and sky130_fd_sc_hd__clkdlybuf4s15_1 are equivalent.

Class sky130_fd_sc_hd__buf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__buf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_2                                                 |Circuit 2: sky130_fd_sc_hd__buf_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                                                |sky130_fd_pr__pfet_01v8_hvt (3->2)                                                
sky130_fd_pr__nfet_01v8 (3->2)                                                    |sky130_fd_pr__nfet_01v8 (3->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_2                                                 |Circuit 2: sky130_fd_sc_hd__buf_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_2 and sky130_fd_sc_hd__buf_2 are equivalent.

Class sky130_fd_sc_hd__inv_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__inv_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_2                                                 |Circuit 2: sky130_fd_sc_hd__inv_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2->1)                                                |sky130_fd_pr__pfet_01v8_hvt (2->1)                                                
sky130_fd_pr__nfet_01v8 (2->1)                                                    |sky130_fd_pr__nfet_01v8 (2->1)                                                    
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_2                                                 |Circuit 2: sky130_fd_sc_hd__inv_2                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_2 and sky130_fd_sc_hd__inv_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s50_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s50_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s50_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s50_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkdlybuf4s50_1 and sky130_fd_sc_hd__clkdlybuf4s50_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxbp_1                                               |Circuit 2: sky130_fd_sc_hd__dfxbp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (14)                                                      |sky130_fd_pr__nfet_01v8 (14)                                                      
sky130_fd_pr__pfet_01v8_hvt (14)                                                  |sky130_fd_pr__pfet_01v8_hvt (14)                                                  
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 20                                                                |Number of nets: 20                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxbp_1                                               |Circuit 2: sky130_fd_sc_hd__dfxbp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
Q_N                                                                               |Q_N                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
CLK                                                                               |CLK                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxbp_1 and sky130_fd_sc_hd__dfxbp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand2_1                                               |Circuit 2: sky130_fd_sc_hd__nand2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand2_1                                               |Circuit 2: sky130_fd_sc_hd__nand2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
B                                                                                 |B                                                                                 
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand2_1 and sky130_fd_sc_hd__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_0                                                |Circuit 2: sky130_fd_sc_hd__and2_0                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_0                                                |Circuit 2: sky130_fd_sc_hd__and2_0                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
B                                                                                 |B                                                                                 
VGND                                                                              |VGND                                                                              
A                                                                                 |A                                                                                 
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_0 and sky130_fd_sc_hd__and2_0 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s25_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s25_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkdlybuf4s25_1                                       |Circuit 2: sky130_fd_sc_hd__clkdlybuf4s25_1                                       
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkdlybuf4s25_1 and sky130_fd_sc_hd__clkdlybuf4s25_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfstp_1                                               |Circuit 2: sky130_fd_sc_hd__dfstp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (16)                                                      |sky130_fd_pr__nfet_01v8 (16)                                                      
sky130_fd_pr__pfet_01v8_hvt (16)                                                  |sky130_fd_pr__pfet_01v8_hvt (16)                                                  
Number of devices: 32                                                             |Number of devices: 32                                                             
Number of nets: 24                                                                |Number of nets: 24                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfstp_1                                               |Circuit 2: sky130_fd_sc_hd__dfstp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
SET_B                                                                             |SET_B                                                                             
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
CLK                                                                               |CLK                                                                               
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfstp_1 and sky130_fd_sc_hd__dfstp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xor2_1                                                |Circuit 2: sky130_fd_sc_hd__xor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xor2_1                                                |Circuit 2: sky130_fd_sc_hd__xor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
VGND                                                                              |VGND                                                                              
B                                                                                 |B                                                                                 
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xor2_1 and sky130_fd_sc_hd__xor2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_1                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (14)                                                      |sky130_fd_pr__nfet_01v8 (14)                                                      
sky130_fd_pr__pfet_01v8_hvt (14)                                                  |sky130_fd_pr__pfet_01v8_hvt (14)                                                  
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 21                                                                |Number of nets: 21                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_1                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
RESET_B                                                                           |RESET_B                                                                           
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VGND                                                                              |VGND                                                                              
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
CLK                                                                               |CLK                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_1 and sky130_fd_sc_hd__dfrtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1                                                 |Circuit 2: sky130_fd_sc_hd__inv_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1                                                 |Circuit 2: sky130_fd_sc_hd__inv_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
A                                                                                 |A                                                                                 
Y                                                                                 |Y                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_1                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
A                                                                                 |A                                                                                 
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_1 and sky130_fd_sc_hd__clkbuf_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__clkbuf_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3->2)                                                |sky130_fd_pr__pfet_01v8_hvt (3->2)                                                
sky130_fd_pr__nfet_01v8 (3->2)                                                    |sky130_fd_pr__nfet_01v8 (3->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_2                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_2 and sky130_fd_sc_hd__clkbuf_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_8                                               |Circuit 2: sky130_fd_sc_hd__decap_8                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_8                                               |Circuit 2: sky130_fd_sc_hd__decap_8                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_8 and sky130_fd_sc_hd__decap_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_6                                               |Circuit 2: sky130_fd_sc_hd__decap_6                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_6                                               |Circuit 2: sky130_fd_sc_hd__decap_6                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_6 and sky130_fd_sc_hd__decap_6 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3                                               |Circuit 2: sky130_fd_sc_hd__decap_3                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3                                               |Circuit 2: sky130_fd_sc_hd__decap_3                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_4                                               |Circuit 2: sky130_fd_sc_hd__decap_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)                                                   |sky130_fd_pr__pfet_01v8_hvt (1)                                                   
sky130_fd_pr__nfet_01v8 (1)                                                       |sky130_fd_pr__nfet_01v8 (1)                                                       
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_4                                               |Circuit 2: sky130_fd_sc_hd__decap_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_4 and sky130_fd_sc_hd__decap_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_1                                                |Circuit 2: sky130_fd_sc_hd__and2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_1                                                |Circuit 2: sky130_fd_sc_hd__and2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_1 and sky130_fd_sc_hd__and2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__fa_1                                                  |Circuit 2: sky130_fd_sc_hd__fa_1                                                  
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (14)                                                      |sky130_fd_pr__nfet_01v8 (14)                                                      
sky130_fd_pr__pfet_01v8_hvt (14)                                                  |sky130_fd_pr__pfet_01v8_hvt (14)                                                  
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 21                                                                |Number of nets: 21                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__fa_1                                                  |Circuit 2: sky130_fd_sc_hd__fa_1                                                  
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
CIN                                                                               |CIN                                                                               
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
SUM                                                                               |SUM                                                                               
COUT                                                                              |COUT                                                                              
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__fa_1 and sky130_fd_sc_hd__fa_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__clkbuf_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_4                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_4                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5->2)                                                |sky130_fd_pr__pfet_01v8_hvt (5->2)                                                
sky130_fd_pr__nfet_01v8 (5->2)                                                    |sky130_fd_pr__nfet_01v8 (5->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_4                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_4                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
X                                                                                 |X                                                                                 
VPB                                                                               |VPB                                                                               
A                                                                                 |A                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_4 and sky130_fd_sc_hd__clkbuf_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__xnor2_1                                               |Circuit 2: sky130_fd_sc_hd__xnor2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__xnor2_1                                               |Circuit 2: sky130_fd_sc_hd__xnor2_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
VGND                                                                              |VGND                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__xnor2_1 and sky130_fd_sc_hd__xnor2_1 are equivalent.

Class sky130_fd_sc_hd__dfrtp_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__dfrtp_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_4                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (17->14)                                                  |sky130_fd_pr__nfet_01v8 (17->14)                                                  
sky130_fd_pr__pfet_01v8_hvt (17->14)                                              |sky130_fd_pr__pfet_01v8_hvt (17->14)                                              
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 21                                                                |Number of nets: 21                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_4                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
RESET_B                                                                           |RESET_B                                                                           
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VGND                                                                              |VGND                                                                              
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
CLK                                                                               |CLK                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_4 and sky130_fd_sc_hd__dfrtp_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1                                        |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dlymetal6s2s_1                                        |Circuit 2: sky130_fd_sc_hd__dlymetal6s2s_1                                        
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dlymetal6s2s_1 and sky130_fd_sc_hd__dlymetal6s2s_1 are equivalent.

Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VPB
Cell sky130_fd_sc_hd__conb_1 (0) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VNB
Cell sky130_fd_sc_hd__conb_1 (1) disconnected node: VPB
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__conb_1                                                |Circuit 2: sky130_fd_sc_hd__conb_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__res_generic_po (2)                                                  |sky130_fd_pr__res_generic_po (2)                                                  
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 4                                                                 |Number of nets: 4                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__conb_1                                                |Circuit 2: sky130_fd_sc_hd__conb_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
LO                                                                                |LO                                                                                
HI                                                                                |HI                                                                                
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__conb_1 and sky130_fd_sc_hd__conb_1 are equivalent.

Class sky130_fd_sc_hd__buf_6 (0):  Merged 12 parallel devices.
Class sky130_fd_sc_hd__buf_6 (1):  Merged 12 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__buf_6                                                 |Circuit 2: sky130_fd_sc_hd__buf_6                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (8->2)                                                |sky130_fd_pr__pfet_01v8_hvt (8->2)                                                
sky130_fd_pr__nfet_01v8 (8->2)                                                    |sky130_fd_pr__nfet_01v8 (8->2)                                                    
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__buf_6                                                 |Circuit 2: sky130_fd_sc_hd__buf_6                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__buf_6 and sky130_fd_sc_hd__buf_6 are equivalent.

Class sky130_fd_sc_hd__dfrtp_2 (0):  Merged 2 parallel devices.
Class sky130_fd_sc_hd__dfrtp_2 (1):  Merged 2 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfrtp_2                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (15->14)                                                  |sky130_fd_pr__nfet_01v8 (15->14)                                                  
sky130_fd_pr__pfet_01v8_hvt (15->14)                                              |sky130_fd_pr__pfet_01v8_hvt (15->14)                                              
Number of devices: 28                                                             |Number of devices: 28                                                             
Number of nets: 21                                                                |Number of nets: 21                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfrtp_2                                               |Circuit 2: sky130_fd_sc_hd__dfrtp_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
RESET_B                                                                           |RESET_B                                                                           
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VGND                                                                              |VGND                                                                              
Q                                                                                 |Q                                                                                 
D                                                                                 |D                                                                                 
CLK                                                                               |CLK                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfrtp_2 and sky130_fd_sc_hd__dfrtp_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a221o_1                                               |Circuit 2: sky130_fd_sc_hd__a221o_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a221o_1                                               |Circuit 2: sky130_fd_sc_hd__a221o_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
C1                                                                                |C1                                                                                
A2                                                                                |A2                                                                                
B2                                                                                |B2                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a221o_1 and sky130_fd_sc_hd__a221o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1                                                |Circuit 2: sky130_fd_sc_hd__mux2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1                                                |Circuit 2: sky130_fd_sc_hd__mux2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A0                                                                                |A0                                                                                
A1                                                                                |A1                                                                                
X                                                                                 |X                                                                                 
VPWR                                                                              |VPWR                                                                              
S                                                                                 |S                                                                                 
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_1                                                 |Circuit 2: sky130_fd_sc_hd__or2_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 9                                                                 |Number of nets: 9                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_1                                                 |Circuit 2: sky130_fd_sc_hd__or2_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
X                                                                                 |X                                                                                 
B                                                                                 |B                                                                                 
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_1 and sky130_fd_sc_hd__or2_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3_1                                                 |Circuit 2: sky130_fd_sc_hd__or3_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3_1                                                 |Circuit 2: sky130_fd_sc_hd__or3_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
X                                                                                 |X                                                                                 
C                                                                                 |C                                                                                 
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3_1 and sky130_fd_sc_hd__or3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nor2_1                                                |Circuit 2: sky130_fd_sc_hd__nor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (2)                                                   |sky130_fd_pr__pfet_01v8_hvt (2)                                                   
sky130_fd_pr__nfet_01v8 (2)                                                       |sky130_fd_pr__nfet_01v8 (2)                                                       
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 8                                                                 |Number of nets: 8                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nor2_1                                                |Circuit 2: sky130_fd_sc_hd__nor2_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
B                                                                                 |B                                                                                 
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nor2_1 and sky130_fd_sc_hd__nor2_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_8 (0):  Merged 16 parallel devices.
Class sky130_fd_sc_hd__clkbuf_8 (1):  Merged 16 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_8                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_8                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (10->2)                                               |sky130_fd_pr__pfet_01v8_hvt (10->2)                                               
sky130_fd_pr__nfet_01v8 (10->2)                                                   |sky130_fd_pr__nfet_01v8 (10->2)                                                   
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_8                                              |Circuit 2: sky130_fd_sc_hd__clkbuf_8                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_8 and sky130_fd_sc_hd__clkbuf_8 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2b_1                                                |Circuit 2: sky130_fd_sc_hd__or2b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2b_1                                                |Circuit 2: sky130_fd_sc_hd__or2b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
A                                                                                 |A                                                                                 
B_N                                                                               |B_N                                                                               
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2b_1 and sky130_fd_sc_hd__or2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21oi_1                                               |Circuit 2: sky130_fd_sc_hd__a21oi_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21oi_1                                               |Circuit 2: sky130_fd_sc_hd__a21oi_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
Y                                                                                 |Y                                                                                 
A2                                                                                |A2                                                                                
VGND                                                                              |VGND                                                                              
A1                                                                                |A1                                                                                
VPWR                                                                              |VPWR                                                                              
B1                                                                                |B1                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21oi_1 and sky130_fd_sc_hd__a21oi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a22o_1                                                |Circuit 2: sky130_fd_sc_hd__a22o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a22o_1                                                |Circuit 2: sky130_fd_sc_hd__a22o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B1                                                                                |B1                                                                                
X                                                                                 |X                                                                                 
B2                                                                                |B2                                                                                
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a22o_1 and sky130_fd_sc_hd__a22o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2111o_1                                              |Circuit 2: sky130_fd_sc_hd__a2111o_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2111o_1                                              |Circuit 2: sky130_fd_sc_hd__a2111o_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
D1                                                                                |D1                                                                                
X                                                                                 |X                                                                                 
A1                                                                                |A1                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
C1                                                                                |C1                                                                                
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2111o_1 and sky130_fd_sc_hd__a2111o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o2bb2a_1                                              |Circuit 2: sky130_fd_sc_hd__o2bb2a_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o2bb2a_1                                              |Circuit 2: sky130_fd_sc_hd__o2bb2a_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
A1_N                                                                              |A1_N                                                                              
A2_N                                                                              |A2_N                                                                              
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
B2                                                                                |B2                                                                                
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o2bb2a_1 and sky130_fd_sc_hd__o2bb2a_1 are equivalent.

Class sky130_fd_sc_hd__clkbuf_16 (0):  Merged 36 parallel devices.
Class sky130_fd_sc_hd__clkbuf_16 (1):  Merged 36 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkbuf_16                                             |Circuit 2: sky130_fd_sc_hd__clkbuf_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (20->2)                                               |sky130_fd_pr__pfet_01v8_hvt (20->2)                                               
sky130_fd_pr__nfet_01v8 (20->2)                                                   |sky130_fd_pr__nfet_01v8 (20->2)                                                   
Number of devices: 4                                                              |Number of devices: 4                                                              
Number of nets: 7                                                                 |Number of nets: 7                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkbuf_16                                             |Circuit 2: sky130_fd_sc_hd__clkbuf_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
X                                                                                 |X                                                                                 
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkbuf_16 and sky130_fd_sc_hd__clkbuf_16 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2b_1                                               |Circuit 2: sky130_fd_sc_hd__and2b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2b_1                                               |Circuit 2: sky130_fd_sc_hd__and2b_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
B                                                                                 |B                                                                                 
X                                                                                 |X                                                                                 
A_N                                                                               |A_N                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2b_1 and sky130_fd_sc_hd__and2b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ai_1                                               |Circuit 2: sky130_fd_sc_hd__o21ai_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ai_1                                               |Circuit 2: sky130_fd_sc_hd__o21ai_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A2                                                                                |A2                                                                                
B1                                                                                |B1                                                                                
VPWR                                                                              |VPWR                                                                              
A1                                                                                |A1                                                                                
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_1 and sky130_fd_sc_hd__o21ai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o221a_1                                               |Circuit 2: sky130_fd_sc_hd__o221a_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o221a_1                                               |Circuit 2: sky130_fd_sc_hd__o221a_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
C1                                                                                |C1                                                                                
B2                                                                                |B2                                                                                
A2                                                                                |A2                                                                                
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o221a_1 and sky130_fd_sc_hd__o221a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3b_1                                              |Circuit 2: sky130_fd_sc_hd__nand3b_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3b_1                                              |Circuit 2: sky130_fd_sc_hd__nand3b_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A_N                                                                               |A_N                                                                               
VGND                                                                              |VGND                                                                              
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
Y                                                                                 |Y                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3b_1 and sky130_fd_sc_hd__nand3b_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o211a_1                                               |Circuit 2: sky130_fd_sc_hd__o211a_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o211a_1                                               |Circuit 2: sky130_fd_sc_hd__o211a_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
C1                                                                                |C1                                                                                
A1                                                                                |A1                                                                                
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
X                                                                                 |X                                                                                 
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o211a_1 and sky130_fd_sc_hd__o211a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and4_1                                                |Circuit 2: sky130_fd_sc_hd__and4_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and4_1                                                |Circuit 2: sky130_fd_sc_hd__and4_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
X                                                                                 |X                                                                                 
D                                                                                 |D                                                                                 
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and4_1 and sky130_fd_sc_hd__and4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and3_1                                                |Circuit 2: sky130_fd_sc_hd__and3_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and3_1                                                |Circuit 2: sky130_fd_sc_hd__and3_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
X                                                                                 |X                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and3_1 and sky130_fd_sc_hd__and3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfxtp_1                                               |Circuit 2: sky130_fd_sc_hd__dfxtp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (12)                                                      |sky130_fd_pr__nfet_01v8 (12)                                                      
sky130_fd_pr__pfet_01v8_hvt (12)                                                  |sky130_fd_pr__pfet_01v8_hvt (12)                                                  
Number of devices: 24                                                             |Number of devices: 24                                                             
Number of nets: 18                                                                |Number of nets: 18                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfxtp_1                                               |Circuit 2: sky130_fd_sc_hd__dfxtp_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
D                                                                                 |D                                                                                 
Q                                                                                 |Q                                                                                 
CLK                                                                               |CLK                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfxtp_1 and sky130_fd_sc_hd__dfxtp_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1                                              |Circuit 2: sky130_fd_sc_hd__a2bb2o_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 14                                                                |Number of nets: 14                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a2bb2o_1                                              |Circuit 2: sky130_fd_sc_hd__a2bb2o_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A1_N                                                                              |A1_N                                                                              
A2_N                                                                              |A2_N                                                                              
X                                                                                 |X                                                                                 
B2                                                                                |B2                                                                                
B1                                                                                |B1                                                                                
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a2bb2o_1 and sky130_fd_sc_hd__a2bb2o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21boi_1                                              |Circuit 2: sky130_fd_sc_hd__a21boi_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21boi_1                                              |Circuit 2: sky130_fd_sc_hd__a21boi_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
B1_N                                                                              |B1_N                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21boi_1 and sky130_fd_sc_hd__a21boi_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a32o_1                                                |Circuit 2: sky130_fd_sc_hd__a32o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a32o_1                                                |Circuit 2: sky130_fd_sc_hd__a32o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
B2                                                                                |B2                                                                                
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
A2                                                                                |A2                                                                                
A3                                                                                |A3                                                                                
A1                                                                                |A1                                                                                
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a32o_1 and sky130_fd_sc_hd__a32o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or3b_1                                                |Circuit 2: sky130_fd_sc_hd__or3b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or3b_1                                                |Circuit 2: sky130_fd_sc_hd__or3b_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
X                                                                                 |X                                                                                 
B                                                                                 |B                                                                                 
A                                                                                 |A                                                                                 
C_N                                                                               |C_N                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or3b_1 and sky130_fd_sc_hd__or3b_1 are equivalent.

Class sky130_fd_sc_hd__o21ai_2 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__o21ai_2 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o21ai_2                                               |Circuit 2: sky130_fd_sc_hd__o21ai_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6->3)                                                    |sky130_fd_pr__nfet_01v8 (6->3)                                                    
sky130_fd_pr__pfet_01v8_hvt (6->3)                                                |sky130_fd_pr__pfet_01v8_hvt (6->3)                                                
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o21ai_2                                               |Circuit 2: sky130_fd_sc_hd__o21ai_2                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A2                                                                                |A2                                                                                
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o21ai_2 and sky130_fd_sc_hd__o21ai_2 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21o_1                                                |Circuit 2: sky130_fd_sc_hd__a21o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 11                                                                |Number of nets: 11                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21o_1                                                |Circuit 2: sky130_fd_sc_hd__a21o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VPWR                                                                              |VPWR                                                                              
A2                                                                                |A2                                                                                
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
A1                                                                                |A1                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21o_1 and sky130_fd_sc_hd__a21o_1 are equivalent.

Class sky130_fd_sc_hd__nand3_4 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_hd__nand3_4 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3_4                                               |Circuit 2: sky130_fd_sc_hd__nand3_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (12->3)                                                   |sky130_fd_pr__nfet_01v8 (12->3)                                                   
sky130_fd_pr__pfet_01v8_hvt (12->3)                                               |sky130_fd_pr__pfet_01v8_hvt (12->3)                                               
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3_4                                               |Circuit 2: sky130_fd_sc_hd__nand3_4                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3_4 and sky130_fd_sc_hd__nand3_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a31o_1                                                |Circuit 2: sky130_fd_sc_hd__a31o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a31o_1                                                |Circuit 2: sky130_fd_sc_hd__a31o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
B1                                                                                |B1                                                                                
X                                                                                 |X                                                                                 
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
A3                                                                                |A3                                                                                
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a31o_1 and sky130_fd_sc_hd__a31o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o31a_1                                                |Circuit 2: sky130_fd_sc_hd__o31a_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o31a_1                                                |Circuit 2: sky130_fd_sc_hd__o31a_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
X                                                                                 |X                                                                                 
B1                                                                                |B1                                                                                
A3                                                                                |A3                                                                                
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o31a_1 and sky130_fd_sc_hd__o31a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a41o_1                                                |Circuit 2: sky130_fd_sc_hd__a41o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a41o_1                                                |Circuit 2: sky130_fd_sc_hd__a41o_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
B1                                                                                |B1                                                                                
A4                                                                                |A4                                                                                
A3                                                                                |A3                                                                                
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a41o_1 and sky130_fd_sc_hd__a41o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__nand3_1                                               |Circuit 2: sky130_fd_sc_hd__nand3_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (3)                                                   |sky130_fd_pr__pfet_01v8_hvt (3)                                                   
sky130_fd_pr__nfet_01v8 (3)                                                       |sky130_fd_pr__nfet_01v8 (3)                                                       
Number of devices: 6                                                              |Number of devices: 6                                                              
Number of nets: 10                                                                |Number of nets: 10                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__nand3_1                                               |Circuit 2: sky130_fd_sc_hd__nand3_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
C                                                                                 |C                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__nand3_1 and sky130_fd_sc_hd__nand3_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o22ai_1                                               |Circuit 2: sky130_fd_sc_hd__o22ai_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (4)                                                       |sky130_fd_pr__nfet_01v8 (4)                                                       
sky130_fd_pr__pfet_01v8_hvt (4)                                                   |sky130_fd_pr__pfet_01v8_hvt (4)                                                   
Number of devices: 8                                                              |Number of devices: 8                                                              
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o22ai_1                                               |Circuit 2: sky130_fd_sc_hd__o22ai_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
VPWR                                                                              |VPWR                                                                              
B2                                                                                |B2                                                                                
VGND                                                                              |VGND                                                                              
B1                                                                                |B1                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o22ai_1 and sky130_fd_sc_hd__o22ai_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a211o_1                                               |Circuit 2: sky130_fd_sc_hd__a211o_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a211o_1                                               |Circuit 2: sky130_fd_sc_hd__a211o_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
A2                                                                                |A2                                                                                
X                                                                                 |X                                                                                 
A1                                                                                |A1                                                                                
B1                                                                                |B1                                                                                
C1                                                                                |C1                                                                                
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a211o_1 and sky130_fd_sc_hd__a211o_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o2111a_1                                              |Circuit 2: sky130_fd_sc_hd__o2111a_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)                                                   |sky130_fd_pr__pfet_01v8_hvt (6)                                                   
sky130_fd_pr__nfet_01v8 (6)                                                       |sky130_fd_pr__nfet_01v8 (6)                                                       
Number of devices: 12                                                             |Number of devices: 12                                                             
Number of nets: 15                                                                |Number of nets: 15                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o2111a_1                                              |Circuit 2: sky130_fd_sc_hd__o2111a_1                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
D1                                                                                |D1                                                                                
C1                                                                                |C1                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
B1                                                                                |B1                                                                                
X                                                                                 |X                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o2111a_1 and sky130_fd_sc_hd__o2111a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__o22a_1                                                |Circuit 2: sky130_fd_sc_hd__o22a_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__o22a_1                                                |Circuit 2: sky130_fd_sc_hd__o22a_1                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
B1                                                                                |B1                                                                                
X                                                                                 |X                                                                                 
B2                                                                                |B2                                                                                
A1                                                                                |A1                                                                                
A2                                                                                |A2                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__o22a_1 and sky130_fd_sc_hd__o22a_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or4_1                                                 |Circuit 2: sky130_fd_sc_hd__or4_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 13                                                                |Number of nets: 13                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or4_1                                                 |Circuit 2: sky130_fd_sc_hd__or4_1                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
VPB                                                                               |VPB                                                                               
D                                                                                 |D                                                                                 
X                                                                                 |X                                                                                 
C                                                                                 |C                                                                                 
A                                                                                 |A                                                                                 
B                                                                                 |B                                                                                 
VPWR                                                                              |VPWR                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or4_1 and sky130_fd_sc_hd__or4_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__a21bo_1                                               |Circuit 2: sky130_fd_sc_hd__a21bo_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (5)                                                   |sky130_fd_pr__pfet_01v8_hvt (5)                                                   
sky130_fd_pr__nfet_01v8 (5)                                                       |sky130_fd_pr__nfet_01v8 (5)                                                       
Number of devices: 10                                                             |Number of devices: 10                                                             
Number of nets: 12                                                                |Number of nets: 12                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__a21bo_1                                               |Circuit 2: sky130_fd_sc_hd__a21bo_1                                               
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
X                                                                                 |X                                                                                 
A2                                                                                |A2                                                                                
A1                                                                                |A1                                                                                
B1_N                                                                              |B1_N                                                                              
VPB                                                                               |VPB                                                                               
VNB                                                                               |VNB                                                                               
VPWR                                                                              |VPWR                                                                              
VGND                                                                              |VGND                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__a21bo_1 and sky130_fd_sc_hd__a21bo_1 are equivalent.

Class sky130_fd_sc_hd__clkinv_16 (0):  Merged 38 parallel devices.
Class sky130_fd_sc_hd__clkinv_16 (1):  Merged 38 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkinv_16                                             |Circuit 2: sky130_fd_sc_hd__clkinv_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (16->1)                                                   |sky130_fd_pr__nfet_01v8 (16->1)                                                   
sky130_fd_pr__pfet_01v8_hvt (24->1)                                               |sky130_fd_pr__pfet_01v8_hvt (24->1)                                               
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkinv_16                                             |Circuit 2: sky130_fd_sc_hd__clkinv_16                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkinv_16 and sky130_fd_sc_hd__clkinv_16 are equivalent.

Class sky130_fd_sc_hd__clkinv_4 (0):  Merged 8 parallel devices.
Class sky130_fd_sc_hd__clkinv_4 (1):  Merged 8 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkinv_4                                              |Circuit 2: sky130_fd_sc_hd__clkinv_4                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6->1)                                                |sky130_fd_pr__pfet_01v8_hvt (6->1)                                                
sky130_fd_pr__nfet_01v8 (4->1)                                                    |sky130_fd_pr__nfet_01v8 (4->1)                                                    
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkinv_4                                              |Circuit 2: sky130_fd_sc_hd__clkinv_4                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
A                                                                                 |A                                                                                 
Y                                                                                 |Y                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkinv_4 and sky130_fd_sc_hd__clkinv_4 are equivalent.

Class sky130_fd_sc_hd__clkinv_2 (0):  Merged 3 parallel devices.
Class sky130_fd_sc_hd__clkinv_2 (1):  Merged 3 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkinv_2                                              |Circuit 2: sky130_fd_sc_hd__clkinv_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (2->1)                                                    |sky130_fd_pr__nfet_01v8 (2->1)                                                    
sky130_fd_pr__pfet_01v8_hvt (3->1)                                                |sky130_fd_pr__pfet_01v8_hvt (3->1)                                                
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkinv_2                                              |Circuit 2: sky130_fd_sc_hd__clkinv_2                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkinv_2 and sky130_fd_sc_hd__clkinv_2 are equivalent.

Class sky130_fd_sc_hd__clkinv_8 (0):  Merged 18 parallel devices.
Class sky130_fd_sc_hd__clkinv_8 (1):  Merged 18 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__clkinv_8                                              |Circuit 2: sky130_fd_sc_hd__clkinv_8                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__nfet_01v8 (8->1)                                                    |sky130_fd_pr__nfet_01v8 (8->1)                                                    
sky130_fd_pr__pfet_01v8_hvt (12->1)                                               |sky130_fd_pr__pfet_01v8_hvt (12->1)                                               
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 6                                                                 |Number of nets: 6                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__clkinv_8                                              |Circuit 2: sky130_fd_sc_hd__clkinv_8                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
VPWR                                                                              |VPWR                                                                              
VPB                                                                               |VPB                                                                               
VGND                                                                              |VGND                                                                              
VNB                                                                               |VNB                                                                               
Y                                                                                 |Y                                                                                 
A                                                                                 |A                                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__clkinv_8 and sky130_fd_sc_hd__clkinv_8 are equivalent.
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_EUY57X in circuit esd_diodes (0)(2 instances)

Cell esd_diodes (0) disconnected node: dw_4600_400#
Subcircuit summary:
Circuit 1: esd_diodes                                                             |Circuit 2: esd_diodes                                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (2)                                                |sky130_fd_pr__diode_pw2nd_05v5 (2)                                                
Number of devices: 2                                                              |Number of devices: 2                                                              
Number of nets: 3                                                                 |Number of nets: 3                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Circuits match uniquely.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: esd_diodes                                                             |Circuit 2: esd_diodes                                                             
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
in                                                                                |in                                                                                
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
dw_4600_400#                                                                      |(no matching pin)                                                                 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes esd_diodes and esd_diodes are equivalent.

Class VGA_final (0):  Merged 287 parallel devices.

Subcircuit pins:
Circuit 1: VGA_final                                                              |Circuit 2: VGA_final                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Vctrl                                                                             |Vctrl                                                                             
Vgg_1v2                                                                           |Vgg_1v2                                                                           
RF_in                                                                             |RF_in                                                                             
RF_out                                                                            |RF_out                                                                            
Vdd_1v8                                                                           |Vdd_1v8                                                                           
Gnd                                                                               |Gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes VGA_final and VGA_final are equivalent.

Class Cascode_Amp (0):  Merged 118 parallel devices.

Subcircuit pins:
Circuit 1: Cascode_Amp                                                            |Circuit 2: Cascode_Amp                                                            
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Vgg_1v8                                                                           |Vgg_1v8                                                                           
RF_out                                                                            |RF_out                                                                            
RF_in                                                                             |RF_in                                                                             
gnd                                                                               |gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Cascode_Amp and Cascode_Amp are equivalent.
Flattening unmatched subcell controller in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_ef_sc_hd__decap_12 in circuit sar_adc (0)(142 instances)
Flattening unmatched subcell all_analog in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell dac in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell capacitor_switch8 in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CGS2F in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_46WN3R in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5XXJZ8 in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_CBMBZG in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZDVJZL in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_CBDHKH in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MRXJZU in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_CBVRKH in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell capacitor_switch4 in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_46WN3R in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZZU2YL in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CGS2F in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_C7DZJH in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell capacitor_switch2 in circuit sar_adc (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_S6MTYS in circuit sar_adc (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CME3F in circuit sar_adc (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_Z2KCLS in circuit sar_adc (0)(10 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_5AWN3K in circuit sar_adc (0)(10 instances)
Flattening unmatched subcell capacitor_array in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell cap32 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(128 instances)
Flattening unmatched subcell cap8 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(32 instances)
Flattening unmatched subcell cap64 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(256 instances)
Flattening unmatched subcell cap4 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(16 instances)
Flattening unmatched subcell cap16 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(64 instances)
Flattening unmatched subcell cap2 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell cap1 in circuit sar_adc (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(6 instances)
Flattening unmatched subcell cap128 in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_H9XL9H in circuit sar_adc (0)(512 instances)
Flattening unmatched subcell capacitor_switch16 in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_46WN3R in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CGS2F in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BBAHKR in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_HRFJZU in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_5EDJZL in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_BBSRKR in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_29RM5N in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_2FR7QD in circuit sar_adc (0)(8 instances)
Flattening unmatched subcell bootstrapped_sampling_switch in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CME3F in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_MRUJZ4 in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_9CGS2F in circuit sar_adc (0)(6 instances)
Flattening unmatched subcell sky130_fd_pr__cap_mim_m3_1_6ZNTNB in circuit sar_adc (0)(18 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_E9NJWS in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_SKSN8V in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZWFJZ8 in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_P7BBP7 in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_RQ978N in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell comparator in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZZU2YL in circuit sar_adc (0)(4 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_QPTUVJ in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_FBQ47L in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_5AQ4BN in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZRN2GS in circuit sar_adc (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__nfet_01v8_ZCCU26 in circuit sar_adc (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_RPBXXN in circuit sar_adc (0)(2 instances)

Flattening instances of sky130_fd_sc_hd__conb_1 in cell sar_adc (0) makes a better match
Flattening instances of sky130_fd_sc_hd__diode_2 in cell sar_adc (0) makes a better match
Making another compare attempt.

Class sar_adc (0):  Merged 2473 parallel devices.

Subcircuit pins:
Circuit 1: sar_adc                                                                |Circuit 2: sar_adc                                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
V_in_p                                                                            |V_in_p                                                                            
V_in_n                                                                            |V_in_n                                                                            
Done                                                                              |Done                                                                              
Clk                                                                               |Clk                                                                               
Bit10                                                                             |Bit10                                                                             
Bit9                                                                              |Bit9                                                                              
Bit8                                                                              |Bit8                                                                              
Bit7                                                                              |Bit7                                                                              
Bit6                                                                              |Bit6                                                                              
Bit5                                                                              |Bit5                                                                              
Bit4                                                                              |Bit4                                                                              
Bit3                                                                              |Bit3                                                                              
Bit2                                                                              |Bit2                                                                              
Bit1                                                                              |Bit1                                                                              
RESET                                                                             |RESET                                                                             
VDD                                                                               |VDD                                                                               
VSS                                                                               |VSS                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sar_adc and sar_adc are equivalent.

Class LNA_final (0):  Merged 236 parallel devices.

Subcircuit pins:
Circuit 1: LNA_final                                                              |Circuit 2: LNA_final                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Vgg_1v2                                                                           |Vgg_1v2                                                                           
RF_in                                                                             |RF_in                                                                             
RF_out                                                                            |RF_out                                                                            
Vdd_1v8                                                                           |Vdd_1v8                                                                           
Gnd                                                                               |Gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes LNA_final and LNA_final are equivalent.
Flattening unmatched subcell r2r_8 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_pr__res_high_po_2p85_DZGNGK in circuit full_IC_1 (0)(6 instances)
Flattening unmatched subcell inv_buffer2 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell inv_simple2 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv2_p in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv2_n in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell slopebuf in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_buffer2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv2_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv2_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell slope_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell cap100f in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tgate_1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell tg_1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell tg_p in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell tg_n in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell sinv_p2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell r2r_10 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_high_po_2p85_97D7UQ in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell wrapper in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_1$1 in circuit full_IC_1 (0)(215 instances)
Flattening unmatched subcell sky130_fd_sc_hd__decap_3$1 in circuit full_IC_1 (0)(235 instances)
Flattening unmatched subcell sky130_ef_sc_hd__decap_12$1 in circuit full_IC_1 (0)(558 instances)
Flattening unmatched subcell sky130_fd_sc_hd__decap_4$1 in circuit full_IC_1 (0)(773 instances)
Flattening unmatched subcell sky130_fd_sc_hd__decap_6$1 in circuit full_IC_1 (0)(268 instances)
Flattening unmatched subcell sky130_fd_sc_hd__decap_8$1 in circuit full_IC_1 (0)(234 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_1$1 in circuit full_IC_1 (0)(267 instances)
Flattening unmatched subcell sky130_fd_sc_hd__conb_1$1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell sky130_fd_sc_hd__clkbuf_4$1 in circuit full_IC_1 (0)(30 instances)
Flattening unmatched subcell sky130_fd_sc_hd__inv_2$1 in circuit full_IC_1 (0)(258 instances)
Flattening unmatched subcell sky130_fd_sc_hd__buf_4$1 in circuit full_IC_1 (0)(28 instances)
Flattening unmatched subcell sky130_fd_sc_hd__xor2_1$1 in circuit full_IC_1 (0)(10 instances)
Flattening unmatched subcell sky130_fd_sc_hd__and2_1$1 in circuit full_IC_1 (0)(12 instances)
Flattening unmatched subcell sky130_fd_sc_hd__xnor2_1$1 in circuit full_IC_1 (0)(16 instances)
Flattening unmatched subcell sky130_fd_sc_hd__nand2_1$1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfstp_1$1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dfrtp_4$1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sky130_fd_sc_hd__dlymetal6s2s_1$1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sspd in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell ota_2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell ota_half in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell o_n_3 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell o_p_1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell o_n_2 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell ota_bias in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_buffer2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple2 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv2_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv2_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell differential in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell diff_p in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell diff_n in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell tgate_1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell tg_1 in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell tg_p in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell tg_n in circuit full_IC_1 (0)(2 instances)
Flattening unmatched subcell cap50f in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell voltage_control in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell cap_200p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell r_8k in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tgate_1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tg_1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tg_p in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tg_n in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell full_vco_1 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell stf_ctrl in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell tgate_1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(11 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(11 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(11 instances)
Flattening unmatched subcell tg_1 in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell tg_p in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell tg_n in circuit full_IC_1 (0)(3 instances)
Flattening unmatched subcell inv_buffer2 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell inv_simple2 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv2_p in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv2_n in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell inv_simple1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_p in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell sinv_n in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell d_ff_15 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell vco_core_8 in circuit full_IC_1 (0)(1 instance)
Flattening unmatched subcell delay_cell_4 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell n_cell_1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell p_cell_3 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell current_tails_1 in circuit full_IC_1 (0)(4 instances)
Flattening unmatched subcell n_cell_3 in circuit full_IC_1 (0)(12 instances)
Flattening unmatched subcell sky130_fd_pr__pfet_01v8_X679XQ in circuit full_IC_1 (0)(12 instances)

Class full_IC_1 (0):  Merged 5809 parallel devices.
Class full_IC_1 (0):  Merged 41 series devices.

Subcircuit pins:
Circuit 1: full_IC_1                                                              |Circuit 2: full_IC_1                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
ref_in                                                                            |ref_in                                                                            
out                                                                               |out                                                                               
vdd                                                                               |vdd                                                                               
reset                                                                             |reset                                                                             
clk_in                                                                            |clk_in                                                                            
read                                                                              |read                                                                              
load                                                                              |load                                                                              
s_in                                                                              |s_in                                                                              
s_out                                                                             |s_out                                                                             
vss                                                                               |vss                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes full_IC_1 and full_IC_1 are equivalent.

Class Standalone_mosfet_32f (0):  Merged 30 parallel devices.

Subcircuit pins:
Circuit 1: Standalone_mosfet_32f                                                  |Circuit 2: Standalone_mosfet_32f                                                  
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
signal_out                                                                        |signal_out                                                                        
signal_in                                                                         |signal_in                                                                         
gnd                                                                               |gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Standalone_mosfet_32f and Standalone_mosfet_32f are equivalent.

Class RF_switch (0):  Merged 108 parallel devices.
Class RF_switch (0):  Merged 30 series devices.

Subcircuit pins:
Circuit 1: RF_switch                                                              |Circuit 2: RF_switch                                                              
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
Toggle                                                                            |Toggle                                                                            
Port3                                                                             |Port3                                                                             
Port1                                                                             |Port1                                                                             
Port2                                                                             |Port2                                                                             
Vdd                                                                               |Vdd                                                                               
Gnd                                                                               |Gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes RF_switch and RF_switch are equivalent.

Flattening instances of sky130_fd_sc_hd__clkinv_2 in cell out_buf (0) makes a better match
Flattening instances of sky130_fd_sc_hd__clkinv_4 in cell out_buf (0) makes a better match
Flattening instances of sky130_fd_sc_hd__clkinv_8 in cell out_buf (0) makes a better match
Flattening instances of sky130_fd_sc_hd__clkinv_16 in cell out_buf (0) makes a better match
Making another compare attempt.

Class out_buf (0):  Merged 8 parallel devices.

Subcircuit pins:
Circuit 1: out_buf                                                                |Circuit 2: out_buf                                                                
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
in                                                                                |in                                                                                
out                                                                               |out                                                                               
vdd                                                                               |vdd                                                                               
vss                                                                               |vss                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes out_buf and out_buf are equivalent.

Cell Standalone_mosfet_150f (0) disconnected node: signal_out
Class Standalone_mosfet_150f (0):  Merged 149 parallel devices.

Subcircuit pins:
Circuit 1: Standalone_mosfet_150f                                                 |Circuit 2: Standalone_mosfet_150f                                                 
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
signal_in                                                                         |signal_in                                                                         
signal_out                                                                        |signal_out                                                                        
gnd                                                                               |gnd                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes Standalone_mosfet_150f and Standalone_mosfet_150f are equivalent.
Flattening unmatched subcell esd_2 in circuit user_analog_project_wrapper (0)(1 instance)
Flattening unmatched subcell esd_diodes$1 in circuit user_analog_project_wrapper (0)(2 instances)
Flattening unmatched subcell sky130_fd_pr__diode_pw2nd_05v5_EUY57X$1 in circuit user_analog_project_wrapper (0)(4 instances)
Flattening unmatched subcell r_250$1 in circuit user_analog_project_wrapper (0)(1 instance)
Flattening unmatched subcell sky130_fd_pr__res_generic_po_PL36XQ in circuit user_analog_project_wrapper (0)(1 instance)
Flattening unmatched subcell esd in circuit user_analog_project_wrapper (1)(1 instance)

Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (0) disconnected node: user_clock2
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (0) disconnected node: io_out[10]
Cell user_analog_project_wrapper (0) disconnected node: io_out[11]
Cell user_analog_project_wrapper (0) disconnected node: io_out[12]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: vccd1
Cell user_analog_project_wrapper (0) disconnected node: io_in[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in[15]
Cell user_analog_project_wrapper (0) disconnected node: vssa2
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in[24]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: vdda2
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_out[2]
Cell user_analog_project_wrapper (0) disconnected node: io_out[3]
Cell user_analog_project_wrapper (0) disconnected node: io_out[4]
Cell user_analog_project_wrapper (0) disconnected node: io_out[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[6]
Cell user_analog_project_wrapper (0) disconnected node: io_out[7]
Cell user_analog_project_wrapper (0) disconnected node: io_out[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: vdda2
Cell user_analog_project_wrapper (1) disconnected node: vssa2
Cell user_analog_project_wrapper (1) disconnected node: vccd1
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: user_clock2
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[12]
Cell user_analog_project_wrapper (1) disconnected node: io_out[11]
Cell user_analog_project_wrapper (1) disconnected node: io_out[10]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: io_out[8]
Cell user_analog_project_wrapper (1) disconnected node: io_out[7]
Cell user_analog_project_wrapper (1) disconnected node: io_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_out[5]
Cell user_analog_project_wrapper (1) disconnected node: io_out[4]
Cell user_analog_project_wrapper (1) disconnected node: io_out[3]
Cell user_analog_project_wrapper (1) disconnected node: io_out[2]
Cell user_analog_project_wrapper (1) disconnected node: io_out[1]
Cell user_analog_project_wrapper (1) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[8]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Flattening instances of esd_diodes in cell user_analog_project_wrapper (0) makes a better match
Flattening instances of esd_diodes in cell user_analog_project_wrapper (1) makes a better match
Making another compare attempt.

Cell user_analog_project_wrapper (0) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (0) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[0]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (0) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (0) disconnected node: user_clock2
Cell user_analog_project_wrapper (0) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (0) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (0) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (0) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (0) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (0) disconnected node: io_out[10]
Cell user_analog_project_wrapper (0) disconnected node: io_out[11]
Cell user_analog_project_wrapper (0) disconnected node: io_out[12]
Cell user_analog_project_wrapper (0) disconnected node: io_out[9]
Cell user_analog_project_wrapper (0) disconnected node: vccd1
Cell user_analog_project_wrapper (0) disconnected node: io_in[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (0) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[14]
Cell user_analog_project_wrapper (0) disconnected node: io_in[15]
Cell user_analog_project_wrapper (0) disconnected node: vssa2
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (0) disconnected node: io_in[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in[19]
Cell user_analog_project_wrapper (0) disconnected node: io_in[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (0) disconnected node: io_in[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in[24]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (0) disconnected node: io_out[25]
Cell user_analog_project_wrapper (0) disconnected node: io_out[26]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (0) disconnected node: vdda2
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in[1]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in[4]
Cell user_analog_project_wrapper (0) disconnected node: io_in[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[6]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (0) disconnected node: io_out[2]
Cell user_analog_project_wrapper (0) disconnected node: io_out[3]
Cell user_analog_project_wrapper (0) disconnected node: io_out[4]
Cell user_analog_project_wrapper (0) disconnected node: io_out[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[6]
Cell user_analog_project_wrapper (0) disconnected node: io_out[7]
Cell user_analog_project_wrapper (0) disconnected node: io_out[8]
Cell user_analog_project_wrapper (0) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (0) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (0) disconnected node: io_in[0]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (0) disconnected node: io_oeb[8]
Cell user_analog_project_wrapper (0) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (0) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: vdda2
Cell user_analog_project_wrapper (1) disconnected node: vssa2
Cell user_analog_project_wrapper (1) disconnected node: vccd1
Cell user_analog_project_wrapper (1) disconnected node: wb_clk_i
Cell user_analog_project_wrapper (1) disconnected node: wb_rst_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_stb_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_cyc_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_we_i
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_sel_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_adr_i[0]
Cell user_analog_project_wrapper (1) disconnected node: wbs_ack_o
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[31]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[30]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[29]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[28]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[27]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[26]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[25]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[24]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[23]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[22]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[21]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[20]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[19]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[18]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[17]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[16]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[15]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[14]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[13]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[12]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[11]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[10]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[9]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[8]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[7]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[6]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[5]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[4]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[3]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[2]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[1]
Cell user_analog_project_wrapper (1) disconnected node: wbs_dat_o[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_in[0]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[127]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[126]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[125]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[124]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[123]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[122]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[121]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[120]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[119]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[118]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[117]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[116]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[115]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[114]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[113]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[112]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[111]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[110]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[109]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[108]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[107]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[106]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[105]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[104]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[103]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[102]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[101]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[100]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[99]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[98]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[97]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[96]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[95]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[94]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[93]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[92]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[91]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[90]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[89]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[88]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[87]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[86]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[85]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[84]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[83]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[82]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[81]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[80]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[79]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[78]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[77]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[76]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[75]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[74]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[73]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[72]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[71]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[70]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[69]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[68]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[67]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[66]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[65]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[64]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[63]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[62]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[61]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[60]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[59]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[58]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[57]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[56]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[55]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[54]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[53]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[52]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[51]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[50]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[49]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[48]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[47]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[46]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[45]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[44]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[43]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[42]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[41]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[40]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[39]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[38]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[37]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[36]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[35]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[34]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[33]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[32]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[31]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[30]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[29]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[28]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[27]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[26]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[25]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[24]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[23]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[22]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[21]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[20]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[19]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[18]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[17]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[16]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[15]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[14]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[13]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[12]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[11]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[10]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[9]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[8]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[7]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[6]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[5]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[4]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[3]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[2]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[1]
Cell user_analog_project_wrapper (1) disconnected node: la_data_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in[0]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[26]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[25]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[24]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[23]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[22]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[21]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[20]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[19]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[18]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[17]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[16]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[15]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[14]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[13]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[12]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[11]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[10]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[9]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[8]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[7]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[6]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[5]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[4]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[3]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[2]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[1]
Cell user_analog_project_wrapper (1) disconnected node: io_in_3v3[0]
Cell user_analog_project_wrapper (1) disconnected node: user_clock2
Cell user_analog_project_wrapper (1) disconnected node: io_out[26]
Cell user_analog_project_wrapper (1) disconnected node: io_out[25]
Cell user_analog_project_wrapper (1) disconnected node: io_out[12]
Cell user_analog_project_wrapper (1) disconnected node: io_out[11]
Cell user_analog_project_wrapper (1) disconnected node: io_out[10]
Cell user_analog_project_wrapper (1) disconnected node: io_out[9]
Cell user_analog_project_wrapper (1) disconnected node: io_out[8]
Cell user_analog_project_wrapper (1) disconnected node: io_out[7]
Cell user_analog_project_wrapper (1) disconnected node: io_out[6]
Cell user_analog_project_wrapper (1) disconnected node: io_out[5]
Cell user_analog_project_wrapper (1) disconnected node: io_out[4]
Cell user_analog_project_wrapper (1) disconnected node: io_out[3]
Cell user_analog_project_wrapper (1) disconnected node: io_out[2]
Cell user_analog_project_wrapper (1) disconnected node: io_out[1]
Cell user_analog_project_wrapper (1) disconnected node: io_out[0]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[26]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[25]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[24]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[23]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[22]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[21]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[20]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[19]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[18]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[17]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[16]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[15]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[14]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[13]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[12]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[11]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[10]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[9]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[8]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[7]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[6]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[5]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[4]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[3]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[2]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[1]
Cell user_analog_project_wrapper (1) disconnected node: io_oeb[0]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_analog[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[17]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[16]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[15]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[14]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[13]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[12]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[11]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[10]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[9]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[8]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[7]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[6]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[5]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[4]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[3]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[2]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[1]
Cell user_analog_project_wrapper (1) disconnected node: gpio_noesd[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_high[0]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[2]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[1]
Cell user_analog_project_wrapper (1) disconnected node: io_clamp_low[0]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[2]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[1]
Cell user_analog_project_wrapper (1) disconnected node: user_irq[0]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[127]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[126]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[125]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[124]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[123]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[122]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[121]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[120]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[119]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[118]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[117]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[116]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[115]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[114]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[113]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[112]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[111]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[110]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[109]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[108]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[107]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[106]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[105]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[104]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[103]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[102]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[101]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[100]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[99]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[98]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[97]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[96]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[95]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[94]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[93]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[92]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[91]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[90]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[89]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[88]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[87]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[86]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[85]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[84]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[83]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[82]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[81]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[80]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[79]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[78]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[77]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[76]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[75]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[74]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[73]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[72]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[71]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[70]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[69]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[68]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[67]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[66]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[65]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[64]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[63]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[62]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[61]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[60]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[59]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[58]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[57]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[56]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[55]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[54]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[53]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[52]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[51]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[50]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[49]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[48]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[47]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[46]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[45]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[44]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[43]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[42]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[41]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[40]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[39]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[38]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[37]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[36]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[35]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[34]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[33]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[32]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[31]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[30]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[29]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[28]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[27]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[26]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[25]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[24]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[23]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[22]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[21]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[20]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[19]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[18]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[17]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[16]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[15]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[14]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[13]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[12]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[11]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[10]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[9]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[8]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[7]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[6]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[5]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[4]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[3]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[2]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[1]
Cell user_analog_project_wrapper (1) disconnected node: la_oenb[0]
Subcircuit summary:
Circuit 1: user_analog_project_wrapper                                            |Circuit 2: user_analog_project_wrapper                                            
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
sky130_fd_pr__diode_pw2nd_05v5 (8)                                                |sky130_fd_pr__diode_pw2nd_05v5 (8)                                                
VGA_final (1)                                                                     |VGA_final (1)                                                                     
Cascode_Amp (2)                                                                   |Cascode_Amp (2)                                                                   
sar_adc (1)                                                                       |sar_adc (1)                                                                       
LNA_final (1)                                                                     |LNA_final (1)                                                                     
full_IC_1 (1)                                                                     |full_IC_1 (1)                                                                     
Standalone_mosfet_32f (2)                                                         |Standalone_mosfet_32f (2)                                                         
RF_switch (1)                                                                     |RF_switch (1)                                                                     
out_buf (1)                                                                       |out_buf (1)                                                                       
Standalone_mosfet_150f (2)                                                        |Standalone_mosfet_150f (2)                                                        
sky130_fd_pr__res_generic_po (1)                                                  |sky130_fd_pr__res_generic_po (1)                                                  
sky130_fd_pr__res_generic_m3 (1)                                                  |sky130_fd_pr__res_generic_m3 (1)                                                  
Number of devices: 22                                                             |Number of devices: 22                                                             
Number of nets: 65                                                                |Number of nets: 65                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match with 13 symmetries.
Circuits match correctly.

Subcircuit pins:
Circuit 1: user_analog_project_wrapper                                            |Circuit 2: user_analog_project_wrapper                                            
----------------------------------------------------------------------------------|----------------------------------------------------------------------------------
vdda1                                                                             |vdda1                                                                             
vssa1                                                                             |vssa1                                                                             
vssd1                                                                             |vssd1                                                                             
io_in[26]                                                                         |io_in[26]                                                                         
io_in[25]                                                                         |io_in[25]                                                                         
io_out[24]                                                                        |io_out[24]                                                                        
io_out[14]                                                                        |io_out[14]                                                                        
io_out[15]                                                                        |io_out[15]                                                                        
io_out[16]                                                                        |io_out[16]                                                                        
io_out[17]                                                                        |io_out[17]                                                                        
io_out[18]                                                                        |io_out[18]                                                                        
io_out[19]                                                                        |io_out[19]                                                                        
io_out[20]                                                                        |io_out[20]                                                                        
io_out[21]                                                                        |io_out[21]                                                                        
io_out[22]                                                                        |io_out[22]                                                                        
io_out[23]                                                                        |io_out[23]                                                                        
io_analog[8]                                                                      |io_analog[8]                                                                      
io_analog[7]                                                                      |io_analog[7]                                                                      
io_analog[5]                                                                      |io_analog[5]                                                                      
io_analog[6]                                                                      |io_analog[6]                                                                      
gpio_analog[0]                                                                    |gpio_analog[0]                                                                    
io_analog[3]                                                                      |io_analog[3]                                                                      
io_analog[2]                                                                      |io_analog[2]                                                                      
io_analog[4]                                                                      |io_analog[4]                                                                      
io_out[13]                                                                        |io_out[13]                                                                        
io_in[12]                                                                         |io_in[12]                                                                         
io_in[11]                                                                         |io_in[11]                                                                         
io_in[10]                                                                         |io_in[10]                                                                         
io_in[9]                                                                          |io_in[9]                                                                          
io_in[8]                                                                          |io_in[8]                                                                          
io_analog[1]                                                                      |io_analog[1]                                                                      
vccd2                                                                             |vccd2                                                                             
vssd2                                                                             |vssd2                                                                             
io_analog[9]                                                                      |io_analog[9]                                                                      
io_analog[10]                                                                     |io_analog[10]                                                                     
io_analog[0]                                                                      |io_analog[0]                                                                      
wb_clk_i                                                                          |wb_clk_i                                                                          
wb_rst_i                                                                          |wb_rst_i                                                                          
wbs_ack_o                                                                         |wbs_ack_o                                                                         
wbs_adr_i[0]                                                                      |wbs_adr_i[0]                                                                      
wbs_adr_i[10]                                                                     |wbs_adr_i[10]                                                                     
wbs_adr_i[11]                                                                     |wbs_adr_i[11]                                                                     
wbs_adr_i[12]                                                                     |wbs_adr_i[12]                                                                     
wbs_adr_i[13]                                                                     |wbs_adr_i[13]                                                                     
wbs_adr_i[14]                                                                     |wbs_adr_i[14]                                                                     
wbs_adr_i[15]                                                                     |wbs_adr_i[15]                                                                     
wbs_adr_i[16]                                                                     |wbs_adr_i[16]                                                                     
wbs_adr_i[17]                                                                     |wbs_adr_i[17]                                                                     
wbs_adr_i[1]                                                                      |wbs_adr_i[1]                                                                      
wbs_adr_i[2]                                                                      |wbs_adr_i[2]                                                                      
wbs_adr_i[3]                                                                      |wbs_adr_i[3]                                                                      
wbs_adr_i[4]                                                                      |wbs_adr_i[4]                                                                      
wbs_adr_i[5]                                                                      |wbs_adr_i[5]                                                                      
wbs_adr_i[6]                                                                      |wbs_adr_i[6]                                                                      
wbs_adr_i[7]                                                                      |wbs_adr_i[7]                                                                      
wbs_adr_i[8]                                                                      |wbs_adr_i[8]                                                                      
wbs_adr_i[9]                                                                      |wbs_adr_i[9]                                                                      
wbs_cyc_i                                                                         |wbs_cyc_i                                                                         
wbs_dat_i[0]                                                                      |wbs_dat_i[0]                                                                      
wbs_dat_i[10]                                                                     |wbs_dat_i[10]                                                                     
wbs_dat_i[11]                                                                     |wbs_dat_i[11]                                                                     
wbs_dat_i[12]                                                                     |wbs_dat_i[12]                                                                     
wbs_dat_i[13]                                                                     |wbs_dat_i[13]                                                                     
wbs_dat_i[14]                                                                     |wbs_dat_i[14]                                                                     
wbs_dat_i[15]                                                                     |wbs_dat_i[15]                                                                     
wbs_dat_i[16]                                                                     |wbs_dat_i[16]                                                                     
wbs_dat_i[1]                                                                      |wbs_dat_i[1]                                                                      
wbs_dat_i[2]                                                                      |wbs_dat_i[2]                                                                      
wbs_dat_i[3]                                                                      |wbs_dat_i[3]                                                                      
wbs_dat_i[4]                                                                      |wbs_dat_i[4]                                                                      
wbs_dat_i[5]                                                                      |wbs_dat_i[5]                                                                      
wbs_dat_i[6]                                                                      |wbs_dat_i[6]                                                                      
wbs_dat_i[7]                                                                      |wbs_dat_i[7]                                                                      
wbs_dat_i[8]                                                                      |wbs_dat_i[8]                                                                      
wbs_dat_i[9]                                                                      |wbs_dat_i[9]                                                                      
wbs_dat_o[0]                                                                      |wbs_dat_o[0]                                                                      
wbs_dat_o[10]                                                                     |wbs_dat_o[10]                                                                     
wbs_dat_o[11]                                                                     |wbs_dat_o[11]                                                                     
wbs_dat_o[12]                                                                     |wbs_dat_o[12]                                                                     
wbs_dat_o[13]                                                                     |wbs_dat_o[13]                                                                     
wbs_dat_o[14]                                                                     |wbs_dat_o[14]                                                                     
wbs_dat_o[15]                                                                     |wbs_dat_o[15]                                                                     
wbs_dat_o[16]                                                                     |wbs_dat_o[16]                                                                     
wbs_dat_o[1]                                                                      |wbs_dat_o[1]                                                                      
wbs_dat_o[2]                                                                      |wbs_dat_o[2]                                                                      
wbs_dat_o[3]                                                                      |wbs_dat_o[3]                                                                      
wbs_dat_o[4]                                                                      |wbs_dat_o[4]                                                                      
wbs_dat_o[5]                                                                      |wbs_dat_o[5]                                                                      
wbs_dat_o[6]                                                                      |wbs_dat_o[6]                                                                      
wbs_dat_o[7]                                                                      |wbs_dat_o[7]                                                                      
wbs_dat_o[8]                                                                      |wbs_dat_o[8]                                                                      
wbs_dat_o[9]                                                                      |wbs_dat_o[9]                                                                      
wbs_sel_i[0]                                                                      |wbs_sel_i[0]                                                                      
wbs_sel_i[1]                                                                      |wbs_sel_i[1]                                                                      
wbs_sel_i[2]                                                                      |wbs_sel_i[2]                                                                      
wbs_sel_i[3]                                                                      |wbs_sel_i[3]                                                                      
wbs_stb_i                                                                         |wbs_stb_i                                                                         
wbs_we_i                                                                          |wbs_we_i                                                                          
wbs_dat_i[17]                                                                     |wbs_dat_i[17]                                                                     
wbs_dat_i[18]                                                                     |wbs_dat_i[18]                                                                     
wbs_dat_i[19]                                                                     |wbs_dat_i[19]                                                                     
wbs_adr_i[18]                                                                     |wbs_adr_i[18]                                                                     
wbs_dat_i[20]                                                                     |wbs_dat_i[20]                                                                     
wbs_dat_i[21]                                                                     |wbs_dat_i[21]                                                                     
wbs_dat_i[22]                                                                     |wbs_dat_i[22]                                                                     
wbs_dat_i[23]                                                                     |wbs_dat_i[23]                                                                     
wbs_dat_i[24]                                                                     |wbs_dat_i[24]                                                                     
wbs_dat_i[25]                                                                     |wbs_dat_i[25]                                                                     
wbs_dat_i[26]                                                                     |wbs_dat_i[26]                                                                     
wbs_dat_i[27]                                                                     |wbs_dat_i[27]                                                                     
wbs_dat_i[28]                                                                     |wbs_dat_i[28]                                                                     
wbs_dat_i[29]                                                                     |wbs_dat_i[29]                                                                     
wbs_adr_i[19]                                                                     |wbs_adr_i[19]                                                                     
wbs_dat_i[30]                                                                     |wbs_dat_i[30]                                                                     
wbs_dat_i[31]                                                                     |wbs_dat_i[31]                                                                     
la_oenb[0]                                                                        |la_oenb[0]                                                                        
wbs_adr_i[20]                                                                     |wbs_adr_i[20]                                                                     
wbs_adr_i[21]                                                                     |wbs_adr_i[21]                                                                     
wbs_adr_i[22]                                                                     |wbs_adr_i[22]                                                                     
wbs_adr_i[23]                                                                     |wbs_adr_i[23]                                                                     
wbs_adr_i[24]                                                                     |wbs_adr_i[24]                                                                     
wbs_adr_i[25]                                                                     |wbs_adr_i[25]                                                                     
wbs_adr_i[26]                                                                     |wbs_adr_i[26]                                                                     
wbs_adr_i[27]                                                                     |wbs_adr_i[27]                                                                     
wbs_adr_i[28]                                                                     |wbs_adr_i[28]                                                                     
wbs_adr_i[29]                                                                     |wbs_adr_i[29]                                                                     
la_oenb[1]                                                                        |la_oenb[1]                                                                        
wbs_adr_i[30]                                                                     |wbs_adr_i[30]                                                                     
wbs_adr_i[31]                                                                     |wbs_adr_i[31]                                                                     
la_oenb[2]                                                                        |la_oenb[2]                                                                        
wbs_dat_o[17]                                                                     |wbs_dat_o[17]                                                                     
wbs_dat_o[18]                                                                     |wbs_dat_o[18]                                                                     
wbs_dat_o[19]                                                                     |wbs_dat_o[19]                                                                     
la_oenb[3]                                                                        |la_oenb[3]                                                                        
wbs_dat_o[20]                                                                     |wbs_dat_o[20]                                                                     
wbs_dat_o[21]                                                                     |wbs_dat_o[21]                                                                     
wbs_dat_o[22]                                                                     |wbs_dat_o[22]                                                                     
wbs_dat_o[23]                                                                     |wbs_dat_o[23]                                                                     
wbs_dat_o[24]                                                                     |wbs_dat_o[24]                                                                     
wbs_dat_o[25]                                                                     |wbs_dat_o[25]                                                                     
wbs_dat_o[26]                                                                     |wbs_dat_o[26]                                                                     
wbs_dat_o[27]                                                                     |wbs_dat_o[27]                                                                     
wbs_dat_o[28]                                                                     |wbs_dat_o[28]                                                                     
wbs_dat_o[29]                                                                     |wbs_dat_o[29]                                                                     
la_oenb[4]                                                                        |la_oenb[4]                                                                        
wbs_dat_o[30]                                                                     |wbs_dat_o[30]                                                                     
wbs_dat_o[31]                                                                     |wbs_dat_o[31]                                                                     
la_oenb[5]                                                                        |la_oenb[5]                                                                        
la_data_in[0]                                                                     |la_data_in[0]                                                                     
la_data_in[1]                                                                     |la_data_in[1]                                                                     
la_data_in[2]                                                                     |la_data_in[2]                                                                     
la_data_in[3]                                                                     |la_data_in[3]                                                                     
la_data_in[4]                                                                     |la_data_in[4]                                                                     
la_data_in[5]                                                                     |la_data_in[5]                                                                     
la_data_out[0]                                                                    |la_data_out[0]                                                                    
la_data_out[1]                                                                    |la_data_out[1]                                                                    
la_data_out[2]                                                                    |la_data_out[2]                                                                    
la_data_out[3]                                                                    |la_data_out[3]                                                                    
la_data_out[4]                                                                    |la_data_out[4]                                                                    
la_data_out[5]                                                                    |la_data_out[5]                                                                    
la_data_in[23]                                                                    |la_data_in[23]                                                                    
la_data_in[24]                                                                    |la_data_in[24]                                                                    
la_data_in[25]                                                                    |la_data_in[25]                                                                    
la_oenb[6]                                                                        |la_oenb[6]                                                                        
la_oenb[7]                                                                        |la_oenb[7]                                                                        
la_oenb[8]                                                                        |la_oenb[8]                                                                        
la_oenb[9]                                                                        |la_oenb[9]                                                                        
la_data_in[26]                                                                    |la_data_in[26]                                                                    
la_data_in[11]                                                                    |la_data_in[11]                                                                    
la_data_in[12]                                                                    |la_data_in[12]                                                                    
la_data_in[13]                                                                    |la_data_in[13]                                                                    
la_data_in[14]                                                                    |la_data_in[14]                                                                    
la_data_in[6]                                                                     |la_data_in[6]                                                                     
la_data_in[7]                                                                     |la_data_in[7]                                                                     
la_data_in[8]                                                                     |la_data_in[8]                                                                     
la_data_in[9]                                                                     |la_data_in[9]                                                                     
la_data_in[15]                                                                    |la_data_in[15]                                                                    
la_data_out[10]                                                                   |la_data_out[10]                                                                   
la_data_out[11]                                                                   |la_data_out[11]                                                                   
la_data_out[12]                                                                   |la_data_out[12]                                                                   
la_data_out[13]                                                                   |la_data_out[13]                                                                   
la_data_out[14]                                                                   |la_data_out[14]                                                                   
la_data_out[15]                                                                   |la_data_out[15]                                                                   
la_data_out[16]                                                                   |la_data_out[16]                                                                   
la_data_out[17]                                                                   |la_data_out[17]                                                                   
la_data_out[18]                                                                   |la_data_out[18]                                                                   
la_data_out[19]                                                                   |la_data_out[19]                                                                   
la_data_in[16]                                                                    |la_data_in[16]                                                                    
la_data_out[20]                                                                   |la_data_out[20]                                                                   
la_data_out[21]                                                                   |la_data_out[21]                                                                   
la_data_out[22]                                                                   |la_data_out[22]                                                                   
la_data_out[23]                                                                   |la_data_out[23]                                                                   
la_data_out[24]                                                                   |la_data_out[24]                                                                   
la_data_out[25]                                                                   |la_data_out[25]                                                                   
la_data_in[17]                                                                    |la_data_in[17]                                                                    
la_data_in[18]                                                                    |la_data_in[18]                                                                    
la_data_in[19]                                                                    |la_data_in[19]                                                                    
la_data_in[10]                                                                    |la_data_in[10]                                                                    
la_data_out[6]                                                                    |la_data_out[6]                                                                    
la_data_out[7]                                                                    |la_data_out[7]                                                                    
la_data_out[8]                                                                    |la_data_out[8]                                                                    
la_data_out[9]                                                                    |la_data_out[9]                                                                    
la_data_in[20]                                                                    |la_data_in[20]                                                                    
la_oenb[10]                                                                       |la_oenb[10]                                                                       
la_oenb[11]                                                                       |la_oenb[11]                                                                       
la_oenb[12]                                                                       |la_oenb[12]                                                                       
la_oenb[13]                                                                       |la_oenb[13]                                                                       
la_oenb[14]                                                                       |la_oenb[14]                                                                       
la_oenb[15]                                                                       |la_oenb[15]                                                                       
la_oenb[16]                                                                       |la_oenb[16]                                                                       
la_oenb[17]                                                                       |la_oenb[17]                                                                       
la_oenb[18]                                                                       |la_oenb[18]                                                                       
la_oenb[19]                                                                       |la_oenb[19]                                                                       
la_data_in[21]                                                                    |la_data_in[21]                                                                    
la_oenb[20]                                                                       |la_oenb[20]                                                                       
la_oenb[21]                                                                       |la_oenb[21]                                                                       
la_oenb[22]                                                                       |la_oenb[22]                                                                       
la_oenb[23]                                                                       |la_oenb[23]                                                                       
la_oenb[24]                                                                       |la_oenb[24]                                                                       
la_oenb[25]                                                                       |la_oenb[25]                                                                       
la_data_in[22]                                                                    |la_data_in[22]                                                                    
la_data_in[39]                                                                    |la_data_in[39]                                                                    
la_oenb[45]                                                                       |la_oenb[45]                                                                       
la_data_in[40]                                                                    |la_data_in[40]                                                                    
la_data_out[26]                                                                   |la_data_out[26]                                                                   
la_data_out[27]                                                                   |la_data_out[27]                                                                   
la_data_out[28]                                                                   |la_data_out[28]                                                                   
la_data_out[29]                                                                   |la_data_out[29]                                                                   
la_data_in[41]                                                                    |la_data_in[41]                                                                    
la_data_out[30]                                                                   |la_data_out[30]                                                                   
la_data_out[31]                                                                   |la_data_out[31]                                                                   
la_data_out[32]                                                                   |la_data_out[32]                                                                   
la_data_out[33]                                                                   |la_data_out[33]                                                                   
la_data_out[34]                                                                   |la_data_out[34]                                                                   
la_data_out[35]                                                                   |la_data_out[35]                                                                   
la_data_out[36]                                                                   |la_data_out[36]                                                                   
la_data_out[37]                                                                   |la_data_out[37]                                                                   
la_data_out[38]                                                                   |la_data_out[38]                                                                   
la_data_out[39]                                                                   |la_data_out[39]                                                                   
la_data_in[42]                                                                    |la_data_in[42]                                                                    
la_data_out[40]                                                                   |la_data_out[40]                                                                   
la_data_out[41]                                                                   |la_data_out[41]                                                                   
la_data_out[42]                                                                   |la_data_out[42]                                                                   
la_data_out[43]                                                                   |la_data_out[43]                                                                   
la_data_out[44]                                                                   |la_data_out[44]                                                                   
la_data_out[45]                                                                   |la_data_out[45]                                                                   
la_data_out[46]                                                                   |la_data_out[46]                                                                   
la_data_in[43]                                                                    |la_data_in[43]                                                                    
la_data_in[44]                                                                    |la_data_in[44]                                                                    
la_data_in[45]                                                                    |la_data_in[45]                                                                    
la_data_in[46]                                                                    |la_data_in[46]                                                                    
la_oenb[46]                                                                       |la_oenb[46]                                                                       
la_oenb[38]                                                                       |la_oenb[38]                                                                       
la_oenb[39]                                                                       |la_oenb[39]                                                                       
la_oenb[37]                                                                       |la_oenb[37]                                                                       
la_oenb[40]                                                                       |la_oenb[40]                                                                       
la_oenb[41]                                                                       |la_oenb[41]                                                                       
la_oenb[42]                                                                       |la_oenb[42]                                                                       
la_oenb[43]                                                                       |la_oenb[43]                                                                       
la_data_in[27]                                                                    |la_data_in[27]                                                                    
la_data_in[28]                                                                    |la_data_in[28]                                                                    
la_data_in[29]                                                                    |la_data_in[29]                                                                    
la_oenb[44]                                                                       |la_oenb[44]                                                                       
la_data_in[30]                                                                    |la_data_in[30]                                                                    
la_data_in[31]                                                                    |la_data_in[31]                                                                    
la_data_in[32]                                                                    |la_data_in[32]                                                                    
la_data_in[33]                                                                    |la_data_in[33]                                                                    
la_data_in[34]                                                                    |la_data_in[34]                                                                    
la_data_in[35]                                                                    |la_data_in[35]                                                                    
la_data_in[36]                                                                    |la_data_in[36]                                                                    
la_data_in[37]                                                                    |la_data_in[37]                                                                    
la_oenb[26]                                                                       |la_oenb[26]                                                                       
la_oenb[27]                                                                       |la_oenb[27]                                                                       
la_oenb[28]                                                                       |la_oenb[28]                                                                       
la_oenb[29]                                                                       |la_oenb[29]                                                                       
la_data_in[38]                                                                    |la_data_in[38]                                                                    
la_oenb[30]                                                                       |la_oenb[30]                                                                       
la_oenb[31]                                                                       |la_oenb[31]                                                                       
la_oenb[32]                                                                       |la_oenb[32]                                                                       
la_oenb[33]                                                                       |la_oenb[33]                                                                       
la_oenb[34]                                                                       |la_oenb[34]                                                                       
la_oenb[35]                                                                       |la_oenb[35]                                                                       
la_oenb[36]                                                                       |la_oenb[36]                                                                       
la_oenb[47]                                                                       |la_oenb[47]                                                                       
la_oenb[48]                                                                       |la_oenb[48]                                                                       
la_oenb[49]                                                                       |la_oenb[49]                                                                       
la_oenb[50]                                                                       |la_oenb[50]                                                                       
la_oenb[51]                                                                       |la_oenb[51]                                                                       
la_oenb[52]                                                                       |la_oenb[52]                                                                       
la_oenb[53]                                                                       |la_oenb[53]                                                                       
la_oenb[54]                                                                       |la_oenb[54]                                                                       
la_oenb[55]                                                                       |la_oenb[55]                                                                       
la_oenb[56]                                                                       |la_oenb[56]                                                                       
la_oenb[57]                                                                       |la_oenb[57]                                                                       
la_oenb[58]                                                                       |la_oenb[58]                                                                       
la_oenb[59]                                                                       |la_oenb[59]                                                                       
la_oenb[60]                                                                       |la_oenb[60]                                                                       
la_oenb[61]                                                                       |la_oenb[61]                                                                       
la_oenb[62]                                                                       |la_oenb[62]                                                                       
la_oenb[63]                                                                       |la_oenb[63]                                                                       
la_oenb[64]                                                                       |la_oenb[64]                                                                       
la_oenb[65]                                                                       |la_oenb[65]                                                                       
la_oenb[66]                                                                       |la_oenb[66]                                                                       
la_data_in[47]                                                                    |la_data_in[47]                                                                    
la_data_in[48]                                                                    |la_data_in[48]                                                                    
la_data_in[49]                                                                    |la_data_in[49]                                                                    
la_data_in[50]                                                                    |la_data_in[50]                                                                    
la_data_in[51]                                                                    |la_data_in[51]                                                                    
la_data_in[52]                                                                    |la_data_in[52]                                                                    
la_data_in[53]                                                                    |la_data_in[53]                                                                    
la_data_in[54]                                                                    |la_data_in[54]                                                                    
la_data_in[55]                                                                    |la_data_in[55]                                                                    
la_data_in[56]                                                                    |la_data_in[56]                                                                    
la_data_in[57]                                                                    |la_data_in[57]                                                                    
la_data_in[58]                                                                    |la_data_in[58]                                                                    
la_data_in[59]                                                                    |la_data_in[59]                                                                    
la_data_in[60]                                                                    |la_data_in[60]                                                                    
la_data_in[61]                                                                    |la_data_in[61]                                                                    
la_data_in[62]                                                                    |la_data_in[62]                                                                    
la_data_in[63]                                                                    |la_data_in[63]                                                                    
la_data_out[47]                                                                   |la_data_out[47]                                                                   
la_data_out[48]                                                                   |la_data_out[48]                                                                   
la_data_out[49]                                                                   |la_data_out[49]                                                                   
la_data_in[64]                                                                    |la_data_in[64]                                                                    
la_data_out[50]                                                                   |la_data_out[50]                                                                   
la_data_out[51]                                                                   |la_data_out[51]                                                                   
la_data_out[52]                                                                   |la_data_out[52]                                                                   
la_data_out[53]                                                                   |la_data_out[53]                                                                   
la_data_out[54]                                                                   |la_data_out[54]                                                                   
la_data_out[55]                                                                   |la_data_out[55]                                                                   
la_data_out[56]                                                                   |la_data_out[56]                                                                   
la_data_out[57]                                                                   |la_data_out[57]                                                                   
la_data_out[58]                                                                   |la_data_out[58]                                                                   
la_data_out[59]                                                                   |la_data_out[59]                                                                   
la_data_in[65]                                                                    |la_data_in[65]                                                                    
la_data_out[60]                                                                   |la_data_out[60]                                                                   
la_data_out[61]                                                                   |la_data_out[61]                                                                   
la_data_out[62]                                                                   |la_data_out[62]                                                                   
la_data_out[63]                                                                   |la_data_out[63]                                                                   
la_data_out[64]                                                                   |la_data_out[64]                                                                   
la_data_out[65]                                                                   |la_data_out[65]                                                                   
la_data_out[66]                                                                   |la_data_out[66]                                                                   
la_data_out[67]                                                                   |la_data_out[67]                                                                   
la_data_in[66]                                                                    |la_data_in[66]                                                                    
la_data_in[67]                                                                    |la_data_in[67]                                                                    
la_data_in[72]                                                                    |la_data_in[72]                                                                    
la_data_in[73]                                                                    |la_data_in[73]                                                                    
la_data_in[74]                                                                    |la_data_in[74]                                                                    
la_data_in[75]                                                                    |la_data_in[75]                                                                    
la_data_in[76]                                                                    |la_data_in[76]                                                                    
la_data_in[77]                                                                    |la_data_in[77]                                                                    
la_data_in[78]                                                                    |la_data_in[78]                                                                    
la_data_in[79]                                                                    |la_data_in[79]                                                                    
la_data_in[80]                                                                    |la_data_in[80]                                                                    
la_data_in[81]                                                                    |la_data_in[81]                                                                    
la_data_in[82]                                                                    |la_data_in[82]                                                                    
la_data_in[83]                                                                    |la_data_in[83]                                                                    
la_data_in[84]                                                                    |la_data_in[84]                                                                    
la_data_in[85]                                                                    |la_data_in[85]                                                                    
la_data_in[86]                                                                    |la_data_in[86]                                                                    
la_data_in[87]                                                                    |la_data_in[87]                                                                    
la_data_in[69]                                                                    |la_data_in[69]                                                                    
la_oenb[67]                                                                       |la_oenb[67]                                                                       
la_oenb[68]                                                                       |la_oenb[68]                                                                       
la_oenb[69]                                                                       |la_oenb[69]                                                                       
la_oenb[70]                                                                       |la_oenb[70]                                                                       
la_oenb[71]                                                                       |la_oenb[71]                                                                       
la_oenb[72]                                                                       |la_oenb[72]                                                                       
la_oenb[73]                                                                       |la_oenb[73]                                                                       
la_oenb[74]                                                                       |la_oenb[74]                                                                       
la_oenb[75]                                                                       |la_oenb[75]                                                                       
la_oenb[76]                                                                       |la_oenb[76]                                                                       
la_oenb[77]                                                                       |la_oenb[77]                                                                       
la_oenb[78]                                                                       |la_oenb[78]                                                                       
la_oenb[79]                                                                       |la_oenb[79]                                                                       
la_oenb[80]                                                                       |la_oenb[80]                                                                       
la_oenb[81]                                                                       |la_oenb[81]                                                                       
la_oenb[82]                                                                       |la_oenb[82]                                                                       
la_oenb[83]                                                                       |la_oenb[83]                                                                       
la_oenb[84]                                                                       |la_oenb[84]                                                                       
la_oenb[85]                                                                       |la_oenb[85]                                                                       
la_oenb[86]                                                                       |la_oenb[86]                                                                       
la_oenb[87]                                                                       |la_oenb[87]                                                                       
la_data_out[68]                                                                   |la_data_out[68]                                                                   
la_data_out[69]                                                                   |la_data_out[69]                                                                   
la_data_in[70]                                                                    |la_data_in[70]                                                                    
la_data_out[70]                                                                   |la_data_out[70]                                                                   
la_data_out[71]                                                                   |la_data_out[71]                                                                   
la_data_out[72]                                                                   |la_data_out[72]                                                                   
la_data_out[73]                                                                   |la_data_out[73]                                                                   
la_data_out[74]                                                                   |la_data_out[74]                                                                   
la_data_out[75]                                                                   |la_data_out[75]                                                                   
la_data_out[76]                                                                   |la_data_out[76]                                                                   
la_data_out[77]                                                                   |la_data_out[77]                                                                   
la_data_out[78]                                                                   |la_data_out[78]                                                                   
la_data_out[79]                                                                   |la_data_out[79]                                                                   
la_data_in[71]                                                                    |la_data_in[71]                                                                    
la_data_out[80]                                                                   |la_data_out[80]                                                                   
la_data_out[81]                                                                   |la_data_out[81]                                                                   
la_data_out[82]                                                                   |la_data_out[82]                                                                   
la_data_out[83]                                                                   |la_data_out[83]                                                                   
la_data_out[84]                                                                   |la_data_out[84]                                                                   
la_data_out[85]                                                                   |la_data_out[85]                                                                   
la_data_out[86]                                                                   |la_data_out[86]                                                                   
la_data_out[87]                                                                   |la_data_out[87]                                                                   
la_data_in[68]                                                                    |la_data_in[68]                                                                    
la_oenb[88]                                                                       |la_oenb[88]                                                                       
la_oenb[89]                                                                       |la_oenb[89]                                                                       
la_oenb[90]                                                                       |la_oenb[90]                                                                       
la_oenb[91]                                                                       |la_oenb[91]                                                                       
la_oenb[92]                                                                       |la_oenb[92]                                                                       
la_oenb[93]                                                                       |la_oenb[93]                                                                       
la_oenb[94]                                                                       |la_oenb[94]                                                                       
la_oenb[95]                                                                       |la_oenb[95]                                                                       
la_oenb[96]                                                                       |la_oenb[96]                                                                       
la_oenb[97]                                                                       |la_oenb[97]                                                                       
la_oenb[98]                                                                       |la_oenb[98]                                                                       
la_oenb[99]                                                                       |la_oenb[99]                                                                       
la_data_in[101]                                                                   |la_data_in[101]                                                                   
la_data_in[102]                                                                   |la_data_in[102]                                                                   
la_data_in[103]                                                                   |la_data_in[103]                                                                   
la_data_in[104]                                                                   |la_data_in[104]                                                                   
la_data_in[105]                                                                   |la_data_in[105]                                                                   
la_data_in[106]                                                                   |la_data_in[106]                                                                   
la_data_in[107]                                                                   |la_data_in[107]                                                                   
la_data_in[108]                                                                   |la_data_in[108]                                                                   
la_data_in[100]                                                                   |la_data_in[100]                                                                   
la_data_in[90]                                                                    |la_data_in[90]                                                                    
la_data_in[91]                                                                    |la_data_in[91]                                                                    
la_data_in[92]                                                                    |la_data_in[92]                                                                    
la_data_in[93]                                                                    |la_data_in[93]                                                                    
la_data_in[94]                                                                    |la_data_in[94]                                                                    
la_data_in[95]                                                                    |la_data_in[95]                                                                    
la_data_in[96]                                                                    |la_data_in[96]                                                                    
la_data_in[97]                                                                    |la_data_in[97]                                                                    
la_data_in[98]                                                                    |la_data_in[98]                                                                    
la_data_in[99]                                                                    |la_data_in[99]                                                                    
la_data_out[100]                                                                  |la_data_out[100]                                                                  
la_data_out[101]                                                                  |la_data_out[101]                                                                  
la_data_out[102]                                                                  |la_data_out[102]                                                                  
la_data_out[103]                                                                  |la_data_out[103]                                                                  
la_data_out[104]                                                                  |la_data_out[104]                                                                  
la_data_out[105]                                                                  |la_data_out[105]                                                                  
la_data_out[93]                                                                   |la_data_out[93]                                                                   
la_data_out[106]                                                                  |la_data_out[106]                                                                  
la_data_out[94]                                                                   |la_data_out[94]                                                                   
la_data_out[107]                                                                  |la_data_out[107]                                                                  
la_data_out[95]                                                                   |la_data_out[95]                                                                   
la_data_out[96]                                                                   |la_data_out[96]                                                                   
la_data_out[108]                                                                  |la_data_out[108]                                                                  
la_data_out[97]                                                                   |la_data_out[97]                                                                   
la_data_out[98]                                                                   |la_data_out[98]                                                                   
la_data_out[99]                                                                   |la_data_out[99]                                                                   
la_data_out[92]                                                                   |la_data_out[92]                                                                   
la_oenb[100]                                                                      |la_oenb[100]                                                                      
la_oenb[101]                                                                      |la_oenb[101]                                                                      
la_oenb[102]                                                                      |la_oenb[102]                                                                      
la_oenb[103]                                                                      |la_oenb[103]                                                                      
la_oenb[104]                                                                      |la_oenb[104]                                                                      
la_oenb[105]                                                                      |la_oenb[105]                                                                      
la_oenb[106]                                                                      |la_oenb[106]                                                                      
la_oenb[107]                                                                      |la_oenb[107]                                                                      
la_data_in[88]                                                                    |la_data_in[88]                                                                    
la_data_in[89]                                                                    |la_data_in[89]                                                                    
la_data_out[88]                                                                   |la_data_out[88]                                                                   
la_data_out[89]                                                                   |la_data_out[89]                                                                   
la_data_out[90]                                                                   |la_data_out[90]                                                                   
la_data_out[91]                                                                   |la_data_out[91]                                                                   
la_data_in[119]                                                                   |la_data_in[119]                                                                   
la_data_out[120]                                                                  |la_data_out[120]                                                                  
la_data_out[121]                                                                  |la_data_out[121]                                                                  
la_data_out[122]                                                                  |la_data_out[122]                                                                  
la_data_in[116]                                                                   |la_data_in[116]                                                                   
la_data_in[117]                                                                   |la_data_in[117]                                                                   
la_data_out[123]                                                                  |la_data_out[123]                                                                  
la_data_in[112]                                                                   |la_data_in[112]                                                                   
la_data_out[124]                                                                  |la_data_out[124]                                                                  
la_data_out[125]                                                                  |la_data_out[125]                                                                  
la_data_out[126]                                                                  |la_data_out[126]                                                                  
la_data_out[127]                                                                  |la_data_out[127]                                                                  
la_data_in[118]                                                                   |la_data_in[118]                                                                   
la_oenb[109]                                                                      |la_oenb[109]                                                                      
la_data_in[120]                                                                   |la_data_in[120]                                                                   
la_oenb[110]                                                                      |la_oenb[110]                                                                      
la_data_in[121]                                                                   |la_data_in[121]                                                                   
la_oenb[111]                                                                      |la_oenb[111]                                                                      
la_oenb[112]                                                                      |la_oenb[112]                                                                      
la_oenb[113]                                                                      |la_oenb[113]                                                                      
la_oenb[114]                                                                      |la_oenb[114]                                                                      
la_oenb[115]                                                                      |la_oenb[115]                                                                      
la_oenb[116]                                                                      |la_oenb[116]                                                                      
la_oenb[117]                                                                      |la_oenb[117]                                                                      
la_oenb[118]                                                                      |la_oenb[118]                                                                      
la_oenb[119]                                                                      |la_oenb[119]                                                                      
la_data_in[122]                                                                   |la_data_in[122]                                                                   
la_data_in[123]                                                                   |la_data_in[123]                                                                   
la_oenb[120]                                                                      |la_oenb[120]                                                                      
la_oenb[121]                                                                      |la_oenb[121]                                                                      
la_oenb[122]                                                                      |la_oenb[122]                                                                      
la_oenb[123]                                                                      |la_oenb[123]                                                                      
la_oenb[124]                                                                      |la_oenb[124]                                                                      
la_oenb[125]                                                                      |la_oenb[125]                                                                      
la_oenb[126]                                                                      |la_oenb[126]                                                                      
la_oenb[127]                                                                      |la_oenb[127]                                                                      
la_data_in[124]                                                                   |la_data_in[124]                                                                   
la_data_in[125]                                                                   |la_data_in[125]                                                                   
la_data_in[126]                                                                   |la_data_in[126]                                                                   
la_data_in[127]                                                                   |la_data_in[127]                                                                   
la_data_out[110]                                                                  |la_data_out[110]                                                                  
user_clock2                                                                       |user_clock2                                                                       
user_irq[0]                                                                       |user_irq[0]                                                                       
la_data_in[113]                                                                   |la_data_in[113]                                                                   
user_irq[1]                                                                       |user_irq[1]                                                                       
la_data_in[114]                                                                   |la_data_in[114]                                                                   
user_irq[2]                                                                       |user_irq[2]                                                                       
la_data_out[111]                                                                  |la_data_out[111]                                                                  
la_data_out[112]                                                                  |la_data_out[112]                                                                  
la_data_out[109]                                                                  |la_data_out[109]                                                                  
la_data_in[109]                                                                   |la_data_in[109]                                                                   
la_data_out[113]                                                                  |la_data_out[113]                                                                  
la_data_in[110]                                                                   |la_data_in[110]                                                                   
la_data_out[114]                                                                  |la_data_out[114]                                                                  
la_oenb[108]                                                                      |la_oenb[108]                                                                      
la_data_out[115]                                                                  |la_data_out[115]                                                                  
la_data_out[116]                                                                  |la_data_out[116]                                                                  
la_data_in[111]                                                                   |la_data_in[111]                                                                   
la_data_out[117]                                                                  |la_data_out[117]                                                                  
la_data_in[115]                                                                   |la_data_in[115]                                                                   
la_data_out[118]                                                                  |la_data_out[118]                                                                  
la_data_out[119]                                                                  |la_data_out[119]                                                                  
gpio_analog[2]                                                                    |gpio_analog[2]                                                                    
gpio_analog[3]                                                                    |gpio_analog[3]                                                                    
gpio_analog[4]                                                                    |gpio_analog[4]                                                                    
gpio_analog[5]                                                                    |gpio_analog[5]                                                                    
gpio_analog[6]                                                                    |gpio_analog[6]                                                                    
gpio_noesd[2]                                                                     |gpio_noesd[2]                                                                     
gpio_noesd[3]                                                                     |gpio_noesd[3]                                                                     
gpio_noesd[4]                                                                     |gpio_noesd[4]                                                                     
gpio_noesd[5]                                                                     |gpio_noesd[5]                                                                     
gpio_noesd[6]                                                                     |gpio_noesd[6]                                                                     
io_clamp_high[0]                                                                  |io_clamp_high[0]                                                                  
io_clamp_low[0]                                                                   |io_clamp_low[0]                                                                   
io_in[13]                                                                         |io_in[13]                                                                         
io_in_3v3[10]                                                                     |io_in_3v3[10]                                                                     
io_in_3v3[11]                                                                     |io_in_3v3[11]                                                                     
io_in_3v3[12]                                                                     |io_in_3v3[12]                                                                     
io_in_3v3[13]                                                                     |io_in_3v3[13]                                                                     
io_in_3v3[9]                                                                      |io_in_3v3[9]                                                                      
io_oeb[10]                                                                        |io_oeb[10]                                                                        
io_oeb[11]                                                                        |io_oeb[11]                                                                        
io_oeb[12]                                                                        |io_oeb[12]                                                                        
io_oeb[13]                                                                        |io_oeb[13]                                                                        
io_oeb[9]                                                                         |io_oeb[9]                                                                         
io_out[10]                                                                        |io_out[10]                                                                        
io_out[11]                                                                        |io_out[11]                                                                        
io_out[12]                                                                        |io_out[12]                                                                        
io_out[9]                                                                         |io_out[9]                                                                         
vccd1                                                                             |vccd1                                                                             
io_in[16]                                                                         |io_in[16]                                                                         
io_in[17]                                                                         |io_in[17]                                                                         
gpio_analog[9]                                                                    |gpio_analog[9]                                                                    
gpio_noesd[10]                                                                    |gpio_noesd[10]                                                                    
io_in_3v3[14]                                                                     |io_in_3v3[14]                                                                     
io_in_3v3[15]                                                                     |io_in_3v3[15]                                                                     
io_in_3v3[16]                                                                     |io_in_3v3[16]                                                                     
io_in_3v3[17]                                                                     |io_in_3v3[17]                                                                     
gpio_noesd[7]                                                                     |gpio_noesd[7]                                                                     
io_oeb[14]                                                                        |io_oeb[14]                                                                        
io_oeb[15]                                                                        |io_oeb[15]                                                                        
io_oeb[16]                                                                        |io_oeb[16]                                                                        
io_oeb[17]                                                                        |io_oeb[17]                                                                        
gpio_noesd[8]                                                                     |gpio_noesd[8]                                                                     
io_clamp_high[1]                                                                  |io_clamp_high[1]                                                                  
io_clamp_high[2]                                                                  |io_clamp_high[2]                                                                  
gpio_noesd[9]                                                                     |gpio_noesd[9]                                                                     
io_clamp_low[1]                                                                   |io_clamp_low[1]                                                                   
io_clamp_low[2]                                                                   |io_clamp_low[2]                                                                   
gpio_analog[10]                                                                   |gpio_analog[10]                                                                   
gpio_analog[7]                                                                    |gpio_analog[7]                                                                    
gpio_analog[8]                                                                    |gpio_analog[8]                                                                    
io_in[14]                                                                         |io_in[14]                                                                         
io_in[15]                                                                         |io_in[15]                                                                         
vssa2                                                                             |vssa2                                                                             
io_in_3v3[24]                                                                     |io_in_3v3[24]                                                                     
io_in_3v3[25]                                                                     |io_in_3v3[25]                                                                     
io_in_3v3[26]                                                                     |io_in_3v3[26]                                                                     
gpio_analog[16]                                                                   |gpio_analog[16]                                                                   
gpio_analog[17]                                                                   |gpio_analog[17]                                                                   
gpio_analog[11]                                                                   |gpio_analog[11]                                                                   
gpio_analog[12]                                                                   |gpio_analog[12]                                                                   
gpio_noesd[11]                                                                    |gpio_noesd[11]                                                                    
io_in[18]                                                                         |io_in[18]                                                                         
io_in[19]                                                                         |io_in[19]                                                                         
io_in[20]                                                                         |io_in[20]                                                                         
io_in[21]                                                                         |io_in[21]                                                                         
io_oeb[18]                                                                        |io_oeb[18]                                                                        
io_oeb[19]                                                                        |io_oeb[19]                                                                        
io_oeb[20]                                                                        |io_oeb[20]                                                                        
io_oeb[21]                                                                        |io_oeb[21]                                                                        
io_oeb[22]                                                                        |io_oeb[22]                                                                        
io_oeb[23]                                                                        |io_oeb[23]                                                                        
io_oeb[24]                                                                        |io_oeb[24]                                                                        
io_oeb[25]                                                                        |io_oeb[25]                                                                        
io_oeb[26]                                                                        |io_oeb[26]                                                                        
io_in[22]                                                                         |io_in[22]                                                                         
io_in[23]                                                                         |io_in[23]                                                                         
io_in[24]                                                                         |io_in[24]                                                                         
gpio_noesd[12]                                                                    |gpio_noesd[12]                                                                    
gpio_noesd[13]                                                                    |gpio_noesd[13]                                                                    
gpio_noesd[14]                                                                    |gpio_noesd[14]                                                                    
gpio_noesd[15]                                                                    |gpio_noesd[15]                                                                    
io_out[25]                                                                        |io_out[25]                                                                        
io_out[26]                                                                        |io_out[26]                                                                        
gpio_noesd[16]                                                                    |gpio_noesd[16]                                                                    
gpio_noesd[17]                                                                    |gpio_noesd[17]                                                                    
gpio_analog[13]                                                                   |gpio_analog[13]                                                                   
gpio_analog[14]                                                                   |gpio_analog[14]                                                                   
gpio_analog[15]                                                                   |gpio_analog[15]                                                                   
io_in_3v3[18]                                                                     |io_in_3v3[18]                                                                     
io_in_3v3[19]                                                                     |io_in_3v3[19]                                                                     
vdda2                                                                             |vdda2                                                                             
io_in_3v3[20]                                                                     |io_in_3v3[20]                                                                     
io_in_3v3[21]                                                                     |io_in_3v3[21]                                                                     
io_in_3v3[22]                                                                     |io_in_3v3[22]                                                                     
io_in_3v3[23]                                                                     |io_in_3v3[23]                                                                     
io_in_3v3[6]                                                                      |io_in_3v3[6]                                                                      
io_in_3v3[7]                                                                      |io_in_3v3[7]                                                                      
io_in_3v3[8]                                                                      |io_in_3v3[8]                                                                      
io_in[1]                                                                          |io_in[1]                                                                          
io_oeb[0]                                                                         |io_oeb[0]                                                                         
gpio_noesd[0]                                                                     |gpio_noesd[0]                                                                     
io_in[2]                                                                          |io_in[2]                                                                          
io_in[3]                                                                          |io_in[3]                                                                          
io_in[4]                                                                          |io_in[4]                                                                          
io_in[5]                                                                          |io_in[5]                                                                          
io_out[1]                                                                         |io_out[1]                                                                         
io_in[6]                                                                          |io_in[6]                                                                          
io_in_3v3[1]                                                                      |io_in_3v3[1]                                                                      
io_in[7]                                                                          |io_in[7]                                                                          
io_oeb[1]                                                                         |io_oeb[1]                                                                         
io_in_3v3[0]                                                                      |io_in_3v3[0]                                                                      
io_out[2]                                                                         |io_out[2]                                                                         
io_out[3]                                                                         |io_out[3]                                                                         
io_out[4]                                                                         |io_out[4]                                                                         
io_out[5]                                                                         |io_out[5]                                                                         
io_out[6]                                                                         |io_out[6]                                                                         
io_out[7]                                                                         |io_out[7]                                                                         
io_out[8]                                                                         |io_out[8]                                                                         
gpio_analog[1]                                                                    |gpio_analog[1]                                                                    
gpio_noesd[1]                                                                     |gpio_noesd[1]                                                                     
io_in[0]                                                                          |io_in[0]                                                                          
io_in_3v3[2]                                                                      |io_in_3v3[2]                                                                      
io_in_3v3[3]                                                                      |io_in_3v3[3]                                                                      
io_in_3v3[4]                                                                      |io_in_3v3[4]                                                                      
io_oeb[2]                                                                         |io_oeb[2]                                                                         
io_oeb[3]                                                                         |io_oeb[3]                                                                         
io_oeb[4]                                                                         |io_oeb[4]                                                                         
io_oeb[5]                                                                         |io_oeb[5]                                                                         
io_oeb[6]                                                                         |io_oeb[6]                                                                         
io_oeb[7]                                                                         |io_oeb[7]                                                                         
io_oeb[8]                                                                         |io_oeb[8]                                                                         
io_in_3v3[5]                                                                      |io_in_3v3[5]                                                                      
io_out[0]                                                                         |io_out[0]                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes user_analog_project_wrapper and user_analog_project_wrapper are equivalent.
Circuits match uniquely.
