{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 11 13:32:55 2017 " "Info: Processing started: Wed Jan 11 13:32:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sdram_test -c sdram_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off sdram_test -c sdram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_test EP3C40F484C8 " "Info: Selected device EP3C40F484C8 for design \"sdram_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone III PLL " "Info: Implemented PLL \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 180 9434 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (9434 ps) for sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 43 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 77 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F484C8 " "Info: Device EP3C16F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C8 " "Info: Device EP3C55F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C8 " "Info: Device EP3C80F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F484C8 " "Info: Device EP3C120F484C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 2143 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 2145 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 2147 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 2149 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sdram_test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'sdram_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 0 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B11 (CLK11, DIFFCLK_4p)) " "Info: Automatically promoted node clk~input (placed in PIN B11 (CLK11, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 32 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 2124 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Info: Automatically promoted node sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3) " "Info: Automatically promoted node sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 77 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|pll:uut_PLL_ctrl|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:uut_sysctrl\|sysrst_nr1  " "Info: Automatically promoted node sys_ctrl:uut_sysctrl\|sysrst_nr1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~1 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~1" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1090 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~2 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~2" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1102 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~3 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~3" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1103 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~4 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~4" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1104 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~5 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~5" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1105 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~6 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~6" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1106 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~7 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~7" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1107 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~8 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~8" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1108 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~9 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~9" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1109 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~10 " "Info: Destination node sdram_top:uut_sdramtop\|sdram_wr_data:module_003\|sdr_dout~10" {  } { { "src/sdram/sdram_wr_data.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/sdram/sdram_wr_data.v" 56 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 1110 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "src/pll/sys_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v" 22 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_ctrl:uut_sysctrl|sysrst_nr1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 654 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "Warning: PLL \"sys_ctrl:uut_sysctrl\|pll:uut_PLL_ctrl\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } } { "pll.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/pll.v" 94 0 0 } } { "src/pll/sys_ctrl.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/pll/sys_ctrl.v" 37 0 0 } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 67 0 0 } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 37 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y33 X33_Y43 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "34 " "Warning: 34 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVCMOS A3 " "Info: Pin sdram_data\[0\] uses I/O standard 3.3-V LVCMOS at A3" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[0] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[0\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 708 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVCMOS A4 " "Info: Pin sdram_data\[1\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[1] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[1\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 709 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVCMOS A5 " "Info: Pin sdram_data\[2\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[2] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[2\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVCMOS A6 " "Info: Pin sdram_data\[3\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[3] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[3\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVCMOS A7 " "Info: Pin sdram_data\[4\] uses I/O standard 3.3-V LVCMOS at A7" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[4] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[4\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVCMOS A8 " "Info: Pin sdram_data\[5\] uses I/O standard 3.3-V LVCMOS at A8" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[5] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[5\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 713 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVCMOS A9 " "Info: Pin sdram_data\[6\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[6] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[6\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 714 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVCMOS A10 " "Info: Pin sdram_data\[7\] uses I/O standard 3.3-V LVCMOS at A10" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[7] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[7\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 715 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVCMOS B10 " "Info: Pin sdram_data\[8\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[8] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[8\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 716 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVCMOS B9 " "Info: Pin sdram_data\[9\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[9] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[9\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 717 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVCMOS B8 " "Info: Pin sdram_data\[10\] uses I/O standard 3.3-V LVCMOS at B8" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[10] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[10\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 718 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVCMOS B7 " "Info: Pin sdram_data\[11\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[11] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[11\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 719 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVCMOS B6 " "Info: Pin sdram_data\[12\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[12] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[12\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 720 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVCMOS C4 " "Info: Pin sdram_data\[13\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[13] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[13\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 721 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVCMOS B4 " "Info: Pin sdram_data\[14\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[14] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[14\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 722 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVCMOS B3 " "Info: Pin sdram_data\[15\] uses I/O standard 3.3-V LVCMOS at B3" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { sdram_data[15] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "sdram_data\[15\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 53 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 723 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVCMOS B11 " "Info: Pin clk uses I/O standard 3.3-V LVCMOS at B11" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { clk } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 32 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 724 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[15\] 3.3-V LVCMOS L8 " "Info: Pin conn_f_in\[15\] uses I/O standard 3.3-V LVCMOS at L8" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[15] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[15\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 676 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rw_cmd 3.3-V LVCMOS C6 " "Info: Pin rw_cmd uses I/O standard 3.3-V LVCMOS at C6" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { rw_cmd } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "rw_cmd" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 33 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { rw_cmd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 726 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[0\] 3.3-V LVCMOS D10 " "Info: Pin conn_f_in\[0\] uses I/O standard 3.3-V LVCMOS at D10" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[0] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[0\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 661 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[1\] 3.3-V LVCMOS F8 " "Info: Pin conn_f_in\[1\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[1] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[1\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 662 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[2\] 3.3-V LVCMOS C7 " "Info: Pin conn_f_in\[2\] uses I/O standard 3.3-V LVCMOS at C7" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[2] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[2\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 663 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[3\] 3.3-V LVCMOS F7 " "Info: Pin conn_f_in\[3\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[3] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[3\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 664 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[4\] 3.3-V LVCMOS E5 " "Info: Pin conn_f_in\[4\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[4] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[4\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 665 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[5\] 3.3-V LVCMOS B1 " "Info: Pin conn_f_in\[5\] uses I/O standard 3.3-V LVCMOS at B1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[5] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[5\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 666 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[6\] 3.3-V LVCMOS C1 " "Info: Pin conn_f_in\[6\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[6] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[6\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 667 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[7\] 3.3-V LVCMOS D2 " "Info: Pin conn_f_in\[7\] uses I/O standard 3.3-V LVCMOS at D2" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[7] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[7\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 668 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[8\] 3.3-V LVCMOS E1 " "Info: Pin conn_f_in\[8\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[8] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[8\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 669 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[9\] 3.3-V LVCMOS F1 " "Info: Pin conn_f_in\[9\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[9] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[9\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 670 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[10\] 3.3-V LVCMOS G3 " "Info: Pin conn_f_in\[10\] uses I/O standard 3.3-V LVCMOS at G3" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[10] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[10\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 671 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[11\] 3.3-V LVCMOS H1 " "Info: Pin conn_f_in\[11\] uses I/O standard 3.3-V LVCMOS at H1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[11] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[11\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 672 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[12\] 3.3-V LVCMOS J1 " "Info: Pin conn_f_in\[12\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[12] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[12\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 673 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[13\] 3.3-V LVCMOS J6 " "Info: Pin conn_f_in\[13\] uses I/O standard 3.3-V LVCMOS at J6" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[13] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[13\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 674 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "conn_f_in\[14\] 3.3-V LVCMOS K7 " "Info: Pin conn_f_in\[14\] uses I/O standard 3.3-V LVCMOS at K7" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { conn_f_in[14] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "conn_f_in\[14\]" } } } } { "src/system/system_module.v" "" { Text "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/src/system/system_module.v" 34 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { conn_f_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/WorkSpace/FermiLab/FPGA/DaughterCardRWtest-final/" 0 { } { { 0 { 0 ""} 0 675 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone&nbsp;III Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 11 13:33:06 2017 " "Info: Processing ended: Wed Jan 11 13:33:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
