\subsection{Variables}
\verb|$@|: target name\\
\verb|$^|: the name of all prerequisites\\
Can be use to iterate over prerequisites: \verb|for f in $^; do ./$$f; done|
\verb|$<|: The name of the first prerequisite\\
\verb|$$X|: Access to the user var. X\\
\subsubsection{Makefile variables}
\begin{verbatim}
foo=World
all:
    echo "Hello ${foo}"
\end{verbatim}

\subsubsection{Passing variables from command line}
\verb|make target FOO=bar|\\
With the following Makefile:
\begin{verbatim}
target:
  echo ${FOO}
\end{verbatim}

\subsection{Syntax}
\begin{verbatim}
target: prerequisite1 prerequisite2 ...
  commands
\end{verbatim}

\subsection{User defined functions}
\begin{verbatim}
define myfunc
    echo ${1}
    echo ${2}
endef

all:
    $(call myfunc,hello world,hello the universe)
\end{verbatim}

\subsection{Using wildcard for prerequisites}
\begin{verbatim}
.SECONDEXPANSION:
figures: $$(wildcard figures/*)
  [...]
\end{verbatim}
See: \url{https://stackoverflow.com/a/37623287/1679629}
