Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/tb_cpu_isim_beh.exe -prj /home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/tb_cpu_beh.prj work.tb_cpu 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/four_bits_CLA_adder.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/carry_look_ahead_block.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/sixteen_bits_adder.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/cpu_package.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/sixteen_bits_add_sub.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/shift_module.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/register_file.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/logic_module.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/instr_mem_simulatio.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/decode_stage.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/data_memory_simulation.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/ALU_module.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/src/processor_core.vhd" into library work
Parsing VHDL file "/home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/tb_cpu.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 38196 KB
Fuse CPU Usage: 2000 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling architecture rtl of entity instr_memory_simulation [\instr_memory_simulation("/home/...]
Compiling architecture behavioral of entity four_bits_CLA_adder [four_bits_cla_adder_default]
Compiling architecture behavioral of entity carry_look_ahead_block [carry_look_ahead_block_default]
Compiling architecture behavioral of entity sixteen_bits_adder [sixteen_bits_adder_default]
Compiling package cpu_package
Compiling architecture behavioral of entity register_file [register_file_default]
Compiling architecture behavioral of entity decode_stage [decode_stage_default]
Compiling architecture behavioral of entity sixteen_bits_add_sub [sixteen_bits_add_sub_default]
Compiling architecture behavioral of entity logic_module [logic_module_default]
Compiling architecture behavioral of entity shift_module [shift_module_default]
Compiling architecture behavioral of entity ALU_module [alu_module_default]
Compiling architecture behavioral of entity data_memory_simulation [data_memory_simulation_default]
Compiling architecture behavioral of entity processor_core [\processor_core("/home/ctnguyen/...]
Compiling architecture behavior of entity tb_cpu
Time Resolution for simulation is 1ps.
Compiled 30 VHDL Units
Built simulation executable /home/ctnguyen/Works/CPU-2016/ise_pipelineCPU/tb_cpu_isim_beh.exe
Fuse Memory Usage: 54940 KB
Fuse CPU Usage: 2210 ms
GCC CPU Usage: 1260 ms
