{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@year": "2021", "@timestamp": "2021-10-07T11:56:20.000020-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2016", "@month": "02"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics Telecommunications and Informatics"}, {"$": "Institute of Electronics and Informatics Engineering of Aveiro"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Skliarov", "ce:indexed-name": "Skliarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarov", "@auid": "7003643784", "ce:indexed-name": "Skliarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Estonia", "postal-code": "19086", "@afid": "60068861", "@country": "est", "city": "Tallinn", "organization": [{"$": "Department of Computer Engineering"}, {"$": "Tallinn University of Technology"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "High-performance information processing in distributed computing systems", "abstracts": "\u00a9 2016, ICICI International .This paper explores distributed computing systems that may be used efficiently in information processing that is frequently needed in electronic, environmental, medical, and biological applications. Three major components of such systems are: 1) data acquisition and preprocessing; 2) transmitting the results of preprocessing to a higher level computing system that is a PC; and 3) post processing in higher level computing system (in the PC). Preprocessing can be done in highly parallel accelerators that are mapped to reconfigurable hardware. The core of an accelerator is a sorting/searching network that is implemented either in an FPGA or in a programmable system-on-chip (such as Zynq devices). Data is transmitted to a PC through a high-bandwidth PCI-express bus. The paper suggests novel solutions for sorting/searching networks that enable the number of data items that can be handled to be significantly increased compared to the best known alternatives, maintaining a very high processing speed that is either similar to, or higher than in the best known alternatives. Preprocessing can also include supplementary tasks, such as extracting the minimum/maximum sorted subsets, finding the most frequently occurring items, and filtering the data. A higher level computing system executes final operations, such as merging the blocks produced by the sorting networks, implementing higher level algorithms that use the results of preprocessing, statistical manipulation, analysis of existing and acquired sets, data mining. It is shown through numerous experiments that the proposed solutions are very effective and enable a more diverse range of problems to be solved with better performance.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "High-performance computing systems", "@xml:lang": "eng"}, {"$": "Information processing", "@xml:lang": "eng"}, {"$": "Merging", "@xml:lang": "eng"}, {"$": "PCI-express bus", "@xml:lang": "eng"}, {"$": "Programmable systemson-chip", "@xml:lang": "eng"}, {"$": "Reconfigurable hardware", "@xml:lang": "eng"}, {"$": "Searching", "@xml:lang": "eng"}, {"$": "Sorting", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. J. Innov. Comput. Inf. Control", "website": {"ce:e-address": {"$": "http://www.ijicic.org/contents.htm", "@type": "email"}}, "@country": "jpn", "translated-sourcetitle": {"$": "International Journal of Innovative Computing, Information and Control", "@xml:lang": "eng"}, "issn": {"$": "13494198", "@type": "print"}, "volisspag": {"voliss": {"@volume": "12", "@issue": "1"}, "pagerange": {"@first": "139", "@last": "160"}}, "@type": "j", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "ICIC International", "ce:e-address": {"$": "office@ijicic.org", "@type": "email"}}, "sourcetitle": "International Journal of Innovative Computing, Information and Control", "@srcid": "12000154489", "publicationdate": {"month": "02", "year": "2016", "date-text": {"@xfab-added": "true", "$": "1 February 2016"}, "day": "01"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "723.2", "classification-description": "Data Processing"}]}, {"@type": "FLXCLASS", "classification": {"classification-code": "902", "classification-description": "FLUIDEX; Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "2614"}, {"$": "1710"}, {"$": "1703"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "MATH"}]}]}}, "grantlist": {"@complete": "y", "grant": {"grant-acronym": "FCT", "grant-agency": "Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia"}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "25", "@year": "2017", "@timestamp": "BST 10:21:07", "@month": "01"}}, "itemidlist": {"itemid": [{"$": "608166625", "@idtype": "PUI"}, {"$": "645260191", "@idtype": "CAR-ID"}, {"$": "20160601909427", "@idtype": "CPX"}, {"$": "84957052837", "@idtype": "SCP"}, {"$": "84957052837", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "59", "reference": [{"ref-fulltext": "D. E. Knuth, The Art of Computer Programming, Sorting and Searching, Vol. 3, Addison-Wesley, 2011.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "85031650678", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Sorting and Searching"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Digital hamming weight and distance analyzers for binary vectors and matrices, International Journal of Innovative Computing, Information and Control, vol.9, no.12, pp.4825-4849, 2013.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "D. Zmaranda, H. Silaghi, G. Gabor and C. Vancea, Issues on applying knowledge-based techniques in real-time control systems, International Journal of Computers, Communications and Control, vol.8, no.1, pp.166-175, 2013.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on applying knowledge-based techniques in real-time control systems"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "International Journal of Computers, Communications and Control"}}, {"ref-fulltext": "L. Field, T. Barnie, J. Blundy, R. A. Brooker, D. Keir, E. Lewi and K. Saunders, Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale, Bulletin of Volcanology, vol.74, no.10, pp.2251-2271, 2012.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "W. Zhang, K. Thurow and R. Stoll, A knowledge-based telemonitoring platform for application in remote healthcare, International Journal of Computers, Communications and Control, vol.9, no.5, pp.644-654, 2014.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A knowledge-based telemonitoring platform for application in remote healthcare"}, "refd-itemidlist": {"itemid": {"$": "84928660214", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "5"}, "pagerange": {"@first": "644", "@last": "654"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Thurow", "ce:indexed-name": "Thurow K."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Stoll", "ce:indexed-name": "Stoll R."}]}, "ref-sourcetitle": "International Journal of Computers, Communications and Control"}}, {"ref-fulltext": "Z. K. Baker and V. K. Prasanna, An architecture for efficient hardware data mining using reconfigurable computing systems, Proc. of the 14th Annual IEEE Symp. on Field-Programmable Custom Computing Machines, pp.67-75, 2006.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An architecture for efficient hardware data mining using reconfigurable computing systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. Of the 14Th Annual IEEE Symp. On Field-Programmable Custom Computing Machines"}}, {"ref-fulltext": "Xilinx, Inc., ZC706, All Programmable SoC Evaluation Kit (Vivado Design Suite 2014.3), http://www.xilinx.com/support/documentation/boardsandkits/zc706/20143/ug961-zc706-GSG.pdf.", "@id": "7", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boardsandkits/zc706/20143/ug961-zc706-GSG.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957089629", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "ZC706, All Programmable Soc Evaluation Kit (Vivado Design Suite 2014.3)"}}, {"ref-fulltext": "Xilinx, Inc., VC707 Evaluation Board for the Virtex-7 FPGA User Guide, http://www.xilinx.com/support/documentation/boardsandkits/vc707/ug885VC707EvalBd.pdf.", "@id": "8", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boardsandkits/vc707/ug885VC707EvalBd.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957049638", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "VC707 Evaluation Board for the Virtex-7 FPGA User Guide"}}, {"ref-fulltext": "R. Rajkumar, I. Lee, L. Sha and J. Stankovic, Cyber-physical systems: The next computing revolution, Proc. of the 47th ACM/IEEE Design Automation Conference, pp.731-736, 2010.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Cyber-physical systems: The next computing revolution"}, "refd-itemidlist": {"itemid": {"$": "77956217277", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "731", "@last": "736"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rajkumar", "ce:indexed-name": "Rajkumar R."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee I."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Sha", "ce:indexed-name": "Sha L."}, {"@seq": "4", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Stankovic", "ce:indexed-name": "Stankovic J."}]}, "ref-sourcetitle": "Proc. Of the 47Th ACM/IEEE Design Automation Conference"}}, {"ref-fulltext": "E. A. Lee and S. A. Seshia, Introduction to Embedded Systems \u2013 A Cyber-Physical Systems Approach, 2nd Edition, 2011.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "79957551757", "@idtype": "SGR"}}, "ref-text": "2nd Edition", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "2", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "Introduction to Embedded Systems \u2013 a Cyber-Physical Systems Approach"}}, {"ref-fulltext": "J. C. Jensen, E. A. Lee and S. A. Seshia, An Introductory Lab in Embedded and Cyber-Physical Systems, http://leeseshia.org/lab, 2014.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://leeseshia.org/lab", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85031648033", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.C.", "@_fa": "true", "ce:surname": "Jensen", "ce:indexed-name": "Jensen J.C."}, {"@seq": "2", "ce:initials": "E.A.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee E.A."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Seshia", "ce:indexed-name": "Seshia S.A."}]}, "ref-sourcetitle": "An Introductory Lab in Embedded and Cyber-Physical Systems"}}, {"ref-fulltext": "K. Vipin, S. Shreejith, S. A. Fahmy and A. Easwaran, Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs, Proc. of the 2nd IEEE International Conference on Cyber- Physical Systems, Networks, and Applications, pp.31-36, 2014.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Mapping time-critical safety-critical cyber physical systems to hybrid FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84916608640", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "31", "@last": "36"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Vipin", "ce:indexed-name": "Vipin K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Shreejith", "ce:indexed-name": "Shreejith S."}, {"@seq": "3", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Fahmy", "ce:indexed-name": "Fahmy S.A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Easwaran", "ce:indexed-name": "Easwaran A."}]}, "ref-sourcetitle": "Proc. Of the 2Nd IEEE International Conference on Cyber- Physical Systems, Networks, and Applications"}}, {"ref-fulltext": "M. Panunzio and T. Vardanega, An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems, Journal of Systems Architecture, vol.60, pp.770-781, 2014.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An architectural approach with separation of concerns to address extra-functional requirements in the development of embedded real-time software systems"}, "refd-itemidlist": {"itemid": {"$": "84908275224", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "60"}, "pagerange": {"@first": "770", "@last": "781"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Panunzio", "ce:indexed-name": "Panunzio M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Vardanega", "ce:indexed-name": "Vardanega T."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "A. Borangiu and D. Popescu, Digital signal processing for knowledge based sonotubometry of eustachian tube function, Journal of Control Engineering and Applied Informatics, vol.16, no.3, pp.56-64, 2014.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Digital signal processing for knowledge based sonotubometry of eustachian tube function"}, "refd-itemidlist": {"itemid": {"$": "84907911771", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "56", "@last": "64"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Borangiu", "ce:indexed-name": "Borangiu A."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Popescu", "ce:indexed-name": "Popescu D."}]}, "ref-sourcetitle": "Journal of Control Engineering and Applied Informatics"}}, {"ref-fulltext": "Y. Benmoussa, J. Boukhobza, E. Senn, Y. Hadjadj-Aoul and D. Benazzouz, A methodology for performance/energy consumption characterization and modeling of video decoding on heterogeneous SoC and its applications, Journal of Systems Architecture, vol.61, pp.49-70, 2015.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "A methodology for performance/energy consumption characterization and modeling of video decoding on heterogeneous SoC and its applications"}, "refd-itemidlist": {"itemid": {"$": "84920178729", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "61"}, "pagerange": {"@first": "49", "@last": "70"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Benmoussa", "ce:indexed-name": "Benmoussa Y."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Boukhobza", "ce:indexed-name": "Boukhobza J."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Senn", "ce:indexed-name": "Senn E."}, {"@seq": "4", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Hadjadj-Aoul", "ce:indexed-name": "Hadjadj-Aoul Y."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Benazzouz", "ce:indexed-name": "Benazzouz D."}]}, "ref-sourcetitle": "Journal of Systems Architecture"}}, {"ref-fulltext": "M. Santarini, Products, profits proliferate on ZynqSoC platforms, XCell Journal, vol.88, pp.8-15, 2014.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Products, profits proliferate on ZynqSoC platforms"}, "refd-itemidlist": {"itemid": {"$": "84977903122", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "88"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "M. Santarini, Xilinx 16nm UltraScale+ devices yield 2-5X performance/watt advantage, XCell Journal, vol.90, pp.8-15, 2015.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm UltraScale+ devices yield 2-5X performance/watt advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "Xcell Journal"}}, {"ref-fulltext": "Xilinx Inc., Zynq-7000 All Programmable SoC Technical Reference Manual, http://www.xilinx.com/support/documentation/user guides/ug585-Zynq-7000-TRM.pdf.", "@id": "18", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/userguides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-text": "Xilinx Inc", "ref-sourcetitle": "Zynq-7000 All Programmable Soc Technical Reference Manual"}}, {"ref-fulltext": "J. Silva, V. Sklyarov and I. Skliarova, Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip, IEEE Embedded Systems Letters, vol.7, no.1, pp.31-34, 2015.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of on-chip communications in Zynq-7000 all programmable systems-on-chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters"}}, {"ref-fulltext": "R. Budruk, D. Anderson and T. Shanley, PCI-Express System Architecture, Addison-Wesley, 2008.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "3042525569", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Budruk", "ce:indexed-name": "Budruk R."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Anderson", "ce:indexed-name": "Anderson D."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Shanley", "ce:indexed-name": "Shanley T."}]}, "ref-sourcetitle": "Pci-Express System Architecture"}}, {"ref-fulltext": "N. Edwards, Theoretical vs. Actual Bandwidth: PCI Express and Thunderbolt, http://www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/, 2013.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.tested.com/tech/457440-theoretical-vs-actual-bandwidth-pci-express-and-thunderbolt/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957080313", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards N."}]}, "ref-sourcetitle": "Theoretical Vs. Actual Bandwidth: PCI Express and Thunderbolt"}}, {"ref-fulltext": "J. Lawley, Understanding Performance of PCI Express Systems, http://www.xilinx.com/support/documentation/white papers/wp350.pdf, 2014.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/whitepapers/wp350.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84939835028", "@idtype": "SGR"}}, "ref-sourcetitle": "Understanding Performance of PCI Express Systems"}}, {"ref-fulltext": "R. Mueller, J. Teubner and G. Alonso, Sorting networks on FPGAs, The International Journal on Very Large Data Bases, vol.21, no.1, pp.1-23, 2012.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "J. Ortiz and D. Andrews, A configurable high-throughput linear sorter system, Proc. of IEEE Int. Symp. on Parallel & Distributed Processing, pp.1-8, 2010.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "A configurable high-throughput linear sorter system"}, "refd-itemidlist": {"itemid": {"$": "77954039034", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "8"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Ortiz", "ce:indexed-name": "Ortiz J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Andrews", "ce:indexed-name": "Andrews D."}]}, "ref-sourcetitle": "Proc. of IEEE Int. Symp. On Parallel & Distributed Processing"}}, {"ref-fulltext": "R. Mueller, Data Stream Processing on Embedded Devices, Ph.D. Thesis, ETH, Zurich, 2010.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, High-performance implementation of regular and easily scalable sorting networks on an FPGA, Microprocessors and Microsystems, vol.38, no.5, pp.470-484, 2014.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "M. Zuluada, P. Milder and M. Puschel, Computer generation of streaming sorting networks, Proc. of the 49th Design Automation Conference, pp.1245-1253, 2012.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. Of the 49Th Design Automation Conference"}}, {"ref-fulltext": "K. E. Batcher, Sorting networks and their applications, Proc. of AFIPS Spring Joint Computer Conference, pp.307-314, 1968.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. Of AFIPS Spring Joint Computer Conference"}}, {"ref-fulltext": "S. W. Aj-Haj Baddar and K. E. Batcher, Designing Sorting Networks: A New Paradigm, Springer, 2011.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Designing Sorting Networks: A New Paradigm"}, "refd-itemidlist": {"itemid": {"$": "85031648978", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Springer"}}, {"ref-fulltext": "S. Lacey and R. Box, A fast, easy sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines, Byte, vol.16, no.4, pp.315-320, 1991.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "1991"}, "ref-title": {"ref-titletext": "A fast, easy sort: A novel enhancement makes a bubble sort into one of the fastest sorting routines"}, "refd-itemidlist": {"itemid": {"$": "33645408374", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "4"}, "pagerange": {"@first": "315", "@last": "320"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Lacey", "ce:indexed-name": "Lacey S."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Box", "ce:indexed-name": "Box R."}]}, "ref-sourcetitle": "Byte"}}, {"ref-fulltext": "R. D. Chamberlain and N. Ganesan, Sorting on architecturally diverse computer systems, Proc. of the 3rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications, pp.39-46, 2009.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. Of the 3Rd International Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "P. Kipfer and R. Westermann, GPU Gems, Improved GPU Sorting, http://http.developer.nvidia.com/GPUGems2/gpugems2 chapter46.html.", "@id": "32", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2chapter46.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957072977", "@idtype": "SGR"}}, "ref-text": "Improved GPU Sorting", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}, "ref-sourcetitle": "GPU Gems"}}, {"ref-fulltext": "C. Grozea, Z. Bankovic and P. Laskov, FPGA vs. multi-core CPUs vs. GPUs, in Facing the Multicore- Challenge, R. Keller, D. Kramer and J. P. Weiss (eds.), Springer-Verlag, 2010.", "@id": "33", "ref-info": {"ref-title": {"ref-titletext": "FPGA vs. Multi-core CPUs vs. GPUs"}, "refd-itemidlist": {"itemid": {"$": "84957051982", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "2010"}}, "ref-text": "Keller, D. Kramer and J. P. Weiss (eds.), Springer-Verlag", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Grozea", "ce:indexed-name": "Grozea C."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Bankovic", "ce:indexed-name": "Bankovic Z."}, {"@seq": "3", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Laskov", "ce:indexed-name": "Laskov P."}]}, "ref-sourcetitle": "Facing the Multicore- Challenge, R"}}, {"ref-fulltext": "B. Cope, P. Y. K. Cheung, W. Luk and L. Howes, Performance comparison of graphics processors to reconfigurable logic: A case study, IEEE Trans. Computers, vol.59, no.4, pp.433-448, 2010.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Performance comparison of graphics processors to reconfigurable logic: A case study"}, "refd-itemidlist": {"itemid": {"$": "77649253148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "4"}, "pagerange": {"@first": "433", "@last": "448"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Cope", "ce:indexed-name": "Cope B."}, {"@seq": "2", "ce:initials": "P.Y.K.", "@_fa": "true", "ce:surname": "Cheung", "ce:indexed-name": "Cheung P.Y.K."}, {"@seq": "3", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Luk", "ce:indexed-name": "Luk W."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Howes", "ce:indexed-name": "Howes L."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva, A. Rjabov, A. Sudnitson and C. Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip, TUT Press, 2014.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Cardoso, Hardware/Software Co-design for Programmable Systems-on-Chip"}, "refd-itemidlist": {"itemid": {"$": "85031648581", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "TUT Press"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, J. Silva and A. Sudnitson, Design space exploration in multi-level computing systems, Proc. of the 15th International Conference on Computer Systems and Technologies, pp.40-47, 2014.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Design space exploration in multi-level computing systems"}, "refd-itemidlist": {"itemid": {"$": "84908701584", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "40", "@last": "47"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. Of the 15Th International Conference on Computer Systems and Technologies"}}, {"ref-fulltext": "S. Sun, Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms, Ph.D. Thesis, Iowa State University, 2011.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. Thesis, Iowa State University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and Acceleration of Data Mining Algorithms on High Performance Reconfigurable Computing Platforms"}}, {"ref-fulltext": "S. Sun and J. Zambreno, Design and analysis of a reconfigurable platform for frequent pattern mining, IEEE Trans. Parallel and Distributed Systems, vol.22, no.9, pp.1497-1505, 2011.", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Design and analysis of a reconfigurable platform for frequent pattern mining"}, "refd-itemidlist": {"itemid": {"$": "79960841236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "9"}, "pagerange": {"@first": "1497", "@last": "1505"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Zambreno", "ce:indexed-name": "Zambreno J."}]}, "ref-sourcetitle": "IEEE Trans. Parallel and Distributed Systems"}}, {"ref-fulltext": "X. Wu, V. Kumar, J. R. Quinlan et al., Top 10 algorithms in data mining, Knowledge and Information Systems, vol.14, no.1, pp.1-37, 2014.", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "M. F. Firdhous, Automating legal research through data mining, International Journal of Advanced Computer Science and Applications, vol.1, no.6, pp.9-16, 2010.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating legal research through data mining"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F."}]}, "ref-sourcetitle": "International Journal of Advanced Computer Science and Applications"}}, {"ref-fulltext": "E. Kovacs and I. Ignat, Clustering with prototype entity selection compared with K-means, Journal of Control Engineering and Applied Informatics, vol.9, no.1, pp.11-18, 2007.", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Clustering with prototype entity selection compared with K-means"}, "refd-itemidlist": {"itemid": {"$": "85010707691", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "11", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Kovacs", "ce:indexed-name": "Kovacs E."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Ignat", "ce:indexed-name": "Ignat I."}]}, "ref-sourcetitle": "Journal of Control Engineering and Applied Informatics"}}, {"ref-fulltext": "Intel, Corp., Intel R\u20dd SSE4 Programming Reference, http://home.ustc.edu.cn/\u223cshengjie/REFEREN CE/sse4 instruction set.pdf, 2007.", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-website": {"ce:e-address": {"$": "http://home.ustc.edu.cn/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "51849135153", "@idtype": "SGR"}}, "ref-text": "Intel, Corp", "ref-sourcetitle": "Intel R\u20dd SSE4 Programming Reference"}}, {"ref-fulltext": "ARM, Ltd., NEONTM Version: 1.0 Programmer\u2019s Guide, http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html, 2013.", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957059049", "@idtype": "SGR"}}, "ref-text": "ARM, Ltd", "ref-sourcetitle": "NEONTM Version: 1.0 Programmer\u2019s Guide"}}, {"ref-fulltext": "O. Arnold, S. Haas, G. Fettweis, B. Schlegel, T. Kissinger and W. Lehner, An application-specific instruction set for accelerating set-oriented database primitives, Proc. of ACM SIGMOD International Conference on Management of Data, pp.767-778, 2014.", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An application-specific instruction set for accelerating set-oriented database primitives"}, "refd-itemidlist": {"itemid": {"$": "84904326435", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "767", "@last": "778"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Arnold", "ce:indexed-name": "Arnold O."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Haas", "ce:indexed-name": "Haas S."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Fettweis", "ce:indexed-name": "Fettweis G."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Schlegel", "ce:indexed-name": "Schlegel B."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kissinger", "ce:indexed-name": "Kissinger T."}, {"@seq": "6", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lehner", "ce:indexed-name": "Lehner W."}]}, "ref-sourcetitle": "Proc. Of ACM SIGMOD International Conference on Management of Data"}}, {"ref-fulltext": "N. Abdelhamid, Multi-label rules for phishing classification, Applied Computing and Informatics, vol.11, pp.29-46, 2015.", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-label rules for phishing classification"}, "refd-itemidlist": {"itemid": {"$": "84949623239", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11"}, "pagerange": {"@first": "29", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Abdelhamid", "ce:indexed-name": "Abdelhamid N."}]}, "ref-sourcetitle": "Applied Computing and Informatics"}}, {"ref-fulltext": "L. R. Rabiner, R. Marvin, M. R. Sambur and C. E. Schmidt, Applications of a nonlinear smoothing algorithm to speech processing, IEEE Trans. Acoustics, Speech and Signal Processing, vol.23, no.6, pp.552-557, 1975.", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "1975"}, "ref-title": {"ref-titletext": "Applications of a nonlinear smoothing algorithm to speech processing"}, "refd-itemidlist": {"itemid": {"$": "0016631805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "6"}, "pagerange": {"@first": "552", "@last": "557"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.R.", "@_fa": "true", "ce:surname": "Rabiner", "ce:indexed-name": "Rabiner L.R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marvin", "ce:indexed-name": "Marvin R."}, {"@seq": "3", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Sambur", "ce:indexed-name": "Sambur M.R."}, {"@seq": "4", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Schmidt", "ce:indexed-name": "Schmidt C.E."}]}, "ref-sourcetitle": "IEEE Trans. Acoustics, Speech and Signal Processing"}}, {"ref-fulltext": "J. W. Tukey, Exploratory Data Analysis, Addison-Wesley, 1977.", "@id": "47", "ref-info": {"ref-publicationyear": {"@first": "1977"}, "ref-title": {"ref-titletext": "Tukey, Exploratory Data Analysis"}, "refd-itemidlist": {"itemid": {"$": "84957080241", "@idtype": "SGR"}}, "ref-text": "J. W", "ref-sourcetitle": "Addison-Wesley"}}, {"ref-fulltext": "A. P. Batista and F. G. Jota, Effects of time delay statistical parameters on the most likely regions of stability in an NCS, Journal of Control Engineering and Applied Informatics, vol.16, no.1, pp.3-11, 2014.", "@id": "48", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Effects of time delay statistical parameters on the most likely regions of stability in an NCS"}, "refd-itemidlist": {"itemid": {"$": "84896940480", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "1"}, "pagerange": {"@first": "3", "@last": "11"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.P.", "@_fa": "true", "ce:surname": "Batista", "ce:indexed-name": "Batista A.P."}, {"@seq": "2", "ce:initials": "F.G.", "@_fa": "true", "ce:surname": "Jota", "ce:indexed-name": "Jota F.G."}]}, "ref-sourcetitle": "Journal of Control Engineering and Applied Informatics"}}, {"ref-fulltext": "R. Sedgewick, Implementing quicksort programs, Communications of the ACM, vol.21, no.10, pp.847-857, 1978.", "@id": "49", "ref-info": {"ref-publicationyear": {"@first": "1978"}, "ref-title": {"ref-titletext": "Implementing quicksort programs"}, "refd-itemidlist": {"itemid": {"$": "0018021159", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "10"}, "pagerange": {"@first": "847", "@last": "857"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Sedgewick", "ce:indexed-name": "Sedgewick R."}]}, "ref-sourcetitle": "Communications of the ACM"}}, {"ref-fulltext": "Y. Yuan, Step-sizes for the gradient method, Proc. of the 3rd International Congress of Chinese Mathematicians, pp.785-796, 2008.", "@id": "50", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Step-sizes for the gradient method"}, "refd-itemidlist": {"itemid": {"$": "75349085842", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "785", "@last": "796"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan Y."}]}, "ref-sourcetitle": "Proc. Of the 3Rd International Congress of Chinese Mathematicians"}}, {"ref-fulltext": "A. Goodman, Perspective emerging topics and challenges for statistical analysis and data mining, Statistical Analysis and Data Mining, vol.4, pp.3-8, 2011.", "@id": "51", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Perspective emerging topics and challenges for statistical analysis and data mining"}, "refd-itemidlist": {"itemid": {"$": "79551718962", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4"}, "pagerange": {"@first": "3", "@last": "8"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Goodman", "ce:indexed-name": "Goodman A."}]}, "ref-sourcetitle": "Statistical Analysis and Data Mining"}}, {"ref-fulltext": "S. J. Piestrak, Efficient hamming weight comparators of binary vectors, Electronic Letters, vol.43, no.11, pp.611-612, 2007.", "@id": "52", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "A. Farmahini-Farahani, H. J. Duwe, M. J. Schulte and K. Compton, Modular design of highthroughput, low-latency sorting units, IEEE Trans. Computers, vol.62, no.7, pp.1389-1401, 2013.", "@id": "53", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Modular design of highthroughput, low-latency sorting units"}, "refd-itemidlist": {"itemid": {"$": "84878407801", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "62", "@issue": "7"}, "pagerange": {"@first": "1389", "@last": "1401"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Farmahini-Farahani", "ce:indexed-name": "Farmahini-Farahani A."}, {"@seq": "2", "ce:initials": "H.J.", "@_fa": "true", "ce:surname": "Duwe", "ce:indexed-name": "Duwe H.J."}, {"@seq": "3", "ce:initials": "M.J.", "@_fa": "true", "ce:surname": "Schulte", "ce:indexed-name": "Schulte M.J."}, {"@seq": "4", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Compton", "ce:indexed-name": "Compton K."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov and A. Sudnitson, Zynq-based system for extracting sorted subsets from large data sets, Journal of Microelectronics, Electronic Components and Materials, vol.45, no.2, pp.142-152, 2015.", "@id": "54", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Zynq-based system for extracting sorted subsets from large data sets"}, "refd-itemidlist": {"itemid": {"$": "84936950558", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "45", "@issue": "2"}, "pagerange": {"@first": "142", "@last": "152"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Journal of Microelectronics, Electronic Components and Materials"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, A. Rjabov and A. Sudnitson, Computing sorted subsets for data processing in communicating software/hardware control systems, International Journal of Computers Communications & Control, vol.11, no.1, pp.126-141, 2016.", "@id": "55", "ref-info": {"ref-publicationyear": {"@first": "2016"}, "ref-title": {"ref-titletext": "Computing sorted subsets for data processing in communicating software/hardware control systems"}, "refd-itemidlist": {"itemid": {"$": "84957098357", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11", "@issue": "1"}, "pagerange": {"@first": "126", "@last": "141"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "International Journal of Computers Communications & Control"}}, {"ref-fulltext": "Xilinx, Inc., AXI Central Direct Memory Access v4.1, http://www.xilinx.com/support/documentati on/ip documentation/axi cdma/v4 1/pg034-axi-cdma.pdf, 2015.", "@id": "56", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ipdocumentation/axicdma/v41/pg034-axi-cdma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957083268", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "AXI Central Direct Memory Access V4.1"}}, {"ref-fulltext": "Xilinx, Inc., LogiCORE IP AXI Bridge for PCI Express v1.06, http://www.xilinx.com/support/ documentation/ip documentation/axi pcie/v2 5/pg055-axi-bridgepcie.pdf, 2012.", "@id": "57", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ipdocumentation/axipcie/v25/pg055-axi-bridgepcie.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957085423", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "Logicore IP AXI Bridge for PCI Express V1.06"}}, {"ref-fulltext": "Xilinx, Inc., PCI Express Endpoint-DMA Initiator Subsystem, http://www.xilinx.com/support/doc umentation/application notes/xapp1171-pcie-central-dma-subsystem.pdf, 2013.", "@id": "58", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/applicationnotes/xapp1171-pcie-central-dma-subsystem.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84957095222", "@idtype": "SGR"}}, "ref-text": "Xilinx, Inc", "ref-sourcetitle": "PCI Express Endpoint-Dma Initiator Subsystem"}}, {"ref-fulltext": "J. Corbet, A. Rubini and G. Kroah-Hartman, Linux Device Drivers, http://lwn.net/Kernel/LDD3/.", "@id": "59", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://lwn.net/Kernel/LDD3/", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "0004287409", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Corbet", "ce:indexed-name": "Corbet J."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rubini", "ce:indexed-name": "Rubini A."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Kroah-Hartman", "ce:indexed-name": "Kroah-Hartman G."}]}, "ref-sourcetitle": "Linux Device Drivers"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "prism:issueIdentifier": "1", "eid": "2-s2.0-84957052837", "dc:description": "\u00a9 2016, ICICI International .This paper explores distributed computing systems that may be used efficiently in information processing that is frequently needed in electronic, environmental, medical, and biological applications. Three major components of such systems are: 1) data acquisition and preprocessing; 2) transmitting the results of preprocessing to a higher level computing system that is a PC; and 3) post processing in higher level computing system (in the PC). Preprocessing can be done in highly parallel accelerators that are mapped to reconfigurable hardware. The core of an accelerator is a sorting/searching network that is implemented either in an FPGA or in a programmable system-on-chip (such as Zynq devices). Data is transmitted to a PC through a high-bandwidth PCI-express bus. The paper suggests novel solutions for sorting/searching networks that enable the number of data items that can be handled to be significantly increased compared to the best known alternatives, maintaining a very high processing speed that is either similar to, or higher than in the best known alternatives. Preprocessing can also include supplementary tasks, such as extracting the minimum/maximum sorted subsets, finding the most frequently occurring items, and filtering the data. A higher level computing system executes final operations, such as merging the blocks produced by the sorting networks, implementing higher level algorithms that use the results of preprocessing, statistical manipulation, analysis of existing and acquired sets, data mining. It is shown through numerous experiments that the proposed solutions are very effective and enable a more diverse range of problems to be solved with better performance.", "prism:coverDate": "2016-02-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84957052837", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Skliarov", "ce:indexed-name": "Skliarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Skliarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84957052837"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84957052837&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84957052837&origin=inward"}], "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "source-id": "12000154489", "citedby-count": "7", "prism:volume": "12", "subtype": "ar", "prism:pageRange": "139-160", "dc:title": "High-performance information processing in distributed computing systems", "prism:endingPage": "160", "openaccess": null, "openaccessFlag": null, "prism:issn": "13494198", "prism:startingPage": "139", "dc:identifier": "SCOPUS_ID:84957052837", "dc:publisher": "ICIC Internationaloffice@ijicic.org"}, "idxterms": {"mainterm": [{"$": "Biological applications", "@weight": "b", "@candidate": "n"}, {"$": "Distributed computing systems", "@weight": "b", "@candidate": "n"}, {"$": "High performance computing systems", "@weight": "b", "@candidate": "n"}, {"$": "Highly parallels", "@weight": "b", "@candidate": "n"}, {"$": "PCI Express bus", "@weight": "b", "@candidate": "n"}, {"$": "Programmable system on chips", "@weight": "b", "@candidate": "n"}, {"$": "Searching", "@weight": "b", "@candidate": "n"}, {"$": "Systems on chips", "@weight": "b", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "High-performance computing systems"}, {"@_fa": "true", "$": "Information processing"}, {"@_fa": "true", "$": "Merging"}, {"@_fa": "true", "$": "PCI-express bus"}, {"@_fa": "true", "$": "Programmable systemson-chip"}, {"@_fa": "true", "$": "Reconfigurable hardware"}, {"@_fa": "true", "$": "Searching"}, {"@_fa": "true", "$": "Sorting"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Skliarov", "ce:indexed-name": "Skliarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Skliarov V."}, {"ce:given-name": "Artjom", "preferred-name": {"ce:given-name": "Artjom", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "2", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}