{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680274738211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680274738212 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 12:28:58 2023 " "Processing started: Fri Mar 31 12:28:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680274738212 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1680274738212 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1680274738212 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1680274738813 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1680274738813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 4 2 " "Found 4 design units, including 2 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TopLevelTest-rtl " "Found design unit 2: TopLevelTest-rtl" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 184 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749908 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749908 ""} { "Info" "ISGN_ENTITY_NAME" "2 TopLevelTest " "Found entity 2: TopLevelTest" {  } { { "TopLevel.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680274749908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4-rtl " "Found design unit 1: Counter4-rtl" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749911 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter4Test-rtl " "Found design unit 2: Counter4Test-rtl" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749911 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4 " "Found entity 1: Counter4" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749911 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter4Test " "Found entity 2: Counter4Test" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680274749911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter26.vhd 4 2 " "Found 4 design units, including 2 entities, in source file counter26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter26-rtl " "Found design unit 1: Counter26-rtl" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter26Test-rtl " "Found design unit 2: Counter26Test-rtl" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter26 " "Found entity 1: Counter26" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749913 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter26Test " "Found entity 2: Counter26Test" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680274749913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder7.vhd 4 2 " "Found 4 design units, including 2 entities, in source file segmentdecoder7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDecoder7-rtl " "Found design unit 1: SegmentDecoder7-rtl" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749916 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SegmentDecoder7Test-rtl " "Found design unit 2: SegmentDecoder7Test-rtl" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749916 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDecoder7 " "Found entity 1: SegmentDecoder7" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749916 ""} { "Info" "ISGN_ENTITY_NAME" "2 SegmentDecoder7Test " "Found entity 2: SegmentDecoder7Test" {  } { { "SegmentDecoder7.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/SegmentDecoder7.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680274749916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1680274749916 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1680274749955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter4 Counter4:SecondsR " "Elaborating entity \"Counter4\" for hierarchy \"Counter4:SecondsR\"" {  } { { "TopLevel.vhd" "SecondsR" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680274749990 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadInput Counter4.vhd(30) " "VHDL Process Statement warning at Counter4.vhd(30): signal \"LoadInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter4.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter4.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680274749991 "|TopLevel|Counter4:SecondsR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter26 Counter26:OneSecCounter " "Elaborating entity \"Counter26\" for hierarchy \"Counter26:OneSecCounter\"" {  } { { "TopLevel.vhd" "OneSecCounter" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680274749993 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LoadInput Counter26.vhd(30) " "VHDL Process Statement warning at Counter26.vhd(30): signal \"LoadInput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Counter26.vhd" "" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/Counter26.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1680274749995 "|TopLevel|Counter26:OneSecCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder7 SegmentDecoder7:SevenSegment0 " "Elaborating entity \"SegmentDecoder7\" for hierarchy \"SegmentDecoder7:SevenSegment0\"" {  } { { "TopLevel.vhd" "SevenSegment0" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1680274749996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680274750189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 12:29:10 2023 " "Processing ended: Fri Mar 31 12:29:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680274750189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680274750189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680274750189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680274750189 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1680274750847 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680274751488 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680274751488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 12:29:11 2023 " "Processing started: Fri Mar 31 12:29:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680274751488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1680274751488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim TopLevel TopLevel " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim TopLevel TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1680274751488 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim TopLevel TopLevel " "Quartus(args): --rtl_sim TopLevel TopLevel" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1680274751488 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1680274751761 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1680274751921 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1680274751922 ""}
{ "Warning" "0" "" "Warning: File TopLevel_run_msim_rtl_vhdl.do already exists - backing up current file as TopLevel_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File TopLevel_run_msim_rtl_vhdl.do already exists - backing up current file as TopLevel_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1680274752049 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/simulation/modelsim/TopLevel_run_msim_rtl_vhdl.do" {  } { { "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/simulation/modelsim/TopLevel_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/simulation/modelsim/TopLevel_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/simulation/modelsim/TopLevel_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1680274752086 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1680274752088 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1680274752096 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1680274752096 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel_nativelink_simulation.rpt" {  } { { "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel_nativelink_simulation.rpt" "0" { Text "C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/colem/Documents/VHDL-Projects/FPGADigitalClock/TopLevel_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1680274752097 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1680274752097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680274752099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 12:29:12 2023 " "Processing ended: Fri Mar 31 12:29:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680274752099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680274752099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680274752099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1680274752099 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1680274810153 ""}
