{"Source Block": ["verilog-ethernet/rtl/axis_adapter.v@105:130@HdlStmProcess", "// data width and keep width per segment\nparameter SEGMENT_DATA_WIDTH = DATA_WIDTH / SEGMENT_COUNT;\nparameter SEGMENT_KEEP_WIDTH = KEEP_WIDTH / SEGMENT_COUNT;\n\n// bus width assertions\ninitial begin\n    if (S_DATA_WORD_SIZE * S_KEEP_WIDTH_INT != S_DATA_WIDTH) begin\n        $error(\"Error: input data width not evenly divisble\");\n        $finish;\n    end\n\n    if (M_DATA_WORD_SIZE * M_KEEP_WIDTH_INT != M_DATA_WIDTH) begin\n        $error(\"Error: output data width not evenly divisble\");\n        $finish;\n    end\n\n    if (S_DATA_WORD_SIZE != M_DATA_WORD_SIZE) begin\n        $error(\"Error: word size mismatch\");\n        $finish;\n    end\nend\n\n// state register\nlocalparam [2:0]\n    STATE_IDLE = 3'd0,\n    STATE_TRANSFER_IN = 3'd1,\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[112, "        $error(\"Error: input data width not evenly divisble\");\n"], [117, "        $error(\"Error: output data width not evenly divisble\");\n"], [122, "        $error(\"Error: word size mismatch\");\n"]], "Add": [[112, "        $error(\"Error: input data width not evenly divisble (instance %m)\");\n"], [117, "        $error(\"Error: output data width not evenly divisble (instance %m)\");\n"], [122, "        $error(\"Error: word size mismatch (instance %m)\");\n"]]}}