# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts"
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi"
# 1 "arch/arm64/boot/dts/exynos/exynos9810-rmem.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-rmem.dtsi"
# 1 "arch/arm64/boot/dts/exynos/../../../../../include/generated/autoconf.h" 1
# 13 "arch/arm64/boot/dts/exynos/exynos9810-rmem.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/soc/samsung/exynos-ss-table.h" 1
# 14 "arch/arm64/boot/dts/exynos/exynos9810-rmem.dtsi" 2

/ {
 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  abox_rmem: abox_rmem@0xEA800000 {
   compatible = "exynos,abox_rmem";
   reg = <0x0 0xFB200000 0x2800000>;
  };

  modem_if {
   compatible = "exynos,modem_if";
   reg = <0x0 0xF0000000 0x9200000>;
  };

  cp_ram_logging {
   compatible = "exynos,cp_ram_logging";
   reg = <0x0 0xF9200000 0x2000000>;
  };

  sec_debug_magic {
   compatible = "exynos,sec_debug_magic";
   reg = <0x0 0x80000000 0x1000>;
  };


  rkp_region: rkp_region@0xAF800000 {
   compatible = "removed-dma-pool";
   reg = <0x0 0xAF800000 0x1800000>;
  };


  tima_mem: tima_region@0xB8000000 {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0xB8000000 0x200000>;
  };

  seclog_mem {
   compatible = "exynos,seclog";
   reg = <0x0 0xC0000000 0x80000>;
  };

  video_stream {
   compatible = "exynos8890-ion,vstream";
   ion,secure;
   ion,reusable;
   size = <0x6C00000>;
   alloc-ranges = <0x0 0x40000000 0xB0000000>;
   alignment = <0x0 0x00400000>;
   id = <3>;
   compat-id = <25 31>;
  };

  crypto {
   compatible = "exynos8890-ion,crypto";
   ion,reusable;
   size = <0x1800000>;
   alignment = <0x0 0x00400000>;
   id = <1>;
  };

  secure_camera {
   compatible = "exynos8890-ion,secure_camera";
   ion,untouchable;
   reg = <0x0 0xE1900000 0x1E00000>;
   id = <11>;
  };

  exynos_ss {
   compatible = "exynos,exynos_ss";
   reg = <0x0 0xFDA00000 ((2 * 0x00100000) + (4 * 0x00100000) + (2 * 0x00100000) + (0) + (10 * 0x00100000) + (1 * 0x00100000) + (2 * 0x00100000) + (8 * 0x00100000) + 0x00100000)>;
   #address-cells = <2>;
   #size-cells = <1>;



   header {
    compatible = "exynos_ss,header";
    reg = <0 (0xFDA00000 + 0) 0x00010000>;
   };
   log_kernel {
    compatible = "exynos_ss,log_kernel";
    reg = <0 (0xFDA00000 + (0 + 0x00010000)) (2 * 0x00100000)>;
   };
   log_platform {
    compatible = "exynos_ss,log_platform";
    reg = <0 (0xFDA00000 + ((0 + 0x00010000) + (2 * 0x00100000))) (4 * 0x00100000)>;
   };
   log_sfr {
    compatible = "exynos_ss,log_sfr";
    reg = <0 (0xFDA00000 + (((0 + 0x00010000) + (2 * 0x00100000)) + (4 * 0x00100000))) (2 * 0x00100000)>;
   };
   log_cachedump {
    compatible = "exynos_ss,log_cachedump";
    reg = <0 (0xFDA00000 + (((((0 + 0x00010000) + (2 * 0x00100000)) + (4 * 0x00100000)) + (2 * 0x00100000)) + (0))) (10 * 0x00100000)>;
   };
   log_etm {
    compatible = "exynos_ss,log_etm";
    reg = <0 (0xFDA00000 + ((((((0 + 0x00010000) + (2 * 0x00100000)) + (4 * 0x00100000)) + (2 * 0x00100000)) + (0)) + (10 * 0x00100000))) (1 * 0x00100000)>;
   };
   log_pstore {
    compatible = "exynos_ss,log_pstore";
    reg = <0 (0xFDA00000 + (((((((0 + 0x00010000) + (2 * 0x00100000)) + (4 * 0x00100000)) + (2 * 0x00100000)) + (0)) + (10 * 0x00100000)) + (1 * 0x00100000))) (2 * 0x00100000)>;
   };
   log_kevents {
    compatible = "exynos_ss,log_kevents";
    reg = <0 (0xFDA00000 + ((((((((0 + 0x00010000) + (2 * 0x00100000)) + (4 * 0x00100000)) + (2 * 0x00100000)) + (0)) + (10 * 0x00100000)) + (1 * 0x00100000)) + (2 * 0x00100000))) (8 * 0x00100000)>;
   };
  };

  fimc_is_lib {
   compatible = "exynos,fimc_is_lib";
   reg = <0x0 0xFF800000 0x800000>;
   kernel_virt = <0xffffff80 0xfa000000>;
  };
 };
};
# 13 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-rmem_star1.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-rmem_star1.dtsi"
&reserved_memory {
 camera {
  compatible = "exynos8890-ion,camera";
  size = <0xE400000>;
  alloc-ranges = <0x0 0x40000000 0xC0000000>;
  id = <10>;
 };
};
# 14 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 1
# 16 "arch/arm64/boot/dts/exynos/exynos9810.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/exynos9810.h" 1
# 17 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/exynos9810.h" 1
# 16 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/exynos9810.h"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "./arch/arm64/boot/dts/include/dt-bindings/interrupt-controller/exynos9810.h" 2
# 18 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/sysmmu/sysmmu.h" 1
# 19 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/soc/samsung/exynos9810.h" 1
# 20 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/thermal/thermal.h" 1
# 21 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/camera/fimc_is.h" 1
# 22 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/pci/pci.h" 1
# 23 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-pinctrl.dtsi" 1
# 15 "arch/arm64/boot/dts/exynos/exynos9810-pinctrl.dtsi"
/ {

 pinctrl@14050000 {
  gpa0: gpa0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 36 0>, <0 37 0>, <0 38 0>, <0 39 0>,
         <0 40 0>, <0 41 0>, <0 42 0>, <0 43 0>;
  };

  gpa1: gpa1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 44 0>, <0 45 0>, <0 46 0>, <0 47 0>,
         <0 48 0>, <0 49 0>, <0 50 0>, <0 51 0>;
  };

  gpa2: gpa2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 52 0>, <0 53 0>, <0 54 0>, <0 55 0>,
         <0 56 0>, <0 57 0>, <0 58 0>, <0 59 0>;
  };

  gpa3: gpa3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 60 0>, <0 61 0>, <0 62 0>, <0 63 0>,
         <0 64 0>, <0 65 0>, <0 66 0>, <0 67 0>;
  };

  gpq0: gpq0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpa4: gpa4 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 446 0>, <0 447 0>;
  };

  pcie_wake: pcie_wake {
   samsung,pins = "gpa3-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
  };

  wlan_host_wake: wlan_host_wake{
   samsung,pins = "gpa0-7";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <1>;
  };

   speedy_bus: speedy-bus {
   samsung,pins = "gpq0-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  uart1_bus_single: uart1-bus {
   samsung,pins = "gpq0-3", "gpq0-2", "gpq0-1", "gpq0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart1_bus_rts: uart1-bus-rts {
   samsung,pins = "gpq0-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <1>;
  };

  dwmmc2_cd_ext_irq: dwmmc2_cd_ext_irq {
   samsung,pins = "gpa1-5";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };


 pinctrl@17C60000 {
  gpb0: gpb0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpb1: gpb1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpb2: gpb2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  aud_codec_mclk: aud-codec-mclk {
   samsung,pins = "gpb0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_codec_mclk_idle: aud-codec-mclk-idle {
   samsung,pins = "gpb0-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_i2s0_bus: aud-i2s0-bus {
   samsung,pins = "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_i2s0_idle: aud-i2s0-idle {
   samsung,pins = "gpb0-1", "gpb0-2", "gpb0-3", "gpb0-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_i2s1_bus: aud-i2s1-bus {
   samsung,pins = "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_i2s1_idle: aud-i2s1-idle {
   samsung,pins = "gpb1-0", "gpb1-1", "gpb1-2", "gpb1-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_i2s2_bus: aud-i2s2-bus {
   samsung,pins = "gpb1-4", "gpb1-5", "gpb1-6", "gpb1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_i2s2_idle: aud-i2s2-idle {
   samsung,pins = "gpb1-4", "gpb1-5", "gpb1-6", "gpb1-7";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_dsd_bus: aud-dsd-bus {
   samsung,pins = "gpb1-4", "gpb1-5", "gpb1-6";
   samsung,pin-function = <3>;
   samsung,pin-pud = <1>;
  };

  aud_dsd_idle: aud-dsd-idle {
   samsung,pins = "gpb1-4", "gpb1-5", "gpb1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_i2s3_bus: aud-i2s3_bus {
   samsung,pins = "gpb2-0", "gpb2-1", "gpb2-2", "gpb2-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_i2s3_idle: aud-i2s3-idle {
   samsung,pins = "gpb2-0", "gpb2-1", "gpb2-2", "gpb2-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };
 };


 pinctrl@13A80000 {
  gph0: gph0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gph1: gph1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };


  hsi2c42_bus: hsi2c42-bus {
   samsung,pins = "gph0-0", "gph0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c43_bus: hsi2c43-bus {
   samsung,pins = "gph0-2", "gph0-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c44_bus: hsi2c44-bus {
   samsung,pins = "gph0-4", "gph0-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c45_bus: hsi2c45-bus {
   samsung,pins = "gph0-6", "gph0-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  uart21_bus_single: uart21-bus {
   samsung,pins = "gph0-0", "gph0-1", "gph0-2", "gph-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart22_bus_single: uart22-bus {
   samsung,pins = "gph0-4", "gph0-5", "gph0-6", "gph-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  spi20_bus: spi20-bus {
   samsung,pins = "gph0-0", "gph0-1", "gph0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi20_cs: spi20-cs {
   samsung,pins = "gph0-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi20_cs_func: spi20-cs-func {
   samsung,pins = "gph0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi21_bus: spi21-bus {
   samsung,pins = "gph0-4", "gph0-5", "gph0-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi21_cs: spi21-cs {
   samsung,pins = "gph0-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi21_cs_func: spi21-cs-func {
   samsung,pins = "gph0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };


 pinctrl@14220000 {
  gpm0: gpm0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 9 0>;
  };

  gpm1: gpm1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 10 0>;
  };

  gpm2: gpm2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 11 0>;
  };

  gpm3: gpm3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 12 0>;
  };

  gpm4: gpm4 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 13 0>;
  };

  gpm5: gpm5 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 14 0>;
  };

  gpm6: gpm6 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 15 0>;
  };

  gpm7: gpm7 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 16 0>;
  };

  gpm10: gpm10 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 17 0>;
  };

  gpm11: gpm11 {
   gpio-controller;
   #gpio-cells = <2>;


   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 18 0>;
  };

  gpm12: gpm12 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 19 0>;
  };

  gpm13: gpm13 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 20 0>;
  };

  gpm14: gpm14 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 21 0>;
  };

  gpm15: gpm15 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 22 0>;
  };

  gpm16: gpm16 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 23 0>;
  };

  gpm17: gpm17 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 24 0>;
  };

  gpm40: gpm40 {
   gpio-controller;
   #gpio-cells = <2>;


   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 25 0>;
  };

  gpm41: gpm41 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 26 0>;
  };

  gpm42: gpm42 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 27 0>;
  };

  gpm43: gpm43 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 28 0>;
  };


  hsi2c34_bus: hsi2c34-bus {
   samsung,pins = "gpm0-0", "gpm1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c35_bus: hsi2c35-bus {
   samsung,pins = "gpm2-0", "gpm3-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c36_bus: hsi2c36-bus {
   samsung,pins = "gpm4-0", "gpm5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c37_bus: hsi2c37-bus {
   samsung,pins = "gpm6-0", "gpm7-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c38_bus: hsi2c38-bus {
   samsung,pins = "gpm10-0", "gpm11-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c39_bus: hsi2c39-bus {
   samsung,pins = "gpm12-0", "gpm13-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c40_bus: hsi2c40-bus {
   samsung,pins = "gpm14-0", "gpm15-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c41_bus: hsi2c41-bus {
   samsung,pins = "gpm16-0", "gpm17-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  spi16_bus: spi16-bus {
   samsung,pins = "gpm0-0", "gpm1-0", "gpm2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi16_cs: spi16-cs {
   samsung,pins = "gpm3-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi16_cs_func: spi16-cs-func {
   samsung,pins = "gpm3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi17_bus: spi17-bus {
   samsung,pins = "gpm4-0", "gpm5-0", "gpm6-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi17_cs: spi17-cs {
   samsung,pins = "gpm7-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi17_cs_func: spi17-cs-func {
   samsung,pins = "gpm7-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi18_bus: spi18-bus {
   samsung,pins = "gpm10-0", "gpm11-0", "gpm12-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi18_cs: spi18-cs {
   samsung,pins = "gpm13-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi18_cs_func: spi18-cs-func {
   samsung,pins = "gpm13-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi19_bus: spi19-bus {
   samsung,pins = "gpm14-0", "gpm15-0", "gpm16-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi19_cs: spi19-cs {
   samsung,pins = "gpm17-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi19_cs_func: spi19-cs-func {
   samsung,pins = "gpm17-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  uart17_bus_single: uart17-bus {
   samsung,pins = "gpm0-0", "gpm1-0", "gpm2-0", "gpm3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart18_bus_single: uart18-bus {
   samsung,pins = "gpm4-0", "gpm5-0", "gpm6-0", "gpm7-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart19_bus_single: uart19-bus {
   samsung,pins = "gpm10-0", "gpm11-0", "gpm12-0", "gpm13-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart20_bus_single: uart20-bus {
   samsung,pins = "gpm14-0", "gpm15-0", "gpm16-0", "gpm17-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };
 };


 pinctrl@11050000 {
  gpf0: gpf0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ufs_rst_n: ufs-rst-n {
   samsung,pins = "gpf0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  ufs_refclk_out: ufs-refclk-out {
   samsung,pins = "gpf0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };
 };


 pinctrl@11430000 {
  gpf1: gpf1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
  gpf2: gpf2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sd2_clk: sd2-clk {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <4>;
  };

  sd2_cmd: sd2-cmd {
   samsung,pins = "gpf1-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <4>;
  };

  sd2_bus1: sd2-bus-width1 {
   samsung,pins = "gpf1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <4>;
  };

  sd2_bus4: sd2-bus-width4 {
   samsung,pins = "gpf1-3", "gpf1-4", "gpf1-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <4>;
  };

  sd2_clk_fast_slew_rate_1x: sd2-clk_fast_slew_rate_1x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  sd2_clk_fast_slew_rate_1_5x: sd2-clk_fast_slew_rate_1_5x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  sd2_clk_fast_slew_rate_2x: sd2-clk_fast_slew_rate_2x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  sd2_clk_fast_slew_rate_2_5x: sd2-clk_fast_slew_rate_2_5x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  sd2_clk_fast_slew_rate_3x: sd2-clk_fast_slew_rate_3x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <4>;
  };

  sd2_clk_fast_slew_rate_4x: sd2-clk_fast_slew_rate_4x {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <5>;
  };

  pcie0_clkreq: pcie0_clkreq {
   samsung,pins = "gpf2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
  };

  pcie0_clkreq_output: pcie0_clkreq_output {
   samsung,pins = "gpf2-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
   samsung,pin-val = <1>;
  };

  pcie0_perst: pcie0_perst {
   samsung,pins = "gpf2-2";
   samsung,pin-function = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };

  pcie1_clkreq: pcie1_clkreq {
   samsung,pins = "gpf2-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
  };

  pcie1_perst: pcie1_perst {
   samsung,pins = "gpf2-5";
   samsung,pin-function = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };

 };


 pinctrl@10430000 {
  gpp0: gpp0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpp1: gpp1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpp2: gpp2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpp3: gpp3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpg0: gpg0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpg1: gpg1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpg2: gpg2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };


  uart0_bus: uart0-bus {
   samsung,pins = "gpp3-2", "gpp3-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
  };


  hsi2c4_bus: hsi2c4-bus {
   samsung,pins = "gpp0-0", "gpp0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c5_bus: hsi2c5-bus {
   samsung,pins = "gpp0-2", "gpp0-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c6_bus: hsi2c6-bus {
   samsung,pins = "gpp0-4", "gpp0-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c7_bus: hsi2c7-bus {
   samsung,pins = "gpp0-6", "gpp0-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c8_bus: hsi2c8-bus {
   samsung,pins = "gpp1-0", "gpp1-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c9_bus: hsi2c9-bus {
   samsung,pins = "gpp1-2", "gpp1-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c10_bus: hsi2c10-bus {
   samsung,pins = "gpp1-4", "gpp1-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c11_bus: hsi2c11-bus {
   samsung,pins = "gpp1-6", "gpp1-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c12_bus: hsi2c12-bus {
   samsung,pins = "gpp2-0", "gpp2-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c13_bus: hsi2c13-bus {
   samsung,pins = "gpp2-2", "gpp1-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c14_bus: hsi2c14-bus {
   samsung,pins = "gpp2-4", "gpp2-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c15_bus: hsi2c15-bus {
   samsung,pins = "gpp2-6", "gpp2-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  smpl_warn: smpl_warn {
   samsung,pins = "gpg0-3";
   samsung,pin-function = <15>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c28_bus: hsi2c28-bus {
   samsung,pins = "gpg0-4", "gpg0-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c29_bus: hsi2c29-bus {
   samsung,pins = "gpg0-6", "gpg0-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c30_bus: hsi2c30-bus {
   samsung,pins = "gpg1-0", "gpg1-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c31_bus: hsi2c31-bus {
   samsung,pins = "gpg1-2", "gpg1-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c32_bus: hsi2c32-bus {
   samsung,pins = "gpg1-4", "gpg1-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c33_bus: hsi2c33-bus {
   samsung,pins = "gpg1-6", "gpg1-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  spi1_bus: spi1-bus {
   samsung,pins = "gpp0-2", "gpp0-1", "gpp0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi1_cs: spi1-cs {
   samsung,pins = "gpp0-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi1_cs_func: spi1-cs-func {
   samsung,pins = "gpp0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi2_bus: spi2-bus {
   samsung,pins = "gpp0-6", "gpp0-5", "gpp0-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi2_cs: spi2-cs {
   samsung,pins = "gpp0-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi2_cs_func: spi2-cs-func {
   samsung,pins = "gpp0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi3_bus: spi3-bus {
   samsung,pins = "gpp1-2", "gpp1-1", "gpp1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi3_cs: spi3-cs {
   samsung,pins = "gpp1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi3_cs_func: spi3-cs-func {
   samsung,pins = "gpp1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi4_bus: spi4-bus {
   samsung,pins = "gpp1-4", "gpp1-5", "gpp1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi4_cs: spi4-cs {
   samsung,pins = "gpp1-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi4_cs_func: spi4-cs-func {
   samsung,pins = "gpp1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi5_bus: spi5-bus {
   samsung,pins = "gpp2-2", "gpp2-1", "gpp2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi5_cs: spi5-cs {
   samsung,pins = "gpp2-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi5_cs_func: spi5-cs-func {
   samsung,pins = "gpp2-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi6_bus: spi6-bus {
   samsung,pins = "gpp2-6", "gpp2-5", "gpp2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi6_cs: spi6-cs {
   samsung,pins = "gpp2-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi6_cs_func: spi6-cs-func {
   samsung,pins = "gpp2-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi13_bus: spi13-bus {
   samsung,pins = "gpg0-4", "gpg0-5", "gpg0-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi13_cs: spi13-cs {
   samsung,pins = "gpg0-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi13_cs_func: spi13-cs-func {
   samsung,pins = "gpg0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi14_bus: spi14-bus {
   samsung,pins = "gpg1-2", "gpg1-1", "gpg1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi14_cs: spi14-cs {
   samsung,pins = "gpg1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi14_cs_func: spi14-cs-func {
   samsung,pins = "gpg1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi15_bus: spi15-bus {
   samsung,pins = "gpg1-4", "gpg1-5", "gpg1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi15_cs: spi15-cs {
   samsung,pins = "gpg1-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi15_cs_func: spi15-cs-func {
   samsung,pins = "gpg1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  uart2_bus_single: uart2-bus {
   samsung,pins = "gpp0-0", "gpp0-1", "gpp0-2", "gpp0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart3_bus_single: uart3-bus {
   samsung,pins = "gpp0-4", "gpp0-5", "gpp0-6", "gpp0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart4_bus_single: uart4-bus {
   samsung,pins = "gpp1-0", "gpp1-1", "gpp1-2", "gpp1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart5_bus_single: uart5-bus {
   samsung,pins = "gpp1-4", "gpp1-5", "gpp1-6", "gpp1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart6_bus_single: uart6-bus {
   samsung,pins = "gpp2-0", "gpp2-1", "gpp2-2", "gpp2-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart7_bus_single: uart7-bus {
   samsung,pins = "gpp2-4", "gpp2-5", "gpp2-6", "gpp2-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart14_bus_single: uart14-bus {
   samsung,pins = "gpg0-4", "gpg0-5", "gpg0-6", "gpg0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart15_bus_single: uart15-bus {
   samsung,pins = "gpg1-0", "gpg1-1", "gpg1-2", "gpg1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart16_bus_single: uart16-bus {
   samsung,pins = "gpg1-4", "gpg1-5", "gpg1-6", "gpg1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  hrm_irq: hrm-irq {
   samsung,pins = "gpp3-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  hrm_irqsleep: hrm-irqsleep {
   samsung,pins = "gpp3-0";
   samsung,pin-con-pdn = <2>;
   samsung,pin-pud-pdn = <0>;
  };

  hrm_irqidle: hrm-irqidle {
   samsung,pins = "gpp3-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
 };


 pinctrl@10830000 {
  gpp4: gpp4 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpp5: gpp5 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpp6: gpp6 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc0: gpc0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc1: gpc1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpd0: gpd0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpg3: gpg3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  decon_f_te_on: decon_f_te_on {
   samsung,pins = "gpd0-0";
   samsung,pin-function = <0xf>;
  };

  decon_f_te_off: decon_f_te_off {
   samsung,pins = "gpd0-0";
   samsung,pin-function = <0>;
  };


  hsi2c0_bus: hsi2c0-bus {
   samsung,pins = "gpc0-0", "gpc0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  hsi2c0_bus_in: hsi2c0-bus-in {
   samsung,pins = "gpc0-0", "gpc0-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c1_bus: hsi2c1-bus {
   samsung,pins = "gpc0-2", "gpc0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  hsi2c1_bus_in: hsi2c1-bus-in {
   samsung,pins = "gpc0-2", "gpc0-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c2_bus: hsi2c2-bus {
   samsung,pins = "gpc0-4", "gpc0-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  hsi2c2_bus_in: hsi2c2-bus-in {
   samsung,pins = "gpc0-4", "gpc0-5";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c3_bus: hsi2c3-bus {
   samsung,pins = "gpc0-6", "gpc0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  hsi2c3_bus_in: hsi2c3-bus-in {
   samsung,pins = "gpc0-6", "gpc0-7";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c16_bus: hsi2c16-bus {
   samsung,pins = "gpp4-0", "gpp4-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c17_bus: hsi2c17-bus {
   samsung,pins = "gpp4-2", "gpp4-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c18_bus: hsi2c18-bus {
   samsung,pins = "gpp4-4", "gpp4-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c19_bus: hsi2c19-bus {
   samsung,pins = "gpp4-6", "gpp4-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c19_bus_in: hsi2c19-bus-in {
   samsung,pins = "gpp4-6", "gpp4-7";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c20_bus: hsi2c20-bus {
   samsung,pins = "gpp5-0", "gpp5-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c21_bus: hsi2c21-bus {
   samsung,pins = "gpp5-2", "gpp5-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c21_bus_in: hsi2c21-bus-in {
   samsung,pins = "gpp5-2", "gpp5-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c22_bus: hsi2c22-bus {
   samsung,pins = "gpp5-4", "gpp5-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c22_bus_in: hsi2c22-bus-in {
   samsung,pins = "gpp5-4", "gpp5-5";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c23_bus: hsi2c23-bus {
   samsung,pins = "gpp5-6", "gpp5-7";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c24_bus: hsi2c24-bus {
   samsung,pins = "gpp6-0", "gpp6-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c25_bus: hsi2c25-bus {
   samsung,pins = "gpp6-2", "gpp6-3";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c26_bus: hsi2c26-bus {
   samsung,pins = "gpg3-3", "gpg3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  hsi2c27_bus: hsi2c27-bus {
   samsung,pins = "gpg3-5", "gpg3-6";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };


  spi0_bus: spi0-bus {
   samsung,pins = "gpc1-2", "gpc1-1", "gpc1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi0_cs: spi0-cs {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi0_cs_func: spi0-cs-func {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi7_bus: spi7-bus {
   samsung,pins = "gpp4-2", "gpp4-1", "gpp4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi7_cs: spi7-cs {
   samsung,pins = "gpp4-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi7_cs_func: spi7-cs-func {
   samsung,pins = "gpp4-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi8_bus: spi8-bus {
   samsung,pins = "gpp4-6", "gpp4-5", "gpp4-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi8_cs: spi8-cs {
   samsung,pins = "gpp4-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi8_cs_func: spi8-cs-func {
   samsung,pins = "gpp4-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi9_bus: spi9-bus {
   samsung,pins = "gpp5-2", "gpp5-1", "gpp5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi9_cs: spi9-cs {
   samsung,pins = "gpp5-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi9_cs_func: spi9-cs-func {
   samsung,pins = "gpp5-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi10_bus: spi10-bus {
   samsung,pins = "gpp5-6", "gpp5-5", "gpp5-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi10_cs: spi10-cs {
   samsung,pins = "gpp5-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi10_cs_func: spi10-cs-func {
   samsung,pins = "gpp5-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi11_bus: spi11-bus {
   samsung,pins = "gpp6-2", "gpp6-1", "gpp6-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi11_cs: spi11-cs {
   samsung,pins = "gpp6-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi11_cs_func: spi11-cs-func {
   samsung,pins = "gpp6-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  spi12_bus: spi12-bus {
   samsung,pins = "gpg3-5", "gpg3-4", "gpg3-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi12_cs: spi12-cs {
   samsung,pins = "gpg3-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi12_cs_func: spi12-cs-func {
   samsung,pins = "gpg3-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };


  uart8_bus_single: uart8-bus {
   samsung,pins = "gpp4-3", "gpp4-2", "gpp4-1", "gpp4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart9_bus_single: uart9-bus {
   samsung,pins = "gpp4-4", "gpp4-5", "gpp4-6", "gpp4-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart10_bus_single: uart10-bus {
   samsung,pins = "gpp5-3", "gpp5-2", "gpp5-1", "gpp5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart11_bus_single: uart11-bus {
   samsung,pins = "gpp5-4", "gpp5-5", "gpp5-6", "gpp5-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart12_bus_single: uart12-bus {
   samsung,pins = "gpp6-3", "gpp6-2", "gpp6-1", "gpp6-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };


  uart13_bus_single: uart13-bus {
   samsung,pins = "gpg3-3", "gpg3-4", "gpg3-5", "gpg3-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  fimc_is_mclk0_in: fimc_is_mclk0_in {
   samsung,pins = "gpc1-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk1_in: fimc_is_mclk1_in {
   samsung,pins = "gpc1-5";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk2_in: fimc_is_mclk2_in {
   samsung,pins = "gpc1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk3_in: fimc_is_mclk3_in {
   samsung,pins = "gpc1-7";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  fimc_is_mclk0_out: fimc_is_mclk0_out {
   samsung,pins = "gpc1-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk1_out: fimc_is_mclk1_out {
   samsung,pins = "gpc1-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk2_out: fimc_is_mclk2_out {
   samsung,pins = "gpc1-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk3_out: fimc_is_mclk3_out {
   samsung,pins = "gpc1-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };

  fimc_is_mclk0_fn: fimc_is_mclk0_fn {
   samsung,pins = "gpc1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk1_fn: fimc_is_mclk1_fn {
   samsung,pins = "gpc1-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_mclk2_fn: fimc_is_mclk2_fn {
   samsung,pins = "gpc1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk3_fn: fimc_is_mclk3_fn {
   samsung,pins = "gpc1-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  fimc_is_spi_pin0_out: fimc-is-spi-pin0-out {
   samsung,pins = "gpc1-2", "gpc1-1", "gpc1-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_pin0_fn: fimc-is-spi-pin0-fn {
   samsung,pins = "gpc1-2", "gpc1-1", "gpc1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn0_out: fimc-is-spi-ssn0-out {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn0_fn: fimc-is-spi-ssn0-fn {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_spi_ssn0_inpd: fimc-is-spi-ssn0-inpd {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  fimc_is_spi_ssn0_inpu: fimc-is-spi-ssn0-inpu {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };


 pinctrl@13880000 {
  gpt0: gpt0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  dmic_bus_clk: dmic-bus-clk {
   samsung,pins = "gpt0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   sung,pin-con-pdn = <2>;
  };

  amic_bus_clk: amic-bus-clk {
   samsung,pins = "gpt0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  mic_bus_clk_idle: mic-bus-clk-idle {
   samsung,pins = "gpt0-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  dmic_pdm: dmic-pdm {
   samsung,pins = "gpt0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-con-pdn = <2>;
  };

  dmic_pdm_idle: dmic-pdm-idle {
   samsung,pins = "gpt0-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   sung,pin-con-pdn = <2>;
  };

  amic_pdm: amic-pdm {
   samsung,pins = "gpt0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  amic_pdm_idle: amic-pdm-idle {
   samsung,pins = "gpt0-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };
 };
};
# 24 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/ufs/ufs.h" 1
# 25 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-pm-domains.dtsi" 1
# 15 "arch/arm64/boot/dts/exynos/exynos9810-pm-domains.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/exynos-power.h" 1
# 16 "arch/arm64/boot/dts/exynos/exynos9810-pm-domains.dtsi" 2

/ {
 pd_aud: pd-aud@14064000 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064000 0x20>;
  cal_id = <0xB1380000>;
  need_smc = <0x17C10204>;
  status = "okay";
  power-down-ok = <0x1>;
 };

 pd_dcf: pd-dcf@14064008 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064008 0x20>;
  cal_id = <0xB1380001>;
  need_smc = <0x16A10204>;
  status = "okay";
 };

 pd_dcpost: pd-dcpost@14064010 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064010 0x20>;
  cal_id = <0xB1380002>;
  need_smc = <0x16B10204>;
  status = "okay";
  parent = <&pd_dcf>;
 };

 pd_dcrd: pd-dcrd@14064018 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064018 0x20>;
  cal_id = <0xB1380003>;
  need_smc = <0x16810204>;
  status = "okay";
 };

 pd_dpu: pd-dpu@14064020 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064020 0x20>;
  cal_id = <0xB1380004>;
  need_smc = <0x16010204>;
  status = "okay";
 };

 pd_dspm: pd-dspm@14064028 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064028 0x20>;
  cal_id = <0xB1380005>;
  need_smc = <0x16C10204>;
  status = "okay";
 };

 pd_dsps: pd-dsps@14064030 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064030 0x20>;
  cal_id = <0xB1380006>;
  need_smc = <0x16F10204>;
  status = "okay";
  parent = <&pd_dspm>;
 };

 pd_g2d: pd-g2d@14064038 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064038 0x20>;
  cal_id = <0xB1380007>;
  need_smc = <0x17610204>;
  status = "okay";
 };

 pd_embedded_g3d: pd-embedded_g3d@14064040 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064040 0x20>;
  cal_id = <0xB1380008>;
  need_smc = <0x17410204>;
  status = "okay";
 };

 pd_isppre: pd-isppre@14064048 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064048 0x20>;
  cal_id = <0xB1380009>;
  need_smc = <0x16210204>;
  status = "okay";
  parent = <&pd_dpu>;
 };

 pd_isphq: pd-isphq@14064050 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064050 0x20>;
  cal_id = <0xB138000A>;
  need_smc = <0x16610204>;
  status = "okay";
  parent = <&pd_isppre>;
 };

 pd_isplp: pd-isplp@14064058 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064058 0x20>;
  cal_id = <0xB138000B>;
  need_smc = <0x16410204>;
  status = "okay";
  parent = <&pd_isphq>;
 };

 pd_iva: pd-iva@14064060 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064060 0x20>;
  cal_id = <0xB138000C>;
  need_smc = <0x17010204>;
  status = "okay";
 };

 pd_mfc: pd-mfc@14064068 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064068 0x20>;
  cal_id = <0xB138000D>;
  need_smc = <0x17810204>;
  status = "okay";
 };

 pd_vts: pd-vts@14064070 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x14064070 0x20>;
  cal_id = <0xB138000E>;
  status = "okay";
  need_smc = <0x13810204>;
  power-down-ok = <0x2>;
 };

 dbgdev-pd-aud {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_aud>;
 };

 dbgdev-pd-dcf {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dcf>;
 };

 dbgdev-pd-dcpost {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dcpost>;
 };

 dbgdev-pd-dcrd {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dcrd>;
 };

 dbgdev-pd-dpu {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dpu>;
 };

 dbgdev-pd-dspm {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dspm>;
 };

 dbgdev-pd-dsps {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dsps>;
 };

 dbgdev-pd-g2d {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_g2d>;
 };

 dbgdev-pd-embedded_g3d {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_embedded_g3d>;
 };

 dbgdev-pd-isppre {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_isppre>;
 };

 dbgdev-pd-isphq {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_isphq>;
 };

 dbgdev-pd-isplp {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_isplp>;
 };

 dbgdev-pd-iva {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_iva>;
 };

 dbgdev-pd-mfc {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_mfc>;
 };

 dbgdev-pd-vts {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_vts>;
 };
};
# 26 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-etm.dtsi" 1
# 18 "arch/arm64/boot/dts/exynos/exynos9810-etm.dtsi"
/ {

 etm@1e840000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x0bbd05>;
  reg = <0 0x1e840000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu0>;
  port {
   etm0_out_port: endpoint {
    remote-endpoint = <&funnel1_in_port0>;
   };
  };
 };

 etm@1e940000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x0bbd05>;
  reg = <0 0x1e940000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu1>;
  port {
   etm1_out_port: endpoint {
    remote-endpoint = <&funnel1_in_port1>;
   };
  };
 };

 etm@1ea40000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x0bbd05>;
  reg = <0 0x1ea40000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu2>;
  port {
   etm2_out_port: endpoint {
    remote-endpoint = <&funnel1_in_port2>;
   };
  };
 };

 etm@1eb40000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x0bbd05>;
  reg = <0 0x1eb40000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu3>;
  port {
   etm3_out_port: endpoint {
    remote-endpoint = <&funnel1_in_port3>;
   };
  };
 };


 etm@1e440000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x000ce002>;
  reg = <0 0x1e440000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu4>;
  port {
   etm4_out_port: endpoint {
    remote-endpoint = <&funnel0_in_port0>;
   };
  };
 };

 etm@1e540000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x000ce002>;
  reg = <0 0x1e540000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu5>;
  port {
   etm5_out_port: endpoint {
    remote-endpoint = <&funnel0_in_port1>;
   };
  };
 };

 etm@1e640000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x000ce002>;
  reg = <0 0x1e640000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu6>;
  port {
   etm6_out_port: endpoint {
    remote-endpoint = <&funnel0_in_port2>;
   };
  };
 };

 etm@1e740000 {
  compatible = "arm,coresight-etm4x", "arm,primecell";
  arm,primecell-periphid = <0x000ce002>;
  reg = <0 0x1e740000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  cpu = <&cpu7>;
  port {
   etm7_out_port: endpoint {
    remote-endpoint = <&funnel0_in_port3>;
   };
  };
 };


 etf0@1e004000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  arm,primecell-periphid = <0x001bb961>;
  reg = <0 0x1e004000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    etf0_in_port: endpoint@0 {
     slave-mode;
     remote-endpoint = <&funnel0_out_port0>;
    };
   };

   port@1 {
    reg = <0>;
    etf0_out_port: endpoint@0 {
     remote-endpoint = <&funnelm_in_port0>;
    };
   };
  };
 };


 etf1@1e005000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  arm,primecell-periphid = <0x001bb961>;
  reg = <0 0x1e005000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    etf1_in_port: endpoint@0 {
     slave-mode;
     remote-endpoint = <&funnel1_out_port0>;
    };
   };

   port@1 {
    reg = <0>;
    etf1_out_port: endpoint@0 {
     remote-endpoint = <&funnelm_in_port1>;
    };
   };
  };
 };


 etr@1e00a000 {
  compatible = "arm,coresight-tmc", "arm,primecell";
  arm,primecell-periphid = <0x001bb962>;
  reg = <0 0x1e00a000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  samsung,cs-sfr = <0x1E00c000 0x100>;
  samsung,q-offset = <0x2c>;
  port {
   etr_in_port: endpoint {
    slave-mode;
    remote-endpoint = <&funnelm_out_port0>;
   };
  };
 };



 funnel0@1e007000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  arm,primecell-periphid = <0x001bb908>;
  reg = <0 0x1e007000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel0_out_port0: endpoint {
     remote-endpoint = <&etf0_in_port>;
    };
   };


   port@1 {
    reg = <0>;
    funnel0_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&etm4_out_port>;
    };
   };

   port@2 {
    reg = <1>;
    funnel0_in_port1: endpoint {
     slave-mode;
     remote-endpoint = <&etm5_out_port>;
    };
   };

   port@3 {
    reg = <2>;
    funnel0_in_port2: endpoint {
     slave-mode;
     remote-endpoint = <&etm6_out_port>;
    };
   };

   port@4 {
    reg = <3>;
    funnel0_in_port3: endpoint {
     slave-mode;
     remote-endpoint = <&etm7_out_port>;
    };
   };
  };
 };


 funnel1@1e008000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  arm,primecell-periphid = <0x001bb908>;
  reg = <0 0x1e008000 0x1000>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnel1_out_port0: endpoint {
     remote-endpoint = <&etf1_in_port>;
    };
   };


   port@1 {
    reg = <0>;
    funnel1_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&etm0_out_port>;
    };
   };

   port@2 {
    reg = <1>;
    funnel1_in_port1: endpoint {
     slave-mode;
     remote-endpoint = <&etm1_out_port>;
    };
   };

   port@3 {
    reg = <2>;
    funnel1_in_port2: endpoint {
     slave-mode;
     remote-endpoint = <&etm2_out_port>;
    };
   };

   port@4 {
    reg = <3>;
    funnel1_in_port3: endpoint {
     slave-mode;
     remote-endpoint = <&etm3_out_port>;
    };
   };
  };
 };


 funnelm@1e009000 {
  compatible = "arm,coresight-funnel", "arm,primecell";
  reg = <0 0x1e009000 0x1000>;
  arm,primecell-periphid = <0x001bb908>;
  clocks = <&clock (0 + 1)>;
  clock-names = "apb_pclk";
  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;
    funnelm_out_port0: endpoint {
     remote-endpoint = <&etr_in_port>;
    };
   };


   port@1 {
    reg = <0>;
    funnelm_in_port0: endpoint {
     slave-mode;
     remote-endpoint = <&etf0_out_port>;
    };
   };

   port@2 {
    reg = <1>;
    funnelm_in_port1: endpoint {
     slave-mode;
     remote-endpoint = <&etf1_out_port>;
    };
   };
  };
 };
};
# 27 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-inputbooster.dtsi" 1
/ {
 input_booster {
  status = "okay";
  compatible = "input_booster";
  #address-cells = <1>;
  #size-cells = <0>;

  booster_key@1 {
   input_booster,label = "KEY";
   input_booster,type = <0>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1066000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <500>;
   input_booster,tail_times = <500>;
   input_booster,phase_times = <0>;
  };
  booster_key@2 {
   input_booster,label = "TOUCHKEY";
   input_booster,type = <1>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1066000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <0>;
   input_booster,tail_times = <200>;
   input_booster,phase_times = <0>;
  };
  booster_key@3 {
   input_booster,label = "TOUCH";
   input_booster,type = <2>;

   input_booster,levels = <1 2 3>;



   input_booster,cpu_freqs = <1066000 1066000 858000>;
   input_booster,hmp_boost = <1 1 1>;
   input_booster,kfc_freqs = <832000 832000 832000>;
   input_booster,mif_freqs = <0 0 0>;
   input_booster,int_freqs = <0 0 0>;


   input_booster,head_times = <130 130 0>;
   input_booster,tail_times = <0 0 500>;
   input_booster,phase_times = <0 0 0>;
  };
  booster_key@4 {
   input_booster,label = "MULTITOUCH";
   input_booster,type = <3>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <1000 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@5 {
   input_booster,label = "KEYBOARD";
   input_booster,type = <4>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 1066000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 130>;
   input_booster,tail_times = <0 0>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@6 {
   input_booster,label = "MOUSE";
   input_booster,type = <5>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@7 {
   input_booster,label = "MOUSE WHEEL";
   input_booster,type = <6>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 0>;
   input_booster,hmp_boost = <1 0>;
   input_booster,kfc_freqs = <832000 0>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 0>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@8 {
   input_booster,label = "PEN HOVER";
   input_booster,type = <7>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@9 {
   input_booster,label = "PEN";
   input_booster,type = <8>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1469000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 0>;
   input_booster,tail_times = <0 600>;
  };
  booster_key@10 {
   input_booster,label = "KEY_TWO";
   input_booster,type = <9>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1469000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <700>;
   input_booster,tail_times = <700>;
   input_booster,phase_times = <0>;
  };

 };
};
# 28 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-ess.dtsi" 1
# 16 "arch/arm64/boot/dts/exynos/exynos9810-ess.dtsi"
/ {
 exynos-snapshot {
  compatible = "samsung,exynos-snapshot";
  #address-cells = <1>;
  #size-cells = <1>;

  use_multistage_wdt_irq = <497>;
# 37 "arch/arm64/boot/dts/exynos/exynos9810-ess.dtsi"
 };
};
# 29 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2

/ {
 compatible = "samsung,armv8", "samsung,exynos9810";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <1>;

 aliases {
  pinctrl0 = &pinctrl_0;
  pinctrl1 = &pinctrl_1;
  pinctrl2 = &pinctrl_2;
  pinctrl3 = &pinctrl_3;
  pinctrl4 = &pinctrl_4;
  pinctrl5 = &pinctrl_5;
  pinctrl6 = &pinctrl_6;
  pinctrl7 = &pinctrl_7;
  pinctrl8 = &pinctrl_8;
  mshc2 = &dwmmc_2;
  usi0 = &usi_0;
  usi1 = &usi_0_i2c;
  usi2 = &usi_1;
  usi3 = &usi_1_i2c;
  usi4 = &usi_2;
  usi5 = &usi_2_i2c;
  usi6 = &usi_3;
  usi7 = &usi_3_i2c;
  usi8 = &usi_4;
  usi9 = &usi_4_i2c;
  usi10 = &usi_5;
  usi11 = &usi_5_i2c;
  usi12 = &usi_6;
  usi13 = &usi_6_i2c;
  usi14 = &usi_7;
  usi15 = &usi_7_i2c;
  usi16 = &usi_8;
  usi17 = &usi_8_i2c;
  usi18 = &usi_9;
  usi19 = &usi_9_i2c;
  usi20 = &usi_10;
  usi21 = &usi_10_i2c;
  usi22 = &usi_11;
  usi23 = &usi_11_i2c;
  usi24 = &usi_12;
  usi25 = &usi_12_i2c;
  usi26 = &usi_13;
  usi27 = &usi_13_i2c;
  usi28 = &usi_14;
  usi29 = &usi_14_i2c;
  usi30 = &usi_00_cmgp;
  usi31 = &usi_00_cmgp_i2c;
  usi32 = &usi_01_cmgp;
  usi33 = &usi_01_cmgp_i2c;
  usi34 = &usi_02_cmgp;
  usi35 = &usi_02_cmgp_i2c;
  usi36 = &usi_03_cmgp;
  usi37 = &usi_03_cmgp_i2c;
  usi38 = &usi_00_chub;
  usi39 = &usi_00_chub_i2c;
  usi40 = &usi_01_chub;
  usi41 = &usi_01_chub_i2c;
  hsi2c0 = &hsi2c_0;
  hsi2c1 = &hsi2c_1;
  hsi2c2 = &hsi2c_2;
  hsi2c3 = &hsi2c_3;
  hsi2c4 = &hsi2c_4;
  hsi2c5 = &hsi2c_5;
  hsi2c6 = &hsi2c_6;
  hsi2c7 = &hsi2c_7;
  hsi2c8 = &hsi2c_8;
  hsi2c9 = &hsi2c_9;
  hsi2c10 = &hsi2c_10;
  hsi2c11 = &hsi2c_11;
  hsi2c12 = &hsi2c_12;
  hsi2c13 = &hsi2c_13;
  hsi2c14 = &hsi2c_14;
  hsi2c15 = &hsi2c_15;
  hsi2c16 = &hsi2c_16;
  hsi2c17 = &hsi2c_17;
  hsi2c18 = &hsi2c_18;
  hsi2c19 = &hsi2c_19;
  hsi2c20 = &hsi2c_20;
  hsi2c21 = &hsi2c_21;
  hsi2c22 = &hsi2c_22;
  hsi2c23 = &hsi2c_23;
  hsi2c24 = &hsi2c_24;
  hsi2c25 = &hsi2c_25;
  hsi2c26 = &hsi2c_26;
  hsi2c27 = &hsi2c_27;
  hsi2c28 = &hsi2c_28;
  hsi2c29 = &hsi2c_29;
  hsi2c30 = &hsi2c_30;
  hsi2c31 = &hsi2c_31;
  hsi2c32 = &hsi2c_32;
  hsi2c33 = &hsi2c_33;
  hsi2c34 = &hsi2c_34;
  hsi2c35 = &hsi2c_35;
  hsi2c36 = &hsi2c_36;
  hsi2c37 = &hsi2c_37;
  hsi2c38 = &hsi2c_38;
  hsi2c39 = &hsi2c_39;
  hsi2c40 = &hsi2c_40;
  hsi2c41 = &hsi2c_41;
  hsi2c42 = &hsi2c_42;
  hsi2c43 = &hsi2c_43;
  hsi2c44 = &hsi2c_44;
  hsi2c45 = &hsi2c_45;
  spi0 = &spi_0;
  spi1 = &spi_1;
  spi2 = &spi_2;
  spi3 = &spi_3;
  spi4 = &spi_4;
  spi5 = &spi_5;
  spi6 = &spi_6;
  spi7 = &spi_7;
  spi8 = &spi_8;
  spi9 = &spi_9;
  spi10 = &spi_10;
  spi11 = &spi_11;
  spi12 = &spi_12;
  spi13 = &spi_13;
  spi14 = &spi_14;
  spi15 = &spi_15;
  spi16 = &spi_16;
  spi17 = &spi_17;
  spi18 = &spi_18;
  spi19 = &spi_19;
  spi20 = &spi_20;
  spi21 = &spi_21;
  ecduart = &serial_0;
  uart0 = &serial_0;
  dpp0 = &idma_g0;
  dpp1 = &idma_g1;
  dpp2 = &idma_vg0;
  dpp3 = &idma_vg1;
  dpp4 = &idma_vgf0;
  dpp5 = &idma_vgf1;
  dsim0 = &dsim_0;
  displayport = &displayport;
  decon0 = &decon_f;
  decon2 = &decon_t;
  uart1 = &serial_1;
  uart2 = &serial_2;
  uart3 = &serial_3;
  uart4 = &serial_4;
  uart5 = &serial_5;
  uart6 = &serial_6;
  uart7 = &serial_7;
  uart8 = &serial_8;
  uart9 = &serial_9;
  uart10 = &serial_10;
  uart11 = &serial_11;
  uart12 = &serial_12;
  uart13 = &serial_13;
  uart14 = &serial_14;
  uart15 = &serial_15;
  uart16 = &serial_16;
  uart17 = &serial_17;
  uart18 = &serial_18;
  uart19 = &serial_19;
  uart20 = &serial_20;
  uart21 = &serial_21;
  uart22 = &serial_22;

  mfc0 = &mfc_0;
  scaler0 = &scaler_0;
 };

 chipid@10000000 {
  compatible = "samsung,exynos9810-chipid";
  reg = <0x0 0x10000000 0x100>;
 };

 arm-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 167 4>,
        <0 168 4>,
        <0 169 4>,
        <0 170 4>,
        <0 144 4>,
        <0 145 4>,
        <0 146 4>,
        <0 147 4>;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  ehmp {


   top-overutil = <0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF>;
   bot-overutil = <35
     35
     35
     35
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF
     0xFFFFFFFF>;


   up-threshold = <79>;
   down-threshold = <128>;
   min-residency-us = <8192>;
  };

  cpu0: cpu@0000 {
   device_type = "cpu";
   compatible = "arm,ananke", "arm,armv8";
   reg = <0x0 0x0000>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
  };
  cpu1: cpu@0001 {
   device_type = "cpu";
   compatible = "arm,ananke", "arm,armv8";
   reg = <0x0 0x0001>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
  };
  cpu2: cpu@0002 {
   device_type = "cpu";
   compatible = "arm,ananke", "arm,armv8";
   reg = <0x0 0x0002>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
  };
  cpu3: cpu@0003 {
   device_type = "cpu";
   compatible = "arm,ananke", "arm,armv8";
   reg = <0x0 0x0003>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_1 &CLUSTER_COST_1>;
  };
  cpu4: cpu@0100 {
   device_type = "cpu";
   compatible = "arm,meerkat", "arm,armv8";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
  };
  cpu5: cpu@0101 {
   device_type = "cpu";
   compatible = "arm,meerkat", "arm,armv8";
   reg = <0x0 0x101>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
  };
  cpu6: cpu@0102 {
   device_type = "cpu";
   compatible = "arm,meerkat", "arm,armv8";
   reg = <0x0 0x102>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
  };
  cpu7: cpu@0103 {
   device_type = "cpu";
   compatible = "arm,meerkat", "arm,armv8";
   reg = <0x0 0x103>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   sched-energy-costs = <&CPU_COST_0 &CLUSTER_COST_0>;
  };
  idle-states {
   entry-method = "arm,psci";

   BOOTCL_CPU_SLEEP: bootcl-cpu-sleep {
    idle-state-name = "c2";
    compatible = "exynos,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <70>;
    exit-latency-us = <160>;
    min-residency-us = <2000>;
    status = "okay";
   };

   NONBOOTCL_CPU_SLEEP: nobootcl-cpu-sleep {
    idle-state-name = "c2";
    compatible = "exynos,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <235>;
    exit-latency-us = <220>;
    min-residency-us = <3500>;
    status = "okay";
   };
  };
  energy-costs {
   CPU_COST_0: core-core0{
    busy-cost-data = <
     212 215
     230 225
     263 250
     304 289
     341 341
     378 431
     415 517
     447 605
     521 866
     563 1037
     600 1242
     637 1452
     683 1798
     717 2025
     747 2680
     821 3180
     886 3970
     941 4861
     959 5623
     1015 6412
     1024 7533
    >;
    idle-cost-data = <
     10
     0
     0
    >;
   };
   CPU_COST_1: core-core1{
    busy-cost-data = <
     46 22
     61 31
     72 39
     84 51
     96 63
     107 77
     127 105
     148 149
     171 231
     182 240
     198 250
    >;
    idle-cost-data = <
     1
     0
     0
    >;
   };
   CLUSTER_COST_0: cluster-core0{
    busy-cost-data = <
     212 61
     230 64
     263 70
     304 76
     341 93
     378 123
     415 151
     447 181
     521 268
     563 325
     600 393
     637 463
     683 579
     717 654
     747 873
     821 1039
     886 1302
     941 1600
     959 1854
     1015 2117
     1024 2490
    >;
    idle-cost-data = <
     268
     268
     0
    >;
   };
   CLUSTER_COST_1: cluster-core1{
   busy-cost-data = <
     46 1
     61 3
     72 4
     84 7
     96 9
     107 12
     127 18
     148 26
     171 43
     182 53
     198 58
    >;
    idle-cost-data = <
     5
     5
     0
    >;
   };
  };
 };

 exynos-pm {
  compatible = "samsung,exynos-pm";
  reg = <0x0 0x14050000 0x1000>,
      <0x0 0x10101200 0x100>;
  reg-names = "gpio_alive_base",
    "gicd_ispendrn_base";
  num-eint = <32>;
  num-gic = <16>;
  suspend_mode_idx = <8>;
  suspend_psci_idx = <133>;
  cp_call_mode_idx = <10>;
  cp_call_psci_idx = <133>;

  usbl2_suspend_available = <1>;
  usbl2_suspend_mode_idx = <12>;
  extra_wakeup_stat = <0x640>;

  wakeup_stat_irqno = <0>,
   <31>, <32>,
   <33>, <34>,
   <253>, <254>,
   <0>, <0>,
   <0>, <0>,
   <249>,
   <0>, <0>,
   <466>,
   <0>,
   <94>, <95>,
   <0>,
   <68>, <440>,
   <441>, <442>,
   <75>, <69>,
   <74>, <71>,
   <0>, <0>,
   <70>,
   <0>, <0>;

  extra_wakeup_stat_irqno {
   wakeup_stat4 {
    irqno = <100>, <98>,
          <35>, <422>,
          <422>, <108>;

   };
  };
 };

 exynos-powermode {
  cpd_residency = <10000>;
  sicd_residency = <10000>;
  cpd_enabled = <1>;
  sicd_enabled = <1>;

  idle-ip = "10510000.pwm",
     "14230000.adc",
     "10860000.hsi2c",
     "10870000.hsi2c",
     "10880000.hsi2c",
     "10890000.hsi2c",
     "10450000.hsi2c",
     "10460000.hsi2c",
     "10470000.hsi2c",
     "10480000.hsi2c",
     "10490000.hsi2c",
     "104a0000.hsi2c",
     "104b0000.hsi2c",
     "104c0000.hsi2c",
     "104d0000.hsi2c",
     "104e0000.hsi2c",
     "104f0000.hsi2c",
     "10500000.hsi2c",
     "108a0000.hsi2c",
     "108b0000.hsi2c",
     "108c0000.hsi2c",
     "108d0000.hsi2c",
     "108e0000.hsi2c",
     "108f0000.hsi2c",
     "10900000.hsi2c",
     "10910000.hsi2c",
     "10920000.hsi2c",
     "10930000.hsi2c",
     "10940000.hsi2c",
     "10950000.hsi2c",
     "10520000.hsi2c",
     "10530000.hsi2c",
     "10540000.hsi2c",
     "10550000.hsi2c",
     "10560000.hsi2c",
     "10570000.hsi2c",
     "14300000.hsi2c",
     "14310000.hsi2c",
     "14320000.hsi2c",
     "14330000.hsi2c",
     "14340000.hsi2c",
     "14350000.hsi2c",
     "14360000.hsi2c",
     "14370000.hsi2c",
     "10850000.spi",
     "10450000.spi",
     "10470000.spi",
     "10490000.spi",
     "104b0000.spi",
     "104d0000.spi",
     "104f0000.spi",
     "108a0000.spi",
     "108c0000.spi",
     "108e0000.spi",
     "10900000.spi",
     "10920000.spi",
     "10940000.spi",
     "10520000.spi",
     "10540000.spi",
     "10560000.spi",
     "14300000.spi",
     "14320000.spi",
     "14340000.spi",
     "14360000.spi",
     "11120000.ufs",
     "11500000.dwmmc2",
     "10c00000.usb",
     "141a0000.mailbox",
     "116a0000.pcie0",
     "116b0000.pcie1",
     "pd-aud",
     "pd-dcf",
     "pd-dcpost",
     "pd-dcrd",
     "pd-dpu",
     "pd-dspm",
     "pd-dsps",
     "pd-g2d",
     "pd-embedded_g3d",
     "pd-isppre",
     "pd-isphq",
     "pd-isplp",
     "pd-iva",
     "pd-mfc",
     "pd-vts",
     "11090000.displayport",
     "bluetooth";
  fix-idle-ip = "acpm_dvfs";
  fix-idle-ip-index = <96>;

  idle_ip_mask {
   sicd: SYS_SICD {
    mode-index = <0>;
    ref-idle-ip = <0>, <1>, <2>, <3>, <4>, <5>, <6>, <7>, <8>, <9>,
          <10>, <11>, <12>, <13>, <14>, <15>, <16>, <17>, <18>, <19>,
          <20>, <21>, <22>, <23>, <24>, <25>, <26>, <27>, <28>, <29>,
          <30>, <31>, <32>, <33>, <34>, <35>, <36>, <37>, <38>, <39>,
          <40>, <41>, <42>, <43>, <44>, <45>, <46>, <47>, <48>, <49>,
          <50>, <51>, <52>, <53>, <54>, <55>, <56>, <57>, <58>, <59>,
          <60>, <61>, <62>, <63>, <64>, <65>, <66>, <67>, <68>, <69>,
                <71>, <72>, <73>, <74>, <75>, <76>, <77>, <78>, <79>,
          <80>, <81>, <82>, <83>, <85>, <86>, <96>;
   };
  };

  wakeup-masks {






   wakeup-mask {
    mask = <0x400001E0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0xD00F7E7E>, <0x500F7E7E>, <0x500F7E7E>, <0x0>, <0xD00D7E7E>;
    reg-offset = <0x610>;
   };
   wakeup-mask2 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0xFFFF00FF>, <0xFFFF00FF>, <0xFFFF00FF>, <0x0>, <0xFFFF00FF>;
    reg-offset = <0x614>;
   };
   wakeup-mask3 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0xFFFF00FF>, <0xFFFF00FF>, <0xFFFF00FF>, <0x0>, <0xFFFF00FF>;
    reg-offset = <0x618>;
   };
   wakeup-mask4 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>, <0x0>;
    reg-offset = <0x644>;
   };
  };
 };

 psci {
  compatible = "arm,psci";
  method = "smc";
  cpu_suspend = <0xC4000001>;
  cpu_off = <0x84000002>;
  cpu_on = <0xC4000003>;
 };

 exynos-ocp {
  compatible = "samsung,exynos-ocp";

  interrupts = <0 181 0>;
  sibling-cpus = "4-7";
  down-step = <1>;

  max-freq-wo-ocp = <1794000>;

  release-mode = <1>;
  release-threshold = <50>;
  release-duration = <15>;
 };

 exynos-pmu {
  compatible = "samsung,exynos-pmu";
  samsung,syscon-phandle = <&pmu_system_controller>;
 };

 pmu_system_controller: system-controller@14060000 {
  compatible = "samsung,exynos9810-pmu", "syscon";
  reg = <0x0 0x14060000 0x10000>;
 };

 gic:interrupt-controller@10100000 {
  compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0x10101000 0x1000>,
   <0x0 0x10102000 0x1000>,
   <0x0 0x10104000 0x2000>,
   <0x0 0x10106000 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (8)) - 1) << 8) | 8)>;
         clock-frequency = <26000000>;
  use-clocksource-only;
  use-physical-timer;
 };

 clock: clock-controller@0x15a80000 {
  compatible = "samsung,exynos9810-clock";
  reg = <0x0 0x15a80000 0x8000>;
  #clock-cells = <1>;
 };

 mct@10040000 {
  compatible = "samsung,exynos4210-mct";
  reg = <0x0 0x10040000 0x800>;
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&mct_map>;
  interrupts = <0>, <1>, <2>, <3>,
    <4>, <5>, <6>, <7>,
    <8>, <9>, <10>, <11>;
  clocks = <&clock (0 + 1)>, <&clock ((150) + 2)>;
  clock-names = "fin_pll", "mct";
  use-clockevent-only;

  mct_map: mct-map {
   #interrupt-cells = <1>;
   #address-cells = <0>;
   #size-cells = <0>;
   interrupt-map = <0 &gic 0 466 0>,
     <1 &gic 0 467 0>,
     <2 &gic 0 468 0>,
     <3 &gic 0 469 0>,
     <4 &gic 0 470 0>,
     <5 &gic 0 471 0>,
     <6 &gic 0 472 0>,
     <7 &gic 0 473 0>,
     <8 &gic 0 474 0>,
     <9 &gic 0 475 0>,
     <10 &gic 0 476 0>,
     <11 &gic 0 477 0>;
  };
 };


 amba {
  #address-cells = <2>;
  #size-cells = <1>;
  compatible = "arm,amba-bus";
  interrupt-parent = <&gic>;
  ranges;

  pdma0: pdma0@1A2E0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x1A2E0000 0x1000>;
   interrupts = <0 92 0>;
   clocks = <&clock ((1000) + 0)>;
   clock-names = "apb_pclk";
   #dma-cells = <1>;
   #dma-channels = <8>;
   #dma-requests = <32>;
   #dma-multi-irq = <1>;
   dma-arwrapper = <0x1A2E4400>,
     <0x1A2E4420>,
     <0x1A2E4440>,
     <0x1A2E4460>,
     <0x1A2E4480>,
     <0x1A2E44A0>,
     <0x1A2E44C0>,
     <0x1A2E44E0>;
   dma-awwrapper = <0x1A2E4404>,
     <0x1A2E4424>,
     <0x1A2E4444>,
     <0x1A2E4464>,
     <0x1A2E4484>,
     <0x1A2E44A4>,
     <0x1A2E44C4>,
     <0x1A2E44E4>;
   dma-instwrapper = <0x1A2E4500>;
   dma-mask-bit = <36>;
   coherent-mask-bit = <36>;
  };
 };

 mali: mali@17500000 {
  compatible = "arm,mali";
  reg = <0x0 0x17500000 0x5000>;
  interrupts = <0 282 0>,
               <0 281 0>,
        <0 283 0>;
  interrupt-names = "JOB", "MMU", "GPU";
  g3d_cmu_cal_id = <(0x0B040004)>;
  samsung,power-domain = <&pd_embedded_g3d>;
  #cooling-cells = <2>;
 };

 ITMON@0 {
  compatible = "samsung,exynos-itmon";
  interrupts = <0 82 0>,
        <0 122 0>,
        <0 126 0>,
        <0 83 0>,
        <0 127 0>,
        <0 81 0>;
 };


 pinctrl_0: pinctrl@14050000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x14050000 0x1000>;
  interrupts = <0 36 0>, <0 37 0>, <0 38 0>,
        <0 39 0>, <0 40 0>, <0 41 0>,
        <0 42 0>, <0 43 0>, <0 44 0>,
        <0 45 0>, <0 46 0>, <0 47 0>,
        <0 48 0>, <0 49 0>, <0 50 0>,
        <0 51 0>, <0 52 0>, <0 53 0>,
        <0 54 0>, <0 55 0>, <0 56 0>,
        <0 57 0>, <0 58 0>, <0 59 0>,
        <0 60 0>, <0 61 0>, <0 62 0>,
        <0 63 0>, <0 64 0>, <0 65 0>,
        <0 66 0>, <0 67 0>, <0 446 0>,
        <0 447 0>;

  wakeup-interrupt-controller {
   compatible = "samsung,exynos7-wakeup-eint";
  };
 };


 pinctrl_1: pinctrl@17C60000{
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x17C60000 0x1000>;
 };


 pinctrl_2: pinctrl@13A80000{
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x13A80000 0x1000>;
  interrupts = <0 109 0>;
 };


 pinctrl_3: pinctrl@14220000{
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x14220000 0x1000>;
  interrupts = <0 9 0>, <0 10 0>,
        <0 11 0>, <0 12 0>,
        <0 13 0>, <0 14 0>,
        <0 15 0>, <0 16 0>,
        <0 17 0>, <0 18 0>,
        <0 19 0>, <0 20 0>,
        <0 21 0>, <0 22 0>,
        <0 23 0>, <0 24 0>,
        <0 25 0>, <0 26 0>,
        <0 27 0>, <0 28 0>;

  wakeup-interrupt-controller {
   compatible = "samsung,exynos7-wakeup-eint";
  };
 };


 pinctrl_4: pinctrl@11050000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x11050000 0x1000>;
  interrupts = <0 243 0>;
 };


 pinctrl_5: pinctrl@11430000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x11430000 0x1000>;
  interrupts = <0 250 0>;
 };


 pinctrl_6: pinctrl@10430000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x10430000 0x1000>;
  interrupts = <0 396 0>;
 };


 pinctrl_7: pinctrl@10830000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x10830000 0x1000>;
  interrupts = <0 421 0>;
 };


 pinctrl_8: pinctrl@13880000 {
  compatible = "samsung,exynos9810-pinctrl";
  reg = <0x0 0x13880000 0x1000>;
 };

 idma_g0: dpp@0x16021000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;

  reg = <0x0 0x16021000 0x1000>, <0x0 0x16071000 0x1000>, <0x0 0x16070000 0x110>;

  interrupts = <0 197 0>, <0 204 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 idma_g1: dpp@0x16022000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x16022000 0x1000>, <0x0 0x16072000 0x1000>;
  interrupts = <0 198 0>, <0 205 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 idma_vg0: dpp@0x16023000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x16023000 0x1000>, <0x0 0x16073000 0x1000>;
  interrupts = <0 199 0>, <0 206 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 idma_vg1: dpp@0x16024000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x16024000 0x1000>, <0x0 0x16074000 0x1000>;
  interrupts = <0 200 0>, <0 207 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 idma_vgf0: dpp@0x16025000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x16025000 0x1000>, <0x0 0x16075000 0x1000>;
  interrupts = <0 201 0>, <0 208 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 idma_vgf1: dpp@0x16026000 {
  compatible = "samsung,exynos9-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x16026000 0x1000>, <0x0 0x16076000 0x1000>;
  interrupts = <0 202 0>, <0 209 0>;


  samsung,power-domain = <&pd_dpu>;
 };

 disp_ss: disp_ss@0x16010000 {
  compatible = "samsung,exynos9-disp_ss";
  reg = <0x0 0x16011000 0x10>;
 };

 mipi_phy_dsim: phy_m4s4top_dsi0@0x16160000 {
  compatible = "samsung,mipi-phy-m4s4-top";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x070C>;




  owner = <0>;
  #phy-cells = <1>;
 };

 dsim_0: dsim@0x16080000 {
  compatible = "samsung,exynos9-dsim";
  reg = <0x0 0x16080000 0x100>, <0x0 0x16160000 0x4000>;
  interrupts = <0 189 0>;
  iommus = <&sysmmu_dpu0>, <&sysmmu_dpu1>, <&sysmmu_dpu2>;


  clock-names = "aclk";
  clocks = <&clock ((850) + 0)>;

  phys = <&mipi_phy_dsim 0>;
  phy-names = "dsim_dphy";


  samsung,power-domain = <&pd_dpu>;
 };

 displayport_phy: displayport_phy@110A0000 {
  compatible = "samsung,displayport-phy";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x0704>;
  #phy-cells = <1>;
 };

 displayport: displayport@0x11090000 {
  compatible = "samsung,exynos-displayport";
  reg = <0x0 0x11090000 0xFFFF>;
  interrupts = <0 248 0>;
  iommus = <&sysmmu_dpu0>, <&sysmmu_dpu1>, <&sysmmu_dpu2>;


  clock-names = "aclk";
  clocks = <&clock ((850) + 0)>;

  phys = <&displayport_phy 0>;
  phy-names = "displayport_phy";


  samsung,power-domain = <&pd_dpu>;
 };

 displayport_adma: dp_dma {
  compatible = "samsung,displayport-adma";


  dmas = <&pdma0 28>;
  dma-names = "tx";
 };

 decon_f: decon_f@0x16030000 {
  compatible = "samsung,exynos9-decon";
  #pb-id-cells = <4>;
  reg = <0x0 0x16030000 0x10000>;


  interrupts = <0 182 0>,
        <0 183 0>,
        <0 188 0>,
        <0 421 0>;


  pinctrl-names = "hw_te_on", "hw_te_off";
  pinctrl-0 = <&decon_f_te_on>;
  pinctrl-1 = <&decon_f_te_off>;


  samsung,power-domain = <&pd_dpu>;

  max_win = <6>;
  default_win = <5>;
  default_idma = <0>;
  psr_mode = <2>;
  trig_mode = <0>;
  dsi_mode = <0>;


  out_type = <0>;

  out_idx = <0>;

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;


  gpios = <&gpd0 0 0xf>;

  te_eint {

   reg = <0x0 0x10830a14 0x4>;
  };

  cam-stat {

   reg = <0x0 0x1406404C 0x4>;
  };
 };

 decon_t: decon_t@0x16050000 {
  compatible = "samsung,exynos9-decon";
  #pb-id-cells = <4>;
  reg = <0x0 0x16050000 0x10000>;


  interrupts = <0 194 0>,
        <0 195 0>,
        <0 196 0>;


  samsung,power-domain = <&pd_dpu>;

  max_win = <6>;
  default_win = <4>;
  default_idma = <1>;
  psr_mode = <0>;
  trig_mode = <0>;
  dsi_mode = <0>;


  out_type = <2>;

  out_idx = <0>;

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
 };

 udc: usb@10C00000 {
  compatible = "samsung,exynos-dwusb";
  clocks = <&clock ((700) + 4)>, <&clock ((700) + 11)>;
  clock-names = "aclk", "sclk";
  reg = <0x0 0x10C00000 0x10000>;
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: dwc3 {
   compatible = "synopsys,dwc3";
   reg = <0x0 0x10C00000 0x10000>;
   interrupts = <0 244 0>;
   tx-fifo-resize = <0>;
   adj-sof-accuracy = <0>;
   is_not_vbus_pad = <1>;
   enable_sprs_transfer = <1>;
   phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>;
   phy-names = "usb2-phy", "usb3-phy";

   xhci_l2_support = <1>;

   usb_audio_offloading = <1>;
   abox = <&abox>;

   ldos = <6>;
   ldo_number = <9 10 11 12 13 14>;
  };
 };

 usbdrd_phy0: phy@11100000 {
  compatible = "samsung,exynos-usbdrd-phy";
  reg = <0x0 0x11100000 0x200>,
   <0x0 0x110A0000 0x1000>,
   <0x0 0x110B0000 0x800>;
  interrupts = <0 95 0>,
        <0 96 0>;
  clocks = <&clock (0 + 1)>, <&clock ((700) + 4)>;
  clock-names = "ext_xtal", "aclk";
  samsung,pmu-syscon = <&pmu_system_controller>;
  pmu_mask = <0x0>;
  pmu_offset = <0x72c>;
  pmu_offset_dp = <0x704>;


  phy_version = <0x300>;



  phyclk_mux = "none";
  phy_refclk = "ext_xtal";


  has_other_phy = <0>;

  has_combo_phy = <1>;
  sub_phy_version = <0x400>;






  ip_type = <0x0>;



  phy_refsel_clockcore = <1>;
  phy_refsel_ext_osc = <0>;
  phy_refsel_xtal = <0>;
  phy_refsel_diff_pad = <0>;
  phy_refsel_diff_internal = <0>;
  phy_refsel_diff_single = <0>;


  use_io_for_ovc = <0>;
  common_block_disable = <1>;
  is_not_vbus_pad = <1>;
  used_phy_port = <0>;

  status = "disabled";

  #phy-cells = <1>;
  ranges;
 };


 usi_0: usi@10411004 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411004 0x4>;

  status = "disabled";
 };


 usi_0_i2c: usi@10411008 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411008 0x4>;

  status = "disabled";
 };


 usi_1: usi@1041100c {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1041100c 0x4>;

  status = "disabled";
 };


 usi_1_i2c: usi@10411010 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411010 0x4>;

  status = "disabled";
 };


 usi_2: usi@10411014 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411014 0x4>;

  status = "disabled";
 };


 usi_2_i2c: usi@10411018 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411018 0x4>;

  status = "disabled";
 };


 usi_3: usi@1041101C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1041101c 0x4>;

  status = "disabled";
 };


 usi_3_i2c: usi@10411020 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411020 0x4>;

  status = "disabled";
 };


 usi_4: usi@10411024 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411024 0x4>;

  status = "disabled";
 };


 usi_4_i2c: usi@10411028 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411028 0x4>;

  status = "disabled";
 };


 usi_5: usi@1041102C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1041102c 0x4>;

  status = "disabled";
 };


 usi_5_i2c: usi@10411030 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411030 0x4>;

  status = "disabled";
 };


 usi_6: usi@1081101C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1081101c 0x4>;

  status = "disabled";
 };


 usi_6_i2c: usi@10811020 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811020 0x4>;

  status = "disabled";
 };


 usi_7: usi@10811024 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811024 0x4>;

  status = "disabled";
 };


 usi_7_i2c: usi@10811028 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811028 0x4>;

  status = "disabled";
 };


 usi_8: usi@1081102C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1081102c 0x4>;

  status = "disabled";
 };


 usi_8_i2c: usi@10811030 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811030 0x4>;

  status = "disabled";
 };


 usi_9: usi@10811034 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811034 0x4>;

  status = "disabled";
 };


 usi_9_i2c: usi@10811038 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811038 0x4>;

  status = "disabled";
 };


 usi_10: usi@1081103C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1081103c 0x4>;

  status = "disabled";
 };


 usi_10_i2c: usi@10811040 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811040 0x4>;

  status = "disabled";
 };


 usi_11: usi@10811044 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811044 0x4>;

  status = "disabled";
 };


 usi_11_i2c: usi@10811048 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10811048 0x4>;

  status = "disabled";
 };


 usi_12: usi@10411034 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411034 0x4>;

  status = "disabled";
 };


 usi_12_i2c: usi@10411038 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411038 0x4>;

  status = "disabled";
 };


 usi_13: usi@1041103C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x1041103c 0x4>;

  status = "disabled";
 };


 usi_13_i2c: usi@10411040 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411040 0x4>;

  status = "disabled";
 };


 usi_14: usi@10411044 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411044 0x4>;

  status = "disabled";
 };


 usi_14_i2c: usi@10411048 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x10411048 0x4>;

  status = "disabled";
 };


 usi_00_cmgp: usi@14212000 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212000 0x4>;

  status = "disabled";
 };


 usi_00_cmgp_i2c: usi@14212004 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212004 0x4>;

  status = "disabled";
 };


 usi_01_cmgp: usi@14212010 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212010 0x4>;

  status = "disabled";
 };


 usi_01_cmgp_i2c: usi@14212014 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212014 0x4>;

  status = "disabled";
 };


 usi_02_cmgp: usi@14212020 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212020 0x4>;

  status = "disabled";
 };


 usi_02_cmgp_i2c: usi@14212024 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212024 0x4>;

  status = "disabled";
 };


 usi_03_cmgp: usi@14212030 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212030 0x4>;

  status = "disabled";
 };


 usi_03_cmgp_i2c: usi@14212034 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x14212034 0x4>;

  status = "disabled";
 };


 usi_00_chub: usi@13A13000 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x13a13000 0x4>;

  status = "disabled";
 };


 usi_00_chub_i2c: usi@13A13008 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x13a13008 0x4>;

  status = "disabled";
 };


 usi_01_chub: usi@13A13004 {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x13a13004 0x4>;

  status = "disabled";
 };


 usi_01_chub_i2c: usi@13A1300C {
  compatible = "samsung,exynos-usi-v2";
  reg = <0x0 0x13a1300c 0x4>;

  status = "disabled";
 };


 hsi2c_0: hsi2c@10860000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10860000 0x1000>;
  interrupts = <0 424 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c0_bus>;
  clocks = <&clock ((250) + 19)>, <&clock ((250) + 13)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpc0 0 0x1>;
  gpio_sda= <&gpc0 1 0x1>;
  status = "disabled";
 };


 hsi2c_1: hsi2c@10870000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10870000 0x1000>;
  interrupts = <0 425 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c1_bus>;
  clocks = <&clock ((250) + 20)>, <&clock ((250) + 14)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpc0 2 0x1>;
  gpio_sda= <&gpc0 3 0x1>;
  status = "disabled";
 };


 hsi2c_2: hsi2c@10880000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10880000 0x1000>;
  interrupts = <0 426 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c2_bus>;
  clocks = <&clock ((250) + 21)>, <&clock ((250) + 15)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpc0 4 0x1>;
  gpio_sda= <&gpc0 5 0x1>;
  status = "disabled";
 };


 hsi2c_3: hsi2c@10890000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10890000 0x1000>;
  interrupts = <0 427 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c3_bus>;
  clocks = <&clock ((250) + 22)>, <&clock ((250) + 16)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpc0 6 0x1>;
  gpio_sda= <&gpc0 7 0x1>;
  status = "disabled";
 };


 hsi2c_4: hsi2c@10450000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10450000 0x1000>;
  interrupts = <0 398 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c4_bus>;
  clocks = <&clock ((200) + 21)>, <&clock ((200) + 2)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp0 0 0x1>;
  gpio_sda= <&gpp0 1 0x1>;
  status = "disabled";
 };


 hsi2c_5: hsi2c@10460000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10460000 0x1000>;
  interrupts = <0 399 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c5_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 11)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp0 2 0x1>;
  gpio_sda= <&gpp0 3 0x1>;
  status = "disabled";
 };


 hsi2c_6: hsi2c@10470000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10470000 0x1000>;
  interrupts = <0 400 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c6_bus>;
  clocks = <&clock ((200) + 22)>, <&clock ((200) + 3)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp0 4 0x1>;
  gpio_sda= <&gpp0 5 0x1>;
  status = "disabled";
 };


 hsi2c_7: hsi2c@10480000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10480000 0x1000>;
  interrupts = <0 401 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c7_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 12)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp0 6 0x1>;
  gpio_sda= <&gpp0 7 0x1>;
  status = "disabled";
 };


 hsi2c_8: hsi2c@10490000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10490000 0x1000>;
  interrupts = <0 402 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c8_bus>;
  clocks = <&clock ((200) + 23)>, <&clock ((200) + 4)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp1 0 0x1>;
  gpio_sda= <&gpp1 1 0x1>;
  status = "disabled";
 };


 hsi2c_9: hsi2c@104A0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104a0000 0x1000>;
  interrupts = <0 403 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c9_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 13)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp1 2 0x1>;
  gpio_sda= <&gpp1 3 0x1>;
  status = "disabled";
 };


 hsi2c_10: hsi2c@104B0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104B0000 0x1000>;
  interrupts = <0 404 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c10_bus>;
  clocks = <&clock ((200) + 24)>, <&clock ((200) + 5)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp1 4 0x1>;
  gpio_sda= <&gpp1 5 0x1>;
  status = "disabled";
 };


 hsi2c_11: hsi2c@104C0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104C0000 0x1000>;
  interrupts = <0 405 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c11_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 14)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp1 6 0x1>;
  gpio_sda= <&gpp1 7 0x1>;
  status = "disabled";
 };


 hsi2c_12: hsi2c@104D0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104D0000 0x1000>;
  interrupts = <0 406 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c12_bus>;
  clocks = <&clock ((200) + 25)>, <&clock ((200) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp2 0 0x1>;
  gpio_sda= <&gpp2 1 0x1>;
  status = "disabled";
 };


 hsi2c_13: hsi2c@104E0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104E0000 0x1000>;
  interrupts = <0 407 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c13_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 15)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp2 2 0x1>;
  gpio_sda= <&gpp2 3 0x1>;
  status = "disabled";
 };


 hsi2c_14: hsi2c@104F0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x104F0000 0x1000>;
  interrupts = <0 408 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c14_bus>;
  clocks = <&clock ((200) + 26)>, <&clock ((200) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp2 4 0x1>;
  gpio_sda= <&gpp2 5 0x1>;
  status = "disabled";
 };


 hsi2c_15: hsi2c@10500000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10500000 0x1000>;
  interrupts = <0 409 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c15_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 16)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp2 6 0x1>;
  gpio_sda= <&gpp2 7 0x1>;
  status = "disabled";
 };


 hsi2c_16: hsi2c@108A0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108A0000 0x1000>;
  interrupts = <0 428 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c16_bus>;
  clocks = <&clock ((250) + 24)>, <&clock ((250) + 0)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp4 0 0x1>;
  gpio_sda= <&gpp4 1 0x1>;
  status = "disabled";
 };


 hsi2c_17: hsi2c@108B0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108B0000 0x1000>;
  interrupts = <0 429 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c17_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp4 2 0x1>;
  gpio_sda= <&gpp4 3 0x1>;
  status = "disabled";
 };


 hsi2c_18: hsi2c@108C0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108C0000 0x1000>;
  interrupts = <0 430 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c18_bus>;
  clocks = <&clock ((250) + 25)>, <&clock ((250) + 1)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp4 4 0x1>;
  gpio_sda= <&gpp4 5 0x1>;
  status = "disabled";
 };


 hsi2c_19: hsi2c@108D0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108D0000 0x1000>;
  interrupts = <0 431 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c19_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp4 6 0x1>;
  gpio_sda= <&gpp4 7 0x1>;
  status = "disabled";
 };


 hsi2c_20: hsi2c@108E0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108E0000 0x1000>;
  interrupts = <0 432 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c20_bus>;
  clocks = <&clock ((250) + 26)>, <&clock ((250) + 2)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp5 0 0x1>;
  gpio_sda= <&gpp5 1 0x1>;
  status = "disabled";
 };


 hsi2c_21: hsi2c@108F0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x108F0000 0x1000>;
  interrupts = <0 433 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c21_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 8)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp5 2 0x1>;
  gpio_sda= <&gpp5 3 0x1>;
  status = "disabled";
 };


 hsi2c_22: hsi2c@10900000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10900000 0x1000>;
  interrupts = <0 434 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c22_bus>;
  clocks = <&clock ((250) + 27)>, <&clock ((250) + 3)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp5 4 0x1>;
  gpio_sda= <&gpp5 5 0x1>;
  status = "disabled";
 };


 hsi2c_23: hsi2c@10910000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10910000 0x1000>;
  interrupts = <0 435 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c23_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 9)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp5 6 0x1>;
  gpio_sda= <&gpp5 7 0x1>;
  status = "disabled";
 };


 hsi2c_24: hsi2c@10920000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10920000 0x1000>;
  interrupts = <0 436 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c24_bus>;
  clocks = <&clock ((250) + 28)>, <&clock ((250) + 4)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp6 0 0x1>;
  gpio_sda= <&gpp6 1 0x1>;
  status = "disabled";
 };


 hsi2c_25: hsi2c@10930000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10930000 0x1000>;
  interrupts = <0 437 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c25_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 10)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpp6 2 0x1>;
  gpio_sda= <&gpp6 3 0x1>;
  status = "disabled";
 };


 hsi2c_26: hsi2c@10940000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10940000 0x1000>;
  interrupts = <0 438 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c26_bus>;
  clocks = <&clock ((250) + 29)>, <&clock ((250) + 5)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg3 3 0x1>;
  gpio_sda= <&gpg3 4 0x1>;
  status = "disabled";
 };


 hsi2c_27: hsi2c@10950000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10950000 0x1000>;
  interrupts = <0 439 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c27_bus>;
  clocks = <&clock ((250) + 32)>, <&clock ((250) + 11)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg3 5 0x1>;
  gpio_sda= <&gpg3 6 0x1>;
  status = "disabled";
 };


 hsi2c_28: hsi2c@10520000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10520000 0x1000>;
  interrupts = <0 415 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c28_bus>;
  clocks = <&clock ((200) + 27)>, <&clock ((200) + 8)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg0 4 0x1>;
  gpio_sda= <&gpg0 5 0x1>;
  status = "disabled";
 };


 hsi2c_29: hsi2c@10530000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10530000 0x1000>;
  interrupts = <0 416 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c29_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 17)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg0 6 0x1>;
  gpio_sda= <&gpg0 7 0x1>;
  status = "disabled";
 };


 hsi2c_30: hsi2c@10540000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10540000 0x1000>;
  interrupts = <0 417 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c30_bus>;
  clocks = <&clock ((200) + 28)>, <&clock ((200) + 9)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg1 0 0x1>;
  gpio_sda= <&gpg1 1 0x1>;
  status = "disabled";
 };


 hsi2c_31: hsi2c@10550000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10550000 0x1000>;
  interrupts = <0 418 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c31_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 18)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg1 2 0x1>;
  gpio_sda= <&gpg1 3 0x1>;
  status = "disabled";
 };


 hsi2c_32: hsi2c@10560000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10560000 0x1000>;
  interrupts = <0 419 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c32_bus>;
  clocks = <&clock ((200) + 29)>, <&clock ((200) + 10)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg1 4 0x1>;
  gpio_sda= <&gpg1 5 0x1>;
  status = "disabled";
 };


 hsi2c_33: hsi2c@10570000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x10570000 0x1000>;
  interrupts = <0 420 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c33_bus>;
  clocks = <&clock ((200) + 32)>, <&clock ((200) + 19)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpg1 6 0x1>;
  gpio_sda= <&gpg1 7 0x1>;
  status = "disabled";
 };


 hsi2c_34: hsi2c@14300000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14300000 0x1000>;
  interrupts = <0 0 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c34_bus>;
  clocks = <&clock ((100) + 11)>, <&clock ((100) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm0 0 0x1>;
  gpio_sda= <&gpm1 0 0x1>;
  status = "disabled";
 };


 hsi2c_35: hsi2c@14310000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14310000 0x1000>;
  interrupts = <0 1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c35_bus>;
  clocks = <&clock ((80) + 15)>, <&clock ((100) + 3)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm2 0 0x1>;
  gpio_sda= <&gpm3 0 0x1>;
  status = "disabled";
 };


 hsi2c_36: hsi2c@14320000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14320000 0x1000>;
  interrupts = <0 2 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c36_bus>;
  clocks = <&clock ((100) + 12)>, <&clock ((100) + 8)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm4 0 0x1>;
  gpio_sda= <&gpm5 0 0x1>;
  status = "disabled";
 };


 hsi2c_37: hsi2c@14330000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14330000 0x1000>;
  interrupts = <0 3 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c37_bus>;
  clocks = <&clock ((80) + 15)>, <&clock ((100) + 4)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm6 0 0x1>;
  gpio_sda= <&gpm7 0 0x1>;
  status = "disabled";
 };


 hsi2c_38: hsi2c@14340000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14340000 0x1000>;
  interrupts = <0 4 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c38_bus>;
  clocks = <&clock ((100) + 13)>, <&clock ((100) + 9)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm10 0 0x1>;
  gpio_sda= <&gpm11 0 0x1>;
  status = "disabled";
 };


 hsi2c_39: hsi2c@14350000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14350000 0x1000>;
  interrupts = <0 5 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c39_bus>;
  clocks = <&clock ((80) + 15)>, <&clock ((100) + 5)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm12 0 0x1>;
  gpio_sda= <&gpm13 0 0x1>;
  status = "disabled";
 };


 hsi2c_40: hsi2c@14360000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14360000 0x1000>;
  interrupts = <0 6 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c40_bus>;
  clocks = <&clock ((100) + 14)>, <&clock ((100) + 10)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm14 0 0x1>;
  gpio_sda= <&gpm15 0 0x1>;
  status = "disabled";
 };


 hsi2c_41: hsi2c@14370000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x14370000 0x1000>;
  interrupts = <0 7 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c41_bus>;
  clocks = <&clock ((80) + 15)>, <&clock ((100) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gpm16 0 0x1>;
  gpio_sda= <&gpm17 0 0x1>;
  status = "disabled";
 };


 hsi2c_42: hsi2c@13AC0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x13ac0000 0x1000>;
  interrupts = <0 104 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c42_bus>;
  clocks = <&clock ((80) + 9)>, <&clock ((80) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gph0 0 0x1>;
  gpio_sda= <&gph0 1 0x1>;
  status = "disabled";
 };


 hsi2c_43: hsi2c@13AD0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x13ad0000 0x1000>;
  interrupts = <0 110 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c43_bus>;
  clocks = <&clock ((80) + 11)>, <&clock ((80) + 1)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gph0 2 0x1>;
  gpio_sda= <&gph0 3 0x1>;
  status = "disabled";
 };


 hsi2c_44: hsi2c@13AE0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x13ae0000 0x1000>;
  interrupts = <0 105 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c44_bus>;
  clocks = <&clock ((80) + 10)>, <&clock ((80) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gph0 4 0x1>;
  gpio_sda= <&gph0 5 0x1>;
  status = "disabled";
 };


 hsi2c_45: hsi2c@13AF0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  default-clk = <200000000>;
  reg = <0x0 0x13af0000 0x1000>;
  interrupts = <0 111 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c45_bus>;
  clocks = <&clock ((80) + 11)>, <&clock ((80) + 2)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  samsung,usi-i2c-v2;
  gpio_scl= <&gph0 6 0x1>;
  gpio_sda= <&gph0 7 0x1>;
  status = "disabled";
 };


 spi_0: spi@10850000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10850000 0x100>;
  samsung,spi-fifosize = <256>;
  interrupts = <0 423 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 17)>, <&clock ((250) + 23)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_bus>;
  status = "disabled";
 };


 spi_1: spi@10450000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10450000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 398 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 2)>, <&clock ((200) + 21)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_bus>;
  status = "disabled";
 };


 spi_2: spi@10470000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10470000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 400 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 3)>, <&clock ((200) + 22)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_bus>;
  status = "disabled";
 };


 spi_3: spi@10490000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10490000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 402 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 4)>, <&clock ((200) + 23)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi3_bus>;
  status = "disabled";
 };


 spi_4: spi@104B0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x104B0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 404 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 5)>, <&clock ((200) + 24)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi4_bus>;
  status = "disabled";
 };


 spi_5: spi@104D0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x104D0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 406 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 6)>, <&clock ((200) + 25)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi5_bus>;
  status = "disabled";
 };


 spi_6: spi@104F0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x104F0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 408 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 7)>, <&clock ((200) + 26)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi6_bus>;
  status = "disabled";
 };


 spi_7: spi@108A0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108A0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 428 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 0)>, <&clock ((250) + 24)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi7_bus>;
  status = "disabled";
 };


 spi_8: spi@108C0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108C0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 430 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 1)>, <&clock ((250) + 25)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi8_bus>;
  status = "disabled";
 };


 spi_9: spi@108E0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108E0000 0x100>;
  samsung,spi-fifosize = <256>;
  interrupts = <0 432 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 2)>, <&clock ((250) + 26)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi9_bus>;
  status = "disabled";
 };


 spi_10: spi@10900000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10900000 0x100>;
  samsung,spi-fifosize = <256>;
  interrupts = <0 434 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 3)>, <&clock ((250) + 27)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi10_bus>;
  status = "disabled";
 };


 spi_11: spi@10920000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10920000 0x100>;
  samsung,spi-fifosize = <256>;
  interrupts = <0 436 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 4)>, <&clock ((250) + 28)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi11_bus>;
  status = "disabled";
 };


 spi_12: spi@10940000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10940000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 438 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 5)>, <&clock ((250) + 29)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi12_bus>;
  status = "disabled";
 };


 spi_13: spi@10520000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10520000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 415 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 8)>, <&clock ((200) + 27)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi13_bus>;
  status = "disabled";
 };


 spi_14: spi@10540000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10540000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 417 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 9)>, <&clock ((200) + 28)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi14_bus>;
  status = "disabled";
 };


 spi_15: spi@10560000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10560000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 419 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 10)>, <&clock ((200) + 29)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi15_bus>;
  status = "disabled";
 };


 spi_16: spi@14300000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x14300000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 0 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((100) + 7)>, <&clock ((100) + 11)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi16_bus>;
  status = "disabled";
 };


 spi_17: spi@14320000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x1432000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 2 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((100) + 8)>, <&clock ((100) + 12)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi17_bus>;
  status = "disabled";
 };


 spi_18: spi@14340000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x14340000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 4 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((100) + 9)>, <&clock ((100) + 13)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi18_bus>;
  status = "disabled";
 };


 spi_19: spi@14360000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x14360000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 6 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((100) + 10)>, <&clock ((100) + 14)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi19_bus>;
  status = "disabled";
 };


 spi_20: spi@13AC0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x13ac0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 104 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((80) + 6)>, <&clock ((80) + 9)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi20_bus>;
  status = "disabled";
 };


 spi_21: spi@13AE0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x13AE0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 105 0>;




  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((80) + 7)>, <&clock ((80) + 10)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi21_bus>;
  status = "disabled";
 };


 serial_0: uart@10440000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10440000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 397 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_bus>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 1)>, <&clock ((200) + 20)>;
  clock-names = "gate_pclk0", "gate_uart0";
  status = "disabled";
 };

 smu: smu {
  compatible = "samsung,exynos-smu";
 };

 fmp: fmp {
  compatible = "samsung,exynos-fmp";
  exynos,host-type = "ufs";
  exynos-host = <&ufs>;
  exynos,block-type = "sda";
  exynos,fips-block_offset = <5>;
 };

 ufs: ufs@0x11120000 {



  compatible ="samsung,exynos-ufs";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  reg =
   <0x0 0x11120000 0x200>,
   <0x0 0x11121100 0x200>,
   <0x0 0x11110000 0x8000>,
   <0x0 0x11130000 0x100>;
  interrupts = <0 242 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&ufs_rst_n &ufs_refclk_out>;
  clocks =

   <&clock ((700) + 2)>,

   <&clock ((700) + 9)>;

  clock-names =

   "GATE_UFS_EMBD",

   "UFS_EMBD";





  ufs-pm-qos-fsys0 = <200000>;


  dma-coherent;




  freq-table-hz = <0 0>, <0 0>;

  vcc-supply = <&ufs_fixed_vcc>;
  vcc-fixed-regulator;





  hw-rev = <5>;


  ufs,pmd-attr-lane = /bits/ 8 <2>;
  ufs,pmd-attr-gear = /bits/ 8 <3>;


  ufs-rx-min-activate-time-cap = <3>;
  ufs-rx-hibern8-time-cap = <2>;
  ufs-tx-hibern8-time-cap = <2>;


  brd-for-cal = <0>;


  ufs-exynos-smu = <&smu>;





  ufs-phy {
   #address-cells = <2>;
   #size-cells = <1>;
   ranges;
   reg = <0x0 0x11124000 0x800>;

   ufs-phy-sys {
    reg = <0x0 0x14060724 0x4>;
   };
  };


  ufs-io-coherency {
   #address-cells = <2>;
   #size-cells = <1>;
   ranges;

   reg =
    <0x0 0x11010700 0x4>;

   mask = <((1U << 8) | (1U << 9))>;
   bits = <((1U << 8) | (1U << 9))>;
  };

 };

 ufs_fixed_vcc: fixedregulator@0 {
         compatible = "regulator-fixed";
         regulator-name = "ufs-vcc";
         gpio = <&gpd0 2 0>;
         regulator-boot-on;
         enable-active-high;
 };

 reboot {
  compatible = "exynos,reboot";
  pmu_base = <0x14060000>;
 };

 handler {
  compatible = "exynos,handler";
  interrupts = <0 157 0>,
        <0 158 0>,
        <0 159 0>,
        <0 160 0>,
        <0 161 0>,
        <0 180 0>;
 };

 sysmmu_dpu0: sysmmu@160A0000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x160A0000 0x9000>;
  interrupts = <0 211 0>,
        <0 210 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 4)>;
  port-name = "VGRF, VGF";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x160D0000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x5))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x7))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0xD))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0xF) << 16 | (0x9))>;
  #iommu-cells = <0>;
 };
 sysmmu_dpu1: sysmmu@160B0000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x160B0000 0x9000>;
  interrupts = <0 213 0>,
        <0 212 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 5)>;
  port-name = "G0, VG0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x160E0000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x5))>;
  #iommu-cells = <0>;
 };
 sysmmu_dpu2: sysmmu@160C0000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x160C0000 0x9000>;
  interrupts = <0 215 0>,
        <0 214 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 6)>;
  port-name = "G1, VG1, WB";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x160F0000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0xF) << 16 | (0x5))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0x18) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0x18) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0x18) << 16 | (0x10))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0x18) << 16 | (0x18))>;
  #iommu-cells = <0>;
 };

 iommu-domain_disp {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&dsim_0>, <&displayport>;
 };

 iva: iva@0x17200000 {
  compatible = "samsung,iva";
  reg = <0x0 0x17200000 0x200000>;

  iommus = <&sysmmu_iva>;

  interrupt-names = "iva_mbox_irq";
  interrupts = <0 348 0>;

  clocks = <&clock ((1120) + 0)>;
  clock-names = "clk_iva";
  samsung,power-domain = <&pd_iva>;
  dvfs-dev = <&devfreq_6>;
  qos_rate = <534000>;

  mcu-info {
   mem_size = <0x20000>;
   shmem_size = <0x1000>;
   print_delay = <0>;
  };
 };

 sysmmu_iva: sysmmu@17020000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17020000 0x9000>;
  interrupts = <0 352 0>;
  clock-names = "aclk";
  clocks = <&clock ((1120) + 3)>;
  #iommu-cells = <0>;
 };

 iommu-domain_iva_score {
   compatible = "samsung,exynos-iommu-bus";





   #dma-address-cells = <1>;
   #dma-size-cells = <1>;

   dma-window = <0x80000000 0x70000000>;

   domain-clients = <&iva>;
 };

 score: score@16D00000 {
  compatible = "samsung,score";
  dma-coherent;
  reg = <0x0 0x16D00000 0x100000>;
  interrupts = <0 222 0>;

  clocks = <&clock ((1100) + 1)>, <&clock ((1110) + 0)>;
  clock-names = "dspm", "dsps";
  samsung,power-domain = <&pd_dsps>;

  iommus = <&sysmmu_score0>, <&sysmmu_score1>;
  qos_table = <534000 467000 336000 168000 34000>;
  default_qos = <534000>;
 };

 iommu-domain_score {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;






  domain-clients = <&score>;
 };

 sysmmu_score0: sysmmu@16C20000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16C20000 0x9000>;
  interrupts = <0 234 0>,
        <0 235 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((1100) + 2)>;
  port-name = "SCore0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16C50000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x3 << 5)) 0>;
  #iommu-cells = <0>;
 };

 sysmmu_score1: sysmmu@16C30000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16C30000 0x9000>;
  interrupts = <0 236 0>,
        <0 237 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((1100) + 3)>;
  port-name = "SCore1";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16C60000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x3 << 5)) 0>;
  #iommu-cells = <0>;
 };

 sysmmu_g2d0: sysmmu@17660000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17660000 0x9000>;
  interrupts = <0 275 0>,
        <0 276 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 4)>;
  port-name = "G2D port0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x17670000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x5 << 5)) 0>;
  #iommu-cells = <0>;
 };
 sysmmu_g2d1: sysmmu@17680000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17680000 0x9000>;
  interrupts = <0 277 0>,
        <0 278 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 5)>;
  port-name = "G2D port1";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x17690000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x5 << 5)) 0>;
  #iommu-cells = <0>;
 };

 iommu-domain_g2d {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&fimg2d>;

  #dma-address-cells = <1>;
  #dma-size-cells = <1>;
  dma-ranges;
  dma-window = <0x10000000 0x70000000>;
 };

 fimg2d: g2d@17620000 {
  compatible = "samsung,exynos9810-g2d";
  reg = <0x0 0x17620000 0x9000>;
  interrupts = <0 265 0>;
  clock-names = "gate";
  clocks = <&clock ((600) + 1)>;
  samsung,power-domain = <&pd_g2d>;
  iommus = <&sysmmu_g2d0>, <&sysmmu_g2d1>;
  hw_ppc =

   <3400 3100 2200 3600 5100 7000
   3300 2700 2000 3000 5200 6500
   3000 2900 2600 3400 5100 11900
   3200 2000 1900 3300 5200 7000
   2400 1900 1900 2700 3100 4100
   2500 900 900 2200 2900 3700
   3800>;

  g2d_dvfs_table = <534000 711000
    400000 534000
    336000 400000
    267000 356000
    178000 200000
    107000 134000
    >;
  dma-coherent;
 };

 sysmmu_g2d2: sysmmu@17780000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17780000 0x9000>;
  interrupts = <0 279 0>,
        <0 280 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 6)>;
  port-name = "MSCL, SMFC";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x17790000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) ((0x3) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) ((0x3) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) ((0x3) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) ((0x3) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x1 << 5)) ((0x3) << 16 | (0x2))>;
  #iommu-cells = <0>;
 };

 iommu-domain_mscl_smfc {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&astc>, <&smfc>, <&scaler_0>;
 };

 smfc: smfc@17700000 {
  compatible = "samsung,exynos8890-jpeg";
  dma-coherent;
  reg = <0x0 0x17700000 0x1000>;
  interrupts = <0 266 0>;
  clocks = <&clock ((600) + 2)>;
  clock-names = "gate";
  iommus = <&sysmmu_g2d2>;
  smfc,int_qos_minlock = <534000>;
  samsung,power-domain = <&pd_g2d>;
 };

 astc: astc@17720000 {
  compatible = "samsung,exynos-astc";
  dma-coherent;
  reg = <0x0 0x17720000 0x1000>;
  interrupts = <0 268 0>;
  clocks = <&clock ((600) + 0)>;
  clock-names = "gate";
  iommus = <&sysmmu_g2d2>;

  astc,int_qos_minlock = <533000>;
  samsung,power-domain = <&pd_g2d>;
 };

 scaler_0: scaler@17710000 {
  compatible = "samsung,exynos5-scaler";
  reg = <0x0 0x17710000 0x3000>;
  interrupts = <0 267 0>;
  clocks = <&clock ((600) + 3)>;
  clock-names = "gate";
  iommus = <&sysmmu_g2d2>;


  mscl_qos_table = <
    1794000 534000 2143260
    1352000 400000 1610280
    1014000 400000 1458000
     845000 336000 648000
     676000 267000 367200
    >;


  samsung,power-domain = <&pd_g2d>;
 };

 sysmmu_mfc0: sysmmu@17880000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17880000 0x9000>;
  interrupts = <0 364 0>,
        <0 365 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((10) + 2)>;
  port-name = "MFC port0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x17890000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x3 << 5)) 0>;
  #iommu-cells = <0>;
 };
 sysmmu_mfc1: sysmmu@178A0000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x178A0000 0x9000>;
  interrupts = <0 366 0>,
        <0 367 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((10) + 3)>;
  port-name = "MFC port1, WFD";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x178B0000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x3 << 5)) 0>,
   <(( ((0x0) << 16) | (0x3 << 8) | (0x0 << 1)) | (0x1 << 5)) ((0x1) << 16 | (0x1))>;
  #iommu-cells = <0>;
 };

 iommu-domain_mfc {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&mfc_0>, <&tsmux>;
 };

 mfc_0: mfc0@178D0000 {
  compatible = "samsung,mfc-v6";
  reg = <0x0 0x178D0000 0x10000>;
  interrupts = <0 356 0>;
  clock-names = "aclk_mfc";
  clocks = <&clock ((10) + 0)>;
  iommus = <&sysmmu_mfc0>, <&sysmmu_mfc1>;
  samsung,power-domain = <&pd_mfc>;
  status = "ok";
  ip_ver = <17>;
  clock_rate = <400000000>;
  min_rate = <100000>;
  num_qos_steps = <8>;
  max_qos_steps = <9>;
  max_mb = <4757298>;
  mfc_qos_table {
   mfc_qos_variant_0 {
    thrd_mb = <0>;
    freq_mfc = <200000>;
    freq_int = <178000>;
    freq_mif = <421000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <607>;
   };
   mfc_qos_variant_1 {
    thrd_mb = <253209>;
    freq_mfc = <336000>;
    freq_int = <267000>;
    freq_mif = <546000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <432>;
   };
   mfc_qos_variant_2 {
    thrd_mb = <518600>;
    freq_mfc = <400000>;
    freq_int = <336000>;
    freq_mif = <845000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <323>;
   };
   mfc_qos_variant_3 {
    thrd_mb = <1086358>;
    freq_mfc = <534000>;
    freq_int = <400000>;
    freq_mif = <1352000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <241>;
   };
   mfc_qos_variant_4 {
    thrd_mb = <1694860>;
    freq_mfc = <672000>;
    freq_int = <534000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <191>;
   };
   mfc_qos_variant_5 {
    thrd_mb = <2347751>;
    freq_mfc = <672000>;
    freq_int = <534000>;
    freq_mif = <1014000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <1>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <236>;
   };
   mfc_qos_variant_6 {
    thrd_mb = <3122858>;
    freq_mfc = <672000>;
    freq_int = <534000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <1>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <0>;
    time_fw = <191>;
   };
   mfc_qos_variant_7 {
    thrd_mb = <4230819>;
    freq_mfc = <672000>;
    freq_int = <534000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <1>;
    mo_uhd_enc60_value = <0>;
    time_fw = <191>;
   };

   mfc_qos_variant_8 {
    thrd_mb = <1694860>;
    freq_mfc = <672000>;
    freq_int = <534000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    mo_uhd_enc60_value = <1>;
    time_fw = <191>;
   };
  };
 };

 tsmux: tsmux@178E0000 {
  compatible = "samsung,exynos-tsmux";
  reg = <0x0 0x178E0000 0x1000>;
  interrupts = <0 357 0>;
  iommus = <&sysmmu_mfc1>;

  samsung,power-domain = <&pd_mfc>;
 };

 sysmmu_aud: sysmmu@17E00000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x17E00000 0x9000>;
  interrupts = <0 79 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((650) + 8)>;
  port-name = "Abox";
  sysmmu,no-suspend;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) 0>;
  #iommu-cells = <0>;
 };

 iommu-domain_aud {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&abox>;
 };

 repeater: repeater@15100000 {
  compatible = "samsung,exynos-repeater";

  samsung,power-domain = <&pd_g2d>;
 };

 sysmmu_dcf: sysmmu@16A30000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16A30000 0x9000>;
  interrupts = <0 324 0>,
        <0 325 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((360) + 2)>;
  port-name = "CIP1/2";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16A20000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x3 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) 0>,
   <(( ((0x1) << 16) | (0x3 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1) << 16 | (0x1))>;
  #iommu-cells = <0>;
 };

 iommu-domain_dcf {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&dummy_dcf>;
 };

 dummy_dcf: dummy_dcf {
  compatible = "samsung,exynos8890-mmu_test";
  reg = <0x0 0xCAFE0000 0x1000>;
  interrupts = <0 0 0>;
  iommus = <&sysmmu_dcf>;
 };

 sysmmu_dcrd: sysmmu@16830000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16830000 0x9000>;
  interrupts = <0 306 0>,
        <0 307 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((380) + 3)>;
  port-name = "DCP";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16820000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) ((0x1F) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x5))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x7))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x9))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0xA))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0xB))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0x5))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0xD))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x1F) << 16 | (0xE))>;
  #iommu-cells = <0>;
 };

 sysmmu_isphq: sysmmu@16650000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16650000 0x9000>;
  interrupts = <0 285 0>,
        <0 286 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((400) + 2)>;
  port-name = "ISPHQ";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16660000>;
  sysmmu,tlb_property =
   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x4 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x4 << 5)) ((0xF) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x4 << 5)) ((0xF) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x4 << 5)) ((0xF) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x4 << 5)) ((0xF) << 16 | (0x1))>;
  #iommu-cells = <0>;
 };

 sysmmu_isplp0: sysmmu@16450000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16450000 0x9000>;
  interrupts = <0 298 0>,
        <0 299 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((420) + 5)>;
  port-name = "GDC, ISPLP, VRA";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16460000>;
  sysmmu,tlb_property =

   <(( ((0x0) << 16) | (0x1 << 8) | (0x0 << 1)) | (0x4 << 5)) 0>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x5 << 5)) ((0xF) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x5 << 5)) ((0xF) << 16 | (0x5))>,

   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x10))>,

   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3) << 16 | (0x2))>;
  #iommu-cells = <0>;
 };
 sysmmu_isplp1: sysmmu@16470000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16470000 0x9000>;
  interrupts = <0 300 0>,
        <0 301 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((420) + 6)>;
  port-name = "MC_SCALER";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16480000>;
  sysmmu,tlb_property =

   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x2))>,

   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x7))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x2))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x5))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x7))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x8))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x9))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xA))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xB))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xD))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xE))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xF))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x10))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x11))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x15))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x16))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x17))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x18))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x19))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1A))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1B))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1C))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1D))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1E))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1F))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x20))>;
  #iommu-cells = <0>;
 };

 sysmmu_isppre: sysmmu@16310000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x16310000 0x9000>;
  interrupts = <0 342 0>,
        <0 343 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((450) + 9)>;
  port-name = "3AAM, 3AA, PDP";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x16300000>;
  sysmmu,tlb_property =

   <(( ((0x0) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) 0>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xA))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xE))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x12))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x2))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x6))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xA))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xE))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x12))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x16))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1A))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1E))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x22))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x26))>,

   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x7))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xB))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xF))>,
   <(( ((0x1) << 16) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x13))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x3))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x7))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xB))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xF))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x13))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x17))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1B))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1F))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x23))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x27))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x0))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x4))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x8))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0xC))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x10))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x14))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x18))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1C))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x20))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x24))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x28))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x2C))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x30))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x34))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x38))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x3C))>,

   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x1))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x5))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x21))>,
   <(( ((0x1) << 16) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x3F) << 16 | (0x25))>;
  #iommu-cells = <0>;
 };

 iommu-domain_isp {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&fimc_is>, <&fimc_is_sensor0>, <&fimc_is_sensor1>,
   <&fimc_is_sensor2>, <&fimc_is_sensor3>, <&camerapp_gdc>;
 };

 speedy@141C0000 {
  compatible = "samsung,exynos-speedy";
  reg = <0x0 0x141C0000 0x2000>;
  interrupts = <0 35 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&speedy_bus>;




  status = "disabled";
 };

 acpm {
  compatible = "samsung,exynos-acpm";
  #address-cells = <2>;
  #size-cells = <1>;
  acpm-ipc-channel = <4>;
  fvmap_offset = <0x6700>;
  reg = <0x0 0x14020000 0x1000>;
  reg-names = "timer_apm";
  peritimer-cnt = <0xFFFF>;
 };

 acpm_ipc {
  compatible = "samsung,exynos-acpm-ipc";
  #address-cells = <2>;
  #size-cells = <1>;
  interrupts = <0 68 0>;
  reg = <0x0 0x14100000 0x1000>,
   <0x0 0x2039000 0x30000>;
  initdata-base = <0x7F00>;
  num-timestamps = <32>;
  debug-log-level = <0>;
  logging-period = <500>;
  dump-base = <0x203C000>;
  dump-size = <0x1D000>;
 };

 exynos_flexpmu_dbg {
  compatible = "samsung,exynos-flexpmu-dbg";
  #address-cells = <2>;
  #size-cells = <1>;
  data-base = <0x204F800>;
  data-size = <0x400>;
 };

 acpm_dvfs {
  compatible = "samsung,exynos-acpm-dvfs";
  acpm-ipc-channel = <5>;
 };

 acpm_s2d {
  compatible = "samsung,exynos-acpm-s2d";
  acpm-ipc-channel = <11>;
 };

 devfreq_0: devfreq_mif@17000010 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000010 0x0>;
  devfreq_type = "mif";
  devfreq_domain_name = "dvfs_mif";


  use_delay_time = "true";
  delay_time_list = "20";

  freq_info = <2093000 208000 1014000 208000 2093000 2093000>;



  boot_info = <40 1794000>;


  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040000)>;
  acpm-ipc-channel = <1>;
  use_acpm = "true";
 };

 devfreq_1: devfreq_int@17000020 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000020 0x0>;
  devfreq_type = "int";
  devfreq_domain_name = "dvfs_int";


  use_delay_time = "false";

  freq_info = <667000 178000 107000 107000 667000 667000>;



  boot_info = <40 667000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040001)>;
  acpm-ipc-channel = <1>;
  use_acpm = "true";
 };

 devfreq_2: devfreq_intcam@17000030 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000030 0x0>;
  devfreq_type = "intcam";
  devfreq_domain_name = "dvfs_intcam";


  use_delay_time = "false";

  freq_info = <690000 630000 690000 630000 690000 690000>;



  boot_info = <40 640000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040005)>;
 };

 devfreq_3: devfreq_disp@17000040 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000040 0x0>;
  devfreq_type = "disp";
  devfreq_domain_name = "dvfs_disp";


  use_delay_time = "false";

  freq_info = <640000 200000 640000 200000 640000 640000>;



  boot_info = <40 640000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040008)>;
 };

 devfreq_4: devfreq_cam@17000050 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000050 0x0>;
  devfreq_type = "cam";
  devfreq_domain_name = "dvfs_cam";


  use_delay_time = "false";

  freq_info = <690000 590000 690000 590000 690000 690000>;



  boot_info = <40 630000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040007)>;
 };

 devfreq_5: devfreq_aud@17000060 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000060 0x0>;
  devfreq_type = "aud";
  devfreq_domain_name = "dvfs_aud";


  use_delay_time = "false";

  freq_info = <295000 295000 295000 295000 1180000 295000>;



  boot_info = <40 295000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040009)>;
 };

 devfreq_6: devfreq_iva@17000070 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000070 0x0>;
  devfreq_type = "iva";
  devfreq_domain_name = "dvfs_iva";


  use_delay_time = "false";

  freq_info = <34000 34000 34000 34000 534000 34000>;



  boot_info = <40 34000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B04000A)>;
 };

 devfreq_7: devfreq_score@17000080 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000080 0x0>;
  devfreq_type = "score";
  devfreq_domain_name = "dvfs_score";


  use_delay_time = "false";

  freq_info = <34000 34000 34000 34000 534000 34000>;



  boot_info = <40 34000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B04000B)>;
 };

 devfreq_8: devfreq_fsys0@17000090 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000090 0x0>;
  devfreq_type = "fsys0";
  devfreq_domain_name = "dvfs_fsys0";


  use_delay_time = "false";

  freq_info = <336000 73000 336000 73000 336000 336000>;



  boot_info = <40 336000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040006)>;
 };

 exynos_adc: adc@14230000 {
  compatible = "samsung,exynos-adc-v3";
  reg = <0x0 0x14230000 0x100>;
  interrupts = <0 8 0>;
  #io-channel-cells = <1>;
  io-channel-ranges;
  clocks = <&clock ((100) + 2)>;
  clock-names = "gate_adcif";
 };

 rtc@141E0000 {
  compatible = "samsung,exynos8-rtc";
  reg = <0x0 0x141E0000 0x100>;
  interrupts = <0 31 0>, <0 32 0>;
 };

 watchdog_cl0@10050000 {
  compatible = "samsung,exynos8-wdt";
  reg = <0x0 0x10050000 0x100>;
  interrupts = <0 464 0>;
  clocks = <&clock (0 + 1)>, <&clock ((150) + 7)>;
  clock-names = "rate_watchdog", "gate_watchdog";
  timeout-sec = <30>;
  samsung,syscon-phandle = <&pmu_system_controller>;
  index = <0>;
 };

 watchdog_cl1@10060000 {
  compatible = "samsung,exynos7-wdt";
  reg = <0x0 0x10060000 0x100>;
  interrupts = <0 465 0>;
  clocks = <&clock (0 + 1)>, <&clock ((150) + 7)>;
  clock-names = "rate_watchdog", "gate_watchdog";
  timeout-sec = <20>;
  samsung,syscon-phandle = <&pmu_system_controller>;
  index = <1>;
  use_multistage_wdt;
 };


 serial_1: uart@10840000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10840000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 422 0>;
  pinctrl-names = "default", "rts";
  pinctrl-0 = <&uart1_bus_single>;
  pinctrl-1 = <&uart1_bus_rts>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 12)>, <&clock ((250) + 18)>;
  clock-names = "gate_pclk1", "gate_uart1";
  status = "disabled";
 };


 serial_2: uart@10450000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10450000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 398 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 2)>, <&clock ((200) + 21)>;
  clock-names = "gate_pclk2", "gate_uart2";
  status = "disabled";
 };


 serial_3: uart@10470000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10470000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 400 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 3)>, <&clock ((200) + 22)>;
  clock-names = "gate_pclk3", "gate_uart3";
  status = "disabled";
 };


 serial_4: uart@10490000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10490000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 402 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 4)>, <&clock ((200) + 23)>;
  clock-names = "gate_pclk4", "gate_uart4";
  status = "disabled";
 };


 serial_5: uart@104B0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x104B0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 404 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart5_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 5)>, <&clock ((200) + 24)>;
  clock-names = "gate_pclk5", "gate_uart5";
  status = "disabled";
 };


 serial_6: uart@104D0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x104D0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 406 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart6_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 6)>, <&clock ((200) + 25)>;
  clock-names = "gate_pclk6", "gate_uart6";
  status = "disabled";
 };


 serial_7: uart@104F0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x104F0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 408 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart7_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 7)>, <&clock ((200) + 26)>;
  clock-names = "gate_pclk7", "gate_uart7";
  status = "disabled";
 };


 serial_8: uart@108A0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108A0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 428 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart8_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 0)>, <&clock ((250) + 24)>;
  clock-names = "gate_pclk8", "gate_uart8";
  status = "disabled";
 };


 serial_9: uart@108C0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108C0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 430 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart9_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 1)>, <&clock ((250) + 25)>;
  clock-names = "gate_pclk9", "gate_uart9";
  status = "disabled";
 };


 serial_10: uart@108E0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108E0000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 432 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart10_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 2)>, <&clock ((250) + 26)>;
  clock-names = "gate_pclk10", "gate_uart10";
  status = "disabled";
 };


 serial_11: uart@10900000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10900000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 434 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart11_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 3)>, <&clock ((250) + 27)>;
  clock-names = "gate_pclk11", "gate_uart11";
  status = "disabled";
 };


 serial_12: uart@10920000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10920000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 436 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart12_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 4)>, <&clock ((250) + 28)>;
  clock-names = "gate_pclk12", "gate_uart12";
  status = "disabled";
 };


 serial_13: uart@10940000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10940000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 438 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart13_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((250) + 5)>, <&clock ((250) + 29)>;
  clock-names = "gate_pclk13", "gate_uart13";
  status = "disabled";
 };


 serial_14: uart@10520000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10520000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 415 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart14_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 8)>, <&clock ((200) + 27)>;
  clock-names = "gate_pclk14", "gate_uart14";
  status = "disabled";
 };


 serial_15: uart@10540000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10540000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 417 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart15_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 9)>, <&clock ((200) + 28)>;
  clock-names = "gate_pclk15", "gate_uart15";
  status = "disabled";
 };


 serial_16: uart@10560000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10560000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 419 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart16_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((200) + 10)>, <&clock ((200) + 29)>;
  clock-names = "gate_pclk16", "gate_uart16";
  status = "disabled";
 };


 serial_17: uart@14300000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x14300000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 0 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart17_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((100) + 7)>, <&clock ((100) + 11)>;
  clock-names = "gate_pclk17", "gate_uart17";
  status = "disabled";
 };


 serial_18: uart@14320000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x14320000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 2 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart18_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((100) + 8)>, <&clock ((100) + 12)>;
  clock-names = "gate_pclk18", "gate_uart18";
  status = "disabled";
 };


 serial_19: uart@14340000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x14340000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 4 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart19_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((100) + 9)>, <&clock ((100) + 13)>;
  clock-names = "gate_pclk19", "gate_uart10";
  status = "disabled";
 };


 serial_20: uart@14360000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x14360000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 6 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart20_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((100) + 10)>, <&clock ((100) + 14)>;
  clock-names = "gate_pclk20", "gate_uart20";
  status = "disabled";
 };


 serial_21: uart@13AC0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x13ac0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 104 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart21_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((80) + 6)>, <&clock ((80) + 9)>;
  clock-names = "gate_pclk21", "gate_uart21";
  status = "disabled";
 };


 serial_22: uart@13AE0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x13ae0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 105 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart22_bus_single>;
  samsung,usi-serial-v2;
  clocks = <&clock ((80) + 7)>, <&clock ((80) + 10)>;
  clock-names = "gate_pclk22", "gate_uart22";
  status = "disabled";
 };

        coresight@1e000000 {
  compatible = "exynos,coresight";
  base = <0x1e000000>;
  sj-offset = <0x6000>;

  funnel-num = <3>;
  etf-num = <2>;

  cl0_cpu0@800000 {
          device_type = "cs";
   dbg-offset = <0x810000>;
          etm-offset = <0x840000>;
          funnel-port = <1 0>;
  };
  cl0_cpu1@900000 {
          device_type = "cs";
   dbg-offset = <0x910000>;
          etm-offset = <0x940000>;
          funnel-port = <1 1>;
  };
  cl0_cpu2@A00000 {
          device_type = "cs";
   dbg-offset = <0xA10000>;
          etm-offset = <0xA40000>;
          funnel-port = <1 2>;
  };
  cl0_cpu3@B00000 {
          device_type = "cs";
   dbg-offset = <0xB10000>;
          etm-offset = <0xB40000>;
          funnel-port = <1 3>;
  };
  cl1_cpu0@400000 {
          device_type = "cs";
   dbg-offset = <0x410000>;
          etm-offset = <0x440000>;
          funnel-port = <0 0>;
  };
  cl1_cpu1@500000 {
          device_type = "cs";
   dbg-offset = <0x510000>;
          etm-offset = <0x540000>;
          funnel-port = <0 1>;
  };
  cl1_cpu2@600000 {
          device_type = "cs";
   dbg-offset = <0x610000>;
          etm-offset = <0x640000>;
          funnel-port = <0 2>;
  };
  cl1_cpu3@700000 {
          device_type = "cs";
   dbg-offset = <0x710000>;
          etm-offset = <0x740000>;
          funnel-port = <0 3>;
  };
  cs_etf0: cs_etf0@C000 {
          device_type = "etf";
          offset = <0x4000>;
          funnel-port = <2 0>;
  };
  cs_etf1: cs_etf1@5000 {
          device_type = "etf";
          offset = <0x5000>;
          funnel-port = <2 1>;
  };
  cs_funnel0@4000 {
          device_type = "funnel";
          offset = <0x7000>;
  };
  cs_funnel1@9000 {
          device_type = "funnel";
          offset = <0x8000>;
  };
  cs_funnelm2@9000 {
          device_type = "funnel";
          offset = <0x9000>;
  };
  cs_etr@A000 {
          device_type = "etr";
   samsung,cs-sfr = <0x1E00c000 0x100>;
   samsung,q-offset = <0x2c>;
          offset = <0xA000>;
  };
 };

 sec_pwm: pwm@10510000 {
  compatible = "samsung,s3c6400-pwm";
  reg = <0x0 0x10510000 0x1000>;
  samsung,pwm-outputs = <0>, <1>, <2>, <3>, <4>;
  #pwm-cells = <3>;
  clocks = <&clock ((200) + 30)>, <&clock (0 + 1)>;
  clock-names = "pwm_pclk", "pwm_sclk";
  status = "ok";
 };

 dwmmc_2: dwmmc2@11500000 {
  compatible = "samsung,exynos-dw-mshc";
  reg = <0x0 0x11500000 0x2000>;
  reg-names = "dw_mmc";
  interrupts = <0 249 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((750) + 20)>, <&clock ((750) + 0)>;
  clock-names = "ciu", "ciu_gate";
  status = "disabled";
 };

 abox_gic: abox_gic@0x17CF0000 {
  compatible = "samsung,abox_gic";
  reg = <0x0 0x17CF1000 0x1000>, <0x0 0x17CF2000 0x1004>;
  reg-names = "gicd", "gicc";
  interrupts = <0 76 0>;
 };

 abox: abox@0x17C50000 {
  compatible = "samsung,abox";
  reg = <0x0 0x17C50000 0x10000>, <0x0 0x17C10000 0x10000>, <0x0 0x17D00000 0x31000>;
  reg-names = "sfr", "sysreg", "sram";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&aud_codec_mclk>;
  pinctrl-1 = <&aud_codec_mclk_idle>;
  quirks = "try to asrc off";
  #sound-dai-cells = <1>;
  samsung,power-domain = <&pd_aud>;
  ipc_tx_offset = <0x30000>;
  ipc_rx_offset = <0x30300>;
  ipc_tx_ack_offset = <0x302FC>;
  ipc_rx_ack_offset = <0x305FC>;
  abox_gic = <&abox_gic>;
  clocks = <&clock ((650) + 19)>, <&clock ((650) + 6)>,
   <&clock ((650) + 12)>, <&clock ((650) + 14)>,
   <&clock ((650) + 11)>;
  clock-names = "pll", "cpu", "audif", "dmic", "bus";
  uaif_max_div = <512>;
  iommus = <&sysmmu_aud>;
  pm_qos_int = <0 0 0 0 0>;
  pm_qos_aud = <1180000 800000 590000 394000 0>;

  abox_rdma_0: abox_rdma@0x17C51000 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51000 0x100>;
   id = <0>;
   type = "normal";
  };

  abox_rdma_1: abox_rdma@0x17C51100 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51100 0x100>;
   id = <1>;
   type = "normal";
  };

  abox_rdma_2: abox_rdma@0x17C51200 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51200 0x100>;
   id = <2>;
   type = "normal";
  };

  abox_rdma_3: abox_rdma@0x17C51300 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51300 0x100>;
   id = <3>;
   type = "sync";
  };

  abox_rdma_4: abox_rdma@0x17C51400 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51400 0x100>;
   id = <4>;
   type = "call";
  };

  abox_rdma_5: abox_rdma@0x17C51500 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51500 0x100>, <0x0 0x17D30600 0x70>;
   id = <5>;
   type = "compress";
  };

  abox_rdma_6: abox_rdma@0x17C51600 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51600 0x100>;
   id = <6>;
   type = "realtime";
  };

  abox_rdma_7: abox_rdma@0x17C51700 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x17C51700 0x100>;
   id = <7>;
   type = "realtime";
  };

  abox_wdma_0: abox_wdma@0x17C52000 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x17C52000 0x100>;
   id = <0>;
   type = "realtime";
  };

  abox_wdma_1: abox_wdma@0x17C52100 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x17C52100 0x100>;
   id = <1>;
   type = "normal";
  };

  abox_wdma_2: abox_wdma@0x17C52200 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x17C52200 0x100>;
   id = <2>;
   type = "call";
  };

  abox_wdma_3: abox_wdma@0x17C52300 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x17C52300 0x100>;
   id = <3>;
   type = "realtime";
  };

  abox_wdma_4: abox_wdma@0x17C52400 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x17C52400 0x100>;
   id = <4>;
   type = "vi-sensing";
  };

  abox_uaif_0: abox_uaif@0x17C50500 {
   compatible = "samsung,abox-uaif";
   reg = <0x0 0x17C50500 0x10>;
   id = <0>;
   clocks = <&clock ((650) + 15)>, <&clock ((650) + 2)>;
   clock-names = "bclk", "bclk_gate";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&aud_i2s0_bus>;
   pinctrl-1 = <&aud_i2s0_idle>;
  };

  abox_uaif_1: abox_uaif@0x17C50510 {
   compatible = "samsung,abox-uaif";
   reg = <0x0 0x17C50510 0x10>;
   id = <1>;
   clocks = <&clock ((650) + 16)>, <&clock ((650) + 3)>;
   clock-names = "bclk", "bclk_gate";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&aud_i2s1_bus>;
   pinctrl-1 = <&aud_i2s1_idle>;
  };

  abox_uaif_2: abox_uaif@0x17C50520 {
   compatible = "samsung,abox-uaif";
   reg = <0x0 0x17C50520 0x10>;
   id = <2>;
   clocks = <&clock ((650) + 17)>, <&clock ((650) + 4)>;
   clock-names = "bclk", "bclk_gate";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&aud_i2s2_bus>;
   pinctrl-1 = <&aud_i2s2_idle>;
  };

  abox_uaif_3: abox_uaif@0x17C50530 {
   compatible = "samsung,abox-uaif";
   reg = <0x0 0x17C50530 0x10>;
   id = <3>;
   clocks = <&clock ((650) + 18)>, <&clock ((650) + 5)>;
   clock-names = "bclk", "bclk_gate";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&aud_i2s3_bus>;
   pinctrl-1 = <&aud_i2s3_idle>;
  };

  abox_dsif: abox_dsif@0x17C50550 {
   compatible = "samsung,abox-dsif";
   reg = <0x0 0x17C50550 0x10>;
   id = <5>;
   clocks = <&clock ((650) + 13)>, <&clock ((650) + 1)>;
   clock-names = "bclk", "bclk_gate";





  };

  abox_effect: abox_effect@0x17D2E000 {
   compatible = "samsung,abox-effect";
   reg = <0x0 0x17D2E000 0x1000>;
   reg-names = "reg";
   abox = <&abox>;
  };

  abox_debug: abox_debug@0 {
   compatible = "samsung,abox-debug";
   memory-region = <&abox_rmem>;
   reg = <0x0 0x0 0x0>;
  };

  abox_vss: abox_vss@0 {
   compatible = "samsung,abox-vss";
   magic_offset = <0x600000>;
   reg = <0x0 0x0 0x0>;
  };

  ext_bin_0: ext_bin@0 {
   status = "disabled";
   samsung,name = "dsm.bin";
   samsung,area = <1>;
   samsung,offset = <0x502000>;
  };
  ext_bin_1: ext_bin@1 {
   status = "okay";
   samsung,name = "AP_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7E0000>;
  };
  ext_bin_2: ext_bin@2 {
   status = "okay";
   samsung,name = "APBargeIn_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7DC000>;
  };
  ext_bin_3: ext_bin@3 {
   status = "disabled";
   samsung,name = "SoundBoosterParam.bin";
   samsung,area = <1>;
   samsung,offset = <0x4FC000>;
  };
  ext_bin_4: ext_bin@4 {
   status = "okay";
   samsung,name = "APDV_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x4D0000>;
  };
  ext_bin_5: ext_bin@5 {
   status = "okay";
   samsung,name = "APBiBF_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7DF000>;
  };
  ext_bin_6: ext_bin@6 {
   status = "disabled";
   samsung,name = "dummy.bin";
   samsung,area = <1>;
   samsung,offset = <0x800000>;
  };
  ext_bin_7: ext_bin@7 {
   status = "disabled";
   samsung,name = "dummy.bin";
   samsung,area = <1>;
   samsung,offset = <0x800000>;
  };
 };


 tee {
  compatible = "samsung,exynos-tee";
  interrupts = <0 233 0>;
 };

 seclog {
  compatible = "samsung,exynos-seclog";
  interrupts = <0 218 0>;
 };


 ufs-srpmb {
  compatible = "samsung,ufs-srpmb";
  interrupts = <0 460 0>;
 };

 exynos_dm: exynos-dm@17000000 {
  compatible = "samsung,exynos-dvfs-manager";
  reg = <0x0 0x17000000 0x0>;
  acpm-ipc-channel = <1>;
  cpufreq_cl0 {
   dm-index = <0>;
   available = "true";
   cal_id = <(0x0B040002)>;
  };
  cpufreq_cl1 {
   dm-index = <1>;
   available = "true";
   cal_id = <(0x0B040003)>;
  };
  devfreq_mif {
   dm-index = <2>;
   available = "true";
   policy_use = "true";
   cal_id = <(0x0B040000)>;
  };
  devfreq_int {
   dm-index = <3>;
   available = "true";
   policy_use = "true";
   cal_id = <(0x0B040001)>;
  };
  devfreq_intcam {
   dm-index = <4>;
   available = "true";
   cal_id = <(0x0B040005)>;
  };
  devfreq_fsys0 {
   dm-index = <5>;
   available = "true";
   cal_id = <(0x0B040006)>;
  };
  devfreq_cam {
   dm-index = <6>;
   available = "true";
   cal_id = <(0x0B040007)>;
  };
  devfreq_disp {
   dm-index = <7>;
   available = "true";
   cal_id = <(0x0B040008)>;
  };
  devfreq_aud {
   dm-index = <8>;
   available = "true";
   cal_id = <(0x0B040009)>;
  };
  devfreq_iva {
   dm-index = <9>;
   available = "true";
   cal_id = <(0x0B04000A)>;
  };
  devfreq_score {
   dm-index = <10>;
   available = "true";
   cal_id = <(0x0B04000B)>;
  };
  dvfs_gpu {
   dm-index = <11>;
   available = "false";
   cal_id = <(0x0B040004)>;
  };
 };

 schedutil {
  domain@0 {
   device_type = "freqvar-tune";
   shared-cpus = "0-3";

   boost_table = < 100 598000 60 715000 30 832000 20 949000 10 1053000 0 >;
   up_rate_limit_table = < 5 >;
   down_rate_limit_table = < 5 >;
   upscale_ratio_table = < 80 >;
  };
  domain@1 {
   device_type = "freqvar-tune";
   shared-cpus = "4-7";

   boost_table = < 20 858000 15 962000 5 1261000 0 >;
   up_rate_limit_table = < 5 >;
   down_rate_limit_table = < 5 >;
   upscale_ratio_table = < 80 >;
  };
 };

 cpu_hotplug {
  compatible = "exynos, cpu_hotplug";
  boot_lock_time = <40>;
  fast_hp_cpus = "5-7";
 };

 hotplug_governor {
  compatible = "exynos, hotplug_governor";

  single_change_ms = <30>;
  dual_change_ms = <30>;
  quad_change_ms = <15>;
  big_heavy_thr = <600>;
  lit_heavy_thr = <180>;
  cl_busy_ratio = <65>;

  dual_freq = <2314000>;
  triple_freq = <1794000>;
  quad_freq = <1794000>;
  cal-id = <(0x0B040003)>;
 };

 schedutil_gov {
  schedutil_domain0: domain@0 {
   device_type = "schedutil-domain";
   shared-cpus = "0-3";

   enabled = <0>;
   qos_min_class = <3>;
  };

  schedutil_domain1: domain@1 {
   device_type = "schedutil-domain";
   shared-cpus = "4-7";

   enabled = <1>;
   expired_time = <80>;
   qos_min_class = <5>;
  };
 };

 cpufreq {
  cpufreq_domain0: domain@0 {
   device_type = "cpufreq-domain";
   sibling-cpus = "0-3";
   cal-id = <(0x0B040002)>;
   dm-type = <0>;

   min-freq = <455000>;


   pm_qos-min-class = <3>;
   pm_qos-max-class = <4>;

   user-default-qos = <715000>;

   #cooling-cells = <2>;

   dm-constraints {
    mif-perf {
     const-type = <0>;
     dm-type = <2>;

     table = < 2002000 845000
        1898000 845000
        1794000 845000
        1690000 845000
        1456000 676000
        1248000 676000
        1053000 676000
         949000 676000
         832000 546000
         715000 546000
         598000 421000
         455000 0
         >;
    };
    mif-skew {
     guidance;
     const-type = <0>;
     dm-type = <2>;
     ect-name = "dvfs_cpucl0";
    };
   };
  };
  cpufreq_domain1: domain@1 {
   device_type = "cpufreq-domain";
   sibling-cpus = "4-7";
   cal-id = <(0x0B040003)>;
   dm-type = <1>;

   min-freq = <650000>;
   max-freq = <1794000>;
   policy-max = <1794000>;


   pm_qos-min-class = <5>;
   pm_qos-max-class = <6>;

   pm_qos-booting = <1794000>;

   #cooling-cells = <2>;

   dm-constraints {
    mif-perf {
     const-type = <0>;
     dm-type = <2>;

     table = < 2964000 1794000
        2860000 1794000
        2704000 1794000
        2652000 1794000
        2496000 1794000
        2314000 1794000
        2158000 1539000
        2002000 1539000
        1924000 1539000
        1794000 1539000
        1690000 1014000
        1586000 845000
        1469000 845000
        1261000 676000
        1170000 676000
        1066000 676000
         962000 546000
         858000 546000
         741000 421000
         650000 421000
         598000 421000 >;
    };
    mif-skew {
     guidance;
     const-type = <0>;
     dm-type = <2>;
     ect-name = "dvfs_cpucl1";
    };
   };
  };
 };

 tmuctrl_0: BIG@10070000 {
  compatible = "samsung,exynos9810-tmu";
  reg = <0x0 0x10070000 0x700>;
  interrupts = <0 478 0>;
  tmu_name = "BIG";
  id = <0>;
  sensors = <94>;
  sensing_mode = "balance";
  hotplug_enable = <1>;
  hotplug_in_threshold = <91>;
  hotplug_out_threshold = <96>;
# 1 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/thermal/thermal_exynos.h" 1
# 13 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi" 2

#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x8>;
# 5157 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
 };

 tmuctrl_1: LITTLE@10070000 {
  compatible = "samsung,exynos9810-tmu";
  reg = <0x0 0x10070000 0x700>;
  interrupts = <0 478 0>;
  tmu_name = "LITTLE";
  id = <1>;
  sensors = <32>;
  sensing_mode = "max";
# 1 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x8>;
# 5168 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
 };

 tmuctrl_2: G3D@10074000 {
  compatible = "samsung,exynos9810-tmu";
  reg = <0x0 0x10074000 0x700>;
  interrupts = <0 479 0>;
  tmu_name = "G3D";
  id = <2>;
  sensors = <2>;
  sensing_mode = "max";
# 1 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x8>;
# 5179 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
 };

 tmuctrl_3: ISP@10074000 {
  compatible = "samsung,exynos9810-tmu";
  reg = <0x0 0x10074000 0x700>;
  interrupts = <0 479 0>;
  tmu_name = "ISP";
  id = <3>;
  sensors = <4>;
  sensing_mode = "max";
# 1 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos9810-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x8>;
# 5190 "arch/arm64/boot/dts/exynos/exynos9810.dtsi" 2
 };

 acpm_tmu {
  acpm-ipc-channel = <12>;
 };

 thermal-zones {
  big_thermal: BIG {
   zone_name = "BIG_THERMAL";
   polling-delay-passive = <50>;
   polling-delay = <1000>;
   thermal-sensors = <&tmuctrl_0>;
   governor = "power_allocator";
   sustainable-power = <0>;
   k_po = <0>;
   k_pu = <0>;
   k_i = <0>;
   i_max = <0>;
   integral_cutoff = <0>;

   trips {
    big_cold: big-cold {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    big_switch_on: big-switch-on {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "active";
    };
    big_control_temp: big-control-temp {
     temperature = <83000>;
     hysteresis = <5000>;
     type = "passive";
    };
    big_alert0: big-alert0 {
     temperature = <95000>;
     hysteresis = <5000>;
     type = "active";
    };
    big_alert1: big-alert1 {
     temperature = <100000>;
     hysteresis = <5000>;
     type = "active";
    };
    big_alert2: big-alert2 {
     temperature = <105000>;
     hysteresis = <5000>;
     type = "active";
    };
    big_alert3: big-alert3 {
     temperature = <110000>;
     hysteresis = <5000>;
     type = "active";
    };
    big_hot: big-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&big_control_temp>;
         cooling-device = <&cpufreq_domain1 (~0) (~0)>;
          };
   };
  };

  little_thermal: LITTLE {
   zone_name = "LITTLE_THERMAL";
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_1>;

   trips {
    little_alert0: little-alert0 {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert1: little-alert1 {
     temperature = <76000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert2: little-alert2 {
     temperature = <81000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert3: little-alert3 {
     temperature = <86000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert4: little-alert4 {
     temperature = <91000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert5: little-alert5 {
     temperature = <96000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_alert6: little-alert6 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    little_hot: little-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&little_alert0>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
    map1 {
         trip = <&little_alert1>;

         cooling-device = <&cpufreq_domain0 0 0>;
          };
    map2 {
         trip = <&little_alert2>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
    map3 {
         trip = <&little_alert3>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
    map4 {
         trip = <&little_alert4>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
    map5 {
         trip = <&little_alert5>;

         cooling-device = <&cpufreq_domain0 0 0>;
          };
    map6 {
         trip = <&little_alert6>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
    map7 {
         trip = <&little_hot>;

         cooling-device = <&cpufreq_domain0 0 0>;
    };
   };
  };

  gpu_thermal: G3D {
   zone_name = "G3D_THERMAL";
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_2>;
   governor = "power_allocator";
   sustainable-power = <0>;
   k_po = <0>;
   k_pu = <0>;
   k_i = <0>;
   i_max = <0>;
   integral_cutoff = <0>;

   trips {
    gpu_cold: gpu-cold {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_switch_on: gpu-switch-on {
     temperature = <78000>;
     hysteresis = <2000>;
     type = "active";
    };
    gpu_control_temp: gpu-control-temp {
     temperature = <88000>;
     hysteresis = <5000>;
     type = "passive";
    };
    gpu_alert0: gpu-alert0 {
     temperature = <105000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_alert1: gpu-alert1 {
     temperature = <110000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_alert2: gpu-alert2 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_alert3: gpu-alert3 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_hot: gpu-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&gpu_control_temp>;
         cooling-device = <&mali (~0) (~0)>;
          };
   };
  };

  isp_thermal: ISP {
   zone_name = "ISP_THERMAL";
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_3>;

   trips {
    isp_alert0: isp-alert0 {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert1: isp-alert1 {
     temperature = <91000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert2: isp-alert2 {
     temperature = <96000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert3: isp-alert3 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert4: isp-alert4 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert5: isp-alert5 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert6: isp-alert6 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_hot: isp-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&isp_alert0>;

         cooling-device = <&fimc_is 0 0>;
    };
    map1 {
         trip = <&isp_alert1>;

         cooling-device = <&fimc_is 0 0>;
          };
    map2 {
         trip = <&isp_alert2>;

         cooling-device = <&fimc_is 0 0>;
    };
    map3 {
         trip = <&isp_alert3>;

         cooling-device = <&fimc_is 0 0>;
    };
    map4 {
         trip = <&isp_alert4>;

         cooling-device = <&fimc_is 0 0>;
    };
    map5 {
         trip = <&isp_alert5>;

         cooling-device = <&fimc_is 0 0>;
    };
    map6 {
         trip = <&isp_alert6>;

         cooling-device = <&fimc_is 0 0>;
    };
    map7 {
         trip = <&isp_hot>;

         cooling-device = <&fimc_is 0 0>;
    };
   };
  };
 };

 smc_info: mcinfo@1B8300000 {
  compatible = "samsung,exynos-mcinfo";
  reg = <0x0 0x1B83004C 0x4>,
   <0x0 0x1B93004C 0x4>,
   <0x0 0x1BA3004C 0x4>,
   <0x0 0x1BB3004C 0x4>;
  bit_field = <20 4>;

  basecnt = <4>;
  irqcnt = <4>;

  interrupts = <0 369 0>,
        <0 376 0>,
        <0 383 0>,
        <0 390 0>;
 };

 fimc_is: fimc_is@16290000 {
  compatible = "samsung,exynos5-fimc-is";
  #pb-id-cells = <6>;
  reg = <0x0 0x162F0000 0x100>,
   <0x0 0x16290000 0x10000>,
   <0x0 0x162A0000 0x10000>,
   <0x0 0x16430000 0x10000>,
   <0x0 0x16630000 0x10000>,
   <0x0 0x16440000 0x4000>,
   <0x0 0x16510000 0x10000>,
   <0x0 0x16520000 0x10000>,
   <0x0 0x16880000 0x10000>,
   <0x0 0x163A0000 0x100>;
  interrupts = <0 338 0>,
   <0 339 0>,
   <0 340 0>,
   <0 341 0>,
   <0 291 0>,
   <0 292 0>,
   <0 289 0>,
   <0 290 0>,
   <0 296 0>,
   <0 297 0>,
   <0 295 0>,
   <0 310 0>,
   <0 311 0>;
  pinctrl-names = "default","release";
  pinctrl-0 = <>;
  pinctrl-1 = <>;
  samsung,power-domain = <&pd_isplp>;
  clocks = <&clock ((400) + 0)>,
   <&clock ((400) + 1)>,
   <&clock ((400) + 3)>,

   <&clock ((420) + 0)>,
   <&clock ((420) + 1)>,
   <&clock ((420) + 2)>,
   <&clock ((420) + 3)>,
   <&clock ((420) + 4)>,
   <&clock ((420) + 7)>,
   <&clock ((420) + 8)>,
   <&clock ((420) + 9)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>,
   <&clock ((450) + 4)>,
   <&clock ((450) + 5)>,
   <&clock ((450) + 6)>,
   <&clock ((450) + 7)>,
   <&clock ((450) + 8)>,
   <&clock ((450) + 10)>,

   <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 2)>,
   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>;
  clock-names = "GATE_IS_ISPHQ",
   "GATE_IS_ISPHQ_C2COM",
   "UMUX_CLKCMU_ISPHQ_BUS",

   "GATE_IS_ISPLP_MC_SCALER",
   "GATE_IS_ISPLP",
   "GATE_IS_ISPLP_VRA",
   "GATE_IS_ISPLP_GDC",
   "GATE_IS_ISPLP_C2",
   "UMUX_CLKCMU_ISPLP_BUS",
   "UMUX_CLKCMU_ISPLP_VRA",
   "UMUX_CLKCMU_ISPLP_GDC",

   "GATE_IS_ISPPRE_CSIS0",
   "GATE_IS_ISPPRE_CSIS1",
   "GATE_IS_ISPPRE_CSIS2",
   "GATE_IS_ISPPRE_CSIS3",
   "GATE_IS_ISPPRE_PDP_DMA",
   "GATE_IS_ISPPRE_3AA",
   "GATE_IS_ISPPRE_3AAM",
   "GATE_IS_ISPPRE_PDP_CORE0",
   "GATE_IS_ISPPRE_PDP_CORE1",
   "UMUX_CLKCMU_ISPPRE_BUS",

   "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3";
  status = "ok";
  iommus = <&sysmmu_isppre>, <&sysmmu_isplp0>, <&sysmmu_isplp1>, <&sysmmu_isphq>;
  #cooling-cells = <2>;
  ewf-index = <(3)>;
 };

 camerapp_gdc: gdc@16530000 {
  compatible = "samsung,exynos5-camerapp-gdc";
  #pb-id-cells = <6>;
  reg = <0x0 0x16530000 0x10000>;
  interrupts = <0 293 0>;
  pinctrl-names = "default","release";
  pinctrl-0 = <>;
  pinctrl-1 = <>;
  samsung,power-domain = <&pd_isplp>;
  clocks = <&clock ((420) + 3)>,
   <&clock ((420) + 9)>;
  clock-names = "gate",
   "gate2";
  status = "ok";
  iommus = <&sysmmu_isplp0>;
  #cooling-cells = <2>;
 };

 mipi_phy_csis0_m4s4_top: dphy_m4s4_csis0@0x16210500 {

  compatible = "samsung,mipi-phy-m4s4-top";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x70C>;
  reg = <0x0 0x16210500 0x4>;
  reset = <0>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis2_m4s4_mod: dphy_m4s4_csis2@0x16210500 {

  compatible = "samsung,mipi-phy-m4s4-mod";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x710>;
  reset = <1>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis1_m0s4s2: dphy_m0s4s2_csis1@0x16210500 {

  compatible = "samsung,mipi-phy-m1s2s2";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x730>;
  reset = <2>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis3_m0s4s2: dphy_m0s4s2_csis3@0x16210500 {

  compatible = "samsung,mipi-phy-m1s2s2";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x730>;
  reset = <3>;
  owner = <1>;
  #phy-cells = <1>;
 };

 fimc_is_sensor0: fimc_is_sensor@16230000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x16230000 0x1000>,
   <0x0 0x16160000 0x10000>,

   <0x0 0x162B0000 0x100>,
   <0x0 0x162B0400 0x100>,
   <0x0 0x162B0100 0x100>,
   <0x0 0x162B0400 0x100>,
   <0x0 0x162B0200 0x100>,
   <0x0 0x162B0400 0x100>,
   <0x0 0x162B0300 0x100>,
   <0x0 0x162B0400 0x100>,

   <0x0 0x162B0000 0x100>,
   <0x0 0x162B0400 0x100>,
   <0x0 0x16380000 0x100>,
   <0x0 0x16380400 0x100>,
   <0x0 0x16380100 0x100>,
   <0x0 0x16380400 0x100>,
   <0x0 0x16380200 0x100>,
   <0x0 0x16380400 0x100>;
  interrupts = <0 328 0>,
   <0 334 0>,
   <0 334 0>,
   <0 334 0>,
   <0 334 0>,

   <0 334 0>,
   <0 346 0>,
   <0 346 0>,
   <0 346 0>;
  samsung,power-domain = <&pd_isppre>;
  phys = <&mipi_phy_csis0_m4s4_top 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 2)>,
   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_ISPPRE_CSIS0",
   "GATE_IS_ISPPRE_CSIS1",
   "GATE_IS_ISPPRE_CSIS2",
   "GATE_IS_ISPPRE_CSIS3";
  iommus = <&sysmmu_isppre>;
 };

 fimc_is_sensor1: fimc_is_sensor@16240000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x16240000 0x1000>,
   <0x0 0x16180000 0x10000>,

   <0x0 0x162C0000 0x100>,
   <0x0 0x162C0400 0x100>,
   <0x0 0x162C0100 0x100>,
   <0x0 0x162C0400 0x100>,
   <0x0 0x162C0200 0x100>,
   <0x0 0x162C0400 0x100>,
   <0x0 0x162C0300 0x100>,
   <0x0 0x162C0400 0x100>;
  interrupts = <0 329 0>,
   <0 335 0>,
   <0 335 0>,
   <0 335 0>,
   <0 335 0>;
  samsung,power-domain = <&pd_isppre>;
  phys = <&mipi_phy_csis1_m0s4s2 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 2)>,
   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_ISPPRE_CSIS0",
   "GATE_IS_ISPPRE_CSIS1",
   "GATE_IS_ISPPRE_CSIS2",
   "GATE_IS_ISPPRE_CSIS3";
  iommus = <&sysmmu_isppre>;
 };

 fimc_is_sensor2: fimc_is_sensor@16250000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x16250000 0x1000>,
   <0x0 0x16170000 0x10000>,

   <0x0 0x162D0000 0x100>,
   <0x0 0x162D0400 0x100>,
   <0x0 0x162D0100 0x100>,
   <0x0 0x162D0400 0x100>,
   <0x0 0x162D0200 0x100>,
   <0x0 0x162D0400 0x100>,
   <0x0 0x162D0300 0x100>,
   <0x0 0x162D0400 0x100>;
  interrupts = <0 330 0>,
   <0 336 0>,
   <0 336 0>,
   <0 336 0>,
   <0 336 0>;
  samsung,power-domain = <&pd_isppre>;
  phys = <&mipi_phy_csis2_m4s4_mod 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 2)>,
   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_ISPPRE_CSIS0",
   "GATE_IS_ISPPRE_CSIS1",
   "GATE_IS_ISPPRE_CSIS2",
   "GATE_IS_ISPPRE_CSIS3";
  iommus = <&sysmmu_isppre>;
 };

 fimc_is_sensor3: fimc_is_sensor@16260000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x16260000 0x1000>,
   <0x0 0x16190000 0x10000>,

   <0x0 0x162E0000 0x100>,
   <0x0 0x162E0400 0x100>,
   <0x0 0x162E0100 0x100>,
   <0x0 0x162E0400 0x100>,
   <0x0 0x162E0200 0x100>,
   <0x0 0x162E0400 0x100>,
   <0x0 0x162E0300 0x100>,
   <0x0 0x162E0400 0x100>;
  interrupts = <0 331 0>,
   <0 337 0>,
   <0 337 0>,
   <0 337 0>,
   <0 337 0>;
  samsung,power-domain = <&pd_isppre>;
  phys = <&mipi_phy_csis3_m0s4s2 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 2)>,
   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_ISPPRE_CSIS0",
   "GATE_IS_ISPPRE_CSIS1",
   "GATE_IS_ISPPRE_CSIS2",
   "GATE_IS_ISPPRE_CSIS3";
  iommus = <&sysmmu_isppre>;
 };

 fimc_is_pdp0: fimc_is_pdp@16270000 {

  compatible = "samsung,exynos5-fimc-is-pdp";
  reg = <0x0 0x16270000 0x2000>;
  interrupts = <0 332 0>;
  id = <0>;
 };

 fimc_is_pdp1: fimc_is_pdp@16280000 {

  compatible = "samsung,exynos5-fimc-is-pdp";
  interrupts = <0 333 0>;
  reg = <0x0 0x16280000 0x2000>;
  id = <1>;
 };

 sysreg_fsys1_controller: sysreg-controller@11410000 {
  compatible = "samsung,exynos8895-sysreg", "syscon";
  reg = <0x0 0x11410000 0x1200>;
 };

 sysmmu_pcie: sysmmu@11420000 {
  compatible = "samsung,pcie-sysmmu";
  reg = <0x0 0x11420000 0x9000>;
  interrupts = <0 264 0>;
  clock-names = "aclk";
  clocks = <&clock ((750) + 17)>;
  port-name = "PCIe";
  #iommu-cells = <0>;
  use-tlb-pinning = "true";
 };

 pcie0@116A0000 {
  compatible = "samsung,exynos-pcie";
  gpios = <&gpf2 2 0x1 >;
  reg = <0x0 0x116A0000 0x1000
   0x0 0x116D0000 0x1000
   0x0 0x11411044 0x10
   0x0 0x11700000 0x1000
   0x0 0x116C0000 0x1FC
   0x0 0x127FE000 0x2000
   0x0 0x11680000 0x1000>;
  reg-names = "elbi", "phy", "sysreg", "dbi", "pcs", "config", "ia";
  interrupts = <0 253 0>;
  samsung,syscon-phandle = <&pmu_system_controller>;
  samsung,sysreg-phandle = <&sysreg_fsys1_controller>;
  clocks = <&clock ((750) + 2)>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie0_clkreq &pcie0_perst &pcie_wake>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";

  ranges = <0x82000000 0 0x11800000 0 0x11800000 0 0xFF0000>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 253 0x4>;
  ip-ver = <0x981000>;
  num-lanes = <1>;
  ch-num = <0>;
  pcie-clk-num = <0>;
  phy-clk-num = <0>;
  pcie-pm-qos-int = <0>;
  use-cache-coherency = "false";
  use-msi = "false";
  use-sicd = "true";
  use-sysmmu = "false";
  use-ia = "true";
  max-link-speed = <2>;
  status = "disabled";
 };

 pcie1@116B0000 {
  compatible = "samsung,exynos-pcie";
  gpios = <&gpf2 5 0x1 >;
  reg = <0x0 0x116B0000 0x1000
   0x0 0x116F0000 0x1000
   0x0 0x11411054 0x10
   0x0 0x11710000 0x1000
   0x0 0x116E0000 0x1FC
   0x0 0x137FE000 0x2000>;
  reg-names = "elbi", "phy", "sysreg", "dbi", "pcs", "config";
  interrupts = <0 254 0>;
  samsung,syscon-phandle = <&pmu_system_controller>;
  clocks = <&clock ((750) + 8)>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie1_clkreq &pcie1_perst>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";

  ranges = <0x82000000 0 0x12800000 0 0x12800000 0 0xFF0000>;

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 254 0x4>;
  ip-ver = <0x981000>;
  num-lanes = <1>;
  ch-num = <1>;
  pcie-clk-num = <0>;
  phy-clk-num = <0>;
  pcie-pm-qos-int = <0>;
  use-cache-coherency = "false";
  use-msi = "false";
  use-sicd = "true";
  use-sysmmu = "false";
  max-link-speed = <3>;
  status = "disabled";
 };

 mailbox_vts: mailbox@0x141B0000 {
  compatible = "samsung,mailbox-asoc";
  reg = <0x0 0x141B0000 0x10000>;
  reg-names = "sfr";
  interrupts = <0 73 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
 };

 vts: vts@0x13870000 {
  compatible = "samsung,vts";
  reg = <0x0 0x13810000 0x1000>, <0x0 0x13B00000 0x10010>, <0x0 0x13870000 0x8>, <0x0 0x13900000 0x67070>,
    <0x0 0x138F0000 0x50>;
  reg-names = "sfr", "baaw", "dmic", "sram", "gpr";
  pinctrl-names = "dmic_default", "amic_default", "idle";
  pinctrl-0 = <&dmic_bus_clk &dmic_pdm>;
  pinctrl-1 = <&amic_bus_clk &amic_pdm>;
  pinctrl-2 = <&mic_bus_clk_idle &dmic_pdm_idle &amic_pdm_idle>;
  samsung,power-domain = <&pd_vts>;
  clocks = <&clock ((940) + 8)>,
   <&clock ((940) + 7)>, <&clock ((940) + 9)>;
  clock-names = "dmic", "dmic_if", "dmic_sync";
  mailbox = <&mailbox_vts>;
  #sound-dai-cells = <1>;
  interrupt-parent = <&mailbox_vts>;
  interrupts = <16>, <17>, <18>, <19>, <20>, <21>, <22>, <23>, <24>, <25>;
  interrupt-names = "error", "boot_completed", "ipc_received", "voice_triggered",
    "trigger_period_elapsed", "record_period_elapsed",
    "debuglog_bufzero", "debuglog_bufone",
    "audio_dump", "log_dump";
 };

 vts_dma0: vts_dma0 {
  compatible = "samsung,vts-dma";
  vts = <&vts>;
  id = <0>;
  type = "vts-trigger";
 };

 vts_dma1: vts_dma1 {
  compatible = "samsung,vts-dma";
  vts = <&vts>;
  id = <1>;
  type = "vts-record";
 };

 cmu_ewf {
  compatible = "samsung,exynos-cmuewf";
  #address-cells = <2>;
  #size-cells = <1>;
  reg = <0x0 0x1A240000 0x1000>;
 };
};
# 15 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-display-lcd.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-display-lcd.dtsi"
/ {
 emul_display: emul_display {
  mode = <0>;
  resolution = <320 240>;

  size = <80 120>;
  timing,refresh = <60>;
  timing,h-porch = <20 20 20>;
  timing,v-porch = <20 20 20>;
  timing,dsi-hs-clk = <600>;

  timing,pmsk = <1 96 2 0>;
  timing,dsi-escape-clk = <20>;
  underrun_lp_ref = <307>;
  mic_en = <0>;
  mic_ratio = <0>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <0>;
  dsc_slice_num = <0>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  vt_compensation = <10731>;
  hdr_num = <0>;
  hdr_type = <0 0 0 0>;
  hdr_max_luma = <0>;
  hdr_max_avg_luma = <0>;
  hdr_min_luma = <0>;
 };

 s6e3hf4: s6e3hf4_wqhd {
  mode = <2>;
  resolution = <1440 2560>;
  size = <68 122>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pmsk = <4 677 2 0>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <4>;
  dsc_slice_h = <64>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <5629>;
  mres_en = <0>;
  mres_number = <1>;
  mres_width = <1440 0 0>;
  mres_height = <2560 0 0>;
  mres_dsc_width = <360 0 0>;
  mres_dsc_height = <64 0 0>;
  mres_dsc_en = <1 0 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha2k: s6e3ha2k_wqhd {
  mode = <2>;
  resolution = <1440 2560>;
  size = <80 120>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <19 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pmsk = <3 127 0 0>;
  timing,dsi-escape-clk = <20>;
  mic_en = <1>;
  mic_ratio = <0>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <0>;
  dsc_slice_num = <0>;
  dsc_slice_h = <0>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  mres_en = <0>;
  mres_number = <1>;
  mres_width = <1440 0 0>;
  mres_height = <2560 0 0>;
  mres_dsc_width = <0 0 0>;
  mres_dsc_height = <0 0 0>;
  mres_dsc_en = <0 0 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha3: s6e3ha3_wqhd {
  mode = <2>;
  resolution = <1440 2560>;
  size = <70 121>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <19 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pmsk = <3 127 0 0>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <1>;
  dsc_slice_num = <1>;
  dsc_slice_h = <32>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  mres_en = <0>;
  mres_number = <1>;
  mres_width = <1440 0 0>;
  mres_height = <2560 0 0>;
  mres_dsc_width = <1440 0 0>;
  mres_dsc_height = <32 0 0>;
  mres_dsc_en = <1 0 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha6: s6e3ha6_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <69 142>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 4367>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha6_star: s6e3ha6_star_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <69 142>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 4367>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha6_star2: s6e3ha6_star2_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <69 142>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 4367>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha8: s6e3ha8_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <69 142>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 7031>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 1>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha8_star: s6e3ha8_star_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <64 132>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 7031>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 1>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha8_star2: s6e3ha8_star2_ddi {
  mode = <2>;
  resolution = <1440 2960>;
  size = <69 142>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pmsk = <
   0x2 0x114 0x2 0x4ec5
   0xd 0x6 0x0 0x0
   0x0 0x0 0x0 0x0
   0x0 0x0
   >;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3744 5359 7031>;
  mres_en = <1>;
  mres_number = <3>;
  mres_width = <1440 1080 720>;
  mres_height = <2960 2220 1480>;
  mres_dsc_width = <720 540 360>;
  mres_dsc_height = <40 30 74>;
  mres_dsc_en = <1 1 1>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };
};
# 16 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/modem-ss360ap-sipc-pdata.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/modem-ss360ap-sipc-pdata.dtsi"
/ {

 mif_pdata {

  reg = <0 0x10000 0x0>;

  compatible = "sec_modem,modem_pdata";
  status = "okay";
  interrupts = <0 74 0>, <0 440 0>;


  mif,name = "ss360ap";
  mif,modem_net = <0>;
  mif,modem_type = <10>;
  mif,use_handover = <0>;
  mif,ipc_version = <50>;
  mif,link_types = <0x200>;
  mif,link_name = "shmem";
  mif,link_attrs = <0x7C9>;
  mif,num_iodevs = <21>;


  mif,buff_offset = <0x500000>;
  mif,buff_size = <0x900000>;


  mbx_ap2cp_msg = <0>;
  mbx_cp2ap_msg = <1>;
  mbx_ap2cp_united_status = <2>;
  mbx_cp2ap_united_status = <3>;
  mbx_ap2cp_mif_value = <4>;
  mbx_ap2cp_kerneltime = <9>;

  mif,int_ap2cp_msg = <0>;
  mif,int_ap2cp_wakeup = <1>;
  mif,int_ap2cp_status = <2>;
  mif,int_ap2cp_active = <3>;

  mif,irq_cp2ap_msg = <0>;
  mif,irq_cp2ap_status = <2>;
  mif,irq_cp2ap_active = <3>;
  mif,irq_cp2ap_wakelock = <8>;
  mif,irq_cp2ap_ratmode = <9>;


  mbx_cp2ap_dvfsreq_cpu = <5>;
  mbx_cp2ap_dvfsreq_mif = <6>;
  mbx_cp2ap_dvfsreq_int = <7>;

  mif,irq_cp2ap_perf_req_cpu = <5>;
  mif,irq_cp2ap_perf_req_mif = <6>;
  mif,irq_cp2ap_perf_req_int = <7>;



  sbi_cp_rat_mode_mask = <0x3f>;
  sbi_cp_rat_mode_pos = <26>;
  sbi_cp_evs_mode_mask = <0x1>;
  sbi_cp_evs_mode_pos = <7>;
  sbi_cp_wakelock_mask = <0x1>;
  sbi_cp_wakelock_pos = <6>;
  sbi_lte_active_mask = <0x1>;
  sbi_lte_active_pos = <5>;
  sbi_cp_status_mask = <0xf>;
  sbi_cp_status_pos = <1>;
  sbi_cp2ap_wakelock_mask = <0x1>;
  sbi_cp2ap_wakelock_pos = <6>;
  sbi_pda_active_mask = <0x1>;
  sbi_pda_active_pos = <5>;
  sbi_ap_status_mask = <0xf>;
  sbi_ap_status_pos = <1>;

  sbi_crash_type_mask = <0xf>;
  sbi_crash_type_pos = <23>;
  sbi_device_type_mask = <0x1f>;
  sbi_device_type_pos = <18>;
  sbi_ext_backtrace_mask = <0x1>;
  sbi_ext_backtrace_pos = <17>;
  sbi_ds_det_mask = <0x3>;
  sbi_ds_det_pos = <14>;
  sbi_sys_rev_mask = <0xff>;
  sbi_sys_rev_pos = <6>;

  sbi_lockval_cp2ap_dvfsreq_endian_mask = <0x1>;
  sbi_lockval_cp2ap_dvfsreq_endian_pos = <31>;
  sbi_lockval_cp2ap_dvfsreq_index_mask = <0x7fff>;
  sbi_lockval_cp2ap_dvfsreq_index_pos = <0>;

  sbi_ap2cp_kerneltime_sec_mask = <0xfff>;
  sbi_ap2cp_kerneltime_sec_pos = <20>;
  sbi_ap2cp_kerneltime_usec_mask = <0xfffff>;
  sbi_ap2cp_kerneltime_usec_pos = <0>;


  iodevs {
   io_device_0 {
    iod,name = "umts_ipc0";
    iod,id = <235>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RIL";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <4096>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <4096>;
   };
   io_device_1 {
    iod,name = "umts_ipc1";
    iod,id = <236>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RIL";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <4096>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <4096>;
   };
   io_device_2 {
    iod,name = "umts_rfs0";
    iod,id = <245>;
    iod,format = <2>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RFS";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <512>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_3 {
    iod,name = "umts_csd";
    iod,id = <1>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "CSVT";
    iod,ul_num_buffers = <32>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <64>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_4 {
    iod,name = "umts_router";
    iod,id = <25>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "Data Router";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <16>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_5 {
    iod,name = "umts_dm0";
    iod,id = <28>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "DIAG";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_6 {
    iod,name = "ipc_loopback0";
    iod,id = <244>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "CLD";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_7 {
    iod,name = "rmnet0";
    iod,id = <10>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_8 {
    iod,name = "rmnet1";
    iod,id = <11>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_9 {
    iod,name = "rmnet2";
    iod,id = <12>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_10 {
    iod,name = "rmnet3";
    iod,id = <13>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_11 {
    iod,name = "rmnet4";
    iod,id = <14>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_12 {
    iod,name = "rmnet5";
    iod,id = <15>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_13 {
    iod,name = "rmnet6";
    iod,id = <16>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_14 {
    iod,name = "rmnet7";
    iod,id = <17>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_15 {
    iod,name = "multipdp_hiprio";
    iod,id = <0>;
    iod,format = <3>;
    iod,io_type = <2>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "RIL";
    iod,ul_num_buffers = <256>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <256>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_16 {
    iod,name = "multipdp";
    iod,id = <0>;
    iod,format = <3>;
    iod,io_type = <2>;
    iod,links = <0x200>;
    iod,attrs = <0x1180>;
    iod,app = "RIL";
    iod,ul_num_buffers = <512>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <1024>;
    iod,dl_buffer_size = <8>;
   };
   io_device_17 {
    iod,name = "umts_boot0";
    iod,id = <215>;
    iod,format = <4>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x02>;
    iod,app = "CBD";
   };
   io_device_18 {
    iod,name = "umts_ramdump0";
    iod,id = <225>;
    iod,format = <5>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x202>;
    iod,app = "CBD";
   };
   io_device_19 {
    iod,name = "smd4";
    iod,id = <33>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x882>;
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
    iod,option_region = "kor_skt";
   };
   io_device_20 {
    iod,name = "umts_ciq0";
    iod,id = <26>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x882>;
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
    iod,option_region = "usa_spr";
   };
  };
 };

 shmem: shmem@F6E00000 {
  compatible = "samsung,exynos-shm_ipc";

  shmem,cp_size = <0x7900000>;
  shmem,vss_size = <0x700000>;
  shmem,ipc_offset = <0x8000000>;
  shmem,ipc_size = <0x500000>;
  shmem,zmb_offset = <0x8500000>;
  shmem,zmb_size = <0xB00000>;
 };
};
# 17 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_svcled.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_svcled.dtsi"
/ {
 rgb {
  led_device_type = <0>;
  rgb-name = "led_w", "led_r", "led_g", "led_b";

  normal_powermode_current_uu = <10>;
  low_powermode_current_uu = <10>;
  br_ratio_r_uu = <700>;
  br_ratio_g_uu = <60>;
  br_ratio_b_uu = <120>;
  br_ratio_r_low_uu = <100>;
  br_ratio_g_low_uu = <10>;
  br_ratio_b_low_uu = <10>;

  normal_powermode_current_bk = <10>;
  low_powermode_current_bk = <10>;
  br_ratio_r_bk = <700>;
  br_ratio_g_bk = <60>;
  br_ratio_b_bk = <120>;
  br_ratio_r_low_bk = <100>;
  br_ratio_g_low_bk = <10>;
  br_ratio_b_low_bk = <10>;

  normal_powermode_current_wh = <10>;
  low_powermode_current_wh = <10>;
  br_ratio_r_wh = <750>;
  br_ratio_g_wh = <70>;
  br_ratio_b_wh = <150>;
  br_ratio_r_low_wh = <70>;
  br_ratio_g_low_wh = <1>;
  br_ratio_b_low_wh = <19>;

  normal_powermode_current_gd = <10>;
  low_powermode_current_gd = <10>;
  br_ratio_r_gd = <750>;
  br_ratio_g_gd = <70>;
  br_ratio_b_gd = <150>;
  br_ratio_r_low_gd = <70>;
  br_ratio_g_low_gd = <1>;
  br_ratio_b_low_gd = <19>;

  normal_powermode_current_sv = <10>;
  low_powermode_current_sv = <10>;
  br_ratio_r_sv = <750>;
  br_ratio_g_sv = <70>;
  br_ratio_b_sv = <150>;
  br_ratio_r_low_sv = <70>;
  br_ratio_g_low_sv = <1>;
  br_ratio_b_low_sv = <19>;

  normal_powermode_current_gr = <10>;
  low_powermode_current_gr = <10>;
  br_ratio_r_gr = <750>;
  br_ratio_g_gr = <70>;
  br_ratio_b_gr = <150>;
  br_ratio_r_low_gr = <70>;
  br_ratio_g_low_gr = <1>;
  br_ratio_b_low_gr = <19>;

  normal_powermode_current_bl = <10>;
  low_powermode_current_bl = <10>;
  br_ratio_r_bl = <750>;
  br_ratio_g_bl = <70>;
  br_ratio_b_bl = <150>;
  br_ratio_r_low_bl = <70>;
  br_ratio_g_low_bl = <1>;
  br_ratio_b_low_bl = <19>;

  normal_powermode_current_pg = <10>;
  low_powermode_current_pg = <10>;
  br_ratio_r_pg = <750>;
  br_ratio_g_pg = <70>;
  br_ratio_b_pg = <150>;
  br_ratio_r_low_pg = <70>;
  br_ratio_g_low_pg = <1>;
  br_ratio_b_low_pg = <19>;
 };
};
# 18 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_motor.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_motor.dtsi"
/ {
 haptic {
  status = "okay";
  haptic,max_timeout = <10000>;

  haptic,multi_frequency = <7>;

  haptic,duty = <34179 45572 36458 27343 30381 37108 37108>;
  haptic,period = <48828 65104 52083 39062 43402 39062 39062>;
  haptic,reg2 = <0x82>;
  haptic,pwm_id = <1>;
  haptic,regulator_name = "VDD_MOTOR_3P3";
  haptic,normal_ratio = <70>;
  haptic,overdrive_ratio = <95>;
 };
};
# 19 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_sound.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_sound.dtsi"
/ {

 abox: abox@0x17C50000 {
  /delete-node/ ext_bin@0;
  ext_bin_0: ext_bin@0 {
   status = "okay";
   samsung,name = "dsm.bin";
   samsung,area = <1>;
   samsung,offset = <0x502000>;
  };
  /delete-node/ ext_bin@3;
  ext_bin_3: ext_bin@3 {
   status = "okay";
   samsung,name = "SoundBoosterParam.bin";
   samsung,area = <1>;
   samsung,offset = <0x4FC000>;
  };
  /delete-node/ ext_bin@6;
  ext_bin_6: ext_bin@6 {
   status = "okay";
   samsung,name = "dsm_tune.bin";
   samsung,area = <1>;
   samsung,offset = <0x601000>;
  };
 };

 vts: vts@0x13870000 {
  status = "okay";
  lpsd-gain = <0>;
  dmic-gain = <1>;
  amic-gain = <4>;
 };

 spi_2: spi@10470000 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_bus &spi2_cs_func>;

  cs47l93: cs47l93@0 {
   compatible = "cirrus,cs47l93";
   reg = <0x0>;

   spi-max-frequency = <25000000>;

   interrupts = <2 0 0>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupt-parent = <&gpa2>;
   gpio-controller;
   #gpio-cells = <2>;
   #sound-dai-cells = <1>;

   AVDD-supply = <&ldo33_reg>;
   DBVDD1-supply = <&ldo33_reg>;
   CPVDD1-supply = <&ldo33_reg>;
   CPVDD2-supply = <&ldo34_reg>;
   DCVDD-supply = <&ldo34_reg>;

   reset-gpios = <&gpg1 0 0>;

   cirrus,dmic-ref = <0 1 1 1>;
   cirrus,inmode = <
    2 2 0 0
    2 2 1 1
   >;
   cirrus,out-mono = <0 0 0 1 0 0>;
   cirrus,auxpdm-falling-edge;

   pinctrl-names = "default";
   pinctrl-0 = <&cs47l93_defaults &codec_reset &codec_irq>;

   cirrus,gpsw = <3 0>;

   cs47l93_defaults: cs47l93-gpio-defaults {
    aif1 {
     groups = "aif1";
     function = "aif1";
     bias-bus-hold;
    };

    gpio9 {
     groups = "gpio9";
     function = "io";
     bias-disable;
     drive-strength = <8>;
    };

    gpio10 {
     groups = "gpio10";
     function = "io";
     bias-disable;
     drive-strength = <8>;
    };

    aif3 {
     groups = "aif3";
     function = "aif3";
     bias-bus-hold;
    };
   };

   micvdd {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
   };

   MICBIAS1 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    cirrus,ext-cap = <1>;
   };
   MICBIAS1A {
    regulator-active-discharge = <1>;
   };
   MICBIAS1B {
    regulator-active-discharge = <1>;
   };
   MICBIAS1C {
    regulator-active-discharge = <1>;
   };
   MICBIAS2 {
    regulator-min-microvolt = <2800000>;
    regulator-max-microvolt = <2800000>;
    cirrus,ext-cap = <1>;
    regulator-soft-start;
   };
   MICBIAS2A {
    regulator-active-discharge = <1>;
   };

   cirrus,accdet {
    #address-cells = <1>;
    #size-cells = <0>;

    acc@1 {
     reg = <2>;

     cirrus,micd-bias-start-time = <0x1>;
     cirrus,micd-rate = <7>;
     cirrus,micd-detect-debounce-ms = <300>;
     cirrus,micd-clamp-mode = <0x8>;
     cirrus,jd-use-jd2;
     cirrus,hs-mic = <1>;

     cirrus,init-delay-ms = <30>;
     cirrus,micd-dbtime = <0x1>;
     cirrus,micd-timeout-ms = <1000>;
     cirrus,micd-force-micbias;
     cirrus,hpdet-short-circuit-imp = <2>;
     cirrus,hpdet-ext-res = <3300>;
     cirrus,micd-ranges = <
      116 226
      173 582
      321 115
      752 114
      1257 217
     >;
     cirrus,micd-software-compare;
     cirrus,micd-open-circuit-declare = <1>;
     cirrus,jd-wake-time = <5000>;

     cirrus,moisture-pin = <7>;
     cirrus,moisture-imp = <2000>;
     cirrus,moisture-debounce = <4>;

     cirrus,micd-configs = <0 1 4 0 1>;
     cirrus,hpd-pins = <2 5 0 0>;
    };
   };

   adsps {
    #address-cells = <1>;
    #size-cells = <0>;

    adsp@0FFE00 {
     reg = <0x0FFE00>;
     firmware {
      DSD {
       cirrus,wmfw-file = "dsd";
       cirrus,bin-file = "None";
       cirrus,append-sr;
      };
      TRACE {
       cirrus,wmfw-file = "trace";
       cirrus,bin-file = "None";
       cirrus,compr-caps = <1 8 0x4 1 8000 16000 24000 32000 48000>;
      };
     };
    };
   };

   controller-data {
    samsung,spi-feedback-delay = <1>;
    samsung,spi-chip-select-mode = <0>;
   };
  };
 };

 sound {
  status = "okay";
  compatible = "samsung,star-madera";

  clock-names = "xclkout";
  clocks = <&clock ((920) + 1)>;

  cirrus,sysclk = <1 4 98304000>;
  cirrus,asyncclk = <2 5 98304000>;
  cirrus,dspclk = <8 4 147456000>;
  cirrus,outclk = <9 1 0>;
  cirrus,fll1-refclk = <1 0 26000000>;
  cirrus,fll2-refclk = <2 8 26000000>;

  samsung,routing = "HEADSETMIC", "MICBIAS2A",
    "IN1BL", "HEADSETMIC",
    "DMIC1", "MICBIAS1A",
    "IN3L", "DMIC1",
    "DMIC2", "MICBIAS1B",
    "IN2AL", "DMIC2",
    "DMIC3", "MICBIAS1C",
    "IN3R", "DMIC3",
    "DMIC4", "MICBIAS1B",
    "IN4L", "DMIC4",
    "IN2BL", "FM",
    "IN2BR", "FM",
    "VTS PAD DPDM", "DMIC1",
    "RECEIVER", "HPOUT4L",
    "RECEIVER", "HPOUT4R",
    "HEADPHONE", "HPOUT2L",
    "HEADPHONE", "HPOUT2R",
    "BLUETOOTH SPK", "ABOX UAIF3 Playback",
    "ABOX UAIF3 Capture", "BLUETOOTH MIC",
    "VOUTPUT", "ABOX UAIF0 Playback",
    "ABOX UAIF1 Capture", "VINPUT1",
    "SPEAKER", "HiFi Playback",
    "VOUTPUTCALL", "ABOX UAIF2 Playback",
    "ABOX UAIF2 Capture", "VINPUTCALL",
    "VTS Virtual Output", "VTS Virtual Output Mux",
    "VTS Virtual Output Mux", "DMIC1";

  samsung,codec = <&abox &abox_uaif_0 &abox_uaif_1 &abox_uaif_2
    &abox_uaif_3 &abox_dsif &vts>;
  samsung,aux = <&abox_effect>;

  rdma@0 {
   cpu {
    sound-dai = <&abox 0>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@1 {
   cpu {
    sound-dai = <&abox 1>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@2 {
   cpu {
    sound-dai = <&abox 2>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@3 {
   cpu {
    sound-dai = <&abox 3>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@4 {
   cpu {
    sound-dai = <&abox 4>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@5 {
   cpu {
    sound-dai = <&abox 5>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@6 {
   cpu {
    sound-dai = <&abox 6>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@7 {
   cpu {
    sound-dai = <&abox 7>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@0 {
   cpu {
    sound-dai = <&abox 8>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@1 {
   cpu {
    sound-dai = <&abox 9>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@2 {
   cpu {
    sound-dai = <&abox 10>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@3 {
   cpu {
    sound-dai = <&abox 11>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@4 {
   cpu {
    sound-dai = <&abox 12>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  vts@0 {
   cpu {
    sound-dai = <&vts 0>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  vts@1 {
   cpu {
    sound-dai = <&vts 1>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  dp_audio@0 {
   cpu {
    sound-dai = <&dummy_audio_cpu>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  uaif@0 {
   cpu {
    sound-dai = <&abox_uaif_0>;
   };
   codec {
    sound-dai = <&cs47l93 0>;
   };
  };
  uaif@1 {
   cpu {
    sound-dai = <&abox_uaif_1>;
   };
   platform {
    sound-dai = <&abox_adaptation 0>;
   };
   codec {
    sound-dai = <&max98512 0>;
   };
  };
  uaif@2 {
   cpu {
    sound-dai = <&abox_uaif_2>;
   };
   codec {
    sound-dai = <&cs47l93 2>;
   };
  };
  uaif@3 {
   cpu {
    sound-dai = <&abox_uaif_3>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  dsif@0 {
   cpu {
    sound-dai = <&abox_dsif>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  sifs0@0 {
   cpu {
    sound-dai = <&abox 13>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  sifs1@0 {
   cpu {
    sound-dai = <&abox 14>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  sifs2@0 {
   cpu {
    sound-dai = <&abox 15>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
 };
};
# 20 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2

/ {
 model = "Samsung UNIVERSAL9810 board based on EXYNOS9810";
 compatible = "samsung,exynos9810", "samsung,UNIVERSAL9810";

 ect {
  parameter_address = <0xA0000000>;
  parameter_size = <0x32000>;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x80000000>;
 };

 memory@880000000 {
  device_type = "memory";
  reg = <0x00000008 0x80000000 0x80000000>;
 };

 memory@900000000 {
  device_type = "memory";
  reg = <0x00000009 0x00000000 0x0>;
 };

 chosen {
  bootargs = "console=ram root=/dev/ram0 clk_ignore_unused bcm_setup=0xffffff80f8e00000 androidboot.hardware=samsungexynos9810 androidboot.selinux=permissive androidboot.debug_level=0x4948 ecd_setup=disable pmic_info=0x3 ccic_info=0x1 firmware_class.path=/vendor/firmware reserve-fimc=0xffffff80fa000000";
  linux,initrd-start = <0x82000000>;
  linux,initrd-end = <0x821FFFFF>;
 };

 fixed-rate-clocks {
  oscclk {
   compatible = "samsung,exynos9810-oscclk";
   clock-frequency = <26000000>;
  };
 };

 firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/11120000.ufs/by-name/SYSTEM";
     type = "ext4";
     mnt_flags = "ro";
     fsmgr_flags = "wait,verify";
    };
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/11120000.ufs/by-name/VENDOR";
     type = "ext4";
     mnt_flags = "ro";
     fsmgr_flags = "wait,verify";
    };
    odm {
     compatible = "android,odm";
     dev = "/dev/block/platform/11120000.ufs/by-name/ODM";
     type = "ext4";
     mnt_flags = "ro";
     fsmgr_flags = "wait,verify";
    };
   };
  };
 };

 pinctrl@14050000 {
  hall_irq: hall-irq {
   samsung,pins = "gpa3-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  certify_hall_irq: certify-hall-irq {
   samsung,pins = "gpa0-2";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 hall {
  status = "okay";
  compatible = "hall";
  pinctrl-names = "default";
  pinctrl-0 = <&hall_irq>;
  hall,gpio_flip_cover = <&gpa3 6 0>;
 };

 certify_hall {
  status = "okay";
  compatible = "certify_hall";
  pinctrl-names = "default";
  pinctrl-0 = <&certify_hall_irq>;
  certify_hall,gpio_certify_cover = <&gpa0 2 0>;
 };

 pinctrl@14050000 {
  ub_detect_conn_setting: ub_detect_conn_setting {
   samsung,pins = "gpa2-5";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@14220000 {
  sub_detect_conn_setting: sub_detect_conn_setting {
   samsung,pins = "gpm6-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 sec_detect_conn {
  compatible = "samsung,sec_detect_conn";
  sec,det_conn_gpios = <&gpa2 5 0
         &gpm6 0 0>;

  sec,det_conn_name = "UB_CONNECT", "SUB_CONNECT";

  sec,det_conn_irq_type = <3>,
        <3>;

  pinctrl-names = "default";
  pinctrl-0 = <&ub_detect_conn_setting &sub_detect_conn_setting>;
 };

 pinctrl@13A80000 {
  sensorhub_mosi_sck_ssn: sensorhub_mosi_sck_ssn {
   samsung,pins = "gph0-0", "gph0-1", "gph0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
  sensorhub_miso: sensorhub_miso {
   samsung,pins = "gph0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
  ssp_mcu_resp: ssp-mcu-resp {
   samsung,pins = "gph0-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <0>;
   samsung,pin-pud-pdn = <0>;
  };
  ssp_mcu_req: ssp-mcu-req {
   samsung,pins = "gph0-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <1>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 dsim_0: dsim@0x16080000 {
  lcd_info = <&s6e3ha8>;

  gpios = <&gpa3 4 0x1>;
 };

 pinctrl@14050000 {
  dp_irq: dp_irq {
   samsung,pins = "gpa2-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };
 };

 displayport: displayport@0x11090000 {
  dp,aux_sw_oe = <&expander_gpios 4 0>;
  dp,sbu_sw_sel = <&expander_gpios 1 0>;
  dp,usb_con_sel = <&gpg0 4 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&dp_irq>;
 };

 usb@10C00000 {
  status = "okay";
  dwc3 {
   dr_mode = "otg";
   maximum-speed = "super-speed";
   snps,quirk-frame-length-adjustment = <0x20>;
   snps,u1u2_exitfail_quirk;




   snps,dis-u2-freeclk-exists-quirk;

  };
 };

 phy@11100000 {
  status = "okay";

  pinctrl-names = "default";
  pinctrl-0 = <&phy_port>;
  phy,gpio_phy_port = <&gpg0 4 0x0>;
  hs_tune_param = <&usb_hs_tune>;
  ss_tune_param = <&usb_ss_tune>;
 };

 usb_hs_tune:hs_tune {
  status = "disabled";
  hs_tune_cnt = <7>;

  hs_tune1 {
   tune_name = "tx_pre_emp";
   tune_value = <0x3 0x3>;
  };

  hs_tune2 {
   tune_name = "tx_vref";
   tune_value = <0xd 0x7>;
  };

  hs_tune3 {
   tune_name = "rx_sqrx";
   tune_value = <0x4 0x6>;
  };

  hs_tune4 {
   tune_name = "compdis";
   tune_value = <0x3 0x7>;
  };

  hs_tune5 {
   tune_name = "tx_res";
   tune_value = <0x3 0x1>;
  };

  hs_tune6 {
   tune_name = "tx_rise";
   tune_value = <0x1 0x1>;
  };

  hs_tune7 {
   tune_name = "utmi_clk";
   tune_value = <0x1 0x1>;
  };
 };

 usb_ss_tune:ss_tune {
  status = "disabled";
  ss_tune_cnt = <8>;

  ss_tune1 {
   tune_name = "sstx_deemph";
   tune_value = <0x7 0x7>;
  };

  ss_tune2 {
   tune_name = "sstx_amp";
   tune_value = <0x0 0x0>;
  };

  ss_tune3 {
   tune_name = "ssrx_los";
   tune_value = <0x4 0x4>;
  };

  ss_tune4 {
   tune_name = "ssrx_ctle_peak";
   tune_value = <0x7 0x7>;
  };

  ss_tune5 {
   tune_name = "ssrx_eq_code";
   tune_value = <0x5 0x5>;
  };

  ss_tune6 {
   tune_name = "ssrx_cur_ctrl";
   tune_value = <0x0 0x0>;
  };

  ss_tune7 {
   tune_name = "ssrx_eqen";
   tune_value = <0x3 0x3>;
  };
  ss_tune8 {
   tune_name = "sstx_boost";
   tune_value = <0x3 0x3>;
  };
 };

 usb_notifier {
  compatible = "samsung,usb-notifier";
  udc = <&udc>;
 };


 usi_0: usi@10411004 {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_1: usi@1041100c {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_2: usi@10411014 {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_3: usi@1041101C {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_4: usi@10411024 {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_5: usi@1041102C {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_6: usi@1081101C {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_7: usi@10811024 {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_8: usi@1081102C {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_9: usi@10811034 {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_10: usi@1081103C {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_11: usi@10811044 {
  status = "disabled";
 };


 usi_12: usi@10411034 {
  status = "disabled";
 };


 usi_13: usi@1041103C {
  status = "disabled";
 };


 usi_14: usi@10411044 {
  status = "disabled";
 };


 usi_00_cmgp: usi@14212000 {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_01_cmgp: usi@14212010 {
  usi_v2_mode = "uart";
  status = "okay";
 };


 usi_02_cmgp: usi@14212020 {
  usi_v2_mode = "uart";
  status = "okay";
 };


 usi_03_cmgp: usi@14212030 {
  usi_v2_mode = "i2c";
  status = "okay";
 };


 usi_00_chub: usi@13A13000 {
  usi_v2_mode = "spi";
  status = "okay";
 };


 usi_01_chub: usi@13A13004 {
  status = "disabled";
 };

 serial_0: uart@10440000 {
  samsung,uart-logging;
  status = "okay";
 };

 pinctrl@14050000 {
  key_wink: key-wink {
   samsung,pins = "gpa0-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  key_voldown: key-voldown {
   samsung,pins = "gpa0-4";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  key_volup: key-volup {
   samsung,pins = "gpa0-3";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  key_power: key-power {
   samsung,pins = "gpa2-4";
   samsung,pin-function = <0xf>;
  };

  pmic_irq: pmic-irq {
   samsung,pins = "gpa0-1";
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
  };
               dp_pmic_irq: dp-pmic-irq {
                 samsung,pins = "gpa1-4";
                 samsung,pin-function = <0>;
                 samsung,pin-pud = <0>;
                 samsung,pin-drv = <0>;
                };
  ssp_batch_wake_irq: ssp-batch-wake-irq {
   samsung,pins = "gpa0-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <1>;
   samsung,pin-pud-pdn = <0>;
  };
  ssp_host_req: ssp-host-req {
   samsung,pins = "gpa1-7";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@14050000 {
  ssp_shub_int: ssp-shub-int {
   samsung,pins = "gpa4-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@10430000 {

  pm_wrsti: pm-wrsti {
   samsung,pins = "gpg0-1";
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };
  sub_pmic_irq: sub-pmic-irq {
   samsung,pins = "gpg2-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
  phy_port: phy-port {
   samsung,pins = "gpg0-4";
   samsung,pin-function = <0x0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };

 gpio_keys {
  status = "okay";
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&key_wink &key_voldown &key_volup &key_power>;
  button@1 {
   label = "gpio-keys: KEY_WINK";
   linux,code = <703>;
   gpios = <&gpa0 6 0xf>;
   gpio-key,wakeup = <1>;
  };
  button@2 {
   label = "gpio-keys: KEY_VOLUMEDOWN";
   linux,code = <114>;
   gpios = <&gpa0 4 0xf>;
  };
  button@3 {
   label = "gpio-keys: KEY_VOLUMEUP";
   linux,code = <115>;
   gpios = <&gpa0 3 0xf>;
  };
  button@4 {
   label = "gpio-keys: KEY_POWER";
   linux,code = <116>;
   gpios = <&gpa2 4 0xf>;
   gpio-key,wakeup = <1>;
  };
 };

 speedy@141C0000 {
  status = "okay";
  s2mps18mfd@00 {
   compatible = "samsung,s2mps18mfd";
   acpm-ipc-channel = <2>;
   i2c-speedy-address;
   s2mps18,wakeup = "enabled";
   s2mps18,irq-gpio = <&gpa0 1 0>;
   reg = <0x00>;
   interrupts = <1 0 0>;
   interrupt-parent = <&gpa0>;
   pinctrl-names = "default";
   pinctrl-0 = <&pmic_irq &pm_wrsti &smpl_warn>;
   gpios = <&gpg0 3 0>;
   smpl_warn_en = <1>;



   smpl_warn_vth = <0x80>;

   smpl_warn_hys = <0x00>;
   adc_mode = <2>;
   adc_sync_mode = <2>;
   g3d_en = <1>;
   cpu_ocp_warn_en = <1>;
   cpu_ocp_warn_reset = <0>;
   cpu_ocp_warn_lv = <0x0>;
   gpu_ocp_warn_en = <1>;
   gpu_ocp_warn_reset = <1>;
   gpu_ocp_warn_lv = <0x0>;

   wtsr_en = "enabled";
   smpl_en = "enabled";
   wtsr_timer_val = <3>;
   smpl_timer_val = <2>;
   check_jigon = <0>;

   init_time,sec = <0>;
   init_time,min = <0>;
   init_time,hour = <12>;
   init_time,mday = <1>;
   init_time,mon = <0>;
   init_time,year = <118>;
   init_time,wday = <1>;

   regulators {
    buck1_reg: BUCK1 {
     regulator-name = "vdd_mif";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <2>;
    };
    buck2_reg: BUCK2 {
     regulator-name = "vdd_cpucl1";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <1>;
    };

    buck3_reg: BUCK3 {
     regulator-name = "vdd_cpucl0";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <1>;
    };

    buck4_reg: BUCK4{
     regulator-name = "vdd_int";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <2>;
    };

    buck5_reg: BUCK5 {
     regulator-name = "vdd_cam";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <2>;
    };

    buck6_reg: BUCK6 {
     regulator-name = "vdd_g3d";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <2>;
    };

    buck7_reg: BUCK7 {
     regulator-name = "vdd_cpucl1_m";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck8_reg: BUCK8 {
     regulator-name = "vdd2_mem";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck9_reg: BUCK9 {
     regulator-name = "vddq_mem";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck10_reg: BUCK10 {
     regulator-name = "vdd_lldo1";
     regulator-min-microvolt = <750000>;
     regulator-max-microvolt = <1150000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck11_reg: BUCK11 {
     regulator-name = "vdd_lldo2";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck12_reg: BUCK12 {
     regulator-name = "vdd_lldo3";
     regulator-min-microvolt = <1100000>;
     regulator-max-microvolt = <1500000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    buck13_reg: BUCK13 {
     regulator-name = "vdd_mldo";
     regulator-min-microvolt = <1750000>;
     regulator-max-microvolt = <2150000>;
     regulator-always-on;
     regulator-ramp-delay = <6000>;
     regulator-initial-mode = <3>;
    };

    ldo1_reg: LDO1 {
     regulator-name = "vdd_ldo1";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo2_reg: LDO2 {
     regulator-name = "vqmmc";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <3300000>;
     regulator-ramp-delay = <12000>;
    };

    ldo3_reg: LDO3 {
     regulator-name = "vdd_ldo3";
     regulator-min-microvolt = <1600000>;
     regulator-max-microvolt = <1950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo4_reg: LDO4 {
     regulator-name = "vdd_ldo4";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1100000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo5_reg: LDO5 {
     regulator-name = "vdd_ldo5";
     regulator-min-microvolt = <1600000>;
     regulator-max-microvolt = <1950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo6_reg: LDO6 {
     regulator-name = "vdd_ldo6";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo7_reg: LDO7 {
     regulator-name = "vdd_ldo7";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo8_reg: LDO8 {
     regulator-name = "vdd_ldo8";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo9_reg: LDO9 {
     regulator-name = "vdd_ldo9";
     regulator-min-microvolt = <1600000>;
     regulator-max-microvolt = <1950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo10_reg: LDO10 {
     regulator-name = "vdd_ldo10";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo11_reg: LDO11 {
     regulator-name = "vdd_ldo11";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo12_reg: LDO12 {
     regulator-name = "vdd_ldo12";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1100000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo13_reg: LDO13 {
     regulator-name = "vdd_ldo13";
     regulator-min-microvolt = <1600000>;
     regulator-max-microvolt = <1950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo14_reg: LDO14 {
     regulator-name = "vdd_ldo14";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <3350000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo30_reg: LDO30 {
     regulator-name = "vdd_ldo30";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1100000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo31_reg: LDO31 {
     regulator-name = "vmmc";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-ramp-delay = <12000>;
    };

    ldo32_reg: LDO32 {
     regulator-name = "vdd_ldo32";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3375000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo33_reg: LDO33 {
     regulator-name = "vdd_pmic_codec_1p8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
     regulator-initial-mode = <3>;
    };

    ldo34_reg: LDO34 {
     regulator-name = "vdd_codec_1p2";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-ramp-delay = <12000>;
     regulator-enable-ramp-delay = <5000>;
    };

    ldo35_reg: LDO35 {
     regulator-name = "tsp_io";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-boot-on;
     regulator-ramp-delay = <12000>;
    };

    ldo37_reg: LDO37 {
     regulator-name = "vdd_mcu_1p8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo38_reg: LDO38 {
     regulator-name = "VDD_NFC_1P8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo39_reg: LDO39 {
     regulator-name = "VDDD_1.05V_IRIS";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1050000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo40_reg: LDO40 {
     regulator-name = "VDDA_2.8V_IRIS";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo41_reg: LDO41 {
     regulator-name = "VDDIO_1.8V_IRIS";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo42_reg: LDO42 {
     regulator-name = "vdd_ldo42";
     regulator-min-microvolt = <2050000>;
     regulator-max-microvolt = <2050000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo43_reg: LDO43 {
     regulator-name = "tsp_avdd";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
     regulator-boot-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo44_reg: LDO44 {
     regulator-name = "VDD_ESE_1P8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };
   };
  };
 };

 mailbox_cp: mcu_ipc@14170000 {
  compatible = "samsung,exynos-shd-ipc-mailbox";
  reg = <0x0 0x14170000 0x180>;
  mcu,name = "mcu_ipc_cp";
  mcu,id = <0>;
  interrupts = <0 69 0 >;
  mcu,irq_affinity_mask = <3>;
 };

 exynos_rgt {
  compatible = "samsung,exynos-rgt";
 };

 mif_pdata {



  gpios = <&gpg3 3 0>, <&gpg3 2 0>, <&gpg3 1 0>, <&gpg3 0 0>,
    <&gpg1 5 0>, <&gpg1 4 0>, <&gpg1 3 0>, <&gpg1 2 0>;
  pinctrl-names = "default";
 };

 hsi2c@10920000 {
  status = "okay";
  s2mpb02_pmic@59 {
   compatible = "s2mpb02,s2mpb02mfd";
   reg = <0x59>;

   s2mpb02,wakeup;
   pinctrl-names = "default";
   pinctrl-0 = <&sub_pmic_irq>;

   regulators {
    _buck1_reg: s2mpb02-buck1 {
     regulator-name = "VDD_EXT_1P3_PB03";
     regulator-min-microvolt = <1300000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-boot-on;
    };

    _buck2_reg: s2mpb02-buck2 {
     regulator-name = "VDD_EXT_1P3_PB02";
     regulator-min-microvolt = <1300000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-boot-on;
    };

    _buckboost_reg: s2mpb02-bb {
     regulator-name = "VREG_BOOST_BYP";
     regulator-min-microvolt = <2600000>;
     regulator-max-microvolt = <4000000>;
     regulator-always-on;
     regulator-boot-on;
    };

    _ldo1_reg: s2mpb02-ldo1 {
     regulator-name = "S2MPB02_LDO1";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <900000>;
    };

    _ldo2_reg: s2mpb02-ldo2 {
     regulator-name = "S2MPB02_LDO2";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };

    _ldo3_reg: s2mpb02-ldo3 {
     regulator-name = "VDDD_1.05V_SUB";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
    };

    _ldo4_reg: s2mpb02-ldo4 {
     regulator-name = "S2MPB02_LDO4";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
    };

    _ldo5_reg: s2mpb02-ldo5 {
     regulator-name = "VDDD_1.05V_VT";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1050000>;
    };

    _ldo6_reg: s2mpb02-ldo6 {
     regulator-name = "VDDIO_1.8V_VT";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo7_reg: s2mpb02-ldo7 {
     regulator-name = "VDDIO_1.8V_SUB";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo8_reg: s2mpb02-ldo8 {
     regulator-name = "HRM_1.8V_AP";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo9_reg: s2mpb02-ldo9 {
     regulator-name = "S2MPB02_LDO9";
     regulator-always-on;
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo10_reg: s2mpb02-ldo10 {
     regulator-name = "VDDD_1.8V_OIS";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo11_reg: s2mpb02-ldo11 {
     regulator-name = "VDDA_2.8V_SUB";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo12_reg: s2mpb02-ldo12 {
     regulator-name = "VDDAF_2.8V_SUB";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo13_reg: s2mpb02-ldo13 {
     regulator-name = "VDDA_2.8V_VT";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo14_reg: s2mpb02-ldo14 {
     regulator-name = "VDDAF_COMMON_CAM";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };

    _ldo15_reg: s2mpb02-ldo15 {
     regulator-name = "VDDD_2.8V_OIS";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo16_reg: s2mpb02-ldo16 {
     regulator-name = "VDDAF_2.8V_VT";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo17_reg: s2mpb02-ldo17 {
     regulator-name = "S2MPB02_LDO17";
     regulator-min-microvolt = <2950000>;
     regulator-max-microvolt = <2950000>;
    };

    _ldo18_reg: s2mpb02-ldo18 {
     regulator-name = "VDD_PROXY_LED_3P3";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };
   };

   torch {
    torch1-gpio = <&gpg2 4 0x1>;
    flash1-gpio = <&gpg3 5 0x1>;
    brightness_torch = <0xB>;

    status = "okay";

    leds1 {
     ledname = "leds-sec1";
     id = <0>;
     brightness = <0xC>;
     timeout = <0x7>;
     torch_table_enable = <0>;
    };

    leds2 {
     ledname = "torch-sec1";
     id = <1>;
     brightness = <0xC>;
     timeout = <0xF>;
     torch_table_enable = <1>;
     torch_table = <2 3 3 4 4 7 7 7 9 9>;
    };
   };
  };
 };

 hsi2c@14300000 {
  status = "okay";
  s2mpb03_pmic@56 {
   compatible = "samsung,s2mpb03pmic";
   reg = <0x56>;
   disable_ldo2_remote_sense;
   slew2,dram_dsch2 = /bits/ 8 <1>;
   slew2,l5_slew = /bits/ 8 <0>;
   slew2,l6_slew = /bits/ 8 <0>;

   regulators {
    __ldo1_reg: s2mpb03-ldo1 {
     regulator-name = "VDDD_1.0V_CAM";
     regulator-min-microvolt = <975000>;
     regulator-max-microvolt = <1025000>;
    };

    __ldo2_reg: s2mpb03-ldo2 {
     regulator-name = "VDDQ_1.1V_CAM";
     regulator-min-microvolt = <1100000>;
     regulator-max-microvolt = <1100000>;
    };

    __ldo3_reg: s2mpb03-ldo3 {
     regulator-name = "VDDIO_1.8V_CAM";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    __ldo4_reg: s2mpb03-ldo4 {
     regulator-name = "VDDD_RET_1.0V_CAM";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1025000>;
    };

    __ldo5_reg: s2mpb03-ldo5 {
     regulator-name = "VDDA_2.15V_CAM";
     regulator-min-microvolt = <2150000>;
     regulator-max-microvolt = <2150000>;
    };

    __ldo6_reg: s2mpb03-ldo6 {
     regulator-name = "VDDA_2.95V_CAM";
     regulator-min-microvolt = <2950000>;
     regulator-max-microvolt = <2950000>;
    };

    __ldo7_reg: s2mpb03-ldo7 {
     regulator-name = "VDD_VM_2.8V_OIS";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };
   };
  };
 };

 hsi2c_10: hsi2c@104B0000 {
  status = "okay";
  samsung,reset-before-trans;
  samsung,stop-after-trans;
  samsung,no-dev-restart;
  touchscreen@48 {
   compatible = "sec,sec_ts";
   reg = <0x48>;
   pinctrl-names = "on_state", "off_state";
   pinctrl-0 = <&attn_irq>;
   pinctrl-1 = <&attn_input>;
   pressure-sensor = "Y";
   sec,irq_gpio = <&gpa1 0 0>;
   sec,irq_type = <8200>;
   sec,max_coords = <4096 4096>;
   sec,mis_cal_check = <1>;
   sec,regulator_dvdd = "tsp_io";
   sec,regulator_avdd = "tsp_avdd";
   sec,regulator_boot_on;

   sec,tclm_level = <2>;
   sec,afe_base = <0x09>;
   sec,project_name = "Star1", "G960";
   sec,firmware_name = "tsp_sec/y761_star1.fw", "tsp_sec/y761_star1.fw";
   support_dex_mode;
  };
 };

 hsi2c@14350000 {
  status = "okay";
  s2dos05_pmic@60 {
   compatible = "samsung,s2dos05pmic";
   reg = <0x60>;
   s2dos05,wakeup;
   pinctrl-names = "default";
   pinctrl-0 = <&dp_pmic_irq>;
   s2dos05,s2dos05_int = <&gpa1 4 0>;
   adc_mode = <2>;
   adc_sync_mode = <2>;
   regulators {
    dp_buck: s2dos05-buck1 {
     regulator-name = "vdd1";
     regulator-min-microvolt = <1500000>;
     regulator-max-microvolt = <1600000>;
     regulator-boot-on;
    };
    dp_ldo1: s2dos05-ldo1 {
     regulator-name = "vdd2";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-boot-on;
    };
    dp_ldo2: s2dos05-ldo2 {
     regulator-name = "vdd3";
     regulator-min-microvolt = <1500000>;
     regulator-max-microvolt = <2000000>;
    };
    dp_ldo3: s2dos05-ldo3{
     regulator-name = "vdd4";
     regulator-min-microvolt = <2700000>;
     regulator-max-microvolt = <3775000>;
    };
    dp_ldo4: s2dos05-ldo4{
     regulator-name = "vdd5";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
     regulator-boot-on;
    };
    dp_elvss: s2dos05-elvss{
     regulator-name = "elvss";
    };
   };
  };
 };

 pinctrl@14050000 {
  attn_irq: attn-irq {
   samsung,pins = "gpa1-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
  attn_input: attn-input {
   samsung,pins = "gpa1-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };
 };

 dwmmc2@11500000 {
  status = "okay";
  num-slots = <1>;
  supports-highspeed;
  supports-4bit;
  supports-cmd23;
  supports-erase;
  sd-uhs-sdr50;
  sd-uhs-sdr104;
  card-detect-gpio;
  bypass-for-allpass;
  use-fine-tuning;
  card-init-hwacg-ctrl;
  skip-init-mmc-scan;
  fifo-depth = <0x40>;
  qos-dvfs-level = <336000>;
  desc-size = <4>;
  card-detect-delay = <200>;
  data-timeout = <200>;
  hto-timeout = <80>;
  samsung,dw-mshc-ciu-div = <3>;
  clock-frequency = <800000000>;
  samsung,dw-mshc-sdr-timing = <3 0 2 0>;
  samsung,dw-mshc-ddr-timing = <3 0 2 1>;
  samsung,dw-mshc-sdr50-timing = <3 0 4 2>;
  samsung,dw-mshc-sdr104-timing = <3 0 3 0>;

  num-ref-clks = <9>;
  ciu_clkin = <25 50 50 25 50 100 200 50 50>;


  clk-drive-number = <6>;
  pinctrl-names = "default",
   "fast-slew-rate-1x",
   "fast-slew-rate-1_5x",
   "fast-slew-rate-2x",
   "fast-slew-rate-2_5x",
   "fast-slew-rate-3x",
   "fast-slew-rate-4x";
  pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_bus1 &sd2_bus4 &dwmmc2_cd_ext_irq>;
  pinctrl-1 = <&sd2_clk_fast_slew_rate_1x>;
  pinctrl-2 = <&sd2_clk_fast_slew_rate_1_5x>;
  pinctrl-3 = <&sd2_clk_fast_slew_rate_2x>;
  pinctrl-4 = <&sd2_clk_fast_slew_rate_2_5x>;
  pinctrl-5 = <&sd2_clk_fast_slew_rate_3x>;
  pinctrl-6 = <&sd2_clk_fast_slew_rate_4x>;

  card-detect = <&gpa1 5 0xf>;
  sec-sd-slot-type = <2>;

  slot@0 {
   reg = <0>;
   bus-width = <4>;
   disable-wp;
  };
 };

 abox_gic: abox_gic@0x17CF0000 {
  status = "okay";
 };

 abox: abox@0x17C50000 {
  status = "okay";
  abox_adaptation: abox_adaptation {
   compatible = "samsung,abox-adaptation";
   #sound-dai-cells = <1>;
   abox = <&abox>;
  };
 };

 dummy_audio_codec: audio_codec_dummy {
  status = "okay";
  compatible = "snd-soc-dummy";
 };

 dummy_audio_cpu: audio_cpu_dummy {
  compatible = "samsung,dummy-cpu";
  status = "okay";
 };

 pinctrl@14050000 {
  codec_irq: codec-irq {
   samsung,pins = "gpa2-2";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn =<3>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@10430000 {
  codec_reset: codec-reset {
   samsung,pins ="gpg1-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn =<3>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@10830000 {
  max98512_i2c: max98512-i2c {
   samsung,pins = "gpp4-4", "gpp4-5";
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@14220000 {
  amp_int: amp-int {
   samsung,pins ="gpm2-0", "gpm3-0";
   samsung,pin-pud = <0>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 hsi2c_18: hsi2c@108C0000 {
  status = "okay";
  max98512: max98512@39 {
   compatible = "maxim,max98512";
   #sound-dai-cells = <1>;
   reg = <0x39>;
   pinctrl-names = "default";
   pinctrl-0 = <&max98512_i2c &amp_int>;
   maxim,spk-gain= <0x05>;
   maxim,spk-gain-rcv = <0x01>;
   maxim,digital-gain-rcv = <0x34>;
   maxim,sysclk = <12288000>;
   maxim,vmon_slot = <0>;
   maxim,platform_info = <2 0x0 0x0 0x0 0x0 52>;
   maxim,boost_step = <
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x02 0x00
    >;
   maxim,adc_threshold = <7>;
   maxim,registers-of-amp =
    <0x1F 0x00>,
    <0x21 0xC0>,
    <0x2D 0x14>,
    <0x2F 0x00>;
   maxim,sub_reg = <0x3a>;
   maxim,mono_stereo = <1>;
   interleave_mode = <1>;
  };
 };


 spi_0: spi@10850000 {
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "spi_out", "spi_fn";
  pinctrl-0 = <&fimc_is_spi_pin0_out>;
  pinctrl-1 = <&fimc_is_spi_pin0_out>;
  pinctrl-2 = <&fimc_is_spi_pin0_fn>;
  status = "okay";

  num-cs = <1>;

  fimc_is_spi_0@0 {
   compatible = "samsung,fimc_is_spi0";
   spi-max-frequency = <50000000>;
   reg = <0x0>;
   pinctrl-names = "default", "ssn_out", "ssn_fn", "ssn_inpd", "ssn_inpu";
   pinctrl-0 = <&fimc_is_spi_ssn0_out>;
   pinctrl-1 = <&fimc_is_spi_ssn0_out>;
   pinctrl-2 = <&fimc_is_spi_ssn0_fn>;
   pinctrl-3 = <&fimc_is_spi_ssn0_inpd>;
   pinctrl-4 = <&fimc_is_spi_ssn0_inpu>;

   use_spi_pinctrl;

   controller-data {
    samsung,spi-chip-select-mode = <0>;
    samsung,spi-feedback-delay = <1>;
   };
  };
 };

 fimc_is@16290000 {

  vender {
   rear_sensor_id = <36>;
   front_sensor_id = <31>;
   rear_second_sensor_id = <0>;
   secure_sensor_id = <306>;
   use_module_check;
   use_ois;

   check_sensor_vendor;
   f_rom_power = <0>;
   ois_sensor_index = <0>;
   aperture_sensor_index = <0>;

   max_camera_num = <4>;
   camera_info0 {
    isp = <0>;
    cal_memory = <1>;
    read_version = <0>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <1>;
    valid = <1>;
    dual_open = <0>;
   };
   camera_info1 {
    isp = <0>;
    cal_memory = <2>;
    read_version = <0>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <0>;
    valid = <1>;
    dual_open = <0>;
   };
   camera_info2 {
    valid = <0>;
    dual_open = <0>;
   };
   camera_info3 {
    isp = <2>;
    cal_memory = <0>;
    read_version = <1>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <0>;
    valid = <1>;
    dual_open = <0>;
   };
  };

  fimc_is_dvfs {
# 1586 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi"
   table0 {
    desc = "dvfs table v0.0 for 12M/8M";

    default_int_cam = <690000>;
    default_cam = <690000>;
    default_mif = <2093000>;
    default_int = <107000>;
    default_hpg = <1>;

    front_preview_int_cam = <640000>;
    front_preview_cam = <600000>;
    front_preview_mif = <1014000>;
    front_preview_int = <107000>;
    front_preview_hpg = <1>;

    front_preview_full_int_cam = <660000>;
    front_preview_full_cam = <600000>;
    front_preview_full_mif = <1014000>;
    front_preview_full_int = <107000>;
    front_preview_full_hpg = <1>;

    front_capture_int_cam = <660000>;
    front_capture_cam = <600000>;
    front_capture_mif = <1014000>;
    front_capture_int = <107000>;
    front_capture_hpg = <1>;

    front_video_int_cam = <640000>;
    front_video_cam = <600000>;
    front_video_mif = <1014000>;
    front_video_int = <107000>;
    front_video_hpg = <1>;

    front_video_whd_int_cam = <640000>;
    front_video_whd_cam = <600000>;
    front_video_whd_mif = <1014000>;
    front_video_whd_int = <107000>;
    front_video_whd_hpg = <1>;

    front_video_capture_int_cam = <660000>;
    front_video_capture_cam = <610000>;
    front_video_capture_mif = <1014000>;
    front_video_capture_int = <107000>;
    front_video_capture_hpg = <1>;

    front_video_whd_capture_int_cam = <660000>;
    front_video_whd_capture_cam = <600000>;
    front_video_whd_capture_mif = <1014000>;
    front_video_whd_capture_int = <107000>;
    front_video_whd_capture_hpg = <1>;

    front_vt1_int_cam = <640000>;
    front_vt1_cam = <600000>;
    front_vt1_mif = <1014000>;
    front_vt1_int = <107000>;
    front_vt1_hpg = <1>;

    front_vt2_int_cam = <640000>;
    front_vt2_cam = <600000>;
    front_vt2_mif = <1014000>;
    front_vt2_int = <107000>;
    front_vt2_hpg = <1>;

    front_vt4_int_cam = <640000>;
    front_vt4_cam = <600000>;
    front_vt4_mif = <1014000>;
    front_vt4_int = <107000>;
    front_vt4_hpg = <1>;

    front_preview_high_speed_fps_int_cam = <660000>;
    front_preview_high_speed_fps_cam = <610000>;
    front_preview_high_speed_fps_mif = <1014000>;
    front_preview_high_speed_fps_int = <107000>;
    front_preview_high_speed_fps_hpg = <1>;

    rear2_preview_fhd_int_cam = <640000>;
    rear2_preview_fhd_cam = <640000>;
    rear2_preview_fhd_mif = <1014000>;
    rear2_preview_fhd_int = <107000>;
    rear2_preview_fhd_hpg = <1>;

    rear2_capture_int_cam = <660000>;
    rear2_capture_cam = <640000>;
    rear2_capture_mif = <1014000>;
    rear2_capture_int = <107000>;
    rear2_capture_hpg = <1>;

    rear2_video_fhd_int_cam = <640000>;
    rear2_video_fhd_cam = <640000>;
    rear2_video_fhd_mif = <1014000>;
    rear2_video_fhd_int = <107000>;
    rear2_video_fhd_hpg = <1>;

    rear2_video_fhd_capture_int_cam = <660000>;
    rear2_video_fhd_capture_cam = <640000>;
    rear2_video_fhd_capture_mif = <1014000>;
    rear2_video_fhd_capture_int = <107000>;
    rear2_video_fhd_capture_hpg = <1>;

    rear_preview_fhd_int_cam = <640000>;
    rear_preview_fhd_cam = <640000>;
    rear_preview_fhd_mif = <1014000>;
    rear_preview_fhd_int = <107000>;
    rear_preview_fhd_hpg = <1>;

    rear_preview_whd_int_cam = <640000>;
    rear_preview_whd_cam = <640000>;
    rear_preview_whd_mif = <1014000>;
    rear_preview_whd_int = <107000>;
    rear_preview_whd_hpg = <1>;

    rear_preview_uhd_int_cam = <660000>;
    rear_preview_uhd_cam = <640000>;
    rear_preview_uhd_mif = <1539000>;
    rear_preview_uhd_int = <107000>;
    rear_preview_uhd_hpg = <1>;

    rear_preview_uhd_60fps_int_cam = <680000>;
    rear_preview_uhd_60fps_cam = <640000>;
    rear_preview_uhd_60fps_mif = <1794000>;
    rear_preview_uhd_60fps_int = <107000>;
    rear_preview_uhd_60fps_hpg = <1>;

    rear_preview_full_int_cam = <660000>;
    rear_preview_full_cam = <640000>;
    rear_preview_full_mif = <1352000>;
    rear_preview_full_int = <107000>;
    rear_preview_full_hpg = <1>;

    rear_capture_int_cam = <660000>;
    rear_capture_cam = <640000>;
    rear_capture_mif = <1014000>;
    rear_capture_int = <107000>;
    rear_capture_hpg = <1>;

    rear_video_fhd_int_cam = <640000>;
    rear_video_fhd_cam = <640000>;
    rear_video_fhd_mif = <1014000>;
    rear_video_fhd_int = <107000>;
    rear_video_fhd_hpg = <1>;

    rear_video_whd_int_cam = <640000>;
    rear_video_whd_cam = <640000>;
    rear_video_whd_mif = <1014000>;
    rear_video_whd_int = <107000>;
    rear_video_whd_hpg = <1>;

    rear_video_uhd_int_cam = <660000>;
    rear_video_uhd_cam = <640000>;
    rear_video_uhd_mif = <1539000>;
    rear_video_uhd_int = <107000>;
    rear_video_uhd_hpg = <1>;

    rear_video_uhd_60fps_int_cam = <680000>;
    rear_video_uhd_60fps_cam = <640000>;
    rear_video_uhd_60fps_mif = <1794000>;
    rear_video_uhd_60fps_int = <107000>;
    rear_video_uhd_60fps_hpg = <1>;

    rear_video_fhd_capture_int_cam = <660000>;
    rear_video_fhd_capture_cam = <640000>;
    rear_video_fhd_capture_mif = <1014000>;
    rear_video_fhd_capture_int = <107000>;
    rear_video_fhd_capture_hpg = <1>;

    rear_video_whd_capture_int_cam = <660000>;
    rear_video_whd_capture_cam = <640000>;
    rear_video_whd_capture_mif = <1014000>;
    rear_video_whd_capture_int = <107000>;
    rear_video_whd_capture_hpg = <1>;

    rear_video_uhd_capture_int_cam = <660000>;
    rear_video_uhd_capture_cam = <640000>;
    rear_video_uhd_capture_mif = <1539000>;
    rear_video_uhd_capture_int = <107000>;
    rear_video_uhd_capture_hpg = <1>;

    dual_preview_int_cam = <640000>;
    dual_preview_cam = <640000>;
    dual_preview_mif = <1014000>;
    dual_preview_int = <107000>;
    dual_preview_hpg = <1>;

    dual_capture_int_cam = <660000>;
    dual_capture_cam = <640000>;
    dual_capture_mif = <1014000>;
    dual_capture_int = <107000>;
    dual_capture_hpg = <1>;

    dual_video_fhd_int_cam = <640000>;
    dual_video_fhd_cam = <640000>;
    dual_video_fhd_mif = <1014000>;
    dual_video_fhd_int = <107000>;
    dual_video_fhd_hpg = <1>;

    dual_video_fhd_capture_int_cam = <660000>;
    dual_video_fhd_capture_cam = <640000>;
    dual_video_fhd_capture_mif = <1014000>;
    dual_video_fhd_capture_int = <107000>;
    dual_video_fhd_capture_hpg = <1>;

    dual_video_uhd_int_cam = <660000>;
    dual_video_uhd_cam = <640000>;
    dual_video_uhd_mif = <1539000>;
    dual_video_uhd_int = <107000>;
    dual_video_uhd_hpg = <1>;

    dual_video_uhd_capture_int_cam = <660000>;
    dual_video_uhd_capture_cam = <640000>;
    dual_video_uhd_capture_mif = <1539000>;
    dual_video_uhd_capture_int = <107000>;
    dual_video_uhd_capture_hpg = <1>;

    dual_sync_preview_int_cam = <660000>;
    dual_sync_preview_cam = <640000>;
    dual_sync_preview_mif = <1539000>;
    dual_sync_preview_int = <107000>;
    dual_sync_preview_hpg = <1>;

    dual_sync_capture_int_cam = <670000>;
    dual_sync_capture_cam = <640000>;
    dual_sync_capture_mif = <1794000>;
    dual_sync_capture_int = <107000>;
    dual_sync_capture_hpg = <1>;

    dual_sync_preview_whd_int_cam = <680000>;
    dual_sync_preview_whd_cam = <640000>;
    dual_sync_preview_whd_mif = <1794000>;
    dual_sync_preview_whd_int = <107000>;
    dual_sync_preview_whd_hpg = <1>;

    dual_sync_whd_capture_int_cam = <680000>;
    dual_sync_whd_capture_cam = <680000>;
    dual_sync_whd_capture_mif = <1794000>;
    dual_sync_whd_capture_int = <107000>;
    dual_sync_whd_capture_hpg = <1>;

    dual_sync_video_fhd_int_cam = <660000>;
    dual_sync_video_fhd_cam = <680000>;
    dual_sync_video_fhd_mif = <1539000>;
    dual_sync_video_fhd_int = <107000>;
    dual_sync_video_fhd_hpg = <1>;

    dual_sync_video_fhd_capture_int_cam = <670000>;
    dual_sync_video_fhd_capture_cam = <680000>;
    dual_sync_video_fhd_capture_mif = <1794000>;
    dual_sync_video_fhd_capture_int = <107000>;
    dual_sync_video_fhd_capture_hpg = <1>;

    dual_sync_video_uhd_int_cam = <680000>;
    dual_sync_video_uhd_cam = <680000>;
    dual_sync_video_uhd_mif = <1539000>;
    dual_sync_video_uhd_int = <107000>;
    dual_sync_video_uhd_hpg = <1>;

    dual_sync_video_uhd_capture_int_cam = <680000>;
    dual_sync_video_uhd_capture_cam = <680000>;
    dual_sync_video_uhd_capture_mif = <1794000>;
    dual_sync_video_uhd_capture_int = <107000>;
    dual_sync_video_uhd_capture_hpg = <1>;

    secure_front_int_cam = <640000>;
    secure_front_cam = <610000>;
    secure_front_mif = <1014000>;
    secure_front_int = <107000>;
    secure_front_hpg = <1>;

    pip_preview_int_cam = <660000>;
    pip_preview_cam = <640000>;
    pip_preview_mif = <1014000>;
    pip_preview_int = <107000>;
    pip_preview_hpg = <1>;

    pip_capture_int_cam = <670000>;
    pip_capture_cam = <640000>;
    pip_capture_mif = <1014000>;
    pip_capture_int = <107000>;
    pip_capture_hpg = <1>;

    pip_video_int_cam = <660000>;
    pip_video_cam = <640000>;
    pip_video_mif = <1014000>;
    pip_video_int = <107000>;
    pip_video_hpg = <1>;

    pip_video_capture_int_cam = <670000>;
    pip_video_capture_cam = <640000>;
    pip_video_capture_mif = <1014000>;
    pip_video_capture_int = <107000>;
    pip_video_capture_hpg = <1>;

    preview_high_speed_fps_int_cam = <660000>;
    preview_high_speed_fps_cam = <640000>;
    preview_high_speed_fps_mif = <1014000>;
    preview_high_speed_fps_int = <107000>;
    preview_high_speed_fps_hpg = <1>;

    video_high_speed_60fps_int_cam = <660000>;
    video_high_speed_60fps_cam = <640000>;
    video_high_speed_60fps_mif = <1352000>;
    video_high_speed_60fps_int = <107000>;
    video_high_speed_60fps_hpg = <1>;

    video_high_speed_120fps_int_cam = <660000>;
    video_high_speed_120fps_cam = <640000>;
    video_high_speed_120fps_mif = <1014000>;
    video_high_speed_120fps_int = <107000>;
    video_high_speed_120fps_hpg = <1>;

    video_high_speed_240fps_int_cam = <680000>;
    video_high_speed_240fps_cam = <640000>;
    video_high_speed_240fps_mif = <1794000>;
    video_high_speed_240fps_int = <107000>;
    video_high_speed_240fps_hpg = <1>;

    video_high_speed_dualfps_int_cam = <680000>;
    video_high_speed_dualfps_cam = <640000>;
    video_high_speed_dualfps_mif = <1794000>;
    video_high_speed_dualfps_int = <107000>;
    video_high_speed_dualfps_hpg = <6>;

    video_high_speed_60fps_capture_int_cam = <660000>;
    video_high_speed_60fps_capture_cam = <640000>;
    video_high_speed_60fps_capture_mif = <1352000>;
    video_high_speed_60fps_capture_int = <107000>;
    video_high_speed_60fps_capture_hpg = <1>;

    ext_front_int_cam = <690000>;
    ext_front_cam = <690000>;
    ext_front_mif = <2093000>;
    ext_front_int = <534000>;
    ext_front_hpg = <1>;

    ext_secure_int_cam = <640000>;
    ext_secure_cam = <610000>;
    ext_secure_mif = <1014000>;
    ext_secure_int = <107000>;
    ext_secure_hpg = <1>;

    max_int_cam = <690000>;
    max_cam = <690000>;
    max_mif = <2093000>;
    max_int = <534000>;
    max_hpg = <1>;
   };
  };
 };


 fimc_is_sensor_2l3: fimc-is_sensor_2l3@20 {
  compatible = "samsung,sensor-module-2l3";

  pinctrl-names = "pin0", "pin1", "pin2", "pin3", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk0_out>;
  pinctrl-2 = <&fimc_is_mclk0_fn>;
  pinctrl-3 = <&fimc_is_mclk0_fn>;
  pinctrl-4 = <>;

  position = <0>;
  id = <0>;
  mclk_ch = <0>;
  sensor_i2c_ch = <0>;

  gpio_mclk = <&gpc1 4 0x1>;
  gpio_reset = <&gpg2 6 0x1>;
  gpio_ois_reset = <&gpg0 6 0x1>;

  status = "okay";

  af {
   product_name = <18>;
   i2c_ch = <1>;
  };

  flash {
   product_name = <11>;
  };

  ois {
   product_name = <1>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };

  aperture {
   product_name = <1>;
   i2c_addr = <0x98>;
   i2c_ch = <1>;
  };

  internal_vc {
# 1994 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi"
   vc_list = <2 2 0 3 3 0>;
  };
 };

 fimc_is_flash_gpio: fimc-is-flash-gpio@0 {
  compatible = "samsung,sensor-flash-s2mpb02";
  id = <0 2>;
  status = "okay";

  torch-gpio = <&gpg2 4 0x1>;
  flash-gpio = <&gpg3 5 0x1>;
 };


 fimc_is_sensor_3h1: fimc-is_sensor_3h1@6A {
  compatible = "samsung,sensor-module-3h1";

  pinctrl-names = "pin0", "pin1", "pin2", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk1_out>;
  pinctrl-2 = <&fimc_is_mclk1_fn>;
  pinctrl-3 = <>;

  position = <1>;
  id = <1>;
  mclk_ch = <1>;
  sensor_i2c_ch = <4>;

  gpio_mclk = <&gpc1 5 0x1>;
  gpio_reset = <&gpg2 5 0x1>;
  status = "okay";

  af {
   product_name = <18>;
   i2c_ch = <5>;
  };

  flash {
   product_name = <100>;
  };

  ois {
   product_name = <100>;
  };

  internal_vc {

  };
 };

 exynos_pm_dvs {
  compatible = "samsung,exynos-pm-dvs";
  vdd_lldo1 {
   regulator_name = "vdd_lldo1";
   suspend_volt = <800000>;
   init_volt = <850000>;
   volt_range_step = <62500>;
  };

  vdd_lldo3 {
   regulator_name = "vdd_lldo3";
   suspend_volt = <1250000>;
   init_volt = <1300000>;
   volt_range_step = <62500>;
  };

  vdd_mldo {
   regulator_name = "vdd_mldo";
   suspend_volt = <1850000>;
   init_volt = <2000000>;
   volt_range_step = <12500>;
  };
 };


 hsi2c_0: hsi2c@10860000 {
  gpios = <&gpc0 0 0 &gpc0 1 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c0_bus_in>;
  pinctrl-1 = <&hsi2c0_bus>;
  pinctrl-2 = <&hsi2c0_bus_in>;

  fimc-is-2l3@10 {
   compatible = "samsung,exynos5-fimc-is-cis-2l3";
   reg = <0x10>;
   id = <0>;
   setfile = "setB";
  };
 };


 hsi2c_1: hsi2c@10870000 {
  gpios = <&gpc0 2 0 &gpc0 3 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c1_bus_in>;
  pinctrl-1 = <&hsi2c1_bus>;
  pinctrl-2 = <&hsi2c1_bus_in>;

  fimc-is-actuator@0C {
   compatible = "samsung,exynos5-fimc-is-actuator-ak737x";
   reg = <0x0C>;
   id = <0>;



   vendor_product_id = <0xF3 0x0E 0x03 0x09 0x03 0x0E>;
   vendor_first_pos = <120>;
   vendor_first_delay = <2000>;
  };

  ois@24 {
   compatible = "samsung,exynos5-fimc-is-ois-rumbaS4";
   reg = <0x24>;
   id = <0>;
  };

  aperture@4C {
   compatible = "samsung,exynos5-fimc-is-aperture-ak7372";
   reg = <0x4C>;
   id = <0>;
  };
 };


 hsi2c_3: hsi2c@10890000 {
  gpios = <&gpc0 6 0 &gpc0 7 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c3_bus_in>;
  pinctrl-1 = <&hsi2c3_bus>;
  pinctrl-2 = <&hsi2c3_bus_in>;

  fimc-is-actuator@0F {
   compatible = "samsung,exynos5-fimc-is-actuator-ak737x";
   reg = <0x0F>;
   id = <2>;



   vendor_product_id = <0xF3 0x0E 0x03 0x09 0x03 0x0E>;
   vendor_first_pos = <120>;
   vendor_first_delay = <2000>;
  };
 };


 hsi2c_21: hsi2c@108F0000 {
  gpios = <&gpp5 2 0 &gpp5 3 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c21_bus_in>;
  pinctrl-1 = <&hsi2c21_bus>;
  pinctrl-2 = <&hsi2c21_bus_in>;

  fimc-is-3h1@35 {
   compatible = "samsung,exynos5-fimc-is-cis-3h1";
   reg = <0x35>;
   id = <1>;
   setfile = "default";
  };
  };


 hsi2c_22: hsi2c@10900000 {
  gpios = <&gpp5 4 0 &gpp5 5 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c22_bus_in>;
  pinctrl-1 = <&hsi2c22_bus>;
  pinctrl-2 = <&hsi2c22_bus_in>;

  fimc-is-actuator@0C {
   compatible = "samsung,exynos5-fimc-is-actuator-ak737x";
   reg = <0x0C>;
   id = <1>;



   vendor_product_id = <0x03 0x0C>;
   vendor_first_pos = <120>;
   vendor_first_delay = <10000>;
  };

  front_eeprom@51 {
   compatible = "samsung,front-eeprom-i2c";
   reg = <0x51>;
  };
 };


 hsi2c_19: hsi2c@108D0000 {
  gpios = <&gpp4 6 0 &gpp4 7 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;


  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c19_bus_in>;
  pinctrl-1 = <&hsi2c19_bus>;
  pinctrl-2 = <&hsi2c19_bus_in>;

  fimc-is-secure@10 {
   compatible = "samsung,sensor-module-5f1";

   pinctrl-names = "pin0", "pin1", "pin2", "release";
   pinctrl-0 = <>;
   pinctrl-1 = <&fimc_is_mclk2_out>;
   pinctrl-2 = <&fimc_is_mclk2_fn>;
   pinctrl-3 = <>;

   position = <3>;
   reg = <0x10>;
   id = <3>;
   mclk_ch = <2>;
   sensor_i2c_ch = <6>;
   hw_version = <1>;

   gpio_mclk = <&gpc1 6 0x1>;
   gpio_reset = <&gpg2 3 0x1>;
   gpio_iris_en = <&gpg0 7 0x1>;
   status = "okay";
  };
 };

 fimc_is_sensor0: fimc_is_sensor@16230000 {
  scenario = <0>;
  id = <0>;
  csi_ch = <0>;
  dma_ch = <0 0 0 0 0 4 4 4>;
  vc_ch = <0 1 2 3 0 0 1 2>;
  flite_ch = <100>;
  is_bns = <0>;
  use_ssvc2_internal;
  use_ssvc3_internal;
  status = "okay";
 };

 fimc_is_sensor1: fimc_is_sensor@16240000 {
  scenario = <0>;
  id = <1>;
  csi_ch = <1>;
  dma_ch = <1 1 1 1>;
  vc_ch = <0 1 2 3>;
  flite_ch = <100>;
  is_bns = <0>;
  status = "okay";
 };

 fimc_is_sensor2: fimc_is_sensor@16250000 {
  scenario = <0>;
  id = <2>;
  csi_ch = <2>;
  dma_ch = <2 2 2 2>;
  vc_ch = <0 1 2 3>;
  flite_ch = <100>;
  is_bns = <0>;
  use_ssvc1_internal;
  status = "okay";
 };

 fimc_is_sensor3: fimc_is_sensor@16260000 {
  scenario = <6>;
  id = <3>;
  csi_ch = <3>;
  dma_ch = <3 3 3 3>;
  vc_ch = <0 1 2 3>;
  flite_ch = <100>;
  is_bns = <0>;
  status = "okay";
 };

 aliases {
  panel0=&panel_0;
 };

 panel_spi: spi_gpio {
  compatible = "spi-gpio";
  #address-cells = <1>;
  #size-cells = <0>;
  gpio-mosi = <&gpp1 1 0x00>;
  gpio-sck = <&gpp1 0 0x00>;
  gpio-miso = <&gpp1 2 0x00>;
  num-chipselects = <1>;
  cs-gpios = <&gpp1 3 0x00>;
  panel_spi@0 {
   compatible = "panel_spi";
   reg = <0>;
   spi-max-frequency = <1200000>;
   bits-per-word = <8>;
  };
 };

 panel_0: panel_drv@001 {
  compatible = "samsung,panel-drv";
  ddi_info = <&s6e3ha8_star>;
  gpio,lcd-reset = <&gpa3 4 0x1>;
  gpio,disp-det = <&gpg2 2 0x0>;

  regulator,3p0 = "vdd5";
  regulator,1p8 = "vdd2";
  regulator,1p6 = "vdd1";

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  pend,disp-det {
   reg = <0x0 0x11050a04 0x4>;
   pend-bit = <0x2>;
  };

  panel-lookup {
   panel-name = "s6e3ha8_star_a3_s0_default", "s6e3ha8_star_a3_s0_metal";
   panel-lut = <
    0x000003 0x00003F 0x0
    0x000013 0x00003F 0x1


    0x000000 0x000000 0x0
   >;
  };
 };

 serial_1: uart@10840000 {
  samsung,uart-logging;
  status = "okay";
 };

 pinctrl@10830000 {
  expander_reset_active: expander_reset_active {
   samsung,pins = "gpg3-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <1>;
   samsung,pin-con-pdn = <1>;
   samsung,pin-pud-pdn = <0>;
  };

  expander_reset_sleep: expander_reset_sleep {
   samsung,pins = "gpg3-6";
   samsung,pin-con-pdn = <1>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 hsi2c@10930000 {
  status = "okay";

  expander_gpios: pcal6524@22 {
   compatible = "pcal6524,gpio-expander";
   gpio-controller;
   #gpio-cells = <2>;
   reg = <0x22>;
   pinctrl-names = "expander_reset_setting", "sleep";
   pinctrl-0 = <&expander_reset_active>;
   pinctrl-1 = <&expander_reset_sleep>;
   pcal6524,gpio_start = <300>;
   pcal6524,ngpio = <24>;
   pcal6524,reset-gpio = <&gpg3 6 0>;
   pcal6524,support_initialize = <1>;

   pcal6524,config = <0xFFFFFF>;

   pcal6524,data_out = <0x000000>;

   pcal6524,pull_reg_p0 = <0x0000>;
   pcal6524,pull_reg_p1 = <0x0000>;
   pcal6524,pull_reg_p2 = <0x0000>;
  };
 };

 sec_thermistor@0 {
  compatible = "samsung,sec-thermistor";
  status = "okay";
  thermistor_name = "sec-ap-thermistor";
  id = <0>;

  adc_array = <275 324 380 450 528 619 729 856 1003 1161
     1345 1545 1766 1980 2222 2457 2685 2901 3102 3279
     3426 3551 3659>;
  temp_array = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50)
     (-100) (-150) (-200)>;

  io-channels = <&exynos_adc 0>;
  io-channel-names = "adc-ap-temp";
  io-channel-ranges;
 };

 sec_thermistor@2 {
  compatible = "samsung,sec-thermistor";
  status = "okay";
  thermistor_name = "sec-wf-thermistor";
  id = <1>;

  adc_array = <275 324 380 450 528 619 729 856 1003 1161
     1345 1545 1766 1980 2222 2457 2685 2901 3102 3279
     3426 3551 3659>;
  temp_array = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50)
     (-100) (-150) (-200)>;

  io-channels = <&exynos_adc 2>;
  io-channel-names = "adc-wf-temp";
  io-channel-ranges;
 };

 sec_thermistor@10 {
  compatible = "samsung,sec-thermistor";
  status = "okay";
  thermistor_name = "sec-pa-thermistor";
  id = <2>;

  adc_array = <327 347 367 388 410 433 456 482 507 534
   562 591 621 651 684 717 750 786 821 858
   896 935 975 1016 1057 1100 1143 1187 1231 1277
   1323 1369 1416 1463 1511 1559 1608 1657 1706 1755
   1804 1853 1902 1951 2000 2048 2096 2144 2192 2239
   2285 2332 2378 2421 2467 2510 2553 2596 2637 2678
   2719 2758 2797 2833 2872 2906 2942 2976 3011 3042
   3074 3106 3136 3165 3195 3222 3249 3277 3302 3327
   3352 3375 3397 3420 3441 3461 3482 3502 3520 3538
   3557 3573 3591 3607 3620 3636 3650 3666 3680 3691
   3705 3716 3730 3741 3752 3761 3773 3782 3793 3802
   3812>;

  temp_array =
   <(-200) (-190) (-180) (-170) (-160) (-150) (-140) (-130) (-120) (-110)
   (-100) (-90) (-80) (-70) (-60) (-50) (-40) (-30) (-20) (-10)
   0 10 20 30 40 50 60 70 80 90
   100 110 120 130 140 150 160 170 180 190
   200 210 220 230 240 250 260 270 280 290
   300 310 320 330 340 350 360 370 380 390
   400 410 420 430 440 450 460 470 480 490
   500 510 520 530 540 550 560 570 580 590
   600 610 620 630 640 650 660 670 680 690
   700 710 720 730 740 750 760 770 780 790
   800 810 820 830 840 850 860 870 880 890
   900>;

  io-channels = <&exynos_adc 10>;
  io-channel-names = "adc-pa-temp";
  io-channel-ranges;
 };

 pcie0@116A0000 {
  pinctrl-names = "default","idle";
  pinctrl-0 = <&pcie0_clkreq &pcie0_perst &pcie_wake &cfg_wlanen &wlan_host_wake>;
  pinctrl-1 = <&pcie0_perst &pcie_wake &cfg_wlanen &wlan_host_wake>;
  status = "okay";
  use-sysmmu = "true";
  use-cache-coherency = "true";
  use-msi = "false";
  ep-device-type = <1>;
 };
 wlan {
  compatible = "samsung,brcm-wlan";
  gpios = <&gpg0 5 0x1
     &gpa0 7 0x1 >;
  pinctrl-names = "default";
  pinctrl-0 = <&cfg_wlanen &wlan_host_wake>;
  status = "okay";
  };

 nad_balancer {
  compatible = "samsung,sec_nad_balancer";
  status = "okay";

  nad_balancer,timeout = <400>;

   qos {
    cl0 {
     qos,label="LIT";
     qos,delay_time=<9>;
     qos,table_size=<10>;
     qos,table=<1794000 1690000 1456000 1248000 1053000 949000 832000 715000 598000
      455000>;
    };

    cl1 {
     qos,label="BIG";
     qos,delay_time=<8>;
     qos,table_size=<12>;
     qos,table=<2002000 1924000 1794000 1690000 1586000 1469000 1261000 1170000
      1066000 962000 858000 741000>;
    };

    mif {
     qos,label="MIF";
     qos,delay_time=<10>;
     qos,table_size=<8>;
     qos,table=<1794000 1539000 1352000 1014000 845000 676000 546000 421000>;
    };
   };
  sleep {

   sleep,suspend_threshold = <1000>;
   sleep,resume_threshold = <1000>;
  };
 };

 sec_abc {
  compatible = "samsung,sec_abc";
  status = "okay";

  gpu {
   gpu,label="GPU fault";
   gpu,threshold_count=<20>;
   gpu,threshold_time=<1200>;
  };
  aicl {
   aicl,label="battery aicl";
   aicl,threshold_count=<5>;
   aicl,threshold_time=<300>;
  };
 };

 abc_hub {
  compatible = "samsung,abc_hub";
  status = "okay";

  cond {
   cond,det_conn_gpios = <&gpa2 5 0
         &gpm6 0 0>;
   cond,name="sub_cond","ub_cond";
   cond,det_conn_irq_type = <3>,
        <3>;
   pinctrl-names = "default";
   pinctrl-0 = <&ub_detect_conn_setting &sub_detect_conn_setting>;
  };

  bootc {
   bootc,time_spec_user = <40000>;
   bootc,time_spec_eng = <90000>;
   bootc,time_spec_fac = <30000>;
  };
 };

 argos {
  compatible = "samsung,argos";
  #address-cells = <1>;
# 2588 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi"
  boot_device@1 {
   net_boost,label="IPC";
   net_boost,node="rmnet0 rmnet1 rmnet2 rmnet3 rmnet4 rmnet5 rmnet6 rmnet7 umts_dm0";
   net_boost,table_size = <3>;
   net_boost,table= <
    100 0 0 1053000 0 845000 0 0 0 0
    150 0 0 1248000 0 1014000 0 0 0 0
    200 12610000 0 1690000 0 1794000 0 0 0 0
    >;
  };
  boot_device@2 {
   net_boost,label="CLAT";
   net_boost,node="clat clat4 v4-rmnet0 v4-rmnet1 v4-rmnet2 v4-rmnet3 v4-rmnet4 v4-rmnet5 v4-rmnet6 v4-rmnet7";
   net_boost,table_size = <5>;
   net_boost,table= <
    1 0 0 0 0 0 0 0 0 0
    100 1066000 0 0 0 1014000 0 0 0 0
    200 1117000 0 0 0 1794000 0 0 0 0
    300 1261000 0 0 0 1794000 0 0 0 0
    400 1469000 0 0 0 1794000 0 0 0 0
    >;
  };
  boot_device@3 {
   net_boost,label="UFS";
   net_boost,node="";
   net_boost,sysnode="/sys/class/scsi_host/host0/transferred_cnt";
   net_boost,table_size = <2>;
   net_boost,table= <
    112 0 0 1456000 0 1352000 0 0 0 0
    800 1066000 0 1456000 0 1539000 0 0 0 1
    >;
  };
  boot_device@4 {
   net_boost,label="WIFI";
   net_boost,node="wlan0";
   net_boost,table_size = <3>;
   net_boost,table= <
    150 0 0 0 0 0 0 0 0 0
    200 0 0 0 0 0 0 1 1 1
    300 0 0 0 0 0 0 1 1 1
    >;
  };
  boot_device@5 {
   net_boost,label="WIFI TX";
   net_boost,node="wlan0";
   net_boost,table_size = <4>;
   net_boost,table= <
    60 1469000 0 1456000 0 0 0 0 0 0
    150 1690000 0 1690000 0 0 0 0 0 0
    200 1924000 0 1794000 0 1352000 400000 1 1 1
    300 2002000 0 1794000 0 1794000 534000 1 1 1
    >;
  };
  boot_device@6 {
   net_boost,label="WIFI RX";
   net_boost,node="wlan0";
   net_boost,table_size = <4>;
   net_boost,table= <
    100 1170000 0 1053000 0 0 0 0 0 0
    150 1469000 0 1248000 0 0 0 0 0 0
    200 1690000 0 1248000 0 845000 400000 1 1 1
    300 1924000 0 1456000 0 1352000 534000 1 1 1
    >;
  };
  boot_device@7 {
   net_boost,label="P2P";
   net_boost,node="p2p-wlan0-0";
   net_boost,table_size = <3>;
   net_boost,table= <
    30 1144000 0 1170000 0 0 0 0 0 0
    90 1872000 0 1586000 0 0 255000 0 0 0
    300 2080000 0 1586000 0 546000 255000 1 1 1
    >;
  };

  boot_device@8 {
   net_boost,label="USB";
   net_boost,node="rndis0";
   net_boost,table_size = <3>;
   net_boost,table= <
    0 0 0 0 0 0 0 0 1 0
    200 0 0 1456000 0 1540000 0 0 1 0
    300 0 0 1690000 0 1794000 534000 0 1 0
    >;
  };

 };

 dev_ril_bridge_pdata {
  compatible = "samsung,dev_ril_bridge_pdata";
  status = "okay";
 };

 secgpio_dvs {
  compatible = "samsung,exynos9810-secgpio-dvs";
  status = "okay";
 };
};

# 1 "arch/arm64/boot/dts/exynos/exynos9810-ecd.dtsi" 1
# 15 "arch/arm64/boot/dts/exynos/exynos9810-ecd.dtsi"
/ {

       exynos_console_debugger {
        compatible = "samsung,exynos_console_debugger";
        reg = <0x0 0x10440000 0x100>;
        interrupts = <0 397 0>;
        interrupt-names = "uart_irq";
        pinctrl-names = "default";
        pinctrl-0 = <&uart0_bus>;
        uart_port = <0>;

        sfr_reg = <0x10000000 0x10000000>;
        samsung,usi-serial-v2;
        status = "ok";
       };
};
# 2687 "arch/arm64/boot/dts/exynos/exynos9810-starlte_common.dtsi" 2
# 14 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2
# 1 "arch/arm64/boot/dts/exynos/battery_data_starlte_eur_18.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/battery_data_starlte_eur_18.dtsi"
# 1 "arch/arm64/boot/dts/exynos/battery_data_starlte_common.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/battery_data_starlte_common.dtsi"
/ {
 pinctrl@14050000 {
  wpc_int: wpc-int {
   samsung,pins = "gpa3-1";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  wpc_det: wpc-det {
   samsung,pins = "gpa2-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
  };

 };

 pinctrl@10430000 {
  jig_gpio: jig-gpio {
   samsung,pins = "gpg0-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };

 hsi2c@14370000 {
  status = "okay";
  samsung,stop-after-trans;
  samsung,stand-mode;
  clock-frequency = <100000>;

  mfc-charger@3b {
   compatible = "idt,mfc-charger";
   reg = <0x3b>;
   status = "okay";

   pinctrl-names = "default";
   pinctrl-0 = <&wpc_int &wpc_det>;

   battery,wpc_int = <&gpa3 1 0>;
   battery,wpc_det = <&gpa2 0 0>;
   battery,mst_en = <&gpg0 2 0>;
   battery,mst_pwr_en = <&gpg3 4 0>;

   battery,charger_name = "max77705-charger";
   battery,fuelgauge_name = "max77705-fuelgauge";
   battery,wireless_charger_name = "mfc-charger";
   battery,fod_wpc_data = <150 52 142 44 150 30 150 30 165 245 156 19>;
   battery,fod_pma_data = <150 52 142 44 150 30 150 30 165 245 156 19>;
   battery,fod_a4wp_data = <150 52 142 44 150 30 150 30 165 245 156 19>;
   battery,fod_wpc_data_cv = <150 82 142 74 150 60 150 60 165 255 156 49>;
   battery,fod_pma_data_cv = <150 82 142 74 150 60 150 60 165 255 156 49>;
   battery,fod_a4wp_data_cv = <150 82 142 74 150 60 150 60 165 255 156 49>;
   battery,fod_hero_5v_data = <150 (-28) 142 (-36) 150 (-50) 150 (-50) 165 165 156 (-61)>;
   battery,wpc_cc_cv_vout = <5500>;
   battery,wpc_cv_call_vout = <5000>;
   battery,wpc_cc_call_vout = <5000>;
   battery,hv_vout_wa = <0x41>;
   battery,wc_cover_rpp = <0x44>;
  };
 };

 battery {
  status = "okay";
  compatible = "samsung,sec-battery";

  pinctrl-names = "default";


  battery,vendor = "Battery";
  battery,charger_name = "max77705-charger";
  battery,fuelgauge_name = "max77705-fuelgauge";
  battery,wireless_charger_name = "mfc-charger";
  battery,technology = <2>;
  battery,fgsrc_switch_name = "max77705-charger";

  battery,batt_data_version = <2>;

  battery,chip_vendor = "LSI";
  battery,temp_adc_type = <1>;

  battery,temp_check_type = <2>;
  battery,chg_temp_check = <1>;
  battery,wpc_temp_check = <1>;

  battery,thermal_source = <2>;
  battery,usb_thermal_source = <2>;
  battery,chg_thermal_source = <1>;
  battery,wpc_thermal_source = <1>;
  battery,coil_thermal_source = <1>;

  battery,polling_time = <10 30 30 30 3600>;

  battery,temp_table_adc = <275 327 385 451 535 626 737 864 1013 1210
     1361 1554 1769 2007 2239 2476 2702 2924 3116 3294 3446 3564 3676>;
  battery,temp_table_data = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,usb_temp_table_adc = <275 327 385 451 535 626 737 864 1013 1210
     1361 1554 1769 2007 2239 2476 2702 2924 3116 3294 3446 3564 3676>;
  battery,usb_temp_table_data = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,chg_temp_table_adc = <275 327 385 451 535 626 737 864 1013 1210
     1361 1554 1769 2007 2239 2476 2702 2924 3116 3294 3446 3564 3676>;
  battery,chg_temp_table_data = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,wpc_temp_table_adc = <275 327 385 451 535 626 737 864 1013 1210
     1361 1554 1769 2007 2239 2476 2702 2924 3116 3294 3446 3564 3676>;
  battery,wpc_temp_table_data = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,wireless_cc_cv = <85>;
  battery,set_cv_vout_in_low_capacity = <9>;
  battery,fod_data = <204 9 150 28 130 55 130 57 157 5 157 6>;
  battery,fod_data_cv = <204 39 150 58 130 85 130 87 157 35 157 36>;
  battery,wpc_cc_cv_vout = <5500>;
  battery,wpc_cv_call_vout = <5000>;
  battery,wpc_cc_call_vout = <5000>;
  battery,wpc_det = <&gpa2 0 0>;
  battery,wpc_en = <&expander_gpios 8 0>;
  battery,wpc_int = <&gpa3 2 0>;
  battery,hv_vout_wa = <0x41>;
  battery,adc_check_count = <5>;

  battery,cable_check_type = <4>;
  battery,cable_source_type = <1>;
  battery,polling_type = <1>;
  battery,monitor_initial_count = <0>;

  battery,battery_check_type = <0>;
  battery,check_count = <0>;
  battery,check_adc_max = <1440>;
  battery,check_adc_min = <0>;

  battery,ovp_uvlo_check_type = <3>;

  battery,temp_check_count = <1>;
  battery,temp_highlimit_threshold_event = <800>;
  battery,temp_highlimit_recovery_event = <750>;
  battery,temp_high_threshold_event = <500>;
  battery,temp_high_recovery_event = <450>;
  battery,temp_low_threshold_event = <0>;
  battery,temp_low_recovery_event = <50>;
  battery,temp_highlimit_threshold_normal = <800>;
  battery,temp_highlimit_recovery_normal = <750>;
  battery,temp_high_threshold_normal = <500>;
  battery,temp_high_recovery_normal = <450>;
  battery,temp_low_threshold_normal = <0>;
  battery,temp_low_recovery_normal = <50>;
  battery,temp_highlimit_threshold_lpm = <800>;
  battery,temp_highlimit_recovery_lpm = <750>;
  battery,temp_high_threshold_lpm = <500>;
  battery,temp_high_recovery_lpm = <450>;
  battery,temp_low_threshold_lpm = <0>;
  battery,temp_low_recovery_lpm = <50>;
  battery,wpc_high_threshold_normal = <450>;
  battery,wpc_high_recovery_normal = <400>;
  battery,wpc_low_threshold_normal = <0>;
  battery,wpc_low_recovery_normal = <50>;
  battery,full_check_type = <7>;
  battery,full_check_type_2nd = <7>;
  battery,full_check_count = <1>;
  battery,chg_gpio_full_check = <0>;
  battery,chg_polarity_full_check = <1>;

  battery,chg_high_temp = <460>;
  battery,chg_high_temp_recovery = <440>;
  battery,chg_input_limit_current = <1000>;
  battery,chg_charging_limit_current = <1250>;

  battery,wpc_temp_control_source = <1>;
  battery,wpc_high_temp = <380>;
  battery,wpc_high_temp_recovery = <360>;
  battery,wpc_charging_limit_current = <600>;
  battery,wpc_temp_lcd_on_control_source = <1>;
  battery,wpc_lcd_on_high_temp = <380>;
  battery,wpc_lcd_on_high_temp_rec = <360>;
  battery,wpc_lcd_on_charging_limit_current = <450>;

  battery,wpc_store_high_temp = <360>;
  battery,wpc_store_high_temp_recovery = <340>;
  battery,wpc_store_lcd_on_high_temp = <380>;
  battery,wpc_store_lcd_on_high_temp_rec = <300>;

  battery,sleep_mode_limit_current = <500>;
  battery,wc_full_input_limit_current = <100>;
  battery,wc_cv_current = <820>;
  battery,wc_cv_pack_current = <630>;

  battery,mix_high_temp = <420>;
  battery,mix_high_chg_temp = <500>;
  battery,mix_high_temp_recovery = <390>;


  battery,full_condition_type = <9>;
  battery,full_condition_soc = <93>;
  battery,full_condition_vcell = <4250>;

  battery,recharge_check_count = <1>;
  battery,recharge_condition_type = <4>;
  battery,recharge_condition_soc = <98>;
  battery,recharge_condition_vcell = <4280>;

  battery,charging_total_time = <14400>;
  battery,hv_charging_total_time = <10800>;
  battery,normal_charging_total_time = <18000>;
  battery,usb_charging_total_time = <36000>;
  battery,recharging_total_time = <5400>;
  battery,charging_reset_time = <0>;

  battery,chg_float_voltage = <4350>;

  battery,swelling_high_temp_block = <410>;
  battery,swelling_high_temp_recov = <390>;
  battery,swelling_low_temp_block_1st = <150>;
  battery,swelling_low_temp_recov_1st = <200>;
  battery,swelling_low_temp_block_2nd = <50>;
  battery,swelling_low_temp_recov_2nd = <100>;

  battery,swelling_low_temp_current = <700>;
  battery,swelling_low_temp_topoff = <175>;
  battery,swelling_high_temp_current = <1090>;
  battery,swelling_high_temp_topoff = <175>;
  battery,swelling_wc_high_temp_current = <700>;
  battery,swelling_wc_low_temp_current = <700>;

  battery,swelling_drop_float_voltage = <4150>;
  battery,swelling_high_rechg_voltage = <4000>;
  battery,swelling_low_rechg_voltage = <4000>;
  battery,wa_float_voltage = <4050>;

  battery,siop_event_check_type = <1>;
  battery,siop_call_cv_current = <330>;
  battery,siop_call_cc_current = <330>;

  battery,siop_input_limit_current = <1200>;
  battery,siop_charging_limit_current = <1000>;
  battery,siop_hv_input_limit_current = <500>;
  battery,siop_hv_charging_limit_current = <1000>;

  battery,siop_wireless_input_limit_current = <600>;
  battery,siop_wireless_charging_limit_current = <700>;
  battery,siop_hv_wireless_input_limit_current = <600>;
  battery,siop_hv_wireless_charging_limit_current = <700>;
  battery,siop_store_hv_wireless_input_limit_current = <450>;

  battery,ttf_hv_charge_current = <2150>;
  battery,ttf_hv_wireless_charge_current = <1175>;
  battery,ttf_wireless_charge_current = <970>;

  battery,pd_charging_charge_power = <15000>;
  battery,max_charging_current = <2150>;
  battery,battery_full_capacity = <3000>;


  battery,age_data = <0 4350 4280 4250 93
    200 4330 4260 4230 92
    250 4310 4240 4210 91
    300 4290 4220 4190 90
    1000 4240 4170 4140 89>;

  battery,pre_afc_input_current = <500>;
  battery,prepare_ta_delay = <0>;

  battery,max_input_voltage = <9000>;
  battery,max_input_current = <3000>;

  battery,enable_sysovlo_irq;

  battery,standard_curr = <2150>;
  battery,expired_time = <10800>;
  battery,recharging_expired_time = <5400>;

  battery,cisd_max_voltage_thr = <4400>;

  battery,cisd_alg_index = <7>;

  io-channels = <&exynos_adc 4>, <&exynos_adc 3>, <&exynos_adc 11>, <&exynos_adc 4>, <&exynos_adc 1>;
  io-channel-names = "adc-temp", "adc-chg-temp", "adc-in-bat", "adc-wpc-temp", "adc-usb-temp";
  #io-channel-cells = <5>;
  io-channel-ranges;
 };

 max77705-charger {
  status = "okay";
  charger,cpu_max_freq = <0 1690000>;
 };

 max77705-fuelgauge {
  status = "okay";
  fuelgauge,fuel_alert_soc = <1>;
  fuelgauge,jig_gpio = <&gpg0 0 0>;
  fuelgauge,jig_low_active;
  fuelgauge,capacity_max = <1000>;
  fuelgauge,capacity_max_margin = <300>;
  fuelgauge,capacity_min = <0>;
  fuelgauge,capacity_calculation_type = <28>;
  fuelgauge,repeated_fuelalert;
  fuelgauge,using_temp_compensation;
  fuelgauge,low_temp_limit = <100>;
  fuelgauge,using_hw_vempty;
  fuelgauge,v_empty = <0xA7E2>;
  fuelgauge,v_empty_origin = <0x7D54>;
  fuelgauge,sw_v_empty_voltage = <3200>;
  fuelgauge,sw_v_empty_voltage_cisd = <3100>;
  fuelgauge,sw_v_empty_recover_voltage = <3480>;
  fuelgauge,qrtable20 = <0x0A0C>;
  fuelgauge,qrtable30 = <0x0889>;
  fuelgauge,fg_resistor = <2>;
  fuelgauge,capacity = <0x0B1D>;

  fuelgauge,discharge_temp_threshold = <600>;
  fuelgauge,discharge_volt_threshold = <4200>;
  fuelgauge,ttf_capacity = <3000>;
  fuelgauge,cv_data = <
   2488 829 1809
   2409 832 1796
   2327 837 1769
   2272 840 1743
   2182 846 1721
   2104 850 1690
   2038 854 1670
   1950 859 1640
   1904 861 1622
   1838 865 1594
   1797 867 1576
   1749 870 1560
   1703 873 1531
   1683 873 1525
   1667 875 1515
   1660 875 1512
   1653 876 1509
   1615 878 1502
   1580 880 1483
   1553 881 1463
   1544 882 1458
   1520 883 1451
   1477 886 1424
   1431 888 1409
   1396 891 1383
   1347 894 1361
   1299 896 1332
   1267 898 1315
   1231 902 1288
   1202 904 1263
   1148 906 1243
   1109 909 1213
   1067 911 1185
   1031 914 1156
   1013 915 1140
   975 917 1111
   961 919 1084
   921 921 1064
   892 923 1038
   887 923 1019
   863 925 1004
   833 927 976
   808 929 946
   787 930 918
   780 931 904
   764 932 895
   744 934 864
   730 935 846
   715 936 828
   693 937 800
   681 938 783
   666 940 752
   651 941 735
   640 942 712
   628 945 697
   622 946 679
   618 947 664
   600 950 646
   596 951 627
   589 953 614
   584 953 601
   576 956 572
   577 957 553
   562 958 535
   511 968 506
   505 969 487
   493 971 464
   492 972 435
   484 973 417
   480 975 398
   474 976 380
   470 977 364
   462 977 355
   456 978 336
   452 979 329
   446 981 303
   437 982 282
   429 984 255
   423 985 242
   422 986 229
   414 987 211
   411 988 199
   405 989 191
   397 990 171
   391 991 140
   387 992 126
   384 993 107
   372 995 84
   364 997 54
   356 998 26
   356 998 13
   0 1000 0
   >;
 };
# 461 "arch/arm64/boot/dts/exynos/battery_data_starlte_common.dtsi"
 cable-info {
  default_input_current = <1800>;
  default_charging_current = <2100>;
  full_check_current_1st = <300>;
  full_check_current_2nd = <150>;

  current_group_1 {
   cable_number = <2 19 21 22 23 30>;
   input_current = <500>;
   charging_current = <500>;
  };
  current_group_2 {
   cable_number = <25 31>;
   input_current = <1000>;
   charging_current = <1000>;
  };
  current_group_3 {
   cable_number = <5 32>;
   input_current = <1500>;
   charging_current = <1500>;
  };
  current_group_4 {
   cable_number = <6 7 8>;
   input_current = <1650>;
   charging_current = <2150>;
  };
  current_group_5 {
   cable_number = <9>;
         input_current = <1650>;
         charging_current = <2150>;
  };
  current_group_6 {
   cable_number = <10 12 14 15 27>;
   input_current = <900>;
   charging_current = <1200>;
  };
  current_group_7 {
   cable_number = <13>;
   input_current = <700>;
   charging_current = <1200>;
  };
  current_group_8 {
   cable_number = <24>;
   input_current = <1000>;
   charging_current = <450>;
  };
  current_group_9 {
   cable_number = <26>;
   input_current = <2000>;
   charging_current = <1800>;
  };
  current_group_10 {
   cable_number = <11 16 28>;
   input_current = <650>;
   charging_current = <1200>;
  };
  current_group_11 {
   cable_number = <29>;
   input_current = <500>;
   charging_current = <1200>;
  };
  current_group_12 {
   cable_number = <1 4>;
   input_current = <475>;
   charging_current = <550>;
  };
 };
};
# 13 "arch/arm64/boot/dts/exynos/battery_data_starlte_eur_18.dtsi" 2

/ {
};
# 15 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_fingerprint_16.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos9810-starlte_fingerprint_16.dtsi"
/ {
 pinctrl@14050000 {
  btp_irq: btp-irq {
   samsung,pins = "gpa1-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
  btp_irq_sleep: btp-irq-sleep {
   samsung,pins = "gpa1-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@14220000 {
  btp_ldo: btp-ldo {
   samsung,pins = "gpm43-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@10430000 {

  spi1_bus_inactive: spi1-bus-inactive {
   samsung,pins = "gpp0-3", "gpp0-1", "gpp0-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
   samsung,pin-val = <0>;
  };
  spi1_miso_inactive: spi1-miso-inactive {
   samsung,pins = "gpp0-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };
  spi1_clk: spi1-clk {
   samsung,pins = "gpp0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };
  spi1_cs: spi1-cs {
   samsung,pins = "gpp0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <2>;
  };
  spi1_miso: spi1-miso {
   samsung,pins = "gpp0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };
  spi1_mosi: spi1-mosi {
   samsung,pins = "gpp0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };
 };


 spi_1: spi@10450000 {
  status = "okay";
  secure-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 2)>, <&clock ((200) + 21)>;
  clock-names = "spi", "spi_busclk0";

  /delete-property/ pinctrl-names;
  /delete-property/ pinctrl-0;
  dma-mode;
  dmas = <&pdma0 1 &pdma0 0>;

  etspi-spi@0 {
   compatible = "etspi,et5xx";
   reg = <0>;
   spi-max-frequency = <13000000>;
   pinctrl-names = "default", "pins_poweron", "pins_poweroff"
       , "pins_poweron_tz", "pins_poweroff_tz";
   pinctrl-0 = <&btp_irq_sleep &btp_ldo>;
   pinctrl-1 = <&btp_irq &spi1_clk &spi1_cs &spi1_miso &spi1_mosi>;
   pinctrl-2 = <&btp_irq_sleep &spi1_bus_inactive &spi1_miso_inactive>;
   pinctrl-3 = <&btp_irq>;
   pinctrl-4 = <&btp_irq_sleep>;

   gpio-controller;
   #gpio-cells = <2>;

   etspi-sleepPin = <&expander_gpios 6 0>;
   etspi-drdyPin = <&gpa1 3 0x00>;
   etspi-ldoPin = <&gpm43 0 0x00>;
   etspi-chipid = "ET510";

   controller-data {
    cs-gpio = <&gpp0 3 0>;
    samsung,spi-feedback-delay = <0>;
    samsung,spi-chip-select-mode = <0>;
   };
  };
 };
};
# 16 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_mst_01.dtsi" 1
# 13 "arch/arm64/boot/dts/exynos/exynos9810-starlte_mst_01.dtsi"
/ {
 sec-mst{
  compatible = "sec-mst";
  sec-mst,mst-pwr-gpio = <&gpg3 4 0>;
  sec-mst,mst-en-gpio = <&gph0 7 0>;
  sec-mst,mst-data-gpio = <&gph0 6 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&mst_pwr_en &mst_en &mst_data>;
 };

 pinctrl@10830000 {
  mst_pwr_en: sec-mst,mst-pwr-gpio {
   samsung,pins ="gpg3-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };
 };

 pinctrl@13A80000 {
  mst_en: sec-mst,mst-en-gpio {
   samsung,pins ="gph0-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };

  mst_data: sec-mst,mst-data-gpio {
   samsung,pins ="gph0-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };
 };
};
# 17 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_if-pmic-max77705.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_if-pmic-max77705.dtsi"
/ {
 pinctrl@10430000 {
  vib_pwm: vib-pwm {
   samsung,pins = "gpp3-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  motor_boost_en: motor-boost-en {
   samsung,pins = "gpg1-7";
   samsung,pin-function = <1>;
   samsung,pin-val = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <0>;
   samsung,pin-pud-pdn = <0>;
  };

  motor_boost_en_sleep: motor-boost-en-sleep {
   samsung,pins = "gpg1-7";
   samsung,pin-con-pdn = <0>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@14050000 {
  max77705_irq: max77705-irq {
   samsung,pins = "gpa1-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 hsi2c@14360000 {
  status = "okay";

  max77705@66 {
   compatible = "maxim,max77705";
   pinctrl-names = "default", "sleep";
   pinctrl-0 = <&max77705_irq &vib_pwm &motor_boost_en>;
   pinctrl-1 = <&motor_boost_en_sleep>;
   reg = <0x66>;
   max77705,irq-gpio = <&gpa1 6 1>;
   max77705,wakeup;

   regulators {
    ESAFEOUT1 {
     regulator-compatible = "safeout1";
     regulator-name = "safeout1_range";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <4900000>;
     regulator-boot-on;
    };

    ESAFEOUT2 {
     regulator-compatible = "safeout2";
     regulator-name = "safeout2_range";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <4900000>;
    };
   };
  };
 };

 muic {
  status = "okay";
  muic,support-list = "TA","USB","CDP","JIG UART OFF","JIG UART OFF/VB",
    "JIG UART ON","JIG UART ON/VB","JIG USB OFF",
    "JIG USB ON","OTG","Unofficial TA","DCD Timeout",
    "AFC Charger";
 };
};
# 18 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_gpio_18.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_gpio_18.dtsi"
# 1 "arch/arm64/boot/dts/exynos/exynos_gpio_config_macros.dtsi" 1
# 13 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_gpio_18.dtsi" 2
# 23 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_gpio_18.dtsi"
&pinctrl_0 {
 pinctrl-names = "default";
 pinctrl-0 = <&initial0>;
 initial0: initial-state {
  gpa2-1 { samsung,pins = "gpa2-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpq0-5 { samsung,pins = "gpq0-5"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
 };
};







&pinctrl_3 {
 pinctrl-names = "default";
 pinctrl-0 = <&initial3>;
 initial3: initial-state {
  gpm4-0 { samsung,pins = "gpm4-0"; samsung,pin-function = <2>; samsung,pin-pud = <0>; };
  gpm5-0 { samsung,pins = "gpm5-0"; samsung,pin-function = <2>; samsung,pin-pud = <0>; };
  gpm7-0 { samsung,pins = "gpm7-0"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
 };
};





&pinctrl_4 {
 pinctrl-names = "sleep";
 pinctrl-0 = <&sleep4>;
 sleep4: sleep-state {
  gpf0-0 { samsung,pins = "gpf0-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpf0-1 { samsung,pins = "gpf0-1"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
 };
};





&pinctrl_5 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial5>;
 pinctrl-1 = <&sleep5>;
 initial5: initial-state {
  gpf1-6 { samsung,pins = "gpf1-6"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpf2-1 { samsung,pins = "gpf2-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpf2-3 { samsung,pins = "gpf2-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpf2-4 { samsung,pins = "gpf2-4"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpf2-5 { samsung,pins = "gpf2-5"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
 };
 sleep5: sleep-state {
  gpf1-0 { samsung,pins = "gpf1-0"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-1 { samsung,pins = "gpf1-1"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-2 { samsung,pins = "gpf1-2"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-3 { samsung,pins = "gpf1-3"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-4 { samsung,pins = "gpf1-4"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-5 { samsung,pins = "gpf1-5"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-6 { samsung,pins = "gpf1-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf2-0 { samsung,pins = "gpf2-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpf2-1 { samsung,pins = "gpf2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf2-3 { samsung,pins = "gpf2-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf2-4 { samsung,pins = "gpf2-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf2-5 { samsung,pins = "gpf2-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
 };
};






&pinctrl_6 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial6>;
 pinctrl-1 = <&sleep6>;
 initial6: initial-state {
  gpp2-4 { samsung,pins = "gpp2-4"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpp2-5 { samsung,pins = "gpp2-5"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpp2-6 { samsung,pins = "gpp2-6"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpp2-7 { samsung,pins = "gpp2-7"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpg0-6 { samsung,pins = "gpg0-6"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpg2-7 { samsung,pins = "gpg2-7"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpg1-1 { samsung,pins = "gpg1-1"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg1-2 { samsung,pins = "gpg1-2"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg1-3 { samsung,pins = "gpg1-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg1-4 { samsung,pins = "gpg1-4"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg1-5 { samsung,pins = "gpg1-5"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };

  gpg2-3 { samsung,pins = "gpg2-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
 };
 sleep6:sleep-state {
  gpp0-0 { samsung,pins = "gpp0-0"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpp0-1 { samsung,pins = "gpp0-1"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpp0-2 { samsung,pins = "gpp0-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpp0-3 { samsung,pins = "gpp0-3"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };

  gpp1-4 { samsung,pins = "gpp1-4"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpp1-5 { samsung,pins = "gpp1-5"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpp1-6 { samsung,pins = "gpp1-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp1-7 { samsung,pins = "gpp1-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };

  gpp2-4 { samsung,pins = "gpp2-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp2-5 { samsung,pins = "gpp2-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp2-6 { samsung,pins = "gpp2-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpp2-7 { samsung,pins = "gpp2-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };

  gpg0-0 { samsung,pins = "gpg0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <3>; };
  gpg0-4 { samsung,pins = "gpg0-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <3>; };
  gpg0-5 { samsung,pins = "gpg0-5"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpg0-6 { samsung,pins = "gpg0-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };

  gpg0-3 { samsung,pins = "gpg0-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };

  gpg1-1 { samsung,pins = "gpg1-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg1-2 { samsung,pins = "gpg1-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg1-3 { samsung,pins = "gpg1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg1-4 { samsung,pins = "gpg1-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg1-5 { samsung,pins = "gpg1-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };

  gpg2-1 { samsung,pins = "gpg2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg2-2 { samsung,pins = "gpg2-2"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpg2-4 { samsung,pins = "gpg2-4"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <1>; };
  gpg2-6 { samsung,pins = "gpg2-6"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <1>; };
  gpg2-7 { samsung,pins = "gpg2-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
 };
};
# 163 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_gpio_18.dtsi"
&pinctrl_7 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial7>;
 pinctrl-1 = <&sleep7>;
 initial7: initial-state {
  gpc0-4 { samsung,pins = "gpc0-4"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpc0-5 { samsung,pins = "gpc0-5"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpc0-6 { samsung,pins = "gpc0-6"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpc0-7 { samsung,pins = "gpc0-7"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpc1-7 { samsung,pins = "gpc1-7"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpd0-1 { samsung,pins = "gpd0-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };
  gpd0-3 { samsung,pins = "gpd0-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; };

  gpg3-0 { samsung,pins = "gpg3-0"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg3-1 { samsung,pins = "gpg3-1"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg3-2 { samsung,pins = "gpg3-2"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
  gpg3-3 { samsung,pins = "gpg3-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; };
 };
 sleep7:sleep-state {
  gpp5-0 { samsung,pins = "gpp5-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp5-1 { samsung,pins = "gpp5-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };

  gpp6-0 { samsung,pins = "gpp6-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp6-1 { samsung,pins = "gpp6-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp6-2 { samsung,pins = "gpp6-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpp6-3 { samsung,pins = "gpp6-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };

  gpc0-0 { samsung,pins = "gpc0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc0-1 { samsung,pins = "gpc0-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc0-4 { samsung,pins = "gpc0-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-5 { samsung,pins = "gpc0-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-6 { samsung,pins = "gpc0-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-7 { samsung,pins = "gpc0-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };

  gpc1-7 { samsung,pins = "gpc1-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };

  gpd0-0 { samsung,pins = "gpd0-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpd0-1 { samsung,pins = "gpd0-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd0-2 { samsung,pins = "gpd0-2"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpd0-3 { samsung,pins = "gpd0-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };

  gpg3-0 { samsung,pins = "gpg3-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg3-1 { samsung,pins = "gpg3-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg3-2 { samsung,pins = "gpg3-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg3-3 { samsung,pins = "gpg3-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpg3-4 { samsung,pins = "gpg3-4"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <1>; };
  gpg3-5 { samsung,pins = "gpg3-5"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <1>; };
 };
};
# 19 "arch/arm64/boot/dts/exynos/exynos9810-starlte_eur_open_20.dts" 2

/ {
 model = "Samsung Star rev20 board based on EXYNOS9810";
 model_info-chip = <9810>;
 model_info-platform = "android";
 model_info-subtype = "samsung";
 model_info-hw_rev = <20>;
 model_info-hw_rev_end = <22>;
 compatible = "Samsung, Star rev20", "Samsung,EXYNOS9810";

 sound {
  mixer-paths = "mixer_paths_r08.xml";
 };

 pinctrl@10830000 {
  spi7_bus_suspend: spi7-bus-suspend {
   samsung,pins = "gpp4-2", "gpp4-1", "gpp4-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };
  spi7_cs_suspend: spi7-cs-suspend {
   samsung,pins = "gpp4-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };
 };

 spi_7: spi@108A0000 {
  status = "okay";
  /delete-property/ pinctrl-names;
  /delete-property/ pinctrl-0;

  ese_spi@0 {
   compatible = "ese_p3";
   reg = <0>;
   spi-max-frequency = <13000000>;
   gpio-controller;
   #gpio-cells = <2>;

   p3-vdd-1p8= "VDD_ESE_1P8";

   clocks = <&clock ((250) + 0)>, <&clock ((250) + 24)>;
   clock-names = "pclk", "sclk";
   ese_p3,cs-gpio = <&gpp4 3 0>;

   pinctrl-names = "ese_active", "ese_suspend";
   pinctrl-0 = <&spi7_bus &spi7_cs>;
   pinctrl-1 = <&spi7_bus_suspend &spi7_cs_suspend>;

   controller-data {
    samsung,spi-feedback-delay = <0>;
    samsung,spi-chip-select-mode = <0>;
   };
  };
 };


 hsi2c_20: hsi2c@108E0000 {
  gpios = <&gpp5 0 0 &gpp5 1 0>;
  status = "okay";
  clock-frequency = <400000>;
  sec-nfc@27 {
   compatible = "sec-nfc";
   reg = <0x27>;

   interrupts = <2 0 0>;
   interrupt-parent = <&gpa1>;

   sec-nfc,ven-gpio = <&expander_gpios 11 0>;
   sec-nfc,irq-gpio = <&gpa1 2 0>;
   sec-nfc,firm-gpio = <&expander_gpios 9 0>;
   sec-nfc,clk_req-gpio = <&gpa2 6 0xf>;
   sec-nfc,clk_use = <2>;
   sec-nfc,nfc_pvdd = "VDD_NFC_1P8";

   clocks = <&clock ((920) + 0)>;
   clock-names = "oscclk_nfc";
   sec-nfc,nfc_ap_clk;
   sec-nfc,ldo_control;
  };

  hrmsensor@57 {
   compatible = "hrmsensor";
   reg = <0x57>;
   interrupt-parent = <&gpp3>;
   interrupts = <0 0 0>;
   pinctrl-names = "default", "sleep", "idle";
   pinctrl-0 = <&hrm_irq &hrm_en>;
   pinctrl-1 = <&hrm_irqsleep &hrm_ensleep>;
   pinctrl-2 = <&hrm_irqidle &hrm_enidle>;
   hrmsensor,hrm_int-gpio = <&gpp3 0 0>;
   hrmsensor,hrm_boost_en-gpio = <&gpg1 6 0>;
   hrmsensor,vdd_1p8 = "HRM_1.8V_AP";
   hrmsensor,i2c_1p8 = "VDD_NFC_1P8";
  };
 };

 pinctrl@10430000 {
  hrm_en: hrm-en {
   samsung,pins = "gpg1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };

  hrm_ensleep: hrm-ensleep {
   samsung,pins = "gpg1-6";
   samsung,pin-con-pdn = <2>;
   samsung,pin-pud-pdn = <1>;
  };

  hrm_enidle: hrm-enidle {
   samsung,pins = "gpg1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <2>;
  };

  cfg_wlanen: cfg_wlanen {
   samsung,pins = "gpg0-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };
 };

 spi_20: spi@13AC0000{
  #address-cells = <1>;
  #size-cells = <0>;

  pinctrl-names = "default";
  pinctrl-0 = <&sensorhub_mosi_sck_ssn &sensorhub_miso>;

  num-cs = <1>;
  status = "okay";





  BCM4773@0 {
   compatible = "ssp,BCM4773";
   reg = <0>;

   spi-max-frequency = <25000000>;
   spi-cpol;
   spi-cpha;
   pinctrl-names = "default";
   pinctrl-0 = <&ssp_host_req &ssp_mcu_req &ssp_mcu_resp &ssp_batch_wake_irq &ssp_shub_int>;

   gpio-controller;
   #gpio-cells = <2>;
   ssp-host-req = <&gpa1 7 0x00>;
   ssp-mcu-req = <&gph0 5 0x00>;
   ssp-mcu-resp = <&gph0 4 0x00>;
   ssp-batch-wake-irq = <&gpa0 5 0x00>;
   ssp-shub-int = <&gpa4 0 0x00>;
   ssp-acc-position = <4>;
   ssp-mag-position = <5>;
   ssp-sns-combination = <0>;
   ssp-ap-rev = <1>;
   ssp-mag-array = /bits/ 8 <216 82 110 20 16 123 255 209 211 54 70 37 180 8 0 147 255 113 132 121
      190 252 250 15 9 40 180>;
   ssp-thermi-up = /bits/ 16 <3023 2990 2952 2903 2843 2772 2684 2582 2464 2335 2190 2037 1882 1742
      1558 1397 1246 1103 974 851 746 651 601>;
   ssp-thermi-sub = /bits/ 16 <3021 2990 2951 2903 2843 2771 2685 2584 2467 2339 2195 2044 1891
      1747 1567 1409 1258 1115 986 864 759 662 612>;
   ssp-glass-type = <0>;
   ssp-mag-type = <1>;
   ssp-vdd-mcu-1p8 = "vdd_mcu_1p8";

   controller-data {
    cs-gpio = <&gph0 3 0>;
    samsung,spi-feedback-delay = <0>;
   };
  };
 };

 pinctrl@10430000 {
  ssp_gps_pwr_en: ssp-gps-pwr-en {
   samsung,pins = "gpg0-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 gps {
  compatible = "samsung,exynos54xx-bcm4753";

  pinctrl-names = "hub_en";
  pinctrl-0 = <&ssp_gps_pwr_en>;

  gpios = <&gpg0 2 0x0>;
  status = "okay";
 };

 pinctrl@14050000 {
  grip_irq: grip-irq {
   samsung,pins = "gpa3-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
 };

 hsi2c_11: hsi2c@104C0000 {
  status = "okay";
  sx9320-i2c@22 {
   compatible = "sx9320";
   reg = <0x28>;
   status = "okay";
   pinctrl-names = "default";
   pinctrl-0 = <&grip_irq>;
   interrupt-parent = <&gpa3>;
   interrupts = <0 0 0>;


   sx9320,phen = <0x03>;
   sx9320,nirq-gpio = <&gpa3 0 0x00>;
   sx9320,gain = <0x01>;
   sx9320,again = <0x08>;
   sx9320,scan_period = <0x16>;
   sx9320,range = <0x00>;
   sx9320,sampling_freq = <0x00>;
   sx9320,resolution = <0x07>;
   sx9320,rawfilt = <0x01>;
   sx9320,hyst = <0x01>;
   sx9320,avgposfilt = <0x04>;
   sx9320,avgnegfilt = <0x01>;
   sx9320,avgthresh = <0x20>;
   sx9320,debouncer = <0x01>;
   sx9320,normal_thd = <0x20>;
   sx9320,afeph0 = <0x0>;
   sx9320,afeph1 = <0x0>;
   sx9320,afeph2 = <0x0>;
   sx9320,afeph3 = <0x4>;
  };
 };

 speedy@141C0000 {
  status = "okay";
  s2mps18mfd@00 {
   regulators {
    ldo37_reg: LDO37 {
     regulator-name = "vdd_mcu_1p8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
   };
  };
 };

 pinctrl@14050000 {
  bt_hostwake: bt-hostwake {
   samsung,pins = "gpa2-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
  };
 };

 pinctrl@10430000 {
  bt_btwake: bt-btwake {
   samsung,pins = "gpg2-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 bluetooth {
  compatible = "samsung,bcm43xx";

  gpios = <&expander_gpios 7 0
   &gpg2 0 0
   &gpa2 3 0xF >;
  pinctrl-names = "default";
  pinctrl-0=<&bt_hostwake &bt_btwake>;
  status = "okay";
 };

 hsi2c@10920000 {
  s2mpb02_pmic@59 {
   regulators {
    _ldo17_reg: s2mpb02-ldo17 {
     regulator-name = "VDD_GRIP_1P8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
    };
   };
  };
 };

 dwmmc2@11500000 {
  ssc-rate = <3>;
 };

 pinctrl@11430000 {
  sd2_cmd: sd2-cmd {
   samsung,pins = "gpf1-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  sd2_bus1: sd2-bus-width1 {
   samsung,pins = "gpf1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  sd2_bus4: sd2-bus-width4 {
   samsung,pins = "gpf1-3", "gpf1-4", "gpf1-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
 };


 hsi2c_0: hsi2c@10860000 {
  clock-frequency = <1000000>;
  samsung,hs-mode;
 };
};
