<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='774' type='unsigned int llvm::TargetRegisterInfo::getRegSizeInBits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='773'>/// Returns size in bits of a phys/virtual/generic register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='482' u='c' c='_ZNK4llvm16RegisterBankInfo13getSizeInBitsEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1404' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1405' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='466' ll='486' type='unsigned int llvm::TargetRegisterInfo::getRegSizeInBits(unsigned int Reg, const llvm::MachineRegisterInfo &amp; MRI) const'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='2084' u='c' c='_ZNK4llvm20AArch64FrameLowering20determineCalleeSavesERNS_15MachineFunctionERNS_9BitVectorEPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMAsmPrinter.cpp' l='1134' u='c' c='_ZN4llvm13ARMAsmPrinter24EmitUnwindingInstructionEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='133' u='c' c='_ZN12_GLOBAL__N_120OutgoingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='266' u='c' c='_ZN12_GLOBAL__N_120IncomingValueHandler16assignValueToRegEjjRN4llvm11CCValAssignE'/>
