#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Jul 19 13:02:43 2025
# Process ID         : 2596
# Current directory  : C:/Users/Acer/Desktop/Verilog Projects/MIPS32
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent2448 C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.xpr
# Log file           : C:/Users/Acer/Desktop/Verilog Projects/MIPS32/vivado.log
# Journal file       : C:/Users/Acer/Desktop/Verilog Projects/MIPS32\vivado.jou
# Running On         : LAPTOP-PK7J2HVP
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16869 MB
# Swap memory        : 2550 MB
# Total Virtual      : 19419 MB
# Available Virtual  : 9104 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/utils_1/imports/synth_1/MIPS32_PIPE.dcp with file C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 6
[Sat Jul 19 13:12:54 2025] Launched synth_1...
Run output will be captured here: C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Jul 19 13:13:53 2025] Launched impl_1...
Run output will be captured here: C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/impl_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/utils_1/imports/synth_1/MIPS32_PIPE.dcp with file C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\MIPS32_PIPE.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\Acer\Desktop\Verilog Projects\MIPS32\MIPS32.srcs\sources_1\new\TOP.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 6
[Sat Jul 19 13:17:01 2025] Launched synth_1...
Run output will be captured here: C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Sat Jul 19 13:17:33 2025] Launched impl_1...
Run output will be captured here: C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1447.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1542.172 ; gain = 0.000
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1543.176 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1544.551 ; gain = 1.375
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1544.875 ; gain = 0.137
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1544.875 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1548.027 ; gain = 3.152
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1548.027 ; gain = 4.852
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1548.027 ; gain = 4.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2325.473 ; gain = 1099.043
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13172
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2864.488 ; gain = 463.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'MIPS32_PIPE' [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/MIPS32_PIPE.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/MIPS32_PIPE.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/MIPS32_PIPE.v:112]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/MIPS32_PIPE.v:122]
INFO: [Synth 8-6155] done synthesizing module 'MIPS32_PIPE' (0#1) [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/MIPS32_PIPE.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/Acer/Desktop/Verilog Projects/MIPS32/MIPS32.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2972.738 ; gain = 571.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.418 ; gain = 577.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.418 ; gain = 577.523
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2978.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3091.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3091.922 ; gain = 691.027
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3091.922 ; gain = 691.027
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 13:20:19 2025...
