{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 13 15:23:40 2017 " "Info: Processing started: Sat May 13 15:23:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCLR6ToQuartus -c SoCLR6ToQuartus " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SoCLR6ToQuartus -c SoCLR6ToQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soclr6toquartus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file soclr6toquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine1 " "Info: Found entity 1: machine1" {  } { { "SoCLR6ToQuartus.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/SoCLR6ToQuartus.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Info: Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Mihail/Documents/SoCLR6toQuartus/Block1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "24 SoCLR6ToQuartus.v(10) " "Warning (10229): Verilog HDL Expression warning at SoCLR6ToQuartus.v(10): truncated literal to match 24 bits" {  } { { "output_files/SoCLR6ToQuartus.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/SoCLR6ToQuartus.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SoCLR6ToQuartus.v(8) " "Warning (10268): Verilog HDL information at SoCLR6ToQuartus.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "output_files/SoCLR6ToQuartus.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/SoCLR6ToQuartus.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/soclr6toquartus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_files/soclr6toquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 myclock " "Info: Found entity 1: myclock" {  } { { "output_files/SoCLR6ToQuartus.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/SoCLR6ToQuartus.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/verilog3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_files/verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 machine2 " "Info: Found entity 1: machine2" {  } { { "output_files/Verilog3.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/Verilog3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/verilog5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_files/verilog5.v" { { "Info" "ISGN_ENTITY_NAME" "1 vl2 " "Info: Found entity 1: vl2" {  } { { "output_files/Verilog5.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/Verilog5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/verilog4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file output_files/verilog4.v" { { "Info" "ISGN_ENTITY_NAME" "1 vl1 " "Info: Found entity 1: vl1" {  } { { "output_files/Verilog4.v" "" { Text "C:/Users/Mihail/Documents/SoCLR6toQuartus/output_files/Verilog4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Info: Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "machine2 machine2:inst1 " "Info: Elaborating entity \"machine2\" for hierarchy \"machine2:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "C:/Users/Mihail/Documents/SoCLR6toQuartus/Block1.bdf" { { 280 440 584 424 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
