
---------- Begin Simulation Statistics ----------
simSeconds                                   0.778685                       # Number of seconds simulated (Second)
simTicks                                 778685130000                       # Number of ticks simulated (Tick)
finalTick                                778685130000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1126.63                       # Real time elapsed on the host (Second)
hostTickRate                                691163519                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8536912                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       95981348                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    44380                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      85193                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        778685131                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       199838229                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6241                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      169832229                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  35429                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            103863121                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         173569841                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                6193                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           778640472                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.218114                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.797477                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 688460883     88.42%     88.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  62314245      8.00%     96.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   7594385      0.98%     97.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3282137      0.42%     97.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   5516369      0.71%     98.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   8957854      1.15%     99.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2095827      0.27%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    297081      0.04%     99.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    121691      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             778640472                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   49285     20.63%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     16      0.01%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     20.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      7      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     5      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     20.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                   8519      3.57%     24.21% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  4451      1.86%     26.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                12      0.01%     26.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           176627     73.93%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         6262      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      93907352     55.29%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          881      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           211      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       100405      0.06%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          844      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           18      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          812      0.00%     55.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       426802      0.25%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     21555582     12.69%     68.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       593503      0.35%     68.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1013      0.00%     68.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite     53238541     31.35%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      169832229                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.218101                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              238922                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.001407                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               1010862915                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               247423405                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       105288810                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 107716365                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 56284436                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         52322982                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   116118951                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     53945938                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         169194966                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21513619                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    637262                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           75246077                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       13666273                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     53732458                       # Number of stores executed (Count)
system.cpu.numRate                           0.217283                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             732                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           44659                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      95981348                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                              15.573703                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                         15.573703                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.064211                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.064211                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  144695035                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  84219391                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    53808459                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     403562                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    35550349                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   30280571                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 112490844                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads       21632994                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      53939030                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       172867                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        57956                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                55959103                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          24634269                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect           6658528                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             14424086                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 9975147                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.691562                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                16898694                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            2054                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                609                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1445                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          163                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       102932462                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           6657633                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    761432784                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.126054                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     0.507724                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       689959668     90.61%     90.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        63950224      8.40%     99.01% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           67922      0.01%     99.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           34544      0.00%     99.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         6869997      0.90%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            6137      0.00%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           21684      0.00%     99.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           29993      0.00%     99.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          492615      0.06%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    761432784                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               95981348                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    53378553                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1350124                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          32                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6543969                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   51833451                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    95975921                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                  3805                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          551      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     42597874     44.38%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          725      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          199      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          786      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          788      0.00%     44.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc         1839      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     44.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1349676      1.41%     45.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       199599      0.21%     46.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          448      0.00%     46.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite     51828830     54.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     95981348                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        492615                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       66876904                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          66876904                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      66876904                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         66876904                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6482390                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6482390                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6482390                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6482390                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 684642352999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 684642352999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 684642352999                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 684642352999                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     73359294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      73359294                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     73359294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     73359294                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.088365                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.088365                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.088365                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.088365                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 105615.730155                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 105615.730155                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 105615.730155                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 105615.730155                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         1015                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           25                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      40.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      6481142                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           6481142                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          449                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          449                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      6481941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      6481941                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      6481941                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      6481941                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 671640964999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 671640964999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 671640964999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 671640964999                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.088359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.088359                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.088359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.088359                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 103617.259861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 103617.259861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 103617.259861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 103617.259861                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                6481429                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           16                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           16                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       184000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       184000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           16                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           16                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     21330078                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        21330078                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data          831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total           831                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     79425000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     79425000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     21330909                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21330909                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000039                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 95577.617329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 95577.617329                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          447                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          447                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          384                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          384                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     41258000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     41258000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000018                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 107442.708333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 107442.708333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     45546826                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       45546826                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      6481559                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      6481559                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 684562927999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 684562927999                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     52028385                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     52028385                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.124577                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.124577                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 105617.017140                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 105617.017140                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data      6481557                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total      6481557                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data 671599706999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total 671599706999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.124577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.124577                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 103617.033222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 103617.033222                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.958465                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             73358877                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            6481941                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              11.317424                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              222000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.958465                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999919                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          424                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          299919245                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         299919245                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 26970274                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             703612337                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  25248379                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              16107570                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                6701912                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7363512                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 30572                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              292048925                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5469                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           55022784                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      252105517                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    55959103                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           26874450                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     716910463                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                13406202                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  329                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          3718                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  51182583                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2893482                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          778640472                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.677842                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.062138                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                692911687     88.99%     88.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  7483452      0.96%     89.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   266021      0.03%     89.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4937456      0.63%     90.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1867201      0.24%     90.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 12906403      1.66%     92.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 15934748      2.05%     94.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1310266      0.17%     94.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                 41023238      5.27%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            778640472                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.071864                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.323758                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       51180641                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          51180641                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      51180641                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         51180641                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1938                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1938                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1938                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1938                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    161403999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    161403999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    161403999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    161403999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     51182579                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      51182579                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     51182579                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     51182579                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000038                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000038                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000038                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 83283.797214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 83283.797214                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 83283.797214                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 83283.797214                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          527                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      27.736842                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           449                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          449                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          449                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1489                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1489                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1489                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    126901999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    126901999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    126901999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    126901999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000029                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000029                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 85226.325722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 85226.325722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 85226.325722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 85226.325722                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    987                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     51180641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        51180641                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1938                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1938                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    161403999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    161403999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     51182579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     51182579                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000038                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 83283.797214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 83283.797214                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          449                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          449                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1489                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1489                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    126901999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    126901999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000029                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 85226.325722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 85226.325722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           424.991225                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             51182130                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1489                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           34373.492277                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   424.991225                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.830061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.830061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          502                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          502                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          102366647                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         102366647                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   6701912                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   10507609                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    10576                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              199844470                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2062                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 21632994                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                53939030                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  2081                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                        28                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    10527                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            279                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect             34                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      6704976                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              6705010                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                159062879                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               157611792                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  61586367                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  86317416                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.202408                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.713487                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      182147                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                20282870                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  242                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 279                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1910600                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     17                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1350124                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.270634                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             2.116910                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1349624     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    7      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   27      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   15      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   21      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   13      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                   12      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                   15      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   32      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  132      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 79      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 87      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                  3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                  2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              379                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1350124                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21513630                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                53732477                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       603                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                   1419849                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                51183500                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       984                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                6701912                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 33663327                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                10532262                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            274                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  34661834                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles             693080863                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              202026029                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   234                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 131430                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  85201                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents              699313913                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           263728073                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   641098745                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                225304747                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  55250735                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps             110674775                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                153053298                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      11                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                 141705531                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        959281160                       # The number of ROB reads (Count)
system.cpu.rob.writes                       415038731                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   95981348                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   108                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 1873                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty       12929991                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2655                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq             6481557                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp            6481557                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            1873                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         3965                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     19445311                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                 19449276                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        95296                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    829637312                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 829732608                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           6450230                       # Total snoops (Count)
system.l2bus.snoopTraffic                   412726336                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples            12933660                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000069                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.008309                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                  12932767     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       893      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total              12933660                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy          25928130000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             4467000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy         19445823000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests        12965846                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      6482416                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               890                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          890                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               390                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data                47                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                  437                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              390                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data               47                       # number of overall hits (Count)
system.l2cache.overallHits::total                 437                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            1099                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data         6481894                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            6482993                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           1099                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data        6481894                       # number of overall misses (Count)
system.l2cache.overallMisses::total           6482993                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    114221000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data 652193168000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  652307389000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    114221000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data 652193168000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 652307389000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1489                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       6481941                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          6483430                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1489                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      6481941                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         6483430                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.738079                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.999993                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.999933                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.738079                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.999993                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.999933                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 103931.756142                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 100617.684893                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 100618.246696                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 103931.756142                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 100617.684893                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 100618.246696                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         6448849                       # number of writebacks (Count)
system.l2cache.writebacks::total              6448849                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         1099                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data      6481894                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        6482993                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         1099                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data      6481894                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       6482993                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     92241000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data 522555288000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 522647529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     92241000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data 522555288000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 522647529000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.738079                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.999993                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.999933                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.738079                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.999993                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.999933                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 83931.756142                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 80617.684893                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 80618.246696                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 83931.756142                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 80617.684893                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 80618.246696                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   6450230                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          380                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          380                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data            17                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total               17                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data      6481540                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total        6481540                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data 652153726000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total 652153726000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data      6481557                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total      6481557                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.999997                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 100617.095011                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 100617.095011                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data      6481540                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total      6481540                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data 522522926000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total 522522926000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.999997                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 80617.095011                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 80617.095011                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          390                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           30                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total          420                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         1099                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          354                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         1453                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    114221000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     39442000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    153663000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         1489                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data          384                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         1873                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.738079                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.921875                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.775761                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 103931.756142                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 111418.079096                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 105755.677908                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         1099                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          354                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         1453                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     92241000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     32362000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    124603000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.738079                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.921875                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.775761                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 83931.756142                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 91418.079096                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 85755.677908                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      6481142                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      6481142                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      6481142                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      6481142                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            32631.584141                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                12965463                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               6482998                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.999918                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  86000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.023793                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst     5.927315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 32625.633034                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.000181                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.995655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.995837                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              85                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             751                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            7515                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3           24417                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses             110209742                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses            110209742                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   6448849.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1099.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   6481894.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000549970500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds        400422                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds        400422                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             19191476                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             6057870                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      6482993                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     6448849                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    6482993                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   6448849                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                6482993                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               6448849                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  6482409                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      436                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      114                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       27                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    6236                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   21025                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                  400944                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                  400417                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                  400425                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                  400428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                  400431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                  400431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                  414642                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                  400430                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                  400428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                  400428                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                  400430                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                  400431                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                  400426                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                  400427                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                  400432                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                  400423                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples       400422                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.190369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.106307                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      45.043412                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023        400420    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total         400422                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples       400422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.105057                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.099221                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.449629                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16            379403     94.75%     94.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17               572      0.14%     94.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             19848      4.96%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19               598      0.15%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total         400422                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                414911552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys             412726336                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               532836105.39731258                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               530029815.77418852                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   778685093000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       60214.55                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        70336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    414841216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks    412724416                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 90326.625345985492                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 532745778.771966576576                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 530027350.079229116440                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1099                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      6481894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      6448849                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     35788250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 190280289250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 19193880654500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32564.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     29355.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   2976326.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        70336                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    414841216                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       414911552                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        70336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        70336                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks    412726336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total    412726336                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          1099                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       6481894                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          6482993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      6448849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         6448849                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst           90327                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       532745779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          532836105                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst        90327                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total          90327                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    530029816                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         530029816                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    530029816                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst          90327                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      532745779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1062865921                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               6482993                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              6448819                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        405130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        405069                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        405058                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        405226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        405275                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        405264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        405193                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        405071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        404887                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        405172                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       405270                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       405337                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       405130                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       405383                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       405267                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       405261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0        402944                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1        402956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2        402970                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3        403072                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4        403088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5        403071                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6        403090                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7        402865                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8        402800                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9        403023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10       403137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11       403236                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12       403044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13       403258                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14       403139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15       403126                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              68759958750                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            32414965000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        190316077500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10606.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29356.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              5931240                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             6000954                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             91.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            93.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       999617                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   827.952434                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   664.508593                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   338.637261                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        80851      8.09%      8.09% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        53132      5.32%     13.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        27751      2.78%     16.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        25843      2.59%     18.76% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        26537      2.65%     21.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        26433      2.64%     24.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        28740      2.88%     26.94% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        69339      6.94%     33.88% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       660991     66.12%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       999617                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              414911552                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten           412724416                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               532.836105                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               530.027350                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     8.30                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                92.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       3570378420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy       1897701135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     23142782040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy    16829572320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 61468302480.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 180049716720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 147394275840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   434352728955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    557.802778                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 377142326500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  26001820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 375540983500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       3566894100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy       1895845380                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     23145787980                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy    16833262860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 61468302480.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 180026901330                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 147413488800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   434350482930                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    557.799894                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 377194407250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  26001820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 375488902750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1453                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       6448849                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               871                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            6481540                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           6481540                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           1453                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port     19415706                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total     19415706                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                19415706                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    827637888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    827637888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                827637888                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            6482993                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  6482993    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              6482993                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 778685130000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         38728109000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        34113659250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       12932713                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      6449720                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
