Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 15 10:20:48 2023
| Host         : LAPTOP-BKM4OVDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Exhaustive_Top_timing_summary_routed.rpt -pb Exhaustive_Top_timing_summary_routed.pb -rpx Exhaustive_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Exhaustive_Top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     7           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (41)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (41)
-------------------------------
 There are 41 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.168        0.000                      0                   75        0.141        0.000                      0                   75        3.000        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.168        0.000                      0                   75        0.215        0.000                      0                   75        4.500        0.000                       0                    43  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.169        0.000                      0                   75        0.215        0.000                      0                   75        4.500        0.000                       0                    43  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          6.168        0.000                      0                   75        0.141        0.000                      0                   75  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        6.168        0.000                      0                   75        0.141        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.321    fsm/STATE_N_reg_n_0_[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm/STATE_N[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092    -0.491    fsm/STATE_N_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.155    -0.287    fsm/STATE[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092    -0.478    fsm/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.154    -0.288    fsm/STATE[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.091    -0.479    fsm/STATE_N_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[4]/Q
                         net (fo=3, routed)           0.162    -0.257    fsm/Terms_reg_n_0_[4]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  fsm/Terms[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fsm/Terms[4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.461    fsm/Terms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[2]/Q
                         net (fo=5, routed)           0.185    -0.233    fsm/Terms_reg_n_0_[2]
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.043    -0.190 r  fsm/Terms[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    fsm/Terms[3]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131    -0.451    fsm/Terms_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.322    btnC_debounce/count_reg[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  btnC_debounce/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    btnC_debounce/count_reg[4]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.994    -0.820    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.475    btnC_debounce/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  btnC_debounce/count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.323    btnC_debounce/count_reg[19]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btnC_debounce/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    btnC_debounce/count_reg[16]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.105    -0.478    btnC_debounce/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.714    -0.585    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btnC_debounce/count_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.325    btnC_debounce/count_reg[27]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btnC_debounce/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btnC_debounce/count_reg[24]_i_1_n_4
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.989    -0.825    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105    -0.480    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.320    btnC_debounce/count_reg[3]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[0]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.995    -0.819    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.105    -0.475    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.718    -0.581    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  btnC_debounce/count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.320    btnC_debounce/count_reg[11]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[8]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.993    -0.821    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105    -0.476    btnC_debounce/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      btnC_debounce/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.169ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.128    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.699    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.128    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.699    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.128    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.699    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.169ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.128    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.699    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.699    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.169    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.668    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.668    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.668    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.097    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.668    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.673    btnC_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.102    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.673    btnC_debounce/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.673    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.321    fsm/STATE_N_reg_n_0_[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm/STATE_N[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092    -0.491    fsm/STATE_N_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.155    -0.287    fsm/STATE[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092    -0.478    fsm/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.154    -0.288    fsm/STATE[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.091    -0.479    fsm/STATE_N_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[4]/Q
                         net (fo=3, routed)           0.162    -0.257    fsm/Terms_reg_n_0_[4]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  fsm/Terms[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fsm/Terms[4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.461    fsm/Terms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[2]/Q
                         net (fo=5, routed)           0.185    -0.233    fsm/Terms_reg_n_0_[2]
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.043    -0.190 r  fsm/Terms[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    fsm/Terms[3]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131    -0.451    fsm/Terms_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.322    btnC_debounce/count_reg[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  btnC_debounce/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    btnC_debounce/count_reg[4]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.994    -0.820    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
                         clock pessimism              0.240    -0.580    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.475    btnC_debounce/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  btnC_debounce/count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.323    btnC_debounce/count_reg[19]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btnC_debounce/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    btnC_debounce/count_reg[16]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
                         clock pessimism              0.240    -0.583    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.105    -0.478    btnC_debounce/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.714    -0.585    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btnC_debounce/count_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.325    btnC_debounce/count_reg[27]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btnC_debounce/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btnC_debounce/count_reg[24]_i_1_n_4
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.989    -0.825    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.240    -0.585    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105    -0.480    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.320    btnC_debounce/count_reg[3]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[0]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.995    -0.819    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.239    -0.580    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.105    -0.475    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.718    -0.581    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  btnC_debounce/count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.320    btnC_debounce/count_reg[11]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[8]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.993    -0.821    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105    -0.476    btnC_debounce/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y67      btnC_debounce/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y68      btnC_debounce/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y64      btnC_debounce/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y66      btnC_debounce/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      btnC_debounce/count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.321    fsm/STATE_N_reg_n_0_[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm/STATE_N[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092    -0.417    fsm/STATE_N_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.155    -0.287    fsm/STATE[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092    -0.404    fsm/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.154    -0.288    fsm/STATE[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.091    -0.405    fsm/STATE_N_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[4]/Q
                         net (fo=3, routed)           0.162    -0.257    fsm/Terms_reg_n_0_[4]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  fsm/Terms[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fsm/Terms[4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.387    fsm/Terms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[2]/Q
                         net (fo=5, routed)           0.185    -0.233    fsm/Terms_reg_n_0_[2]
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.043    -0.190 r  fsm/Terms[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    fsm/Terms[3]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131    -0.377    fsm/Terms_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.322    btnC_debounce/count_reg[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  btnC_debounce/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    btnC_debounce/count_reg[4]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.994    -0.820    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.401    btnC_debounce/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  btnC_debounce/count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.323    btnC_debounce/count_reg[19]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btnC_debounce/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    btnC_debounce/count_reg[16]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.105    -0.404    btnC_debounce/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.714    -0.585    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btnC_debounce/count_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.325    btnC_debounce/count_reg[27]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btnC_debounce/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btnC_debounce/count_reg[24]_i_1_n_4
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.989    -0.825    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105    -0.406    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.320    btnC_debounce/count_reg[3]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[0]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.995    -0.819    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.105    -0.401    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.718    -0.581    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  btnC_debounce/count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.320    btnC_debounce/count_reg[11]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[8]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.993    -0.821    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105    -0.402    btnC_debounce/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.168ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.704ns (21.150%)  route 2.625ns (78.850%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     2.530    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893     8.600    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.601     9.201    
                         clock uncertainty           -0.074     9.127    
    SLICE_X3Y64          FDRE (Setup_fdre_C_R)       -0.429     8.698    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.698    
                         arrival time                          -2.530    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.193ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 0.704ns (21.514%)  route 2.568ns (78.486%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 8.594 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     2.474    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887     8.594    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.576     9.170    
                         clock uncertainty           -0.074     9.096    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429     8.667    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                  6.193    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    

Slack (MET) :             6.283ns  (required time - arrival time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.704ns (22.084%)  route 2.484ns (77.916%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 8.599 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.799ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.020    -0.799    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.456    -0.343 f  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.692     0.349    btnC_debounce/count_reg[3]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.124     0.473 r  btnC_debounce/out_i_3/O
                         net (fo=1, routed)           0.982     1.456    btnC_debounce/out_i_3_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I1_O)        0.124     1.580 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     2.389    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.707 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892     8.599    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C
                         clock pessimism              0.576     9.175    
                         clock uncertainty           -0.074     9.101    
    SLICE_X3Y65          FDRE (Setup_fdre_C_R)       -0.429     8.672    btnC_debounce/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.389    
  -------------------------------------------------------------------
                         slack                                  6.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fsm/STATE_N_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.491%)  route 0.121ns (39.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_N_reg[1]/Q
                         net (fo=2, routed)           0.121    -0.321    fsm/STATE_N_reg_n_0_[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.045    -0.276 r  fsm/STATE_N[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    fsm/STATE_N[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_N_reg[1]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.092    -0.417    fsm/STATE_N_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.155    -0.287    fsm/STATE[1]
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.045    -0.242 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.092    -0.404    fsm/STATE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.154    -0.288    fsm/STATE[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045    -0.243 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C
                         clock pessimism              0.253    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.091    -0.405    fsm/STATE_N_reg[0]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.408%)  route 0.162ns (43.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[4]/Q
                         net (fo=3, routed)           0.162    -0.257    fsm/Terms_reg_n_0_[4]
    SLICE_X2Y67          LUT6 (Prop_lut6_I5_O)        0.045    -0.212 r  fsm/Terms[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    fsm/Terms[4]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.121    -0.387    fsm/Terms_reg[4]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 fsm/Terms_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/Terms_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[2]/Q
                         net (fo=5, routed)           0.185    -0.233    fsm/Terms_reg_n_0_[2]
    SLICE_X2Y67          LUT5 (Prop_lut5_I2_O)        0.043    -0.190 r  fsm/Terms[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    fsm/Terms[3]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C
                         clock pessimism              0.240    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X2Y67          FDRE (Hold_fdre_C_D)         0.131    -0.377    fsm/Terms_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.322    btnC_debounce/count_reg[7]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.214 r  btnC_debounce/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.214    btnC_debounce/count_reg[4]_i_1_n_4
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.994    -0.820    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[7]/C
                         clock pessimism              0.240    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X3Y65          FDRE (Hold_fdre_C_D)         0.105    -0.401    btnC_debounce/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  btnC_debounce/count_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.323    btnC_debounce/count_reg[19]
    SLICE_X3Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.215 r  btnC_debounce/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.215    btnC_debounce/count_reg[16]_i_1_n_4
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    btnC_debounce/clk_out1
    SLICE_X3Y68          FDRE                                         r  btnC_debounce/count_reg[19]/C
                         clock pessimism              0.240    -0.583    
                         clock uncertainty            0.074    -0.509    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.105    -0.404    btnC_debounce/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.714    -0.585    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  btnC_debounce/count_reg[27]/Q
                         net (fo=2, routed)           0.119    -0.325    btnC_debounce/count_reg[27]
    SLICE_X3Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  btnC_debounce/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    btnC_debounce/count_reg[24]_i_1_n_4
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.989    -0.825    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C
                         clock pessimism              0.240    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X3Y70          FDRE (Hold_fdre_C_D)         0.105    -0.406    btnC_debounce/count_reg[27]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.719    -0.580    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  btnC_debounce/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.320    btnC_debounce/count_reg[3]
    SLICE_X3Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[0]_i_1_n_4
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.995    -0.819    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C
                         clock pessimism              0.239    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X3Y64          FDRE (Hold_fdre_C_D)         0.105    -0.401    btnC_debounce/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 btnC_debounce/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnC_debounce/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.718    -0.581    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  btnC_debounce/count_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.320    btnC_debounce/count_reg[11]
    SLICE_X3Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.212 r  btnC_debounce/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.212    btnC_debounce/count_reg[8]_i_1_n_4
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.993    -0.821    btnC_debounce/clk_out1
    SLICE_X3Y66          FDRE                                         r  btnC_debounce/count_reg[11]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X3Y66          FDRE (Hold_fdre_C_D)         0.105    -0.402    btnC_debounce/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.190    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.764ns (55.701%)  route 2.993ns (44.299%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.349 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          1.188     0.839    fsm/STATE[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.150     0.989 r  fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.806     2.794    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.158     5.952 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.952    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.543ns  (logic 3.822ns (58.417%)  route 2.721ns (41.583%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          1.018     0.729    fsm/STATE[2]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.156     0.885 r  fsm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.703     2.588    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.148     5.736 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.736    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 3.557ns (55.645%)  route 2.835ns (44.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          1.018     0.729    fsm/STATE[2]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.124     0.853 r  fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.818     2.671    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915     5.586 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.586    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 3.529ns (55.311%)  route 2.851ns (44.689%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.349 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          1.188     0.839    fsm/STATE[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.963 r  fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     2.627    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949     5.576 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.576    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.573ns (56.684%)  route 2.731ns (43.316%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          0.871     0.583    fsm/STATE[2]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.124     0.707 r  fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     2.566    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931     5.497 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.497    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 3.570ns (64.348%)  route 1.978ns (35.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478    -0.327 r  fsm/Terms_reg[5]/Q
                         net (fo=3, routed)           1.978     1.651    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.092     4.743 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.743    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/Terms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.386ns (75.084%)  route 0.460ns (24.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  fsm/Terms_reg[5]/Q
                         net (fo=3, routed)           0.460     0.025    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.238     1.262 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.262    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.365ns (70.057%)  route 0.583ns (29.943%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.202    -0.241    fsm/STATE[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.382     0.186    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     1.365 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.365    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.381ns (70.464%)  route 0.579ns (29.536%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.183    -0.260    fsm/STATE[1]
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.182    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     1.377 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.377    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.422ns (71.696%)  route 0.561ns (28.304%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[1]/Q
                         net (fo=6, routed)           0.234    -0.185    fsm/Terms_reg_n_0_[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.188    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     1.401 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.401    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.445ns (72.222%)  route 0.556ns (27.778%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.202    -0.241    fsm/STATE[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.049    -0.192 r  fsm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.163    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.255     1.418 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.418    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.495ns (73.176%)  route 0.548ns (26.824%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  fsm/Terms_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.253    fsm/Terms_reg_n_0_[0]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.382     0.177    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.283     1.460 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.460    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 3.764ns (55.701%)  route 2.993ns (44.299%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.349 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          1.188     0.839    fsm/STATE[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.150     0.989 r  fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.806     2.794    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         3.158     5.952 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.952    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.543ns  (logic 3.822ns (58.417%)  route 2.721ns (41.583%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          1.018     0.729    fsm/STATE[2]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.156     0.885 r  fsm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.703     2.588    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         3.148     5.736 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.736    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.393ns  (logic 3.557ns (55.645%)  route 2.835ns (44.355%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          1.018     0.729    fsm/STATE[2]
    SLICE_X2Y67          LUT4 (Prop_lut4_I2_O)        0.124     0.853 r  fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.818     2.671    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915     5.586 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.586    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.380ns  (logic 3.529ns (55.311%)  route 2.851ns (44.689%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.456    -0.349 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          1.188     0.839    fsm/STATE[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I0_O)        0.124     0.963 r  fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     2.627    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949     5.576 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.576    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.573ns (56.684%)  route 2.731ns (43.316%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.012    -0.807    fsm/CLK
    SLICE_X2Y70          FDRE                                         r  fsm/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.518    -0.289 f  fsm/STATE_reg[2]/Q
                         net (fo=12, routed)          0.871     0.583    fsm/STATE[2]
    SLICE_X2Y68          LUT4 (Prop_lut4_I2_O)        0.124     0.707 r  fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.859     2.566    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931     5.497 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.497    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.547ns  (logic 3.570ns (64.348%)  route 1.978ns (35.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          2.014    -0.805    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478    -0.327 r  fsm/Terms_reg[5]/Q
                         net (fo=3, routed)           1.978     1.651    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         3.092     4.743 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.743    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/Terms_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.386ns (75.084%)  route 0.460ns (24.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.148    -0.435 r  fsm/Terms_reg[5]/Q
                         net (fo=3, routed)           0.460     0.025    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.238     1.262 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.262    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.365ns (70.057%)  route 0.583ns (29.943%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.202    -0.241    fsm/STATE[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045    -0.196 r  fsm/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.382     0.186    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     1.365 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.365    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.381ns (70.464%)  route 0.579ns (29.536%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[1]/Q
                         net (fo=18, routed)          0.183    -0.260    fsm/STATE[1]
    SLICE_X2Y68          LUT4 (Prop_lut4_I0_O)        0.045    -0.215 r  fsm/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.396     0.182    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     1.377 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.377    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.422ns (71.696%)  route 0.561ns (28.304%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.717    -0.582    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y67          FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  fsm/Terms_reg[1]/Q
                         net (fo=6, routed)           0.234    -0.185    fsm/Terms_reg_n_0_[1]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.045    -0.140 r  fsm/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.188    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     1.401 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.401    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.001ns  (logic 1.445ns (72.222%)  route 0.556ns (27.778%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  fsm/STATE_reg[0]/Q
                         net (fo=12, routed)          0.202    -0.241    fsm/STATE[0]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.049    -0.192 r  fsm/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.354     0.163    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.255     1.418 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.418    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/Terms_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.495ns (73.176%)  route 0.548ns (26.824%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.716    -0.583    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  fsm/Terms_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.253    fsm/Terms_reg_n_0_[0]
    SLICE_X2Y69          LUT4 (Prop_lut4_I3_O)        0.048    -0.205 r  fsm/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.382     0.177    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.283     1.460 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.460    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.186 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    R4                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     5.431 f  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.911    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.579 f  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     3.157    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.186 f  clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     4.058    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -1.668    clock/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 0.124ns (1.955%)  route 6.219ns (98.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     6.343    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892    -1.401    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 0.124ns (1.955%)  route 6.219ns (98.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     6.343    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892    -1.401    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            btnC_debounce/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.215ns (12.236%)  route 1.544ns (87.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           1.544     1.759    btnC_debounce/btnc_IBUF
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.990    -0.824    btnC_debounce/clk_out1
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/out_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.045ns (1.898%)  route 2.326ns (98.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.326     2.326    fsm/locked
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     2.371 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000     2.371    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.045ns (1.837%)  route 2.404ns (98.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.404     2.404    fsm/locked
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.449 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.449    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.045ns (1.833%)  route 2.410ns (98.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.410     2.410    fsm/locked
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.455 r  fsm/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.455    fsm/STATE[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 0.045ns (1.820%)  route 2.427ns (98.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.068     2.472    fsm/Terms
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 0.045ns (1.820%)  route 2.427ns (98.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.068     2.472    fsm/Terms
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.484ns  (logic 0.124ns (1.913%)  route 6.360ns (98.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.950     6.484    btnC_debounce/out_i_1_n_0
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.893    -1.400    btnC_debounce/clk_out1
    SLICE_X3Y64          FDRE                                         r  btnC_debounce/count_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[24]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[25]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[26]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 0.124ns (1.929%)  route 6.303ns (98.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.894     6.427    btnC_debounce/out_i_1_n_0
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.887    -1.406    btnC_debounce/clk_out1
    SLICE_X3Y70          FDRE                                         r  btnC_debounce/count_reg[27]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 0.124ns (1.955%)  route 6.219ns (98.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     6.343    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892    -1.401    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[4]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            btnC_debounce/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.343ns  (logic 0.124ns (1.955%)  route 6.219ns (98.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           5.409     5.409    btnC_debounce/locked
    SLICE_X4Y68          LUT6 (Prop_lut6_I5_O)        0.124     5.533 r  btnC_debounce/out_i_1/O
                         net (fo=29, routed)          0.809     6.343    btnC_debounce/out_i_1_n_0
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          1.892    -1.401    btnC_debounce/clk_out1
    SLICE_X3Y65          FDRE                                         r  btnC_debounce/count_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnc
                            (input port)
  Destination:            btnC_debounce/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.215ns (12.236%)  route 1.544ns (87.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B22                                               0.000     0.000 r  btnc (IN)
                         net (fo=0)                   0.000     0.000    btnc
    B22                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  btnc_IBUF_inst/O
                         net (fo=1, routed)           1.544     1.759    btnC_debounce/btnc_IBUF
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.990    -0.824    btnC_debounce/clk_out1
    SLICE_X2Y69          FDRE                                         r  btnC_debounce/out_reg/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_N_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.371ns  (logic 0.045ns (1.898%)  route 2.326ns (98.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.326     2.326    fsm/locked
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     2.371 r  fsm/STATE_N[0]_i_1/O
                         net (fo=1, routed)           0.000     2.371    fsm/STATE_N[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_N_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.449ns  (logic 0.045ns (1.837%)  route 2.404ns (98.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.404     2.404    fsm/locked
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.449 r  fsm/STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.449    fsm/STATE[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X0Y68          FDRE                                         r  fsm/STATE_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.045ns (1.833%)  route 2.410ns (98.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.410     2.410    fsm/locked
    SLICE_X1Y68          LUT5 (Prop_lut5_I4_O)        0.045     2.455 r  fsm/STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.455    fsm/STATE[1]_i_1_n_0
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X1Y68          FDRE                                         r  fsm/STATE_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 0.045ns (1.820%)  route 2.427ns (98.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.068     2.472    fsm/Terms
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[0]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.472ns  (logic 0.045ns (1.820%)  route 2.427ns (98.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.068     2.472    fsm/Terms
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.991    -0.823    fsm/CLK
    SLICE_X2Y68          FDRE                                         r  fsm/Terms_reg[5]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[1]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[2]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[3]/C

Slack:                    inf
  Source:                 clock/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            fsm/Terms_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.045ns (1.782%)  route 2.480ns (98.218%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 r  clock/inst/mmcm_adv_inst/LOCKED
                         net (fo=8, routed)           2.359     2.359    fsm/locked
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.045     2.404 r  fsm/Terms[5]_i_1/O
                         net (fo=6, routed)           0.120     2.525    fsm/Terms
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock/inst/clkout1_buf/O
                         net (fo=41, routed)          0.992    -0.822    fsm/CLK
    SLICE_X2Y67          FDRE                                         r  fsm/Terms_reg[4]/C





