// Seed: 3760631625
module module_0 (
    input wor  id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    output uwire id_4,
    output supply1 id_5,
    output tri1 id_6
);
  id_8(
      .id_0(id_2 ** 1), .id_1("")
  );
  supply0 id_9 = 1;
  module_0(
      id_3, id_1
  );
  wire id_10;
endmodule : id_11
module module_2 (
    input supply0 id_0,
    input tri id_1,
    input logic id_2,
    output supply1 id_3
);
  function id_5;
    input integer id_6;
    begin
      `define pp_7 0
      #1;
      `pp_7 <= id_2;
    end
  endfunction
  module_0(
      id_1, id_0
  );
  final $display(id_1, 1, 1'b0 !== id_1, 1 - "", 1);
endmodule
