INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.sim/sim_1/synth/func/xsim/ram_sp_sync_read_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sp_sync_read
INFO: [VRFC 10-311] analyzing module glbl
