Analysis & Synthesis report for Pipeline
Thu Jun 19 16:59:12 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0|altsyncram_0f01:auto_generated
 16. Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0|altsyncram_1f01:auto_generated
 17. Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0|altsyncram_2f01:auto_generated
 18. Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0|altsyncram_3f01:auto_generated
 19. Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0
 20. Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0
 21. Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0
 22. Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "EX:EX|select3_32:s5"
 25. Port Connectivity Checks: "EX:EX|select3_5:s4"
 26. Port Connectivity Checks: "EX:EX|select2_32:s2"
 27. Port Connectivity Checks: "ID:ID|IDctr:IDctr"
 28. Port Connectivity Checks: "IF:IF"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 19 16:59:12 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; Pipeline                                  ;
; Top-level Entity Name              ; Pipeline                                  ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; 11,706                                    ;
;     Total combinational functions  ; 6,954                                     ;
;     Dedicated logic registers      ; 5,512                                     ;
; Total registers                    ; 5512                                      ;
; Total pins                         ; 592                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 8,192                                     ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; Pipeline           ; Pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; Pipeline.v                       ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/Pipeline.v                                        ;         ;
; PC.v                             ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/PC.v                                              ;         ;
; IF_ID.v                          ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/IF_ID.v                                           ;         ;
; ID_EX.v                          ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/ID_EX.v                                           ;         ;
; EX_MEM.v                         ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/EX_MEM.v                                          ;         ;
; ID.v                             ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/ID.v                                              ;         ;
; EX.v                             ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/EX.v                                              ;         ;
; MEM_WR.v                         ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/MEM_WR.v                                          ;         ;
; MEM.v                            ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/MEM.v                                             ;         ;
; WR.v                             ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/WR.v                                              ;         ;
; HAZARD.v                         ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/HAZARD.v                                          ;         ;
; FORWARD.v                        ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/FORWARD.v                                         ;         ;
; select.v                         ; yes             ; User Verilog HDL File        ; G:/Quartus_workplace/Lab06/select.v                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/programfiles/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_0f01.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Quartus_workplace/Lab06/db/altsyncram_0f01.tdf                            ;         ;
; db/altsyncram_1f01.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Quartus_workplace/Lab06/db/altsyncram_1f01.tdf                            ;         ;
; db/altsyncram_2f01.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Quartus_workplace/Lab06/db/altsyncram_2f01.tdf                            ;         ;
; db/altsyncram_3f01.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/Quartus_workplace/Lab06/db/altsyncram_3f01.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 11,706 ;
;                                             ;        ;
; Total combinational functions               ; 6954   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 4995   ;
;     -- 3 input functions                    ; 1077   ;
;     -- <=2 input functions                  ; 882    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 6435   ;
;     -- arithmetic mode                      ; 519    ;
;                                             ;        ;
; Total registers                             ; 5512   ;
;     -- Dedicated logic registers            ; 5512   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 592    ;
; Total memory bits                           ; 8192   ;
; Maximum fan-out node                        ; clk    ;
; Maximum fan-out                             ; 5544   ;
; Total fan-out                               ; 41854  ;
; Average fan-out                             ; 3.20   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |Pipeline                                    ; 6954 (1)          ; 5512 (0)     ; 8192        ; 0            ; 0       ; 0         ; 592  ; 0            ; |Pipeline                                                                           ;              ;
;    |EX:EX|                                   ; 1434 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX                                                                     ;              ;
;       |ALU:ALU|                              ; 1084 (1084)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|ALU:ALU                                                             ;              ;
;       |select2_32:s3|                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select2_32:s3                                                       ;              ;
;       |select3_32:s6|                        ; 207 (207)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_32:s6                                                       ;              ;
;       |select3_5:s4|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_5:s4                                                        ;              ;
;       |select3_8:s41|                        ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s41                                                       ;              ;
;       |select3_8:s42|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s42                                                       ;              ;
;       |select3_8:s43|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s43                                                       ;              ;
;       |select3_8:s44|                        ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s44                                                       ;              ;
;       |select3_8:s45|                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s45                                                       ;              ;
;       |select3_8:s46|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s46                                                       ;              ;
;       |select3_8:s47|                        ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s47                                                       ;              ;
;       |select3_8:s48|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX:EX|select3_8:s48                                                       ;              ;
;    |EX_MEM:EX_MEM|                           ; 69 (69)           ; 112 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|EX_MEM:EX_MEM                                                             ;              ;
;    |FORWARD:FORWARD|                         ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|FORWARD:FORWARD                                                           ;              ;
;    |HAZARD:HAZARD|                           ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|HAZARD:HAZARD                                                             ;              ;
;    |ID:ID|                                   ; 1754 (0)          ; 1056 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ID:ID                                                                     ;              ;
;       |Extend:Extend|                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ID:ID|Extend:Extend                                                       ;              ;
;       |IDctr:IDctr|                          ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ID:ID|IDctr:IDctr                                                         ;              ;
;       |register:register|                    ; 1729 (1729)       ; 1056 (1056)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ID:ID|register:register                                                   ;              ;
;    |ID_EX:ID_EX|                             ; 185 (185)         ; 169 (169)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|ID_EX:ID_EX                                                               ;              ;
;    |IF:IF|                                   ; 30 (0)            ; 30 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF                                                                     ;              ;
;       |IR_Mem:IR_Mem|                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem                                                       ;              ;
;          |altsyncram:Mux15_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0                                ;              ;
;             |altsyncram_2f01:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0|altsyncram_2f01:auto_generated ;              ;
;          |altsyncram:Mux23_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0                                ;              ;
;             |altsyncram_1f01:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0|altsyncram_1f01:auto_generated ;              ;
;          |altsyncram:Mux31_rtl_0|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0                                ;              ;
;             |altsyncram_0f01:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0|altsyncram_0f01:auto_generated ;              ;
;          |altsyncram:Mux7_rtl_0|             ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0                                 ;              ;
;             |altsyncram_3f01:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0|altsyncram_3f01:auto_generated  ;              ;
;       |PC:PC|                                ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF:IF|PC:PC                                                               ;              ;
;    |IF_ID:IF_ID|                             ; 30 (30)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|IF_ID:IF_ID                                                               ;              ;
;    |MEM:MEM|                                 ; 3352 (0)          ; 4040 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM:MEM                                                                   ;              ;
;       |ConditionCheck:ConditionCheck|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM:MEM|ConditionCheck:ConditionCheck                                     ;              ;
;       |Mem:Mem|                              ; 3244 (3244)       ; 4040 (4040)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM:MEM|Mem:Mem                                                           ;              ;
;       |mem_shifter:mem_shifter|              ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM:MEM|mem_shifter:mem_shifter                                           ;              ;
;       |reg_shifter:reg_shifter|              ; 62 (62)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM:MEM|reg_shifter:reg_shifter                                           ;              ;
;    |MEM_WR:MEM_WR|                           ; 17 (17)           ; 75 (75)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|MEM_WR:MEM_WR                                                             ;              ;
;    |WR:WR|                                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Pipeline|WR:WR                                                                     ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+
; Name                                                                                 ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                        ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+
; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0|altsyncram_2f01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; Pipeline.Pipeline2.rtl.mif ;
; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0|altsyncram_1f01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; Pipeline.Pipeline1.rtl.mif ;
; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0|altsyncram_0f01:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; Pipeline.Pipeline0.rtl.mif ;
; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0|altsyncram_3f01:auto_generated|ALTSYNCRAM  ; AUTO ; ROM  ; 256          ; 8            ; --           ; --           ; 2048 ; Pipeline.Pipeline3.rtl.mif ;
+--------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; EX_MEM:EX_MEM|Branch_addr_MEM[0,1]       ; Stuck at GND due to stuck port data_in ;
; ID_EX:ID_EX|regdst_EX[1]                 ; Stuck at GND due to stuck port data_in ;
; ID_EX:ID_EX|Condition_EX[2]              ; Stuck at GND due to stuck port data_in ;
; EX_MEM:EX_MEM|Condition_MEM[2]           ; Stuck at GND due to stuck port data_in ;
; EX_MEM:EX_MEM|Condition_MEM[0,1]         ; Merged with EX_MEM:EX_MEM|Branch_MEM   ;
; ID_EX:ID_EX|Branch_EX                    ; Merged with ID_EX:ID_EX|ALUSrcA_EX     ;
; ID_EX:ID_EX|Condition_EX[0,1]            ; Merged with ID_EX:ID_EX|ALUSrcA_EX     ;
; ID:ID|register:register|registers[0][0]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][1]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][2]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][3]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][4]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][5]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][6]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][7]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][8]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][9]  ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][10] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][11] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][12] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][13] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][14] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][15] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][16] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][17] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][18] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][19] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][20] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][21] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][22] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][23] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][24] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][25] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][26] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][27] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][28] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][29] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][30] ; Stuck at GND due to stuck port data_in ;
; ID:ID|register:register|registers[0][31] ; Stuck at GND due to stuck port data_in ;
; IF:IF|PC:PC|PC_out[0,1]                  ; Stuck at GND due to stuck port data_in ;
; IF_ID:IF_ID|PC_4_ID[0,1]                 ; Stuck at GND due to stuck port data_in ;
; ID_EX:ID_EX|PC_4_EX[0,1]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 48   ;                                        ;
+------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                         ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+
; ID_EX:ID_EX|Condition_EX[2]      ; Stuck at GND              ; EX_MEM:EX_MEM|Condition_MEM[2], ID_EX:ID_EX|PC_4_EX[0], ID_EX:ID_EX|PC_4_EX[1] ;
;                                  ; due to stuck port data_in ;                                                                                ;
; EX_MEM:EX_MEM|Branch_addr_MEM[0] ; Stuck at GND              ; IF:IF|PC:PC|PC_out[0]                                                          ;
;                                  ; due to stuck port data_in ;                                                                                ;
; EX_MEM:EX_MEM|Branch_addr_MEM[1] ; Stuck at GND              ; IF:IF|PC:PC|PC_out[1]                                                          ;
;                                  ; due to stuck port data_in ;                                                                                ;
+----------------------------------+---------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5512  ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 85    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 5029  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; ID:ID|register:register|registers[25][0]  ; 2       ;
; ID:ID|register:register|registers[29][0]  ; 2       ;
; ID:ID|register:register|registers[16][0]  ; 2       ;
; ID:ID|register:register|registers[31][0]  ; 2       ;
; ID:ID|register:register|registers[9][0]   ; 2       ;
; ID:ID|register:register|registers[4][0]   ; 2       ;
; ID:ID|register:register|registers[7][0]   ; 2       ;
; ID:ID|register:register|registers[2][0]   ; 2       ;
; ID:ID|register:register|registers[12][0]  ; 2       ;
; ID:ID|register:register|registers[25][1]  ; 2       ;
; ID:ID|register:register|registers[24][1]  ; 2       ;
; ID:ID|register:register|registers[16][1]  ; 2       ;
; ID:ID|register:register|registers[10][1]  ; 2       ;
; ID:ID|register:register|registers[11][1]  ; 2       ;
; ID:ID|register:register|registers[2][1]   ; 2       ;
; ID:ID|register:register|registers[24][2]  ; 2       ;
; ID:ID|register:register|registers[11][2]  ; 2       ;
; ID:ID|register:register|registers[1][2]   ; 2       ;
; ID:ID|register:register|registers[21][3]  ; 2       ;
; ID:ID|register:register|registers[25][3]  ; 2       ;
; ID:ID|register:register|registers[17][3]  ; 2       ;
; ID:ID|register:register|registers[26][3]  ; 2       ;
; ID:ID|register:register|registers[22][3]  ; 2       ;
; ID:ID|register:register|registers[18][3]  ; 2       ;
; ID:ID|register:register|registers[20][3]  ; 2       ;
; ID:ID|register:register|registers[28][3]  ; 2       ;
; ID:ID|register:register|registers[27][3]  ; 2       ;
; ID:ID|register:register|registers[19][3]  ; 2       ;
; ID:ID|register:register|registers[31][3]  ; 2       ;
; ID:ID|register:register|registers[6][3]   ; 2       ;
; ID:ID|register:register|registers[5][3]   ; 2       ;
; ID:ID|register:register|registers[7][3]   ; 2       ;
; ID:ID|register:register|registers[9][3]   ; 2       ;
; ID:ID|register:register|registers[8][3]   ; 2       ;
; ID:ID|register:register|registers[3][3]   ; 2       ;
; ID:ID|register:register|registers[14][3]  ; 2       ;
; ID:ID|register:register|registers[13][3]  ; 2       ;
; ID:ID|register:register|registers[12][3]  ; 2       ;
; ID:ID|register:register|registers[15][3]  ; 2       ;
; ID:ID|register:register|registers[29][4]  ; 2       ;
; ID:ID|register:register|registers[16][4]  ; 2       ;
; ID:ID|register:register|registers[10][4]  ; 2       ;
; ID:ID|register:register|registers[11][4]  ; 2       ;
; ID:ID|register:register|registers[5][4]   ; 2       ;
; ID:ID|register:register|registers[25][5]  ; 2       ;
; ID:ID|register:register|registers[24][5]  ; 2       ;
; ID:ID|register:register|registers[16][5]  ; 2       ;
; ID:ID|register:register|registers[31][5]  ; 2       ;
; ID:ID|register:register|registers[10][5]  ; 2       ;
; ID:ID|register:register|registers[8][5]   ; 2       ;
; ID:ID|register:register|registers[1][5]   ; 2       ;
; ID:ID|register:register|registers[25][6]  ; 2       ;
; ID:ID|register:register|registers[24][6]  ; 2       ;
; ID:ID|register:register|registers[31][6]  ; 2       ;
; ID:ID|register:register|registers[10][6]  ; 2       ;
; ID:ID|register:register|registers[8][6]   ; 2       ;
; ID:ID|register:register|registers[12][6]  ; 2       ;
; ID:ID|register:register|registers[25][7]  ; 2       ;
; ID:ID|register:register|registers[29][7]  ; 2       ;
; ID:ID|register:register|registers[30][7]  ; 2       ;
; ID:ID|register:register|registers[5][7]   ; 2       ;
; ID:ID|register:register|registers[7][7]   ; 2       ;
; ID:ID|register:register|registers[25][8]  ; 2       ;
; ID:ID|register:register|registers[24][8]  ; 2       ;
; ID:ID|register:register|registers[16][8]  ; 2       ;
; ID:ID|register:register|registers[23][8]  ; 2       ;
; ID:ID|register:register|registers[31][8]  ; 2       ;
; ID:ID|register:register|registers[9][8]   ; 2       ;
; ID:ID|register:register|registers[8][8]   ; 2       ;
; ID:ID|register:register|registers[4][8]   ; 2       ;
; ID:ID|register:register|registers[7][8]   ; 2       ;
; ID:ID|register:register|registers[12][8]  ; 2       ;
; ID:ID|register:register|registers[29][9]  ; 2       ;
; ID:ID|register:register|registers[16][9]  ; 2       ;
; ID:ID|register:register|registers[5][9]   ; 2       ;
; ID:ID|register:register|registers[7][9]   ; 2       ;
; ID:ID|register:register|registers[9][9]   ; 2       ;
; ID:ID|register:register|registers[10][9]  ; 2       ;
; ID:ID|register:register|registers[11][9]  ; 2       ;
; ID:ID|register:register|registers[1][9]   ; 2       ;
; ID:ID|register:register|registers[2][9]   ; 2       ;
; ID:ID|register:register|registers[12][9]  ; 2       ;
; ID:ID|register:register|registers[9][10]  ; 2       ;
; ID:ID|register:register|registers[10][10] ; 2       ;
; ID:ID|register:register|registers[8][10]  ; 2       ;
; ID:ID|register:register|registers[11][10] ; 2       ;
; ID:ID|register:register|registers[7][10]  ; 2       ;
; ID:ID|register:register|registers[2][10]  ; 2       ;
; ID:ID|register:register|registers[12][10] ; 2       ;
; ID:ID|register:register|registers[25][11] ; 2       ;
; ID:ID|register:register|registers[24][11] ; 2       ;
; ID:ID|register:register|registers[31][11] ; 2       ;
; ID:ID|register:register|registers[5][11]  ; 2       ;
; ID:ID|register:register|registers[4][11]  ; 2       ;
; ID:ID|register:register|registers[10][11] ; 2       ;
; ID:ID|register:register|registers[29][12] ; 2       ;
; ID:ID|register:register|registers[24][12] ; 2       ;
; ID:ID|register:register|registers[16][12] ; 2       ;
; ID:ID|register:register|registers[10][12] ; 2       ;
; ID:ID|register:register|registers[8][12]  ; 2       ;
; Total number of inverted registers = 257* ;         ;
+-------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                        ;
+----------------------------+---------------------------------+------+
; Register Name              ; Megafunction                    ; Type ;
+----------------------------+---------------------------------+------+
; IF_ID:IF_ID|Func_ID[0..5]  ; IF:IF|IR_Mem:IR_Mem|Mux31_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Shamt_ID[0,1]  ; IF:IF|IR_Mem:IR_Mem|Mux31_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Shamt_ID[2..4] ; IF:IF|IR_Mem:IR_Mem|Mux23_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Rd_ID[0..4]    ; IF:IF|IR_Mem:IR_Mem|Mux23_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Rt_ID[0..4]    ; IF:IF|IR_Mem:IR_Mem|Mux15_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Rs_ID[0..2]    ; IF:IF|IR_Mem:IR_Mem|Mux15_rtl_0 ; ROM  ;
; IF_ID:IF_ID|Rs_ID[3,4]     ; IF:IF|IR_Mem:IR_Mem|Mux7_rtl_0  ; ROM  ;
; IF_ID:IF_ID|op_ID[0..5]    ; IF:IF|IR_Mem:IR_Mem|Mux7_rtl_0  ; ROM  ;
+----------------------------+---------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                 ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------+----------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Pipeline|IF:IF|PC:PC|PC_out[0]                            ;                            ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |Pipeline|IF:IF|PC:PC|PC_out[25]                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM_WR:MEM_WR|MemData_Wr[23]                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|MEM_WR:MEM_WR|MemData_Wr[3]                      ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Pipeline|ID_EX:ID_EX|ShiftOp_EX[0]                        ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|A_in_EX[0]                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|A_in_EX[8]                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|A_in_EX[16]                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|A_in_EX[24]                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|B_in_EX[0]                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|B_in_EX[8]                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|B_in_EX[19]                          ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|B_in_EX[29]                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Pipeline|ID_EX:ID_EX|Immediate32_EX[1]                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM_WR:MEM_WR|MemData_Wr[11]                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM_WR:MEM_WR|MemData_Wr[25]                     ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|ID:ID|register:register|registers[0][14]         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|ID:ID|register:register|registers[0][17]         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|ID:ID|register:register|registers[0][28]         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|ID:ID|register:register|registers[0][2]          ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|Immediate32_EX[14]                   ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Pipeline|ID_EX:ID_EX|Immediate32_EX[25]                   ;                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; |Pipeline|ID:ID|register:register|rt_out[26]               ;                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; |Pipeline|ID:ID|register:register|rs_out[23]               ;                            ;
; 12:1               ; 24 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; |Pipeline|EX_MEM:EX_MEM|WBData_MEM[16]                     ;                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; |Pipeline|EX_MEM:EX_MEM|WBData_MEM[14]                     ;                            ;
; 65:1               ; 7 bits    ; 301 LEs       ; 133 LEs              ; 168 LEs                ; |Pipeline|ID_EX:ID_EX|ALUop_EX[2]                          ;                            ;
; 126:1              ; 24 bits   ; 2016 LEs      ; 2016 LEs             ; 0 LEs                  ; |Pipeline|MEM:MEM|Mem:Mem|Mem_data_out[21]                 ;                            ;
; 127:1              ; 8 bits    ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; |Pipeline|MEM:MEM|Mem:Mem|Mem_data_out[1]                  ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Pipeline|FORWARD:FORWARD|A_in_sel[3]                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s44|Mux4                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s43|Mux6                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s42|Mux6                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s41|Mux3                         ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Pipeline|FORWARD:FORWARD|B_in_sel[1]                      ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s48|Mux0                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s47|Mux6                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s46|Mux5                         ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|EX:EX|select3_8:s45|Mux2                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM:MEM|reg_shifter:reg_shifter|rt_out_shift[16] ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Pipeline|MEM:MEM|reg_shifter:reg_shifter|rt_out_shift[7]  ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Pipeline|HAZARD:HAZARD|ID_EX_Flush                        ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM:MEM|reg_shifter:reg_shifter|rt_out_shift[13] ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Pipeline|MEM:MEM|reg_shifter:reg_shifter|rt_out_shift[31] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0|altsyncram_0f01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0|altsyncram_1f01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0|altsyncram_2f01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0|altsyncram_3f01:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0 ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; ROM                        ; Untyped                   ;
; WIDTH_A                            ; 8                          ; Untyped                   ;
; WIDTHAD_A                          ; 8                          ; Untyped                   ;
; NUMWORDS_A                         ; 256                        ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; Pipeline.Pipeline0.rtl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                 ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_0f01            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0 ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; ROM                        ; Untyped                   ;
; WIDTH_A                            ; 8                          ; Untyped                   ;
; WIDTHAD_A                          ; 8                          ; Untyped                   ;
; NUMWORDS_A                         ; 256                        ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; Pipeline.Pipeline1.rtl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                 ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_1f01            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0 ;
+------------------------------------+----------------------------+---------------------------+
; Parameter Name                     ; Value                      ; Type                      ;
+------------------------------------+----------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                   ;
; OPERATION_MODE                     ; ROM                        ; Untyped                   ;
; WIDTH_A                            ; 8                          ; Untyped                   ;
; WIDTHAD_A                          ; 8                          ; Untyped                   ;
; NUMWORDS_A                         ; 256                        ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                   ;
; WIDTH_B                            ; 1                          ; Untyped                   ;
; WIDTHAD_B                          ; 1                          ; Untyped                   ;
; NUMWORDS_B                         ; 1                          ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                   ;
; BYTE_SIZE                          ; 8                          ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                   ;
; INIT_FILE                          ; Pipeline.Pipeline2.rtl.mif ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone II                 ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_2f01            ; Untyped                   ;
+------------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------------+--------------------------+
; Parameter Name                     ; Value                      ; Type                     ;
+------------------------------------+----------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                  ;
; OPERATION_MODE                     ; ROM                        ; Untyped                  ;
; WIDTH_A                            ; 8                          ; Untyped                  ;
; WIDTHAD_A                          ; 8                          ; Untyped                  ;
; NUMWORDS_A                         ; 256                        ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                  ;
; WIDTH_B                            ; 1                          ; Untyped                  ;
; WIDTHAD_B                          ; 1                          ; Untyped                  ;
; NUMWORDS_B                         ; 1                          ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                          ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                  ;
; BYTE_SIZE                          ; 8                          ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                  ;
; INIT_FILE                          ; Pipeline.Pipeline3.rtl.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                     ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                     ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_3f01            ; Untyped                  ;
+------------------------------------+----------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 4                                          ;
; Entity Instance                           ; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 1                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|select3_32:s5"                                                                                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in1    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in1[31..5]" will be connected to GND.                                    ;
; in2    ; Input  ; Warning  ; Input port expression (5 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in2[31..5]" will be connected to GND.                                    ;
; in3    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "in3[31..1]" will be connected to GND.                                    ;
; choose ; Input  ; Warning  ; Input port expression (5 bits) is wider than the input port (2 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                         ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "EX:EX|select3_5:s4" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; in3  ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "EX:EX|select2_32:s2" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; in2  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID:ID|IDctr:IDctr"                                                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Jump ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "Jump[1..1]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "IF:IF"           ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; PC1[1..0] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Thu Jun 19 16:58:32 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipeline -c Pipeline
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.v
    Info (12023): Found entity 1: Pipeline
Info (12021): Found 3 design units, including 3 entities, in source file pc.v
    Info (12023): Found entity 1: IF
    Info (12023): Found entity 2: IR_Mem
    Info (12023): Found entity 3: PC
Info (12021): Found 1 design units, including 1 entities, in source file if_id.v
    Info (12023): Found entity 1: IF_ID
Info (12021): Found 1 design units, including 1 entities, in source file id_ex.v
    Info (12023): Found entity 1: ID_EX
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem.v
    Info (12023): Found entity 1: EX_MEM
Info (12021): Found 4 design units, including 4 entities, in source file id.v
    Info (12023): Found entity 1: ID
    Info (12023): Found entity 2: IDctr
    Info (12023): Found entity 3: Extend
    Info (12023): Found entity 4: register
Info (12021): Found 3 design units, including 3 entities, in source file ex.v
    Info (12023): Found entity 1: EX
    Info (12023): Found entity 2: ALU
    Info (12023): Found entity 3: Shifter
Info (12021): Found 1 design units, including 1 entities, in source file mem_wr.v
    Info (12023): Found entity 1: MEM_WR
Info (12021): Found 5 design units, including 5 entities, in source file mem.v
    Info (12023): Found entity 1: MEM
    Info (12023): Found entity 2: ConditionCheck
    Info (12023): Found entity 3: reg_shifter
    Info (12023): Found entity 4: mem_shifter
    Info (12023): Found entity 5: Mem
Info (12021): Found 1 design units, including 1 entities, in source file wr.v
    Info (12023): Found entity 1: WR
Info (12021): Found 1 design units, including 1 entities, in source file hazard.v
    Info (12023): Found entity 1: HAZARD
Info (12021): Found 1 design units, including 1 entities, in source file forward.v
    Info (12023): Found entity 1: FORWARD
Info (12021): Found 10 design units, including 10 entities, in source file select.v
    Info (12023): Found entity 1: select2_32
    Info (12023): Found entity 2: select2_8
    Info (12023): Found entity 3: select2_5
    Info (12023): Found entity 4: select3_5
    Info (12023): Found entity 5: select3_32
    Info (12023): Found entity 6: select3_8
    Info (12023): Found entity 7: select4_32
    Info (12023): Found entity 8: select4_8
    Info (12023): Found entity 9: select5_32
    Info (12023): Found entity 10: select8_8
Info (12127): Elaborating entity "Pipeline" for the top level hierarchy
Info (12128): Elaborating entity "IF" for hierarchy "IF:IF"
Info (12128): Elaborating entity "select4_32" for hierarchy "IF:IF|select4_32:s1"
Info (12128): Elaborating entity "PC" for hierarchy "IF:IF|PC:PC"
Info (12128): Elaborating entity "IR_Mem" for hierarchy "IF:IF|IR_Mem:IR_Mem"
Info (12128): Elaborating entity "IF_ID" for hierarchy "IF_ID:IF_ID"
Info (12128): Elaborating entity "ID" for hierarchy "ID:ID"
Info (12128): Elaborating entity "register" for hierarchy "ID:ID|register:register"
Info (12128): Elaborating entity "IDctr" for hierarchy "ID:ID|IDctr:IDctr"
Info (12128): Elaborating entity "Extend" for hierarchy "ID:ID|Extend:Extend"
Info (12128): Elaborating entity "select2_8" for hierarchy "ID:ID|select2_8:a"
Info (12128): Elaborating entity "ID_EX" for hierarchy "ID_EX:ID_EX"
Info (12128): Elaborating entity "EX" for hierarchy "EX:EX"
Info (12128): Elaborating entity "select3_8" for hierarchy "EX:EX|select3_8:s41"
Info (12128): Elaborating entity "select2_32" for hierarchy "EX:EX|select2_32:s2"
Info (12128): Elaborating entity "ALU" for hierarchy "EX:EX|ALU:ALU"
Info (12128): Elaborating entity "select3_5" for hierarchy "EX:EX|select3_5:s4"
Info (12128): Elaborating entity "select3_32" for hierarchy "EX:EX|select3_32:s5"
Info (12128): Elaborating entity "Shifter" for hierarchy "EX:EX|Shifter:Shifter"
Info (12128): Elaborating entity "EX_MEM" for hierarchy "EX_MEM:EX_MEM"
Info (12128): Elaborating entity "MEM" for hierarchy "MEM:MEM"
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "MEM:MEM|ConditionCheck:ConditionCheck"
Info (12128): Elaborating entity "reg_shifter" for hierarchy "MEM:MEM|reg_shifter:reg_shifter"
Info (12128): Elaborating entity "Mem" for hierarchy "MEM:MEM|Mem:Mem"
Info (12128): Elaborating entity "mem_shifter" for hierarchy "MEM:MEM|mem_shifter:mem_shifter"
Info (12128): Elaborating entity "MEM_WR" for hierarchy "MEM_WR:MEM_WR"
Info (12128): Elaborating entity "WR" for hierarchy "WR:WR"
Info (12128): Elaborating entity "HAZARD" for hierarchy "HAZARD:HAZARD"
Info (12128): Elaborating entity "FORWARD" for hierarchy "FORWARD:FORWARD"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "EX:EX|ShiftAmount[4]" is missing source, defaulting to GND
    Warning (12110): Net "EX:EX|ShiftAmount[3]" is missing source, defaulting to GND
    Warning (12110): Net "EX:EX|ShiftAmount[2]" is missing source, defaulting to GND
    Warning (12110): Net "EX:EX|ShiftAmount[1]" is missing source, defaulting to GND
    Warning (12110): Net "EX:EX|ShiftAmount[0]" is missing source, defaulting to GND
Info (19000): Inferred 4 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "IF:IF|IR_Mem:IR_Mem|Mux31_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Pipeline.Pipeline0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "IF:IF|IR_Mem:IR_Mem|Mux23_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Pipeline.Pipeline1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "IF:IF|IR_Mem:IR_Mem|Mux15_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Pipeline.Pipeline2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "IF:IF|IR_Mem:IR_Mem|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to Pipeline.Pipeline3.rtl.mif
Info (12130): Elaborated megafunction instantiation "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0"
Info (12133): Instantiated megafunction "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux31_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Pipeline.Pipeline0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0f01.tdf
    Info (12023): Found entity 1: altsyncram_0f01
Info (12130): Elaborated megafunction instantiation "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0"
Info (12133): Instantiated megafunction "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux23_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Pipeline.Pipeline1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1f01.tdf
    Info (12023): Found entity 1: altsyncram_1f01
Info (12130): Elaborated megafunction instantiation "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0"
Info (12133): Instantiated megafunction "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux15_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Pipeline.Pipeline2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2f01.tdf
    Info (12023): Found entity 1: altsyncram_2f01
Info (12130): Elaborated megafunction instantiation "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "IF:IF|IR_Mem:IR_Mem|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "Pipeline.Pipeline3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3f01.tdf
    Info (12023): Found entity 1: altsyncram_3f01
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "PC_IF_ID[0]" is stuck at GND
    Warning (13410): Pin "PC_IF_ID[1]" is stuck at GND
    Warning (13410): Pin "PC_ID_EX[0]" is stuck at GND
    Warning (13410): Pin "PC_ID_EX[1]" is stuck at GND
    Warning (13410): Pin "Condition_ID_EX[2]" is stuck at GND
    Warning (13410): Pin "RegDst_ID_EX[1]" is stuck at GND
    Warning (13410): Pin "Branch_addr_EX_MEM[0]" is stuck at GND
    Warning (13410): Pin "Branch_addr_EX_MEM[1]" is stuck at GND
    Warning (13410): Pin "Codition_EX_MEM[2]" is stuck at GND
    Warning (13410): Pin "IF_ID_Flush" is stuck at GND
    Warning (13410): Pin "ID_EX_Stall" is stuck at GND
Info (144001): Generated suppressed messages file G:/Quartus_workplace/Lab06/Pipeline.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12430 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 591 output pins
    Info (21061): Implemented 11806 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 468 megabytes
    Info: Processing ended: Thu Jun 19 16:59:12 2014
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/Quartus_workplace/Lab06/Pipeline.map.smsg.


