<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_0 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:adebe386d6104563d538b520262ad61da"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#adebe386d6104563d538b520262ad61da">Get</a> ()</td></tr>
<tr class="separator:adebe386d6104563d538b520262ad61da"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac0ff1f8cdb34634a88d71b79467a44aa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a88435088af49d523b141c72b0aa5134b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a36b7e04293604cd62b24c7cec380057c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="separator:a36b7e04293604cd62b24c7cec380057c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88435088af49d523b141c72b0aa5134b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a88435088af49d523b141c72b0aa5134b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa0f3907623623d611b3f9916cd11d41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aaa0f3907623623d611b3f9916cd11d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ff1f8cdb34634a88d71b79467a44aa"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac0ff1f8cdb34634a88d71b79467a44aa">EAX</a></td></tr>
<tr class="separator:ac0ff1f8cdb34634a88d71b79467a44aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b03e50d30275c9891a401831093c96c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:af361aba95c576d9d634f9f5f02b620ad"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a5bc263084533adbc963a6421e66a5af2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSGSBase</b>: 1</td></tr>
<tr class="memdesc:a5bc263084533adbc963a6421e66a5af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access to base of fs and gs.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a5bc263084533adbc963a6421e66a5af2">More...</a><br /></td></tr>
<tr class="separator:a5bc263084533adbc963a6421e66a5af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a304795957e1981cc470b88267464b953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IA32TSCAdjust</b>: 1</td></tr>
<tr class="memdesc:a304795957e1981cc470b88267464b953"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TSC_ADJUST MSR.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a304795957e1981cc470b88267464b953">More...</a><br /></td></tr>
<tr class="separator:a304795957e1981cc470b88267464b953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad701dd2ab011dc1a58839a8105b1065a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX</b>: 1</td></tr>
<tr class="memdesc:ad701dd2ab011dc1a58839a8105b1065a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Guard Extensions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#ad701dd2ab011dc1a58839a8105b1065a">More...</a><br /></td></tr>
<tr class="separator:ad701dd2ab011dc1a58839a8105b1065a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada507ab95e9ff893bd8e5f4be685d868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI1</b>: 1</td></tr>
<tr class="memdesc:ada507ab95e9ff893bd8e5f4be685d868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 1.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#ada507ab95e9ff893bd8e5f4be685d868">More...</a><br /></td></tr>
<tr class="separator:ada507ab95e9ff893bd8e5f4be685d868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad379c1a8b19a78e5d8fe159dc6666d59"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HLE</b>: 1</td></tr>
<tr class="memdesc:ad379c1a8b19a78e5d8fe159dc6666d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX Hardware Lock Elision.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#ad379c1a8b19a78e5d8fe159dc6666d59">More...</a><br /></td></tr>
<tr class="separator:ad379c1a8b19a78e5d8fe159dc6666d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e9d2c1ca8aead7e4b25f38694929ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX2</b>: 1</td></tr>
<tr class="memdesc:a06e9d2c1ca8aead7e4b25f38694929ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced Vector Extensions 2.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a06e9d2c1ca8aead7e4b25f38694929ec">More...</a><br /></td></tr>
<tr class="separator:a06e9d2c1ca8aead7e4b25f38694929ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd65c41b63eec77ee5e6398eb2d7bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FDPExcptonOnly</b>: 1</td></tr>
<tr class="memdesc:adcd65c41b63eec77ee5e6398eb2d7bdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">FDP_EXCPTN_ONLY.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#adcd65c41b63eec77ee5e6398eb2d7bdf">More...</a><br /></td></tr>
<tr class="separator:adcd65c41b63eec77ee5e6398eb2d7bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18cfdc69a05b220c7cd0c39b551c20a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMEP</b>: 1</td></tr>
<tr class="memdesc:aa18cfdc69a05b220c7cd0c39b551c20a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Execution Protection.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#aa18cfdc69a05b220c7cd0c39b551c20a">More...</a><br /></td></tr>
<tr class="separator:aa18cfdc69a05b220c7cd0c39b551c20a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27bbe2128a3752ae516f60b9a65d35c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BMI2</b>: 1</td></tr>
<tr class="memdesc:aa27bbe2128a3752ae516f60b9a65d35c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Manipulation Instruction Set 2.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#aa27bbe2128a3752ae516f60b9a65d35c">More...</a><br /></td></tr>
<tr class="separator:aa27bbe2128a3752ae516f60b9a65d35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af022959b01d8f36f151e54e68bda4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ERMS</b>: 1</td></tr>
<tr class="memdesc:a5af022959b01d8f36f151e54e68bda4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced REP MOVSB/STOSB.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a5af022959b01d8f36f151e54e68bda4b">More...</a><br /></td></tr>
<tr class="separator:a5af022959b01d8f36f151e54e68bda4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea00d1feda0d61e2159442ad9ed55246"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>INVPCID</b>: 1</td></tr>
<tr class="memdesc:aea00d1feda0d61e2159442ad9ed55246"><td class="mdescLeft">&#160;</td><td class="mdescRight">INVPCID.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#aea00d1feda0d61e2159442ad9ed55246">More...</a><br /></td></tr>
<tr class="separator:aea00d1feda0d61e2159442ad9ed55246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe436c1590ebff65b3a75f518a0371c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RTM</b>: 1</td></tr>
<tr class="memdesc:abe436c1590ebff65b3a75f518a0371c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTM.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#abe436c1590ebff65b3a75f518a0371c7">More...</a><br /></td></tr>
<tr class="separator:abe436c1590ebff65b3a75f518a0371c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39dbff061d43973d88ae74fbc8597a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_M</b>: 1</td></tr>
<tr class="memdesc:ab39dbff061d43973d88ae74fbc8597a7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Monitoring.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#ab39dbff061d43973d88ae74fbc8597a7">More...</a><br /></td></tr>
<tr class="separator:ab39dbff061d43973d88ae74fbc8597a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18cdf82eb8b104aaed2099246e28a890"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>DeprecatesFPU</b>: 1</td></tr>
<tr class="memdesc:a18cdf82eb8b104aaed2099246e28a890"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deprecates FPU CS and DS values.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a18cdf82eb8b104aaed2099246e28a890">More...</a><br /></td></tr>
<tr class="separator:a18cdf82eb8b104aaed2099246e28a890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89caf7064c2ebc5e24a4dbcbddb4bfd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MPX</b>: 1</td></tr>
<tr class="memdesc:a89caf7064c2ebc5e24a4dbcbddb4bfd8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Extensions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a89caf7064c2ebc5e24a4dbcbddb4bfd8">More...</a><br /></td></tr>
<tr class="separator:a89caf7064c2ebc5e24a4dbcbddb4bfd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf239de60c8ae0dafff54670e12f5f17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDT_A</b>: 1</td></tr>
<tr class="memdesc:abf239de60c8ae0dafff54670e12f5f17"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Resource Director Allocation.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#abf239de60c8ae0dafff54670e12f5f17">More...</a><br /></td></tr>
<tr class="separator:abf239de60c8ae0dafff54670e12f5f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc13f2c226d2956659047dffac742f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512F</b>: 1</td></tr>
<tr class="memdesc:a5bc13f2c226d2956659047dffac742f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Foundation.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a5bc13f2c226d2956659047dffac742f3">More...</a><br /></td></tr>
<tr class="separator:a5bc13f2c226d2956659047dffac742f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc605bf77009d07b588b6589fe97bdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512DQ</b>: 1</td></tr>
<tr class="memdesc:a3dc605bf77009d07b588b6589fe97bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Doubleword and Quadword Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a3dc605bf77009d07b588b6589fe97bdd">More...</a><br /></td></tr>
<tr class="separator:a3dc605bf77009d07b588b6589fe97bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eeee77aa0efe312a0933262acc7d9b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDSEED</b>: 1</td></tr>
<tr class="memdesc:a6eeee77aa0efe312a0933262acc7d9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDSEED.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a6eeee77aa0efe312a0933262acc7d9b0">More...</a><br /></td></tr>
<tr class="separator:a6eeee77aa0efe312a0933262acc7d9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e1d61c9409cbacfec49d832c108ad6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ADX</b>: 1</td></tr>
<tr class="memdesc:a6e1d61c9409cbacfec49d832c108ad6f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Multi-Precision Add-Carry Instruction Extensions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a6e1d61c9409cbacfec49d832c108ad6f">More...</a><br /></td></tr>
<tr class="separator:a6e1d61c9409cbacfec49d832c108ad6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a614b5023160bc61358563418c60b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SMAP</b>: 1</td></tr>
<tr class="memdesc:a73a614b5023160bc61358563418c60b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor Mode Access Prevention.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a73a614b5023160bc61358563418c60b3">More...</a><br /></td></tr>
<tr class="separator:a73a614b5023160bc61358563418c60b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99d271fdd6c2a0dcb1cb67063ca6e06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512IFMA</b>: 1</td></tr>
<tr class="memdesc:af99d271fdd6c2a0dcb1cb67063ca6e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Integer Fused Multiply-Add Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#af99d271fdd6c2a0dcb1cb67063ca6e06">More...</a><br /></td></tr>
<tr class="separator:af99d271fdd6c2a0dcb1cb67063ca6e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2c6c5f3abb56fb338a8d57dd251c4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 1</td></tr>
<tr class="memdesc:a8e2c6c5f3abb56fb338a8d57dd251c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a8e2c6c5f3abb56fb338a8d57dd251c4e">More...</a><br /></td></tr>
<tr class="separator:a8e2c6c5f3abb56fb338a8d57dd251c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06776f39504c0b1b36bc256a2cca7faf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLFLUSHOPT</b>: 1</td></tr>
<tr class="memdesc:a06776f39504c0b1b36bc256a2cca7faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLFLUSHOPT.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a06776f39504c0b1b36bc256a2cca7faf">More...</a><br /></td></tr>
<tr class="separator:a06776f39504c0b1b36bc256a2cca7faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afa4ae639e2d6f8a2d20fee96b39769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLWB</b>: 1</td></tr>
<tr class="memdesc:a4afa4ae639e2d6f8a2d20fee96b39769"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLWB.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a4afa4ae639e2d6f8a2d20fee96b39769">More...</a><br /></td></tr>
<tr class="separator:a4afa4ae639e2d6f8a2d20fee96b39769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd0ee20846283525ab0452c2315ea0d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>IntelProcessorTrace</b>: 1</td></tr>
<tr class="memdesc:a6fd0ee20846283525ab0452c2315ea0d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> Processor Trace.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a6fd0ee20846283525ab0452c2315ea0d">More...</a><br /></td></tr>
<tr class="separator:a6fd0ee20846283525ab0452c2315ea0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a86bf416f175107534a3fc212c510c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512PF</b>: 1</td></tr>
<tr class="memdesc:a14a86bf416f175107534a3fc212c510c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Prefetch Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a14a86bf416f175107534a3fc212c510c">More...</a><br /></td></tr>
<tr class="separator:a14a86bf416f175107534a3fc212c510c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e70623e8249cec8a42516661828cdbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512ER</b>: 1</td></tr>
<tr class="memdesc:a3e70623e8249cec8a42516661828cdbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Exponential and Reciprocal Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a3e70623e8249cec8a42516661828cdbc">More...</a><br /></td></tr>
<tr class="separator:a3e70623e8249cec8a42516661828cdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50263d7e9583c4896c5c9c57aaa6e0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512CD</b>: 1</td></tr>
<tr class="memdesc:ab50263d7e9583c4896c5c9c57aaa6e0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Conflict Detection Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#ab50263d7e9583c4896c5c9c57aaa6e0a">More...</a><br /></td></tr>
<tr class="separator:ab50263d7e9583c4896c5c9c57aaa6e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc63ae9ccc574021193dfedcd1dfcef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SHA</b>: 1</td></tr>
<tr class="memdesc:afdc63ae9ccc574021193dfedcd1dfcef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SHA Extensions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#afdc63ae9ccc574021193dfedcd1dfcef">More...</a><br /></td></tr>
<tr class="separator:afdc63ae9ccc574021193dfedcd1dfcef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af024ff35a8eed9352ecdd0a3ec4a41c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BW</b>: 1</td></tr>
<tr class="memdesc:af024ff35a8eed9352ecdd0a3ec4a41c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Byte and Word Instructions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#af024ff35a8eed9352ecdd0a3ec4a41c4">More...</a><br /></td></tr>
<tr class="separator:af024ff35a8eed9352ecdd0a3ec4a41c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d93690a8e01830b62dec2c46a4827f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VL</b>: 1</td></tr>
<tr class="memdesc:a2d93690a8e01830b62dec2c46a4827f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Length Extensions.  <a href="../../d2/de2/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d227_1_1_0d251.html#a2d93690a8e01830b62dec2c46a4827f6">More...</a><br /></td></tr>
<tr class="separator:a2d93690a8e01830b62dec2c46a4827f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af361aba95c576d9d634f9f5f02b620ad"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af361aba95c576d9d634f9f5f02b620ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca58542bbb9033653fa194df201bb9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:adca58542bbb9033653fa194df201bb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b03e50d30275c9891a401831093c96c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a></td></tr>
<tr class="separator:a1b03e50d30275c9891a401831093c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444895d4f17623522b72bbeb2ad28d04"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a633d4a1d95b59ba693a0dbf8a986626e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a7e2b4ddd32350658ea428cff3569fc1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHWT1</b>: 1</td></tr>
<tr class="memdesc:a7e2b4ddd32350658ea428cff3569fc1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHWT1.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a7e2b4ddd32350658ea428cff3569fc1a">More...</a><br /></td></tr>
<tr class="separator:a7e2b4ddd32350658ea428cff3569fc1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab902cb69d971d687a55e3007912621df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI</b>: 1</td></tr>
<tr class="memdesc:ab902cb69d971d687a55e3007912621df"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ab902cb69d971d687a55e3007912621df">More...</a><br /></td></tr>
<tr class="separator:ab902cb69d971d687a55e3007912621df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a2f2548d25000b84a88296133b58c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UMIP</b>: 1</td></tr>
<tr class="memdesc:a88a2f2548d25000b84a88296133b58c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Mode Instruction Prevention.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a88a2f2548d25000b84a88296133b58c3">More...</a><br /></td></tr>
<tr class="separator:a88a2f2548d25000b84a88296133b58c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f977af2a52e564615b4c27179a6f0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKU</b>: 1</td></tr>
<tr class="memdesc:a78f977af2a52e564615b4c27179a6f0f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Protection Keys for User-mode pages.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a78f977af2a52e564615b4c27179a6f0f">More...</a><br /></td></tr>
<tr class="separator:a78f977af2a52e564615b4c27179a6f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6e6539393cce1638c1c12714870e080"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>OSPKE</b>: 1</td></tr>
<tr class="memdesc:ae6e6539393cce1638c1c12714870e080"><td class="mdescLeft">&#160;</td><td class="mdescRight">PKU enabled by OS.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ae6e6539393cce1638c1c12714870e080">More...</a><br /></td></tr>
<tr class="separator:ae6e6539393cce1638c1c12714870e080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75862c2498fa5a7cc57c0ce85bee8b22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WaitPKG</b>: 1</td></tr>
<tr class="memdesc:a75862c2498fa5a7cc57c0ce85bee8b22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timed pause and user-level monitor/wait.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a75862c2498fa5a7cc57c0ce85bee8b22">More...</a><br /></td></tr>
<tr class="separator:a75862c2498fa5a7cc57c0ce85bee8b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a685e2968ed3c6292f02d5723045d4c8c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VBMI2</b>: 1</td></tr>
<tr class="memdesc:a685e2968ed3c6292f02d5723045d4c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Bit Manipulation Instructions 2.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a685e2968ed3c6292f02d5723045d4c8c">More...</a><br /></td></tr>
<tr class="separator:a685e2968ed3c6292f02d5723045d4c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a277f13f3c0a2cffbd9ec0c899ed22fb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_SS</b>: 1</td></tr>
<tr class="memdesc:a277f13f3c0a2cffbd9ec0c899ed22fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) shadow stack.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a277f13f3c0a2cffbd9ec0c899ed22fb8">More...</a><br /></td></tr>
<tr class="separator:a277f13f3c0a2cffbd9ec0c899ed22fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a014b46082e807e7875483a643c344957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>GFNI</b>: 1</td></tr>
<tr class="memdesc:a014b46082e807e7875483a643c344957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Galois Field instructions.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a014b46082e807e7875483a643c344957">More...</a><br /></td></tr>
<tr class="separator:a014b46082e807e7875483a643c344957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a85c9acd22785b90a9c4df9bacb9242"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VAES</b>: 1</td></tr>
<tr class="memdesc:a8a85c9acd22785b90a9c4df9bacb9242"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector AES instruction set (VEX-256/EVEX)  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a8a85c9acd22785b90a9c4df9bacb9242">More...</a><br /></td></tr>
<tr class="separator:a8a85c9acd22785b90a9c4df9bacb9242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b30e437af2f766c6a1ec0c79932c26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>VPCLMULQDQ</b>: 1</td></tr>
<tr class="memdesc:a18b30e437af2f766c6a1ec0c79932c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">CLMUL instruction set (VEX-256/EVEX)  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a18b30e437af2f766c6a1ec0c79932c26">More...</a><br /></td></tr>
<tr class="separator:a18b30e437af2f766c6a1ec0c79932c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f57ba3b34d8cae9b2bb7b132b65da8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VNNI</b>: 1</td></tr>
<tr class="memdesc:a02f57ba3b34d8cae9b2bb7b132b65da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Neural Network Instructions.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a02f57ba3b34d8cae9b2bb7b132b65da8">More...</a><br /></td></tr>
<tr class="separator:a02f57ba3b34d8cae9b2bb7b132b65da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028517c922e25dced5561c42bed49f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512BITALG</b>: 1</td></tr>
<tr class="memdesc:a028517c922e25dced5561c42bed49f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Bit Algorithms Instructions.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a028517c922e25dced5561c42bed49f3a">More...</a><br /></td></tr>
<tr class="separator:a028517c922e25dced5561c42bed49f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac295c695255301adf491f9872769d37c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TME</b>: 1</td></tr>
<tr class="memdesc:ac295c695255301adf491f9872769d37c"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_TME related MSRs <br  />
  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ac295c695255301adf491f9872769d37c">More...</a><br /></td></tr>
<tr class="separator:ac295c695255301adf491f9872769d37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26fdff42b890d24713afd60e5d904495"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512VPOPCNTDQ</b>: 1</td></tr>
<tr class="memdesc:a26fdff42b890d24713afd60e5d904495"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 Vector Population Count Double and Quad-word.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a26fdff42b890d24713afd60e5d904495">More...</a><br /></td></tr>
<tr class="separator:a26fdff42b890d24713afd60e5d904495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaaee27aded5f9f13c80856d8c62162"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 1</td></tr>
<tr class="memdesc:aebaaee27aded5f9f13c80856d8c62162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#aebaaee27aded5f9f13c80856d8c62162">More...</a><br /></td></tr>
<tr class="separator:aebaaee27aded5f9f13c80856d8c62162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478be8ee0a37a6f2f859d08ed94eb691"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LA57</b>: 1</td></tr>
<tr class="memdesc:a478be8ee0a37a6f2f859d08ed94eb691"><td class="mdescLeft">&#160;</td><td class="mdescRight">5-level paging (57 address bits)  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a478be8ee0a37a6f2f859d08ed94eb691">More...</a><br /></td></tr>
<tr class="separator:a478be8ee0a37a6f2f859d08ed94eb691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f4ac9c7c60e031e1d666a900eac41a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MAWAU</b>: 5</td></tr>
<tr class="memdesc:a98f4ac9c7c60e031e1d666a900eac41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The value of userspace MPX Address-Width Adjust used by the BNDLDX and BNDSTX <a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html" title="EXPERIMENTAL IMPLEMENTATION.">Intel</a> MPX instructions in 64-bit mode.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a98f4ac9c7c60e031e1d666a900eac41a">More...</a><br /></td></tr>
<tr class="separator:a98f4ac9c7c60e031e1d666a900eac41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad10bb33de11f3cf7a6818f527388eae0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RDPID</b>: 1</td></tr>
<tr class="memdesc:ad10bb33de11f3cf7a6818f527388eae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read Processor ID and IA32_TSC_AUX <br  />
  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ad10bb33de11f3cf7a6818f527388eae0">More...</a><br /></td></tr>
<tr class="separator:ad10bb33de11f3cf7a6818f527388eae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab98c2f4b4f12b395403bff730d5d63fc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>KL</b>: 1</td></tr>
<tr class="memdesc:ab98c2f4b4f12b395403bff730d5d63fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Key Locker.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ab98c2f4b4f12b395403bff730d5d63fc">More...</a><br /></td></tr>
<tr class="separator:ab98c2f4b4f12b395403bff730d5d63fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8988123fb2a2b9e93dca5385eaf3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>BusLockDetect</b>: 1</td></tr>
<tr class="memdesc:a0d8988123fb2a2b9e93dca5385eaf3a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUS_LOCK_DETECT.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a0d8988123fb2a2b9e93dca5385eaf3a9">More...</a><br /></td></tr>
<tr class="separator:a0d8988123fb2a2b9e93dca5385eaf3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3a79e9515b2f21e62ea03f093becf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CLDEMOTE</b>: 1</td></tr>
<tr class="memdesc:a7e3a79e9515b2f21e62ea03f093becf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cache line demote.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a7e3a79e9515b2f21e62ea03f093becf5">More...</a><br /></td></tr>
<tr class="separator:a7e3a79e9515b2f21e62ea03f093becf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d882f05039f614805cb872aee2230e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a38d882f05039f614805cb872aee2230e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a38d882f05039f614805cb872aee2230e">More...</a><br /></td></tr>
<tr class="separator:a38d882f05039f614805cb872aee2230e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2e7eb41647f5d24b99a1a2f2f0e63fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIRI</b>: 1</td></tr>
<tr class="memdesc:ac2e7eb41647f5d24b99a1a2f2f0e63fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIRI.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#ac2e7eb41647f5d24b99a1a2f2f0e63fb">More...</a><br /></td></tr>
<tr class="separator:ac2e7eb41647f5d24b99a1a2f2f0e63fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c05457a0224e294cb41013f96aa6192"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MOVDIR64B</b>: 1</td></tr>
<tr class="memdesc:a4c05457a0224e294cb41013f96aa6192"><td class="mdescLeft">&#160;</td><td class="mdescRight">MOVDIR64B.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#a4c05457a0224e294cb41013f96aa6192">More...</a><br /></td></tr>
<tr class="separator:a4c05457a0224e294cb41013f96aa6192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbcceb562987ad38bf3a32a2341df63d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SGX_LC</b>: 1</td></tr>
<tr class="memdesc:adbcceb562987ad38bf3a32a2341df63d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SGX Launch Configuration.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#adbcceb562987ad38bf3a32a2341df63d">More...</a><br /></td></tr>
<tr class="separator:adbcceb562987ad38bf3a32a2341df63d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea1c99c32f14f2c127273d40b5d64ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PKS</b>: 1</td></tr>
<tr class="memdesc:aea1c99c32f14f2c127273d40b5d64ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protection Keys for Supervisor-mode pages.  <a href="../../d3/d56/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d236_1_1_0d268.html#aea1c99c32f14f2c127273d40b5d64ca4">More...</a><br /></td></tr>
<tr class="separator:aea1c99c32f14f2c127273d40b5d64ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633d4a1d95b59ba693a0dbf8a986626e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a633d4a1d95b59ba693a0dbf8a986626e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3b73f2b186daf2808f739d65efbe3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abd3b73f2b186daf2808f739d65efbe3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444895d4f17623522b72bbeb2ad28d04"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a444895d4f17623522b72bbeb2ad28d04">ECX</a></td></tr>
<tr class="separator:a444895d4f17623522b72bbeb2ad28d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec6d9da7f43d6cc96d384c929fcfda7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:afeb7dcea59b5970bf532e40d4a8fa555"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae25188e27bb4766105a4d23038acfe6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 2</td></tr>
<tr class="memdesc:ae25188e27bb4766105a4d23038acfe6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#ae25188e27bb4766105a4d23038acfe6d">More...</a><br /></td></tr>
<tr class="separator:ae25188e27bb4766105a4d23038acfe6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26274ac837a9bf1e723a9b0a8ca5f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4VNNIW</b>: 1</td></tr>
<tr class="memdesc:a26274ac837a9bf1e723a9b0a8ca5f44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Neural Network Instructions.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a26274ac837a9bf1e723a9b0a8ca5f44b">More...</a><br /></td></tr>
<tr class="separator:a26274ac837a9bf1e723a9b0a8ca5f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d04a5d9e036db4c523098f4d2ac2ba1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_4FMAPS</b>: 1</td></tr>
<tr class="memdesc:a4d04a5d9e036db4c523098f4d2ac2ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 4-register Multiply Accumulation Single Precision.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a4d04a5d9e036db4c523098f4d2ac2ba1">More...</a><br /></td></tr>
<tr class="separator:a4d04a5d9e036db4c523098f4d2ac2ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaad44aa1b50c574850bd71817256e52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FSRM</b>: 1</td></tr>
<tr class="memdesc:aaad44aa1b50c574850bd71817256e52e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast Short REP MOVSB/STOSB.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#aaad44aa1b50c574850bd71817256e52e">More...</a><br /></td></tr>
<tr class="separator:aaad44aa1b50c574850bd71817256e52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f68967576cd90a69a804eee9ead73c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>UINTR</b>: 1</td></tr>
<tr class="memdesc:af8f68967576cd90a69a804eee9ead73c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User Inter-Processor <a class="el" href="../../d3/dc3/namespaceInterrupts.html">Interrupts</a>.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#af8f68967576cd90a69a804eee9ead73c">More...</a><br /></td></tr>
<tr class="separator:af8f68967576cd90a69a804eee9ead73c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78902e39bc59876688d22728624f235c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 2</td></tr>
<tr class="memdesc:a78902e39bc59876688d22728624f235c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a78902e39bc59876688d22728624f235c">More...</a><br /></td></tr>
<tr class="separator:a78902e39bc59876688d22728624f235c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57f9e2ac26597fff332a05f392f886c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_VP2INTERSECT</b>: 1</td></tr>
<tr class="memdesc:a57f9e2ac26597fff332a05f392f886c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 VP2INTERSECT Doubleword and Quadword Instructions.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a57f9e2ac26597fff332a05f392f886c1">More...</a><br /></td></tr>
<tr class="separator:a57f9e2ac26597fff332a05f392f886c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb9696be887ab29d1022a34dc94d83d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SRBDS_CTRL</b>: 1</td></tr>
<tr class="memdesc:a6cb9696be887ab29d1022a34dc94d83d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special Register Buffer Data Sampling Mitigations.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a6cb9696be887ab29d1022a34dc94d83d">More...</a><br /></td></tr>
<tr class="separator:a6cb9696be887ab29d1022a34dc94d83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4278265f13642c86a046b34f9abf9465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CLEAR</b>: 1</td></tr>
<tr class="memdesc:a4278265f13642c86a046b34f9abf9465"><td class="mdescLeft">&#160;</td><td class="mdescRight">VERW instruction clears <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> buffers.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a4278265f13642c86a046b34f9abf9465">More...</a><br /></td></tr>
<tr class="separator:a4278265f13642c86a046b34f9abf9465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32077a6589ad63c62d3448fb82f7d1eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSX_FORCE_ABORT</b>: 1</td></tr>
<tr class="memdesc:a32077a6589ad63c62d3448fb82f7d1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">All TSX transactions are aborted.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a32077a6589ad63c62d3448fb82f7d1eb">More...</a><br /></td></tr>
<tr class="separator:a32077a6589ad63c62d3448fb82f7d1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d872aea9105edaeb63e41b0196cfee6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a2d872aea9105edaeb63e41b0196cfee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a2d872aea9105edaeb63e41b0196cfee6">More...</a><br /></td></tr>
<tr class="separator:a2d872aea9105edaeb63e41b0196cfee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5ca846be639172190b30c539ba155a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TsxForceAbortMsr</b>: 1</td></tr>
<tr class="memdesc:ada5ca846be639172190b30c539ba155a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSX_FORCE_ABORT MSR is available.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#ada5ca846be639172190b30c539ba155a">More...</a><br /></td></tr>
<tr class="separator:ada5ca846be639172190b30c539ba155a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a901a2407a3901f96de3244a8e03c51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SERIALIZE</b>: 1</td></tr>
<tr class="memdesc:a1a901a2407a3901f96de3244a8e03c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">SERIALIZE.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a1a901a2407a3901f96de3244a8e03c51">More...</a><br /></td></tr>
<tr class="separator:a1a901a2407a3901f96de3244a8e03c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad527a1d72babd6323c6a91a5aa8caf74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HYBRID</b>: 1</td></tr>
<tr class="memdesc:ad527a1d72babd6323c6a91a5aa8caf74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixture of <a class="el" href="../../d7/dfa/namespaceCPU.html" title="CPU related functions.">CPU</a> types in processor topology.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#ad527a1d72babd6323c6a91a5aa8caf74">More...</a><br /></td></tr>
<tr class="separator:ad527a1d72babd6323c6a91a5aa8caf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e997b50fba0bea4795a070db4a0af5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>TSXLDTRK</b>: 1</td></tr>
<tr class="memdesc:a81e997b50fba0bea4795a070db4a0af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSXLDTRK.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a81e997b50fba0bea4795a070db4a0af5">More...</a><br /></td></tr>
<tr class="separator:a81e997b50fba0bea4795a070db4a0af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a982c4ea6953e2454607d2cf36ab34d9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 1</td></tr>
<tr class="memdesc:a982c4ea6953e2454607d2cf36ab34d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a982c4ea6953e2454607d2cf36ab34d9d">More...</a><br /></td></tr>
<tr class="separator:a982c4ea6953e2454607d2cf36ab34d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebf532475e1a754e74b6c39fa049973"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PCONFIG</b>: 1</td></tr>
<tr class="memdesc:aeebf532475e1a754e74b6c39fa049973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Platform configuration for <a class="el" href="../../d3/d97/namespaceMemory.html">Memory</a> Encryption Technologies Instrctuions.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#aeebf532475e1a754e74b6c39fa049973">More...</a><br /></td></tr>
<tr class="separator:aeebf532475e1a754e74b6c39fa049973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7186decabc57c85584594ffd939dff74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LBR</b>: 1</td></tr>
<tr class="memdesc:a7186decabc57c85584594ffd939dff74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Last Branch Records.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a7186decabc57c85584594ffd939dff74">More...</a><br /></td></tr>
<tr class="separator:a7186decabc57c85584594ffd939dff74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe477e3c0a54e1b883274b604a7f0f6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CET_IBT</b>: 1</td></tr>
<tr class="memdesc:afe477e3c0a54e1b883274b604a7f0f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control flow enforcement (CET) indirect branch tracking.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#afe477e3c0a54e1b883274b604a7f0f6c">More...</a><br /></td></tr>
<tr class="separator:afe477e3c0a54e1b883274b604a7f0f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6b132e8baef918bd2b60df8448f9ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a8c6b132e8baef918bd2b60df8448f9ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a8c6b132e8baef918bd2b60df8448f9ec">More...</a><br /></td></tr>
<tr class="separator:a8c6b132e8baef918bd2b60df8448f9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01bba4e5437cfba0cea997e61b9a8b4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_BF16</b>: 1</td></tr>
<tr class="memdesc:ab01bba4e5437cfba0cea997e61b9a8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on bfloat16 numbers.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#ab01bba4e5437cfba0cea997e61b9a8b4">More...</a><br /></td></tr>
<tr class="separator:ab01bba4e5437cfba0cea997e61b9a8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8988d3017b51cedf3bc143c13bec0d7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_FP16</b>: 1</td></tr>
<tr class="memdesc:a8988d3017b51cedf3bc143c13bec0d7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX512-FP16 half-precision floating-point instructions.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a8988d3017b51cedf3bc143c13bec0d7d">More...</a><br /></td></tr>
<tr class="separator:a8988d3017b51cedf3bc143c13bec0d7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af56937562173693d7e9cd4f6ac687203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_TILE</b>: 1</td></tr>
<tr class="memdesc:af56937562173693d7e9cd4f6ac687203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile architecture.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#af56937562173693d7e9cd4f6ac687203">More...</a><br /></td></tr>
<tr class="separator:af56937562173693d7e9cd4f6ac687203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7afe2948852cbd2c192a49218ce882df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_INT8</b>: 1</td></tr>
<tr class="memdesc:a7afe2948852cbd2c192a49218ce882df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile computation on 8-bit integers.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a7afe2948852cbd2c192a49218ce882df">More...</a><br /></td></tr>
<tr class="separator:a7afe2948852cbd2c192a49218ce882df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3340f7e3b245180198069e30237ef5e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SPEC_CTRL</b>: 1</td></tr>
<tr class="memdesc:a3340f7e3b245180198069e30237ef5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculation Control, part of Indirect Branch Control (IBC): Indirect Branch Restricted Speculation (IBRS) and Indirect Branch Prediction Barrier (IBPB)  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a3340f7e3b245180198069e30237ef5e4">More...</a><br /></td></tr>
<tr class="separator:a3340f7e3b245180198069e30237ef5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c567e5e6826423c8641e11a7de3ffaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>STIBP</b>: 1</td></tr>
<tr class="memdesc:a2c567e5e6826423c8641e11a7de3ffaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Single <a class="el" href="../../dd/dc1/sysproc_8h.html#d3/d38/structThread">Thread</a> Indirect Branch Predictor, part of IBC.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a2c567e5e6826423c8641e11a7de3ffaf">More...</a><br /></td></tr>
<tr class="separator:a2c567e5e6826423c8641e11a7de3ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4094dd2c66ec3e5acb421be0fc75f2e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>L1D_FLUSH</b>: 1</td></tr>
<tr class="memdesc:a4094dd2c66ec3e5acb421be0fc75f2e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_FLUSH_CMD MSR.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a4094dd2c66ec3e5acb421be0fc75f2e9">More...</a><br /></td></tr>
<tr class="separator:a4094dd2c66ec3e5acb421be0fc75f2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c85da9f330523e4707a46e3fbb7a7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ArchCapabilities</b>: 1</td></tr>
<tr class="memdesc:ac9c85da9f330523e4707a46e3fbb7a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_ARCH_CAPABILITIES (lists speculative side channel mitigations.  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#ac9c85da9f330523e4707a46e3fbb7a7a">More...</a><br /></td></tr>
<tr class="separator:ac9c85da9f330523e4707a46e3fbb7a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b4fe62f6c73a24415fd41ce0b262116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CoreCapabilities</b>: 1</td></tr>
<tr class="memdesc:a5b4fe62f6c73a24415fd41ce0b262116"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_CORE_CAPABILITIES MSR (lists model-specific core capabilities)  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a5b4fe62f6c73a24415fd41ce0b262116">More...</a><br /></td></tr>
<tr class="separator:a5b4fe62f6c73a24415fd41ce0b262116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5caa1be629d3d8e53b1752ff946530"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>SSBD</b>: 1</td></tr>
<tr class="memdesc:a5c5caa1be629d3d8e53b1752ff946530"><td class="mdescLeft">&#160;</td><td class="mdescRight">Speculative Store Bypass Disable, as mitigation for Speculative Store Bypass (IA32_SPEC_CTRL)  <a href="../../d6/d7b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_1_1_0d241_1_1_0d270.html#a5c5caa1be629d3d8e53b1752ff946530">More...</a><br /></td></tr>
<tr class="separator:a5c5caa1be629d3d8e53b1752ff946530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7dcea59b5970bf532e40d4a8fa555"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:afeb7dcea59b5970bf532e40d4a8fa555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db45486ba3f535f1fe7302e00f1834f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8db45486ba3f535f1fe7302e00f1834f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec6d9da7f43d6cc96d384c929fcfda7"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abec6d9da7f43d6cc96d384c929fcfda7">EDX</a></td></tr>
<tr class="separator:abec6d9da7f43d6cc96d384c929fcfda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00484">484</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="adebe386d6104563d538b520262ad61da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adebe386d6104563d538b520262ad61da">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void CPU::x86::Intel::CPUID0x00000007_0::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">486</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#if defined(a64) || defined(a32)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                    <a class="code" href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac0ff1f8cdb34634a88d71b79467a44aa">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a444895d4f17623522b72bbeb2ad28d04">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abec6d9da7f43d6cc96d384c929fcfda7">EDX</a>.raw)</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x1));</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;                }</div>
<div class="ttc" id="aKernel_2include_2types_8h_html_a30e15c44c0b00e6a3ade119af60f111b"><div class="ttname"><a href="../../d0/df4/Kernel_2include_2types_8h.html#a30e15c44c0b00e6a3ade119af60f111b">asmv</a></div><div class="ttdeci">#define asmv</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">types.h:42</a></div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a1b03e50d30275c9891a401831093c96c"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">CPU::x86::Intel::CPUID0x00000007_0::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@227 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_a444895d4f17623522b72bbeb2ad28d04"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a444895d4f17623522b72bbeb2ad28d04">CPU::x86::Intel::CPUID0x00000007_0::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@236 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_abec6d9da7f43d6cc96d384c929fcfda7"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abec6d9da7f43d6cc96d384c929fcfda7">CPU::x86::Intel::CPUID0x00000007_0::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@241 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0_html_ac0ff1f8cdb34634a88d71b79467a44aa"><div class="ttname"><a href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac0ff1f8cdb34634a88d71b79467a44aa">CPU::x86::Intel::CPUID0x00000007_0::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_0::@226 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d0/df4/Kernel_2include_2types_8h_source.html#l00042">asmv</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#ac0ff1f8cdb34634a88d71b79467a44aa">EAX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a1b03e50d30275c9891a401831093c96c">EBX</a>, <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#a444895d4f17623522b72bbeb2ad28d04">ECX</a>, and <a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html#abec6d9da7f43d6cc96d384c929fcfda7">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac0ff1f8cdb34634a88d71b79467a44aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ff1f8cdb34634a88d71b79467a44aa">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<a id="a1b03e50d30275c9891a401831093c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b03e50d30275c9891a401831093c96c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<a id="a444895d4f17623522b72bbeb2ad28d04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444895d4f17623522b72bbeb2ad28d04">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<a id="abec6d9da7f43d6cc96d384c929fcfda7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec6d9da7f43d6cc96d384c929fcfda7">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_0::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00486">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d1/d60/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__0.html">CPUID0x00000007_0</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
