ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB333:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Config.h"
  25:Core/Src/main.c **** #include "Functions.h"
  26:Core/Src/main.c **** #include <stdio.h>
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  48:Core/Src/main.c **** UART_HandleTypeDef huart4;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  51:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END PV */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:Core/Src/main.c **** void SystemClock_Config(void);
  61:Core/Src/main.c **** static void MX_GPIO_Init(void);
  62:Core/Src/main.c **** static void MX_DMA_Init(void);
  63:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  64:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  65:Core/Src/main.c **** static void MX_TIM4_Init(void);
  66:Core/Src/main.c **** static void MX_UART4_Init(void);
  67:Core/Src/main.c **** static void MX_TIM3_Init(void);
  68:Core/Src/main.c **** static void MX_ADC1_Init(void);
  69:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c **** /* USER CODE END PFP */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/main.c **** uint32_t value[ADC_CHANNELS]; 
  76:Core/Src/main.c **** /* USER CODE END 0 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /**
  79:Core/Src/main.c ****   * @brief  The application entry point.
  80:Core/Src/main.c ****   * @retval int
  81:Core/Src/main.c ****   */
  82:Core/Src/main.c **** int main(void)
  83:Core/Src/main.c **** {
  84:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END 1 */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  91:Core/Src/main.c ****   HAL_Init();
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* USER CODE END Init */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* Configure the system clock */
  98:Core/Src/main.c ****   SystemClock_Config();
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END SysInit */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* Initialize all configured peripherals */
 105:Core/Src/main.c ****   MX_GPIO_Init();
 106:Core/Src/main.c ****   MX_DMA_Init();
 107:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 108:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 109:Core/Src/main.c ****   MX_TIM4_Init();
 110:Core/Src/main.c ****   MX_UART4_Init();
 111:Core/Src/main.c ****   MX_TIM3_Init();
 112:Core/Src/main.c ****   MX_ADC1_Init();
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 114:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 115:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 116:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 117:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 118:Core/Src/main.c ****   /* USER CODE END 2 */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Infinite loop */
 121:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 122:Core/Src/main.c ****   while (1)
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     char buffer[40];
 125:Core/Src/main.c ****     sprintf(buffer, "temp: %f\r\n", (GetTemperature(ADC_STM_TEMP, value[2])));
 126:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 127:Core/Src/main.c ****     HAL_Delay(200);
 128:Core/Src/main.c ****     /* USER CODE END WHILE */
 129:Core/Src/main.c **** 
 130:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 131:Core/Src/main.c ****   }
 132:Core/Src/main.c ****   /* USER CODE END 3 */
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** /**
 136:Core/Src/main.c ****   * @brief System Clock Configuration
 137:Core/Src/main.c ****   * @retval None
 138:Core/Src/main.c ****   */
 139:Core/Src/main.c **** void SystemClock_Config(void)
 140:Core/Src/main.c **** {
 141:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 142:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 145:Core/Src/main.c ****   */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 4


 146:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 147:Core/Src/main.c ****   {
 148:Core/Src/main.c ****     Error_Handler();
 149:Core/Src/main.c ****   }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 152:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 153:Core/Src/main.c ****   */
 154:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 155:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 158:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 165:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 166:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 172:Core/Src/main.c ****   */
 173:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 174:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 175:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 176:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 178:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c **** }
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** /**
 187:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 188:Core/Src/main.c ****   * @param None
 189:Core/Src/main.c ****   * @retval None
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c **** static void MX_ADC1_Init(void)
 192:Core/Src/main.c **** {
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 199:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 200:Core/Src/main.c **** 
 201:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 202:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 5


 203:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /** Common config
 206:Core/Src/main.c ****   */
 207:Core/Src/main.c ****   hadc1.Instance = ADC1;
 208:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 209:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 210:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 211:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 212:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 213:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 214:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 215:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 216:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 218:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 219:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 220:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 221:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 222:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 223:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 224:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 225:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 226:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 227:Core/Src/main.c ****   {
 228:Core/Src/main.c ****     Error_Handler();
 229:Core/Src/main.c ****   }
 230:Core/Src/main.c **** 
 231:Core/Src/main.c ****   /** Configure the ADC multi-mode
 232:Core/Src/main.c ****   */
 233:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 234:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****     Error_Handler();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /** Configure Regular Channel
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 242:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 243:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 244:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 245:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 246:Core/Src/main.c ****   sConfig.Offset = 0;
 247:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 248:Core/Src/main.c ****   {
 249:Core/Src/main.c ****     Error_Handler();
 250:Core/Src/main.c ****   }
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   /** Configure Regular Channel
 253:Core/Src/main.c ****   */
 254:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 255:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 256:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 257:Core/Src/main.c ****   {
 258:Core/Src/main.c ****     Error_Handler();
 259:Core/Src/main.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 6


 260:Core/Src/main.c **** 
 261:Core/Src/main.c ****   /** Configure Regular Channel
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 264:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 265:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 266:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 267:Core/Src/main.c ****   {
 268:Core/Src/main.c ****     Error_Handler();
 269:Core/Src/main.c ****   }
 270:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 273:Core/Src/main.c **** 
 274:Core/Src/main.c **** }
 275:Core/Src/main.c **** 
 276:Core/Src/main.c **** /**
 277:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 278:Core/Src/main.c ****   * @param None
 279:Core/Src/main.c ****   * @retval None
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 285:Core/Src/main.c **** 
 286:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 287:Core/Src/main.c **** 
 288:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 289:Core/Src/main.c **** 
 290:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 291:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 292:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 293:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 294:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 295:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 296:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 297:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 298:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 299:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 300:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 301:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 302:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 303:Core/Src/main.c ****   {
 304:Core/Src/main.c ****     Error_Handler();
 305:Core/Src/main.c ****   }
 306:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 311:Core/Src/main.c ****   {
 312:Core/Src/main.c ****     Error_Handler();
 313:Core/Src/main.c ****   }
 314:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 315:Core/Src/main.c ****   {
 316:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 7


 317:Core/Src/main.c ****   }
 318:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 319:Core/Src/main.c **** 
 320:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 321:Core/Src/main.c **** 
 322:Core/Src/main.c **** }
 323:Core/Src/main.c **** 
 324:Core/Src/main.c **** /**
 325:Core/Src/main.c ****   * @brief UART4 Initialization Function
 326:Core/Src/main.c ****   * @param None
 327:Core/Src/main.c ****   * @retval None
 328:Core/Src/main.c ****   */
 329:Core/Src/main.c **** static void MX_UART4_Init(void)
 330:Core/Src/main.c **** {
 331:Core/Src/main.c **** 
 332:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 339:Core/Src/main.c ****   huart4.Instance = UART4;
 340:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 341:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 342:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 343:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 344:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 345:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 346:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 347:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 348:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 349:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 350:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 351:Core/Src/main.c ****   {
 352:Core/Src/main.c ****     Error_Handler();
 353:Core/Src/main.c ****   }
 354:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 355:Core/Src/main.c ****   {
 356:Core/Src/main.c ****     Error_Handler();
 357:Core/Src/main.c ****   }
 358:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 359:Core/Src/main.c ****   {
 360:Core/Src/main.c ****     Error_Handler();
 361:Core/Src/main.c ****   }
 362:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 363:Core/Src/main.c ****   {
 364:Core/Src/main.c ****     Error_Handler();
 365:Core/Src/main.c ****   }
 366:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 367:Core/Src/main.c **** 
 368:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 369:Core/Src/main.c **** 
 370:Core/Src/main.c **** }
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief TIM3 Initialization Function
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 8


 374:Core/Src/main.c ****   * @param None
 375:Core/Src/main.c ****   * @retval None
 376:Core/Src/main.c ****   */
 377:Core/Src/main.c **** static void MX_TIM3_Init(void)
 378:Core/Src/main.c **** {
 379:Core/Src/main.c **** 
 380:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 383:Core/Src/main.c **** 
 384:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 385:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 386:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 387:Core/Src/main.c **** 
 388:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 391:Core/Src/main.c ****   htim3.Instance = TIM3;
 392:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 393:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 394:Core/Src/main.c ****   htim3.Init.Period = 99;
 395:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 396:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 397:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 398:Core/Src/main.c ****   {
 399:Core/Src/main.c ****     Error_Handler();
 400:Core/Src/main.c ****   }
 401:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 402:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 403:Core/Src/main.c ****   {
 404:Core/Src/main.c ****     Error_Handler();
 405:Core/Src/main.c ****   }
 406:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 407:Core/Src/main.c ****   {
 408:Core/Src/main.c ****     Error_Handler();
 409:Core/Src/main.c ****   }
 410:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 411:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 412:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 413:Core/Src/main.c ****   {
 414:Core/Src/main.c ****     Error_Handler();
 415:Core/Src/main.c ****   }
 416:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 417:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 418:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 419:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 420:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 421:Core/Src/main.c ****   {
 422:Core/Src/main.c ****     Error_Handler();
 423:Core/Src/main.c ****   }
 424:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 425:Core/Src/main.c ****   {
 426:Core/Src/main.c ****     Error_Handler();
 427:Core/Src/main.c ****   }
 428:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 9


 431:Core/Src/main.c ****   }
 432:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 435:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 436:Core/Src/main.c **** 
 437:Core/Src/main.c **** }
 438:Core/Src/main.c **** 
 439:Core/Src/main.c **** /**
 440:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 441:Core/Src/main.c ****   * @param None
 442:Core/Src/main.c ****   * @retval None
 443:Core/Src/main.c ****   */
 444:Core/Src/main.c **** static void MX_TIM4_Init(void)
 445:Core/Src/main.c **** {
 446:Core/Src/main.c **** 
 447:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 448:Core/Src/main.c **** 
 449:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 452:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 455:Core/Src/main.c **** 
 456:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 457:Core/Src/main.c ****   htim4.Instance = TIM4;
 458:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 459:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 460:Core/Src/main.c ****   htim4.Init.Period = 65535;
 461:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 462:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 463:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 464:Core/Src/main.c ****   {
 465:Core/Src/main.c ****     Error_Handler();
 466:Core/Src/main.c ****   }
 467:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 468:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 469:Core/Src/main.c ****   {
 470:Core/Src/main.c ****     Error_Handler();
 471:Core/Src/main.c ****   }
 472:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 473:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 474:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 475:Core/Src/main.c ****   {
 476:Core/Src/main.c ****     Error_Handler();
 477:Core/Src/main.c ****   }
 478:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 479:Core/Src/main.c **** 
 480:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c **** }
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** /**
 485:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 486:Core/Src/main.c ****   * @param None
 487:Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 10


 488:Core/Src/main.c ****   */
 489:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 490:Core/Src/main.c **** {
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 499:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 500:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 501:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 502:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 503:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 507:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 508:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 509:Core/Src/main.c ****   {
 510:Core/Src/main.c ****     Error_Handler();
 511:Core/Src/main.c ****   }
 512:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 513:Core/Src/main.c **** 
 514:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 515:Core/Src/main.c **** 
 516:Core/Src/main.c **** }
 517:Core/Src/main.c **** 
 518:Core/Src/main.c **** /**
 519:Core/Src/main.c ****   * Enable DMA controller clock
 520:Core/Src/main.c ****   */
 521:Core/Src/main.c **** static void MX_DMA_Init(void)
 522:Core/Src/main.c **** {
 523:Core/Src/main.c **** 
 524:Core/Src/main.c ****   /* DMA controller clock enable */
 525:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 526:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 527:Core/Src/main.c **** 
 528:Core/Src/main.c ****   /* DMA interrupt init */
 529:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 530:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 531:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 532:Core/Src/main.c **** 
 533:Core/Src/main.c **** }
 534:Core/Src/main.c **** 
 535:Core/Src/main.c **** /**
 536:Core/Src/main.c ****   * @brief GPIO Initialization Function
 537:Core/Src/main.c ****   * @param None
 538:Core/Src/main.c ****   * @retval None
 539:Core/Src/main.c ****   */
 540:Core/Src/main.c **** static void MX_GPIO_Init(void)
 541:Core/Src/main.c **** {
  28              		.loc 1 541 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 11


  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 542:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  43              		.loc 1 542 3 view .LVU1
  44              		.loc 1 542 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 543:Core/Src/main.c **** 
 544:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 545:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 545 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 545 3 view .LVU4
  54              		.loc 1 545 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 545 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 545 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 545 3 view .LVU8
 546:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 546 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 546 3 view .LVU10
  70              		.loc 1 546 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 546 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 546 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 546 3 view .LVU14
 547:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 12


  82              		.loc 1 547 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 547 3 view .LVU16
  85              		.loc 1 547 3 view .LVU17
  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 547 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 547 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
  95              	.LBE6:
  96              		.loc 1 547 3 view .LVU20
 548:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 548 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 548 3 view .LVU22
 100              		.loc 1 548 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 548 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 548 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 548 3 view .LVU26
 549:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 549 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 549 3 view .LVU28
 115              		.loc 1 549 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 549 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 549 3 view .LVU31
 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 549 3 view .LVU32
 550:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 550 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 550 3 view .LVU34
 130              		.loc 1 550 3 view .LVU35
 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 550 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 13


 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 550 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 550 3 view .LVU38
 551:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 551 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 551 3 view .LVU40
 145              		.loc 1 551 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
 148 0086 DA64     		str	r2, [r3, #76]
 149              		.loc 1 551 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 551 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 551 3 view .LVU44
 552:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 552 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 553:Core/Src/main.c **** 
 554:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 555:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 555 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C021     		movs	r1, #192
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 556:Core/Src/main.c **** 
 557:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 558:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 558 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 559:Core/Src/main.c **** 
 560:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 561:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 561 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 562:Core/Src/main.c **** 
 563:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 14


 564:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 564 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 565:Core/Src/main.c **** 
 566:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 567:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 567 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
 189 00ce 2246     		mov	r2, r4
 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 570:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 570 3 view .LVU51
 195              		.loc 1 570 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 571:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 571 3 is_stmt 1 view .LVU53
 199              		.loc 1 571 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 572:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 572 3 is_stmt 1 view .LVU55
 203              		.loc 1 572 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 573:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 573 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 574:Core/Src/main.c **** 
 575:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 576:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 576 3 view .LVU58
 211              		.loc 1 576 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 577:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 577 3 is_stmt 1 view .LVU60
 215              		.loc 1 577 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 578:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 578 3 is_stmt 1 view .LVU62
 218              		.loc 1 578 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 579:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 579 3 is_stmt 1 view .LVU64
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 15


 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 580:Core/Src/main.c **** 
 581:Core/Src/main.c ****   /*Configure GPIO pins : PF6 PF7 */
 582:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 582 3 view .LVU65
 226              		.loc 1 582 23 is_stmt 0 view .LVU66
 227 00fe C023     		movs	r3, #192
 228 0100 0793     		str	r3, [sp, #28]
 583:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 583 3 is_stmt 1 view .LVU67
 230              		.loc 1 583 24 is_stmt 0 view .LVU68
 231 0102 0895     		str	r5, [sp, #32]
 584:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 584 3 is_stmt 1 view .LVU69
 233              		.loc 1 584 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 585:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 585 3 is_stmt 1 view .LVU71
 236              		.loc 1 585 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 586:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 586 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 589:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 589 3 view .LVU74
 244              		.loc 1 589 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 590:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 590 3 is_stmt 1 view .LVU76
 248              		.loc 1 590 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 591:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 591 3 is_stmt 1 view .LVU78
 251              		.loc 1 591 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
 592:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 592 3 is_stmt 1 view .LVU80
 254              		.loc 1 592 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 593:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 593 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 594:Core/Src/main.c **** 
 595:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 596:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 16


 261              		.loc 1 596 3 view .LVU83
 262              		.loc 1 596 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
 597:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 597 3 is_stmt 1 view .LVU85
 266              		.loc 1 597 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 598:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 598 3 is_stmt 1 view .LVU87
 269              		.loc 1 598 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 599:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 599 3 is_stmt 1 view .LVU89
 272              		.loc 1 599 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 600:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 600 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 601:Core/Src/main.c **** 
 602:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 603:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 603 3 view .LVU92
 280              		.loc 1 603 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 604:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 604 3 is_stmt 1 view .LVU94
 284              		.loc 1 604 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 605:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 605 3 is_stmt 1 view .LVU96
 287              		.loc 1 605 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 606:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 606 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 609:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 609 3 view .LVU99
 295              		.loc 1 609 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 610:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 610 3 is_stmt 1 view .LVU101
 299              		.loc 1 610 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 611:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 611 3 is_stmt 1 view .LVU103
 302              		.loc 1 611 24 is_stmt 0 view .LVU104
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 17


 303 0152 0994     		str	r4, [sp, #36]
 612:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 612 3 is_stmt 1 view .LVU105
 305              		.loc 1 612 25 is_stmt 0 view .LVU106
 306 0154 0A94     		str	r4, [sp, #40]
 613:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 613 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 614:Core/Src/main.c **** 
 615:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
 616:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 312              		.loc 1 616 3 view .LVU108
 313              		.loc 1 616 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 617:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 617 3 is_stmt 1 view .LVU110
 316              		.loc 1 617 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 618:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 618 3 is_stmt 1 view .LVU112
 319              		.loc 1 618 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 619:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 619 3 is_stmt 1 view .LVU114
 322              		.loc 1 619 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 620:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 620 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 621:Core/Src/main.c **** 
 622:Core/Src/main.c **** }
 329              		.loc 1 622 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE333:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 18


 351              	MX_DMA_Init:
 352              	.LFB332:
 522:Core/Src/main.c **** 
 353              		.loc 1 522 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 362              		.loc 1 525 3 view .LVU119
 363              	.LBB11:
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 525 3 view .LVU120
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 525 3 view .LVU121
 366 0004 0E4B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 525 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 525 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 525:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 525 3 view .LVU124
 526:Core/Src/main.c **** 
 378              		.loc 1 526 3 view .LVU125
 379              	.LBB12:
 526:Core/Src/main.c **** 
 380              		.loc 1 526 3 view .LVU126
 526:Core/Src/main.c **** 
 381              		.loc 1 526 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
 526:Core/Src/main.c **** 
 385              		.loc 1 526 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 526:Core/Src/main.c **** 
 389              		.loc 1 526 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
 391              	.LBE12:
 526:Core/Src/main.c **** 
 392              		.loc 1 526 3 view .LVU130
 530:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 530 3 view .LVU131
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 19


 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL14:
 531:Core/Src/main.c **** 
 399              		.loc 1 531 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 533:Core/Src/main.c **** 
 403              		.loc 1 533 1 is_stmt 0 view .LVU133
 404 003a 03B0     		add	sp, sp, #12
 405              		.cfi_def_cfa_offset 4
 406              		@ sp needed
 407 003c 5DF804FB 		ldr	pc, [sp], #4
 408              	.L8:
 409              		.align	2
 410              	.L7:
 411 0040 00100240 		.word	1073876992
 412              		.cfi_endproc
 413              	.LFE332:
 415              		.section	.text.Error_Handler,"ax",%progbits
 416              		.align	1
 417              		.global	Error_Handler
 418              		.syntax unified
 419              		.thumb
 420              		.thumb_func
 422              	Error_Handler:
 423              	.LFB334:
 623:Core/Src/main.c **** 
 624:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** /* USER CODE END 4 */
 627:Core/Src/main.c **** 
 628:Core/Src/main.c **** /**
 629:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 630:Core/Src/main.c ****   * @retval None
 631:Core/Src/main.c ****   */
 632:Core/Src/main.c **** void Error_Handler(void)
 633:Core/Src/main.c **** {
 424              		.loc 1 633 1 is_stmt 1 view -0
 425              		.cfi_startproc
 426              		@ Volatile: function does not return.
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		@ link register save eliminated.
 634:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 635:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 636:Core/Src/main.c ****   __disable_irq();
 430              		.loc 1 636 3 view .LVU135
 431              	.LBB13:
 432              	.LBI13:
 433              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 20


   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 21


  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 22


 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 23


 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 434              		.loc 2 207 27 view .LVU136
 435              	.LBB14:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 436              		.loc 2 209 3 view .LVU137
 437              		.syntax unified
 438              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 439 0000 72B6     		cpsid i
 440              	@ 0 "" 2
 441              		.thumb
 442              		.syntax unified
 443              	.L10:
 444              	.LBE14:
 445              	.LBE13:
 637:Core/Src/main.c ****   while (1)
 446              		.loc 1 637 3 discriminator 1 view .LVU138
 638:Core/Src/main.c ****   {
 639:Core/Src/main.c ****   }
 447              		.loc 1 639 3 discriminator 1 view .LVU139
 637:Core/Src/main.c ****   while (1)
 448              		.loc 1 637 9 discriminator 1 view .LVU140
 449 0002 FEE7     		b	.L10
 450              		.cfi_endproc
 451              	.LFE334:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 24


 453              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 454              		.align	1
 455              		.syntax unified
 456              		.thumb
 457              		.thumb_func
 459              	MX_LPUART1_UART_Init:
 460              	.LFB327:
 282:Core/Src/main.c **** 
 461              		.loc 1 282 1 view -0
 462              		.cfi_startproc
 463              		@ args = 0, pretend = 0, frame = 0
 464              		@ frame_needed = 0, uses_anonymous_args = 0
 465 0000 08B5     		push	{r3, lr}
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
 291:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 469              		.loc 1 291 3 view .LVU142
 291:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 470              		.loc 1 291 21 is_stmt 0 view .LVU143
 471 0002 1548     		ldr	r0, .L21
 472 0004 154B     		ldr	r3, .L21+4
 473 0006 0360     		str	r3, [r0]
 292:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 474              		.loc 1 292 3 is_stmt 1 view .LVU144
 292:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 475              		.loc 1 292 26 is_stmt 0 view .LVU145
 476 0008 4FF4E133 		mov	r3, #115200
 477 000c 4360     		str	r3, [r0, #4]
 293:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 478              		.loc 1 293 3 is_stmt 1 view .LVU146
 293:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 479              		.loc 1 293 28 is_stmt 0 view .LVU147
 480 000e 0023     		movs	r3, #0
 481 0010 8360     		str	r3, [r0, #8]
 294:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 482              		.loc 1 294 3 is_stmt 1 view .LVU148
 294:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 483              		.loc 1 294 26 is_stmt 0 view .LVU149
 484 0012 C360     		str	r3, [r0, #12]
 295:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 485              		.loc 1 295 3 is_stmt 1 view .LVU150
 295:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 486              		.loc 1 295 24 is_stmt 0 view .LVU151
 487 0014 0361     		str	r3, [r0, #16]
 296:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 488              		.loc 1 296 3 is_stmt 1 view .LVU152
 296:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 489              		.loc 1 296 22 is_stmt 0 view .LVU153
 490 0016 0C22     		movs	r2, #12
 491 0018 4261     		str	r2, [r0, #20]
 297:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 492              		.loc 1 297 3 is_stmt 1 view .LVU154
 297:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 493              		.loc 1 297 27 is_stmt 0 view .LVU155
 494 001a 8361     		str	r3, [r0, #24]
 298:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 25


 495              		.loc 1 298 3 is_stmt 1 view .LVU156
 298:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 496              		.loc 1 298 32 is_stmt 0 view .LVU157
 497 001c 0362     		str	r3, [r0, #32]
 299:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 498              		.loc 1 299 3 is_stmt 1 view .LVU158
 299:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 499              		.loc 1 299 32 is_stmt 0 view .LVU159
 500 001e 4362     		str	r3, [r0, #36]
 300:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 501              		.loc 1 300 3 is_stmt 1 view .LVU160
 300:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 502              		.loc 1 300 40 is_stmt 0 view .LVU161
 503 0020 8362     		str	r3, [r0, #40]
 301:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 504              		.loc 1 301 3 is_stmt 1 view .LVU162
 301:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 505              		.loc 1 301 21 is_stmt 0 view .LVU163
 506 0022 4366     		str	r3, [r0, #100]
 302:Core/Src/main.c ****   {
 507              		.loc 1 302 3 is_stmt 1 view .LVU164
 302:Core/Src/main.c ****   {
 508              		.loc 1 302 7 is_stmt 0 view .LVU165
 509 0024 FFF7FEFF 		bl	HAL_UART_Init
 510              	.LVL16:
 302:Core/Src/main.c ****   {
 511              		.loc 1 302 6 view .LVU166
 512 0028 70B9     		cbnz	r0, .L17
 306:Core/Src/main.c ****   {
 513              		.loc 1 306 3 is_stmt 1 view .LVU167
 306:Core/Src/main.c ****   {
 514              		.loc 1 306 7 is_stmt 0 view .LVU168
 515 002a 0021     		movs	r1, #0
 516 002c 0A48     		ldr	r0, .L21
 517 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 518              	.LVL17:
 306:Core/Src/main.c ****   {
 519              		.loc 1 306 6 view .LVU169
 520 0032 58B9     		cbnz	r0, .L18
 310:Core/Src/main.c ****   {
 521              		.loc 1 310 3 is_stmt 1 view .LVU170
 310:Core/Src/main.c ****   {
 522              		.loc 1 310 7 is_stmt 0 view .LVU171
 523 0034 0021     		movs	r1, #0
 524 0036 0848     		ldr	r0, .L21
 525 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 526              	.LVL18:
 310:Core/Src/main.c ****   {
 527              		.loc 1 310 6 view .LVU172
 528 003c 40B9     		cbnz	r0, .L19
 314:Core/Src/main.c ****   {
 529              		.loc 1 314 3 is_stmt 1 view .LVU173
 314:Core/Src/main.c ****   {
 530              		.loc 1 314 7 is_stmt 0 view .LVU174
 531 003e 0648     		ldr	r0, .L21
 532 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 533              	.LVL19:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 26


 314:Core/Src/main.c ****   {
 534              		.loc 1 314 6 view .LVU175
 535 0044 30B9     		cbnz	r0, .L20
 322:Core/Src/main.c **** 
 536              		.loc 1 322 1 view .LVU176
 537 0046 08BD     		pop	{r3, pc}
 538              	.L17:
 304:Core/Src/main.c ****   }
 539              		.loc 1 304 5 is_stmt 1 view .LVU177
 540 0048 FFF7FEFF 		bl	Error_Handler
 541              	.LVL20:
 542              	.L18:
 308:Core/Src/main.c ****   }
 543              		.loc 1 308 5 view .LVU178
 544 004c FFF7FEFF 		bl	Error_Handler
 545              	.LVL21:
 546              	.L19:
 312:Core/Src/main.c ****   }
 547              		.loc 1 312 5 view .LVU179
 548 0050 FFF7FEFF 		bl	Error_Handler
 549              	.LVL22:
 550              	.L20:
 316:Core/Src/main.c ****   }
 551              		.loc 1 316 5 view .LVU180
 552 0054 FFF7FEFF 		bl	Error_Handler
 553              	.LVL23:
 554              	.L22:
 555              		.align	2
 556              	.L21:
 557 0058 00000000 		.word	.LANCHOR0
 558 005c 00800040 		.word	1073774592
 559              		.cfi_endproc
 560              	.LFE327:
 562              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 563              		.align	1
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	MX_USB_OTG_FS_PCD_Init:
 569              	.LFB331:
 490:Core/Src/main.c **** 
 570              		.loc 1 490 1 view -0
 571              		.cfi_startproc
 572              		@ args = 0, pretend = 0, frame = 0
 573              		@ frame_needed = 0, uses_anonymous_args = 0
 574 0000 08B5     		push	{r3, lr}
 575              		.cfi_def_cfa_offset 8
 576              		.cfi_offset 3, -8
 577              		.cfi_offset 14, -4
 499:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 578              		.loc 1 499 3 view .LVU182
 499:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 579              		.loc 1 499 28 is_stmt 0 view .LVU183
 580 0002 0B48     		ldr	r0, .L27
 581 0004 4FF0A043 		mov	r3, #1342177280
 582 0008 0360     		str	r3, [r0]
 500:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 27


 583              		.loc 1 500 3 is_stmt 1 view .LVU184
 500:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 584              		.loc 1 500 38 is_stmt 0 view .LVU185
 585 000a 0623     		movs	r3, #6
 586 000c 4360     		str	r3, [r0, #4]
 501:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 587              		.loc 1 501 3 is_stmt 1 view .LVU186
 501:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 588              		.loc 1 501 35 is_stmt 0 view .LVU187
 589 000e 0223     		movs	r3, #2
 590 0010 8361     		str	r3, [r0, #24]
 502:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 591              		.loc 1 502 3 is_stmt 1 view .LVU188
 502:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 592              		.loc 1 502 35 is_stmt 0 view .LVU189
 593 0012 0123     		movs	r3, #1
 594 0014 C361     		str	r3, [r0, #28]
 503:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 595              		.loc 1 503 3 is_stmt 1 view .LVU190
 503:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 596              		.loc 1 503 41 is_stmt 0 view .LVU191
 597 0016 0022     		movs	r2, #0
 598 0018 0262     		str	r2, [r0, #32]
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 599              		.loc 1 504 3 is_stmt 1 view .LVU192
 504:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 600              		.loc 1 504 35 is_stmt 0 view .LVU193
 601 001a 4262     		str	r2, [r0, #36]
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 602              		.loc 1 505 3 is_stmt 1 view .LVU194
 505:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 603              		.loc 1 505 48 is_stmt 0 view .LVU195
 604 001c 8362     		str	r3, [r0, #40]
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 605              		.loc 1 506 3 is_stmt 1 view .LVU196
 506:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 606              		.loc 1 506 42 is_stmt 0 view .LVU197
 607 001e 0263     		str	r2, [r0, #48]
 507:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 608              		.loc 1 507 3 is_stmt 1 view .LVU198
 507:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 609              		.loc 1 507 44 is_stmt 0 view .LVU199
 610 0020 C362     		str	r3, [r0, #44]
 508:Core/Src/main.c ****   {
 611              		.loc 1 508 3 is_stmt 1 view .LVU200
 508:Core/Src/main.c ****   {
 612              		.loc 1 508 7 is_stmt 0 view .LVU201
 613 0022 FFF7FEFF 		bl	HAL_PCD_Init
 614              	.LVL24:
 508:Core/Src/main.c ****   {
 615              		.loc 1 508 6 view .LVU202
 616 0026 00B9     		cbnz	r0, .L26
 516:Core/Src/main.c **** 
 617              		.loc 1 516 1 view .LVU203
 618 0028 08BD     		pop	{r3, pc}
 619              	.L26:
 510:Core/Src/main.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 28


 620              		.loc 1 510 5 is_stmt 1 view .LVU204
 621 002a FFF7FEFF 		bl	Error_Handler
 622              	.LVL25:
 623              	.L28:
 624 002e 00BF     		.align	2
 625              	.L27:
 626 0030 00000000 		.word	.LANCHOR1
 627              		.cfi_endproc
 628              	.LFE331:
 630              		.section	.text.MX_TIM4_Init,"ax",%progbits
 631              		.align	1
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 636              	MX_TIM4_Init:
 637              	.LFB330:
 445:Core/Src/main.c **** 
 638              		.loc 1 445 1 view -0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 32
 641              		@ frame_needed = 0, uses_anonymous_args = 0
 642 0000 00B5     		push	{lr}
 643              		.cfi_def_cfa_offset 4
 644              		.cfi_offset 14, -4
 645 0002 89B0     		sub	sp, sp, #36
 646              		.cfi_def_cfa_offset 40
 451:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 647              		.loc 1 451 3 view .LVU206
 451:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 648              		.loc 1 451 26 is_stmt 0 view .LVU207
 649 0004 0023     		movs	r3, #0
 650 0006 0493     		str	r3, [sp, #16]
 651 0008 0593     		str	r3, [sp, #20]
 652 000a 0693     		str	r3, [sp, #24]
 653 000c 0793     		str	r3, [sp, #28]
 452:Core/Src/main.c **** 
 654              		.loc 1 452 3 is_stmt 1 view .LVU208
 452:Core/Src/main.c **** 
 655              		.loc 1 452 27 is_stmt 0 view .LVU209
 656 000e 0193     		str	r3, [sp, #4]
 657 0010 0293     		str	r3, [sp, #8]
 658 0012 0393     		str	r3, [sp, #12]
 457:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 659              		.loc 1 457 3 is_stmt 1 view .LVU210
 457:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 660              		.loc 1 457 18 is_stmt 0 view .LVU211
 661 0014 1348     		ldr	r0, .L37
 662 0016 144A     		ldr	r2, .L37+4
 663 0018 0260     		str	r2, [r0]
 458:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 664              		.loc 1 458 3 is_stmt 1 view .LVU212
 458:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 665              		.loc 1 458 24 is_stmt 0 view .LVU213
 666 001a 7722     		movs	r2, #119
 667 001c 4260     		str	r2, [r0, #4]
 459:Core/Src/main.c ****   htim4.Init.Period = 65535;
 668              		.loc 1 459 3 is_stmt 1 view .LVU214
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 29


 459:Core/Src/main.c ****   htim4.Init.Period = 65535;
 669              		.loc 1 459 26 is_stmt 0 view .LVU215
 670 001e 8360     		str	r3, [r0, #8]
 460:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 671              		.loc 1 460 3 is_stmt 1 view .LVU216
 460:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 672              		.loc 1 460 21 is_stmt 0 view .LVU217
 673 0020 4FF6FF72 		movw	r2, #65535
 674 0024 C260     		str	r2, [r0, #12]
 461:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 675              		.loc 1 461 3 is_stmt 1 view .LVU218
 461:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 676              		.loc 1 461 28 is_stmt 0 view .LVU219
 677 0026 0361     		str	r3, [r0, #16]
 462:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 678              		.loc 1 462 3 is_stmt 1 view .LVU220
 462:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 679              		.loc 1 462 32 is_stmt 0 view .LVU221
 680 0028 8361     		str	r3, [r0, #24]
 463:Core/Src/main.c ****   {
 681              		.loc 1 463 3 is_stmt 1 view .LVU222
 463:Core/Src/main.c ****   {
 682              		.loc 1 463 7 is_stmt 0 view .LVU223
 683 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 684              	.LVL26:
 463:Core/Src/main.c ****   {
 685              		.loc 1 463 6 view .LVU224
 686 002e 90B9     		cbnz	r0, .L34
 467:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 687              		.loc 1 467 3 is_stmt 1 view .LVU225
 467:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 688              		.loc 1 467 34 is_stmt 0 view .LVU226
 689 0030 4FF48053 		mov	r3, #4096
 690 0034 0493     		str	r3, [sp, #16]
 468:Core/Src/main.c ****   {
 691              		.loc 1 468 3 is_stmt 1 view .LVU227
 468:Core/Src/main.c ****   {
 692              		.loc 1 468 7 is_stmt 0 view .LVU228
 693 0036 04A9     		add	r1, sp, #16
 694 0038 0A48     		ldr	r0, .L37
 695 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 696              	.LVL27:
 468:Core/Src/main.c ****   {
 697              		.loc 1 468 6 view .LVU229
 698 003e 60B9     		cbnz	r0, .L35
 472:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 699              		.loc 1 472 3 is_stmt 1 view .LVU230
 472:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 700              		.loc 1 472 37 is_stmt 0 view .LVU231
 701 0040 0023     		movs	r3, #0
 702 0042 0193     		str	r3, [sp, #4]
 473:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 703              		.loc 1 473 3 is_stmt 1 view .LVU232
 473:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 704              		.loc 1 473 33 is_stmt 0 view .LVU233
 705 0044 0393     		str	r3, [sp, #12]
 474:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 30


 706              		.loc 1 474 3 is_stmt 1 view .LVU234
 474:Core/Src/main.c ****   {
 707              		.loc 1 474 7 is_stmt 0 view .LVU235
 708 0046 01A9     		add	r1, sp, #4
 709 0048 0648     		ldr	r0, .L37
 710 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 711              	.LVL28:
 474:Core/Src/main.c ****   {
 712              		.loc 1 474 6 view .LVU236
 713 004e 30B9     		cbnz	r0, .L36
 482:Core/Src/main.c **** 
 714              		.loc 1 482 1 view .LVU237
 715 0050 09B0     		add	sp, sp, #36
 716              		.cfi_remember_state
 717              		.cfi_def_cfa_offset 4
 718              		@ sp needed
 719 0052 5DF804FB 		ldr	pc, [sp], #4
 720              	.L34:
 721              		.cfi_restore_state
 465:Core/Src/main.c ****   }
 722              		.loc 1 465 5 is_stmt 1 view .LVU238
 723 0056 FFF7FEFF 		bl	Error_Handler
 724              	.LVL29:
 725              	.L35:
 470:Core/Src/main.c ****   }
 726              		.loc 1 470 5 view .LVU239
 727 005a FFF7FEFF 		bl	Error_Handler
 728              	.LVL30:
 729              	.L36:
 476:Core/Src/main.c ****   }
 730              		.loc 1 476 5 view .LVU240
 731 005e FFF7FEFF 		bl	Error_Handler
 732              	.LVL31:
 733              	.L38:
 734 0062 00BF     		.align	2
 735              	.L37:
 736 0064 00000000 		.word	.LANCHOR2
 737 0068 00080040 		.word	1073743872
 738              		.cfi_endproc
 739              	.LFE330:
 741              		.section	.text.MX_UART4_Init,"ax",%progbits
 742              		.align	1
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	MX_UART4_Init:
 748              	.LFB328:
 330:Core/Src/main.c **** 
 749              		.loc 1 330 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753 0000 08B5     		push	{r3, lr}
 754              		.cfi_def_cfa_offset 8
 755              		.cfi_offset 3, -8
 756              		.cfi_offset 14, -4
 339:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 31


 757              		.loc 1 339 3 view .LVU242
 339:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 758              		.loc 1 339 19 is_stmt 0 view .LVU243
 759 0002 1548     		ldr	r0, .L49
 760 0004 154B     		ldr	r3, .L49+4
 761 0006 0360     		str	r3, [r0]
 340:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 762              		.loc 1 340 3 is_stmt 1 view .LVU244
 340:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 763              		.loc 1 340 24 is_stmt 0 view .LVU245
 764 0008 4FF4E133 		mov	r3, #115200
 765 000c 4360     		str	r3, [r0, #4]
 341:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 766              		.loc 1 341 3 is_stmt 1 view .LVU246
 341:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 767              		.loc 1 341 26 is_stmt 0 view .LVU247
 768 000e 0023     		movs	r3, #0
 769 0010 8360     		str	r3, [r0, #8]
 342:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 770              		.loc 1 342 3 is_stmt 1 view .LVU248
 342:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 771              		.loc 1 342 24 is_stmt 0 view .LVU249
 772 0012 C360     		str	r3, [r0, #12]
 343:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 773              		.loc 1 343 3 is_stmt 1 view .LVU250
 343:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 774              		.loc 1 343 22 is_stmt 0 view .LVU251
 775 0014 0361     		str	r3, [r0, #16]
 344:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 776              		.loc 1 344 3 is_stmt 1 view .LVU252
 344:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 777              		.loc 1 344 20 is_stmt 0 view .LVU253
 778 0016 0C22     		movs	r2, #12
 779 0018 4261     		str	r2, [r0, #20]
 345:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 780              		.loc 1 345 3 is_stmt 1 view .LVU254
 345:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 781              		.loc 1 345 25 is_stmt 0 view .LVU255
 782 001a 8361     		str	r3, [r0, #24]
 346:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 783              		.loc 1 346 3 is_stmt 1 view .LVU256
 346:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 784              		.loc 1 346 28 is_stmt 0 view .LVU257
 785 001c C361     		str	r3, [r0, #28]
 347:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 786              		.loc 1 347 3 is_stmt 1 view .LVU258
 347:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 787              		.loc 1 347 30 is_stmt 0 view .LVU259
 788 001e 0362     		str	r3, [r0, #32]
 348:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 789              		.loc 1 348 3 is_stmt 1 view .LVU260
 348:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 790              		.loc 1 348 30 is_stmt 0 view .LVU261
 791 0020 4362     		str	r3, [r0, #36]
 349:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 792              		.loc 1 349 3 is_stmt 1 view .LVU262
 349:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 32


 793              		.loc 1 349 38 is_stmt 0 view .LVU263
 794 0022 8362     		str	r3, [r0, #40]
 350:Core/Src/main.c ****   {
 795              		.loc 1 350 3 is_stmt 1 view .LVU264
 350:Core/Src/main.c ****   {
 796              		.loc 1 350 7 is_stmt 0 view .LVU265
 797 0024 FFF7FEFF 		bl	HAL_UART_Init
 798              	.LVL32:
 350:Core/Src/main.c ****   {
 799              		.loc 1 350 6 view .LVU266
 800 0028 70B9     		cbnz	r0, .L45
 354:Core/Src/main.c ****   {
 801              		.loc 1 354 3 is_stmt 1 view .LVU267
 354:Core/Src/main.c ****   {
 802              		.loc 1 354 7 is_stmt 0 view .LVU268
 803 002a 0021     		movs	r1, #0
 804 002c 0A48     		ldr	r0, .L49
 805 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 806              	.LVL33:
 354:Core/Src/main.c ****   {
 807              		.loc 1 354 6 view .LVU269
 808 0032 58B9     		cbnz	r0, .L46
 358:Core/Src/main.c ****   {
 809              		.loc 1 358 3 is_stmt 1 view .LVU270
 358:Core/Src/main.c ****   {
 810              		.loc 1 358 7 is_stmt 0 view .LVU271
 811 0034 0021     		movs	r1, #0
 812 0036 0848     		ldr	r0, .L49
 813 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 814              	.LVL34:
 358:Core/Src/main.c ****   {
 815              		.loc 1 358 6 view .LVU272
 816 003c 40B9     		cbnz	r0, .L47
 362:Core/Src/main.c ****   {
 817              		.loc 1 362 3 is_stmt 1 view .LVU273
 362:Core/Src/main.c ****   {
 818              		.loc 1 362 7 is_stmt 0 view .LVU274
 819 003e 0648     		ldr	r0, .L49
 820 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 821              	.LVL35:
 362:Core/Src/main.c ****   {
 822              		.loc 1 362 6 view .LVU275
 823 0044 30B9     		cbnz	r0, .L48
 370:Core/Src/main.c **** 
 824              		.loc 1 370 1 view .LVU276
 825 0046 08BD     		pop	{r3, pc}
 826              	.L45:
 352:Core/Src/main.c ****   }
 827              		.loc 1 352 5 is_stmt 1 view .LVU277
 828 0048 FFF7FEFF 		bl	Error_Handler
 829              	.LVL36:
 830              	.L46:
 356:Core/Src/main.c ****   }
 831              		.loc 1 356 5 view .LVU278
 832 004c FFF7FEFF 		bl	Error_Handler
 833              	.LVL37:
 834              	.L47:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 33


 360:Core/Src/main.c ****   }
 835              		.loc 1 360 5 view .LVU279
 836 0050 FFF7FEFF 		bl	Error_Handler
 837              	.LVL38:
 838              	.L48:
 364:Core/Src/main.c ****   }
 839              		.loc 1 364 5 view .LVU280
 840 0054 FFF7FEFF 		bl	Error_Handler
 841              	.LVL39:
 842              	.L50:
 843              		.align	2
 844              	.L49:
 845 0058 00000000 		.word	.LANCHOR3
 846 005c 004C0040 		.word	1073761280
 847              		.cfi_endproc
 848              	.LFE328:
 850              		.section	.text.MX_TIM3_Init,"ax",%progbits
 851              		.align	1
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	MX_TIM3_Init:
 857              	.LFB329:
 378:Core/Src/main.c **** 
 858              		.loc 1 378 1 view -0
 859              		.cfi_startproc
 860              		@ args = 0, pretend = 0, frame = 56
 861              		@ frame_needed = 0, uses_anonymous_args = 0
 862 0000 00B5     		push	{lr}
 863              		.cfi_def_cfa_offset 4
 864              		.cfi_offset 14, -4
 865 0002 8FB0     		sub	sp, sp, #60
 866              		.cfi_def_cfa_offset 64
 384:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 867              		.loc 1 384 3 view .LVU282
 384:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 868              		.loc 1 384 26 is_stmt 0 view .LVU283
 869 0004 0023     		movs	r3, #0
 870 0006 0A93     		str	r3, [sp, #40]
 871 0008 0B93     		str	r3, [sp, #44]
 872 000a 0C93     		str	r3, [sp, #48]
 873 000c 0D93     		str	r3, [sp, #52]
 385:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 874              		.loc 1 385 3 is_stmt 1 view .LVU284
 385:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 875              		.loc 1 385 27 is_stmt 0 view .LVU285
 876 000e 0793     		str	r3, [sp, #28]
 877 0010 0893     		str	r3, [sp, #32]
 878 0012 0993     		str	r3, [sp, #36]
 386:Core/Src/main.c **** 
 879              		.loc 1 386 3 is_stmt 1 view .LVU286
 386:Core/Src/main.c **** 
 880              		.loc 1 386 22 is_stmt 0 view .LVU287
 881 0014 0093     		str	r3, [sp]
 882 0016 0193     		str	r3, [sp, #4]
 883 0018 0293     		str	r3, [sp, #8]
 884 001a 0393     		str	r3, [sp, #12]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 34


 885 001c 0493     		str	r3, [sp, #16]
 886 001e 0593     		str	r3, [sp, #20]
 887 0020 0693     		str	r3, [sp, #24]
 391:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 888              		.loc 1 391 3 is_stmt 1 view .LVU288
 391:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 889              		.loc 1 391 18 is_stmt 0 view .LVU289
 890 0022 2648     		ldr	r0, .L67
 891 0024 264A     		ldr	r2, .L67+4
 892 0026 0260     		str	r2, [r0]
 392:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 893              		.loc 1 392 3 is_stmt 1 view .LVU290
 392:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 894              		.loc 1 392 24 is_stmt 0 view .LVU291
 895 0028 7722     		movs	r2, #119
 896 002a 4260     		str	r2, [r0, #4]
 393:Core/Src/main.c ****   htim3.Init.Period = 99;
 897              		.loc 1 393 3 is_stmt 1 view .LVU292
 393:Core/Src/main.c ****   htim3.Init.Period = 99;
 898              		.loc 1 393 26 is_stmt 0 view .LVU293
 899 002c 8360     		str	r3, [r0, #8]
 394:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 900              		.loc 1 394 3 is_stmt 1 view .LVU294
 394:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 901              		.loc 1 394 21 is_stmt 0 view .LVU295
 902 002e 6322     		movs	r2, #99
 903 0030 C260     		str	r2, [r0, #12]
 395:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 904              		.loc 1 395 3 is_stmt 1 view .LVU296
 395:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 905              		.loc 1 395 28 is_stmt 0 view .LVU297
 906 0032 0361     		str	r3, [r0, #16]
 396:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 907              		.loc 1 396 3 is_stmt 1 view .LVU298
 396:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 908              		.loc 1 396 32 is_stmt 0 view .LVU299
 909 0034 8361     		str	r3, [r0, #24]
 397:Core/Src/main.c ****   {
 910              		.loc 1 397 3 is_stmt 1 view .LVU300
 397:Core/Src/main.c ****   {
 911              		.loc 1 397 7 is_stmt 0 view .LVU301
 912 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 913              	.LVL40:
 397:Core/Src/main.c ****   {
 914              		.loc 1 397 6 view .LVU302
 915 003a 0028     		cmp	r0, #0
 916 003c 30D1     		bne	.L60
 401:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 917              		.loc 1 401 3 is_stmt 1 view .LVU303
 401:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 918              		.loc 1 401 34 is_stmt 0 view .LVU304
 919 003e 4FF48053 		mov	r3, #4096
 920 0042 0A93     		str	r3, [sp, #40]
 402:Core/Src/main.c ****   {
 921              		.loc 1 402 3 is_stmt 1 view .LVU305
 402:Core/Src/main.c ****   {
 922              		.loc 1 402 7 is_stmt 0 view .LVU306
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 35


 923 0044 0AA9     		add	r1, sp, #40
 924 0046 1D48     		ldr	r0, .L67
 925 0048 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 926              	.LVL41:
 402:Core/Src/main.c ****   {
 927              		.loc 1 402 6 view .LVU307
 928 004c 50BB     		cbnz	r0, .L61
 406:Core/Src/main.c ****   {
 929              		.loc 1 406 3 is_stmt 1 view .LVU308
 406:Core/Src/main.c ****   {
 930              		.loc 1 406 7 is_stmt 0 view .LVU309
 931 004e 1B48     		ldr	r0, .L67
 932 0050 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 933              	.LVL42:
 406:Core/Src/main.c ****   {
 934              		.loc 1 406 6 view .LVU310
 935 0054 40BB     		cbnz	r0, .L62
 410:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 936              		.loc 1 410 3 is_stmt 1 view .LVU311
 410:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 937              		.loc 1 410 37 is_stmt 0 view .LVU312
 938 0056 0023     		movs	r3, #0
 939 0058 0793     		str	r3, [sp, #28]
 411:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 940              		.loc 1 411 3 is_stmt 1 view .LVU313
 411:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 941              		.loc 1 411 33 is_stmt 0 view .LVU314
 942 005a 0993     		str	r3, [sp, #36]
 412:Core/Src/main.c ****   {
 943              		.loc 1 412 3 is_stmt 1 view .LVU315
 412:Core/Src/main.c ****   {
 944              		.loc 1 412 7 is_stmt 0 view .LVU316
 945 005c 07A9     		add	r1, sp, #28
 946 005e 1748     		ldr	r0, .L67
 947 0060 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 948              	.LVL43:
 412:Core/Src/main.c ****   {
 949              		.loc 1 412 6 view .LVU317
 950 0064 10BB     		cbnz	r0, .L63
 416:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 951              		.loc 1 416 3 is_stmt 1 view .LVU318
 416:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 952              		.loc 1 416 20 is_stmt 0 view .LVU319
 953 0066 6023     		movs	r3, #96
 954 0068 0093     		str	r3, [sp]
 417:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 955              		.loc 1 417 3 is_stmt 1 view .LVU320
 417:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 956              		.loc 1 417 19 is_stmt 0 view .LVU321
 957 006a 0022     		movs	r2, #0
 958 006c 0192     		str	r2, [sp, #4]
 418:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 959              		.loc 1 418 3 is_stmt 1 view .LVU322
 418:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 960              		.loc 1 418 24 is_stmt 0 view .LVU323
 961 006e 0292     		str	r2, [sp, #8]
 419:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 36


 962              		.loc 1 419 3 is_stmt 1 view .LVU324
 419:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 963              		.loc 1 419 24 is_stmt 0 view .LVU325
 964 0070 0492     		str	r2, [sp, #16]
 420:Core/Src/main.c ****   {
 965              		.loc 1 420 3 is_stmt 1 view .LVU326
 420:Core/Src/main.c ****   {
 966              		.loc 1 420 7 is_stmt 0 view .LVU327
 967 0072 6946     		mov	r1, sp
 968 0074 1148     		ldr	r0, .L67
 969 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 970              	.LVL44:
 420:Core/Src/main.c ****   {
 971              		.loc 1 420 6 view .LVU328
 972 007a C8B9     		cbnz	r0, .L64
 424:Core/Src/main.c ****   {
 973              		.loc 1 424 3 is_stmt 1 view .LVU329
 424:Core/Src/main.c ****   {
 974              		.loc 1 424 7 is_stmt 0 view .LVU330
 975 007c 0422     		movs	r2, #4
 976 007e 6946     		mov	r1, sp
 977 0080 0E48     		ldr	r0, .L67
 978 0082 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 979              	.LVL45:
 424:Core/Src/main.c ****   {
 980              		.loc 1 424 6 view .LVU331
 981 0086 A8B9     		cbnz	r0, .L65
 428:Core/Src/main.c ****   {
 982              		.loc 1 428 3 is_stmt 1 view .LVU332
 428:Core/Src/main.c ****   {
 983              		.loc 1 428 7 is_stmt 0 view .LVU333
 984 0088 0822     		movs	r2, #8
 985 008a 6946     		mov	r1, sp
 986 008c 0B48     		ldr	r0, .L67
 987 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 988              	.LVL46:
 428:Core/Src/main.c ****   {
 989              		.loc 1 428 6 view .LVU334
 990 0092 88B9     		cbnz	r0, .L66
 435:Core/Src/main.c **** 
 991              		.loc 1 435 3 is_stmt 1 view .LVU335
 992 0094 0948     		ldr	r0, .L67
 993 0096 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 994              	.LVL47:
 437:Core/Src/main.c **** 
 995              		.loc 1 437 1 is_stmt 0 view .LVU336
 996 009a 0FB0     		add	sp, sp, #60
 997              		.cfi_remember_state
 998              		.cfi_def_cfa_offset 4
 999              		@ sp needed
 1000 009c 5DF804FB 		ldr	pc, [sp], #4
 1001              	.L60:
 1002              		.cfi_restore_state
 399:Core/Src/main.c ****   }
 1003              		.loc 1 399 5 is_stmt 1 view .LVU337
 1004 00a0 FFF7FEFF 		bl	Error_Handler
 1005              	.LVL48:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 37


 1006              	.L61:
 404:Core/Src/main.c ****   }
 1007              		.loc 1 404 5 view .LVU338
 1008 00a4 FFF7FEFF 		bl	Error_Handler
 1009              	.LVL49:
 1010              	.L62:
 408:Core/Src/main.c ****   }
 1011              		.loc 1 408 5 view .LVU339
 1012 00a8 FFF7FEFF 		bl	Error_Handler
 1013              	.LVL50:
 1014              	.L63:
 414:Core/Src/main.c ****   }
 1015              		.loc 1 414 5 view .LVU340
 1016 00ac FFF7FEFF 		bl	Error_Handler
 1017              	.LVL51:
 1018              	.L64:
 422:Core/Src/main.c ****   }
 1019              		.loc 1 422 5 view .LVU341
 1020 00b0 FFF7FEFF 		bl	Error_Handler
 1021              	.LVL52:
 1022              	.L65:
 426:Core/Src/main.c ****   }
 1023              		.loc 1 426 5 view .LVU342
 1024 00b4 FFF7FEFF 		bl	Error_Handler
 1025              	.LVL53:
 1026              	.L66:
 430:Core/Src/main.c ****   }
 1027              		.loc 1 430 5 view .LVU343
 1028 00b8 FFF7FEFF 		bl	Error_Handler
 1029              	.LVL54:
 1030              	.L68:
 1031              		.align	2
 1032              	.L67:
 1033 00bc 00000000 		.word	.LANCHOR4
 1034 00c0 00040040 		.word	1073742848
 1035              		.cfi_endproc
 1036              	.LFE329:
 1038              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1039              		.align	1
 1040              		.syntax unified
 1041              		.thumb
 1042              		.thumb_func
 1044              	MX_ADC1_Init:
 1045              	.LFB326:
 192:Core/Src/main.c **** 
 1046              		.loc 1 192 1 view -0
 1047              		.cfi_startproc
 1048              		@ args = 0, pretend = 0, frame = 40
 1049              		@ frame_needed = 0, uses_anonymous_args = 0
 1050 0000 00B5     		push	{lr}
 1051              		.cfi_def_cfa_offset 4
 1052              		.cfi_offset 14, -4
 1053 0002 8BB0     		sub	sp, sp, #44
 1054              		.cfi_def_cfa_offset 48
 198:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1055              		.loc 1 198 3 view .LVU345
 198:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 38


 1056              		.loc 1 198 24 is_stmt 0 view .LVU346
 1057 0004 0023     		movs	r3, #0
 1058 0006 0793     		str	r3, [sp, #28]
 1059 0008 0893     		str	r3, [sp, #32]
 1060 000a 0993     		str	r3, [sp, #36]
 199:Core/Src/main.c **** 
 1061              		.loc 1 199 3 is_stmt 1 view .LVU347
 199:Core/Src/main.c **** 
 1062              		.loc 1 199 26 is_stmt 0 view .LVU348
 1063 000c 0193     		str	r3, [sp, #4]
 1064 000e 0293     		str	r3, [sp, #8]
 1065 0010 0393     		str	r3, [sp, #12]
 1066 0012 0493     		str	r3, [sp, #16]
 1067 0014 0593     		str	r3, [sp, #20]
 1068 0016 0693     		str	r3, [sp, #24]
 207:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1069              		.loc 1 207 3 is_stmt 1 view .LVU349
 207:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1070              		.loc 1 207 18 is_stmt 0 view .LVU350
 1071 0018 2C48     		ldr	r0, .L81
 1072 001a 2D4A     		ldr	r2, .L81+4
 1073 001c 0260     		str	r2, [r0]
 208:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1074              		.loc 1 208 3 is_stmt 1 view .LVU351
 208:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1075              		.loc 1 208 29 is_stmt 0 view .LVU352
 1076 001e 4360     		str	r3, [r0, #4]
 209:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1077              		.loc 1 209 3 is_stmt 1 view .LVU353
 209:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1078              		.loc 1 209 25 is_stmt 0 view .LVU354
 1079 0020 8360     		str	r3, [r0, #8]
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1080              		.loc 1 210 3 is_stmt 1 view .LVU355
 210:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1081              		.loc 1 210 24 is_stmt 0 view .LVU356
 1082 0022 C360     		str	r3, [r0, #12]
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1083              		.loc 1 211 3 is_stmt 1 view .LVU357
 211:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1084              		.loc 1 211 27 is_stmt 0 view .LVU358
 1085 0024 0122     		movs	r2, #1
 1086 0026 0261     		str	r2, [r0, #16]
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1087              		.loc 1 212 3 is_stmt 1 view .LVU359
 212:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1088              		.loc 1 212 27 is_stmt 0 view .LVU360
 1089 0028 0421     		movs	r1, #4
 1090 002a 4161     		str	r1, [r0, #20]
 213:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1091              		.loc 1 213 3 is_stmt 1 view .LVU361
 213:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1092              		.loc 1 213 31 is_stmt 0 view .LVU362
 1093 002c 0376     		strb	r3, [r0, #24]
 214:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1094              		.loc 1 214 3 is_stmt 1 view .LVU363
 214:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 39


 1095              		.loc 1 214 33 is_stmt 0 view .LVU364
 1096 002e 4276     		strb	r2, [r0, #25]
 215:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1097              		.loc 1 215 3 is_stmt 1 view .LVU365
 215:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1098              		.loc 1 215 30 is_stmt 0 view .LVU366
 1099 0030 0321     		movs	r1, #3
 1100 0032 C161     		str	r1, [r0, #28]
 216:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1101              		.loc 1 216 3 is_stmt 1 view .LVU367
 216:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1102              		.loc 1 216 36 is_stmt 0 view .LVU368
 1103 0034 80F82030 		strb	r3, [r0, #32]
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1104              		.loc 1 217 3 is_stmt 1 view .LVU369
 217:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1105              		.loc 1 217 31 is_stmt 0 view .LVU370
 1106 0038 8362     		str	r3, [r0, #40]
 218:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1107              		.loc 1 218 3 is_stmt 1 view .LVU371
 218:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1108              		.loc 1 218 35 is_stmt 0 view .LVU372
 1109 003a C362     		str	r3, [r0, #44]
 219:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1110              		.loc 1 219 3 is_stmt 1 view .LVU373
 219:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1111              		.loc 1 219 36 is_stmt 0 view .LVU374
 1112 003c 80F83020 		strb	r2, [r0, #48]
 220:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1113              		.loc 1 220 3 is_stmt 1 view .LVU375
 220:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1114              		.loc 1 220 22 is_stmt 0 view .LVU376
 1115 0040 4363     		str	r3, [r0, #52]
 221:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1116              		.loc 1 221 3 is_stmt 1 view .LVU377
 221:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1117              		.loc 1 221 31 is_stmt 0 view .LVU378
 1118 0042 80F83820 		strb	r2, [r0, #56]
 222:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1119              		.loc 1 222 3 is_stmt 1 view .LVU379
 222:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1120              		.loc 1 222 33 is_stmt 0 view .LVU380
 1121 0046 0C21     		movs	r1, #12
 1122 0048 C163     		str	r1, [r0, #60]
 223:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1123              		.loc 1 223 3 is_stmt 1 view .LVU381
 223:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1124              		.loc 1 223 41 is_stmt 0 view .LVU382
 1125 004a 0364     		str	r3, [r0, #64]
 224:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1126              		.loc 1 224 3 is_stmt 1 view .LVU383
 224:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1127              		.loc 1 224 41 is_stmt 0 view .LVU384
 1128 004c 4364     		str	r3, [r0, #68]
 225:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1129              		.loc 1 225 3 is_stmt 1 view .LVU385
 225:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 40


 1130              		.loc 1 225 49 is_stmt 0 view .LVU386
 1131 004e 8264     		str	r2, [r0, #72]
 226:Core/Src/main.c ****   {
 1132              		.loc 1 226 3 is_stmt 1 view .LVU387
 226:Core/Src/main.c ****   {
 1133              		.loc 1 226 7 is_stmt 0 view .LVU388
 1134 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1135              	.LVL55:
 226:Core/Src/main.c ****   {
 1136              		.loc 1 226 6 view .LVU389
 1137 0054 0028     		cmp	r0, #0
 1138 0056 2ED1     		bne	.L76
 233:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1139              		.loc 1 233 3 is_stmt 1 view .LVU390
 233:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1140              		.loc 1 233 18 is_stmt 0 view .LVU391
 1141 0058 0023     		movs	r3, #0
 1142 005a 0793     		str	r3, [sp, #28]
 234:Core/Src/main.c ****   {
 1143              		.loc 1 234 3 is_stmt 1 view .LVU392
 234:Core/Src/main.c ****   {
 1144              		.loc 1 234 7 is_stmt 0 view .LVU393
 1145 005c 07A9     		add	r1, sp, #28
 1146 005e 1B48     		ldr	r0, .L81
 1147 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1148              	.LVL56:
 234:Core/Src/main.c ****   {
 1149              		.loc 1 234 6 view .LVU394
 1150 0064 48BB     		cbnz	r0, .L77
 241:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1151              		.loc 1 241 3 is_stmt 1 view .LVU395
 241:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1152              		.loc 1 241 19 is_stmt 0 view .LVU396
 1153 0066 1B4B     		ldr	r3, .L81+8
 1154 0068 0193     		str	r3, [sp, #4]
 242:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 1155              		.loc 1 242 3 is_stmt 1 view .LVU397
 242:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 1156              		.loc 1 242 16 is_stmt 0 view .LVU398
 1157 006a 0623     		movs	r3, #6
 1158 006c 0293     		str	r3, [sp, #8]
 243:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1159              		.loc 1 243 3 is_stmt 1 view .LVU399
 243:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1160              		.loc 1 243 24 is_stmt 0 view .LVU400
 1161 006e 0023     		movs	r3, #0
 1162 0070 0393     		str	r3, [sp, #12]
 244:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1163              		.loc 1 244 3 is_stmt 1 view .LVU401
 244:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1164              		.loc 1 244 22 is_stmt 0 view .LVU402
 1165 0072 7F22     		movs	r2, #127
 1166 0074 0492     		str	r2, [sp, #16]
 245:Core/Src/main.c ****   sConfig.Offset = 0;
 1167              		.loc 1 245 3 is_stmt 1 view .LVU403
 245:Core/Src/main.c ****   sConfig.Offset = 0;
 1168              		.loc 1 245 24 is_stmt 0 view .LVU404
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 41


 1169 0076 0422     		movs	r2, #4
 1170 0078 0592     		str	r2, [sp, #20]
 246:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1171              		.loc 1 246 3 is_stmt 1 view .LVU405
 246:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1172              		.loc 1 246 18 is_stmt 0 view .LVU406
 1173 007a 0693     		str	r3, [sp, #24]
 247:Core/Src/main.c ****   {
 1174              		.loc 1 247 3 is_stmt 1 view .LVU407
 247:Core/Src/main.c ****   {
 1175              		.loc 1 247 7 is_stmt 0 view .LVU408
 1176 007c 0DEB0201 		add	r1, sp, r2
 1177 0080 1248     		ldr	r0, .L81
 1178 0082 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1179              	.LVL57:
 247:Core/Src/main.c ****   {
 1180              		.loc 1 247 6 view .LVU409
 1181 0086 D0B9     		cbnz	r0, .L78
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1182              		.loc 1 254 3 is_stmt 1 view .LVU410
 254:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1183              		.loc 1 254 19 is_stmt 0 view .LVU411
 1184 0088 134B     		ldr	r3, .L81+12
 1185 008a 0193     		str	r3, [sp, #4]
 255:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1186              		.loc 1 255 3 is_stmt 1 view .LVU412
 255:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1187              		.loc 1 255 16 is_stmt 0 view .LVU413
 1188 008c 0C23     		movs	r3, #12
 1189 008e 0293     		str	r3, [sp, #8]
 256:Core/Src/main.c ****   {
 1190              		.loc 1 256 3 is_stmt 1 view .LVU414
 256:Core/Src/main.c ****   {
 1191              		.loc 1 256 7 is_stmt 0 view .LVU415
 1192 0090 01A9     		add	r1, sp, #4
 1193 0092 0E48     		ldr	r0, .L81
 1194 0094 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1195              	.LVL58:
 256:Core/Src/main.c ****   {
 1196              		.loc 1 256 6 view .LVU416
 1197 0098 98B9     		cbnz	r0, .L79
 263:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1198              		.loc 1 263 3 is_stmt 1 view .LVU417
 263:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1199              		.loc 1 263 19 is_stmt 0 view .LVU418
 1200 009a 104B     		ldr	r3, .L81+16
 1201 009c 0193     		str	r3, [sp, #4]
 264:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1202              		.loc 1 264 3 is_stmt 1 view .LVU419
 264:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1203              		.loc 1 264 16 is_stmt 0 view .LVU420
 1204 009e 1223     		movs	r3, #18
 1205 00a0 0293     		str	r3, [sp, #8]
 265:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1206              		.loc 1 265 3 is_stmt 1 view .LVU421
 265:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1207              		.loc 1 265 24 is_stmt 0 view .LVU422
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 42


 1208 00a2 0623     		movs	r3, #6
 1209 00a4 0393     		str	r3, [sp, #12]
 266:Core/Src/main.c ****   {
 1210              		.loc 1 266 3 is_stmt 1 view .LVU423
 266:Core/Src/main.c ****   {
 1211              		.loc 1 266 7 is_stmt 0 view .LVU424
 1212 00a6 01A9     		add	r1, sp, #4
 1213 00a8 0848     		ldr	r0, .L81
 1214 00aa FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1215              	.LVL59:
 266:Core/Src/main.c ****   {
 1216              		.loc 1 266 6 view .LVU425
 1217 00ae 50B9     		cbnz	r0, .L80
 274:Core/Src/main.c **** 
 1218              		.loc 1 274 1 view .LVU426
 1219 00b0 0BB0     		add	sp, sp, #44
 1220              		.cfi_remember_state
 1221              		.cfi_def_cfa_offset 4
 1222              		@ sp needed
 1223 00b2 5DF804FB 		ldr	pc, [sp], #4
 1224              	.L76:
 1225              		.cfi_restore_state
 228:Core/Src/main.c ****   }
 1226              		.loc 1 228 5 is_stmt 1 view .LVU427
 1227 00b6 FFF7FEFF 		bl	Error_Handler
 1228              	.LVL60:
 1229              	.L77:
 236:Core/Src/main.c ****   }
 1230              		.loc 1 236 5 view .LVU428
 1231 00ba FFF7FEFF 		bl	Error_Handler
 1232              	.LVL61:
 1233              	.L78:
 249:Core/Src/main.c ****   }
 1234              		.loc 1 249 5 view .LVU429
 1235 00be FFF7FEFF 		bl	Error_Handler
 1236              	.LVL62:
 1237              	.L79:
 258:Core/Src/main.c ****   }
 1238              		.loc 1 258 5 view .LVU430
 1239 00c2 FFF7FEFF 		bl	Error_Handler
 1240              	.LVL63:
 1241              	.L80:
 268:Core/Src/main.c ****   }
 1242              		.loc 1 268 5 view .LVU431
 1243 00c6 FFF7FEFF 		bl	Error_Handler
 1244              	.LVL64:
 1245              	.L82:
 1246 00ca 00BF     		.align	2
 1247              	.L81:
 1248 00cc 00000000 		.word	.LANCHOR5
 1249 00d0 00000450 		.word	1342439424
 1250 00d4 02003004 		.word	70254594
 1251 00d8 04006008 		.word	140509188
 1252 00dc 000052C7 		.word	-950927360
 1253              		.cfi_endproc
 1254              	.LFE326:
 1256              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 43


 1257              		.align	1
 1258              		.global	SystemClock_Config
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	SystemClock_Config:
 1264              	.LFB325:
 140:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1265              		.loc 1 140 1 view -0
 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 96
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269 0000 00B5     		push	{lr}
 1270              		.cfi_def_cfa_offset 4
 1271              		.cfi_offset 14, -4
 1272 0002 99B0     		sub	sp, sp, #100
 1273              		.cfi_def_cfa_offset 104
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1274              		.loc 1 141 3 view .LVU433
 141:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1275              		.loc 1 141 22 is_stmt 0 view .LVU434
 1276 0004 4822     		movs	r2, #72
 1277 0006 0021     		movs	r1, #0
 1278 0008 06A8     		add	r0, sp, #24
 1279 000a FFF7FEFF 		bl	memset
 1280              	.LVL65:
 142:Core/Src/main.c **** 
 1281              		.loc 1 142 3 is_stmt 1 view .LVU435
 142:Core/Src/main.c **** 
 1282              		.loc 1 142 22 is_stmt 0 view .LVU436
 1283 000e 0020     		movs	r0, #0
 1284 0010 0190     		str	r0, [sp, #4]
 1285 0012 0290     		str	r0, [sp, #8]
 1286 0014 0390     		str	r0, [sp, #12]
 1287 0016 0490     		str	r0, [sp, #16]
 1288 0018 0590     		str	r0, [sp, #20]
 146:Core/Src/main.c ****   {
 1289              		.loc 1 146 3 is_stmt 1 view .LVU437
 146:Core/Src/main.c ****   {
 1290              		.loc 1 146 7 is_stmt 0 view .LVU438
 1291 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1292              	.LVL66:
 146:Core/Src/main.c ****   {
 1293              		.loc 1 146 6 view .LVU439
 1294 001e 28BB     		cbnz	r0, .L88
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1295              		.loc 1 154 3 is_stmt 1 view .LVU440
 154:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1296              		.loc 1 154 36 is_stmt 0 view .LVU441
 1297 0020 3023     		movs	r3, #48
 1298 0022 0693     		str	r3, [sp, #24]
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1299              		.loc 1 155 3 is_stmt 1 view .LVU442
 155:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1300              		.loc 1 155 32 is_stmt 0 view .LVU443
 1301 0024 0122     		movs	r2, #1
 1302 0026 1092     		str	r2, [sp, #64]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 44


 156:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1303              		.loc 1 156 3 is_stmt 1 view .LVU444
 156:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1304              		.loc 1 156 30 is_stmt 0 view .LVU445
 1305 0028 0D92     		str	r2, [sp, #52]
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1306              		.loc 1 157 3 is_stmt 1 view .LVU446
 157:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1307              		.loc 1 157 41 is_stmt 0 view .LVU447
 1308 002a 0023     		movs	r3, #0
 1309 002c 0E93     		str	r3, [sp, #56]
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1310              		.loc 1 158 3 is_stmt 1 view .LVU448
 158:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1311              		.loc 1 158 35 is_stmt 0 view .LVU449
 1312 002e 6023     		movs	r3, #96
 1313 0030 0F93     		str	r3, [sp, #60]
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1314              		.loc 1 159 3 is_stmt 1 view .LVU450
 159:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1315              		.loc 1 159 34 is_stmt 0 view .LVU451
 1316 0032 0223     		movs	r3, #2
 1317 0034 1193     		str	r3, [sp, #68]
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1318              		.loc 1 160 3 is_stmt 1 view .LVU452
 160:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1319              		.loc 1 160 35 is_stmt 0 view .LVU453
 1320 0036 1292     		str	r2, [sp, #72]
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1321              		.loc 1 161 3 is_stmt 1 view .LVU454
 161:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1322              		.loc 1 161 30 is_stmt 0 view .LVU455
 1323 0038 1392     		str	r2, [sp, #76]
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1324              		.loc 1 162 3 is_stmt 1 view .LVU456
 162:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1325              		.loc 1 162 30 is_stmt 0 view .LVU457
 1326 003a 3C22     		movs	r2, #60
 1327 003c 1492     		str	r2, [sp, #80]
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1328              		.loc 1 163 3 is_stmt 1 view .LVU458
 163:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1329              		.loc 1 163 30 is_stmt 0 view .LVU459
 1330 003e 1593     		str	r3, [sp, #84]
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1331              		.loc 1 164 3 is_stmt 1 view .LVU460
 164:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1332              		.loc 1 164 30 is_stmt 0 view .LVU461
 1333 0040 1693     		str	r3, [sp, #88]
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1334              		.loc 1 165 3 is_stmt 1 view .LVU462
 165:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1335              		.loc 1 165 30 is_stmt 0 view .LVU463
 1336 0042 1793     		str	r3, [sp, #92]
 166:Core/Src/main.c ****   {
 1337              		.loc 1 166 3 is_stmt 1 view .LVU464
 166:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 45


 1338              		.loc 1 166 7 is_stmt 0 view .LVU465
 1339 0044 06A8     		add	r0, sp, #24
 1340 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1341              	.LVL67:
 166:Core/Src/main.c ****   {
 1342              		.loc 1 166 6 view .LVU466
 1343 004a 88B9     		cbnz	r0, .L89
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1344              		.loc 1 173 3 is_stmt 1 view .LVU467
 173:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1345              		.loc 1 173 31 is_stmt 0 view .LVU468
 1346 004c 0F23     		movs	r3, #15
 1347 004e 0193     		str	r3, [sp, #4]
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1348              		.loc 1 175 3 is_stmt 1 view .LVU469
 175:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1349              		.loc 1 175 34 is_stmt 0 view .LVU470
 1350 0050 0323     		movs	r3, #3
 1351 0052 0293     		str	r3, [sp, #8]
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1352              		.loc 1 176 3 is_stmt 1 view .LVU471
 176:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1353              		.loc 1 176 35 is_stmt 0 view .LVU472
 1354 0054 0023     		movs	r3, #0
 1355 0056 0393     		str	r3, [sp, #12]
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1356              		.loc 1 177 3 is_stmt 1 view .LVU473
 177:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1357              		.loc 1 177 36 is_stmt 0 view .LVU474
 1358 0058 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c **** 
 1359              		.loc 1 178 3 is_stmt 1 view .LVU475
 178:Core/Src/main.c **** 
 1360              		.loc 1 178 36 is_stmt 0 view .LVU476
 1361 005a 0593     		str	r3, [sp, #20]
 180:Core/Src/main.c ****   {
 1362              		.loc 1 180 3 is_stmt 1 view .LVU477
 180:Core/Src/main.c ****   {
 1363              		.loc 1 180 7 is_stmt 0 view .LVU478
 1364 005c 0521     		movs	r1, #5
 1365 005e 01A8     		add	r0, sp, #4
 1366 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1367              	.LVL68:
 180:Core/Src/main.c ****   {
 1368              		.loc 1 180 6 view .LVU479
 1369 0064 30B9     		cbnz	r0, .L90
 184:Core/Src/main.c **** 
 1370              		.loc 1 184 1 view .LVU480
 1371 0066 19B0     		add	sp, sp, #100
 1372              		.cfi_remember_state
 1373              		.cfi_def_cfa_offset 4
 1374              		@ sp needed
 1375 0068 5DF804FB 		ldr	pc, [sp], #4
 1376              	.L88:
 1377              		.cfi_restore_state
 148:Core/Src/main.c ****   }
 1378              		.loc 1 148 5 is_stmt 1 view .LVU481
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 46


 1379 006c FFF7FEFF 		bl	Error_Handler
 1380              	.LVL69:
 1381              	.L89:
 168:Core/Src/main.c ****   }
 1382              		.loc 1 168 5 view .LVU482
 1383 0070 FFF7FEFF 		bl	Error_Handler
 1384              	.LVL70:
 1385              	.L90:
 182:Core/Src/main.c ****   }
 1386              		.loc 1 182 5 view .LVU483
 1387 0074 FFF7FEFF 		bl	Error_Handler
 1388              	.LVL71:
 1389              		.cfi_endproc
 1390              	.LFE325:
 1392              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1393              		.align	2
 1394              	.LC0:
 1395 0000 74656D70 		.ascii	"temp: %f\015\012\000"
 1395      3A202566 
 1395      0D0A00
 1396              		.section	.text.main,"ax",%progbits
 1397              		.align	1
 1398              		.global	main
 1399              		.syntax unified
 1400              		.thumb
 1401              		.thumb_func
 1403              	main:
 1404              	.LFB324:
  83:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1405              		.loc 1 83 1 view -0
 1406              		.cfi_startproc
 1407              		@ Volatile: function does not return.
 1408              		@ args = 0, pretend = 0, frame = 40
 1409              		@ frame_needed = 0, uses_anonymous_args = 0
 1410 0000 00B5     		push	{lr}
 1411              		.cfi_def_cfa_offset 4
 1412              		.cfi_offset 14, -4
 1413 0002 8BB0     		sub	sp, sp, #44
 1414              		.cfi_def_cfa_offset 48
  91:Core/Src/main.c **** 
 1415              		.loc 1 91 3 view .LVU485
 1416 0004 FFF7FEFF 		bl	HAL_Init
 1417              	.LVL72:
  98:Core/Src/main.c **** 
 1418              		.loc 1 98 3 view .LVU486
 1419 0008 FFF7FEFF 		bl	SystemClock_Config
 1420              	.LVL73:
 105:Core/Src/main.c ****   MX_DMA_Init();
 1421              		.loc 1 105 3 view .LVU487
 1422 000c FFF7FEFF 		bl	MX_GPIO_Init
 1423              	.LVL74:
 106:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1424              		.loc 1 106 3 view .LVU488
 1425 0010 FFF7FEFF 		bl	MX_DMA_Init
 1426              	.LVL75:
 107:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1427              		.loc 1 107 3 view .LVU489
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 47


 1428 0014 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1429              	.LVL76:
 108:Core/Src/main.c ****   MX_TIM4_Init();
 1430              		.loc 1 108 3 view .LVU490
 1431 0018 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1432              	.LVL77:
 109:Core/Src/main.c ****   MX_UART4_Init();
 1433              		.loc 1 109 3 view .LVU491
 1434 001c FFF7FEFF 		bl	MX_TIM4_Init
 1435              	.LVL78:
 110:Core/Src/main.c ****   MX_TIM3_Init();
 1436              		.loc 1 110 3 view .LVU492
 1437 0020 FFF7FEFF 		bl	MX_UART4_Init
 1438              	.LVL79:
 111:Core/Src/main.c ****   MX_ADC1_Init();
 1439              		.loc 1 111 3 view .LVU493
 1440 0024 FFF7FEFF 		bl	MX_TIM3_Init
 1441              	.LVL80:
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1442              		.loc 1 112 3 view .LVU494
 1443 0028 FFF7FEFF 		bl	MX_ADC1_Init
 1444              	.LVL81:
 114:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1445              		.loc 1 114 3 view .LVU495
 1446 002c 154C     		ldr	r4, .L94
 1447 002e 0021     		movs	r1, #0
 1448 0030 2046     		mov	r0, r4
 1449 0032 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1450              	.LVL82:
 115:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1451              		.loc 1 115 3 view .LVU496
 1452 0036 0421     		movs	r1, #4
 1453 0038 2046     		mov	r0, r4
 1454 003a FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1455              	.LVL83:
 116:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1456              		.loc 1 116 3 view .LVU497
 1457 003e 0821     		movs	r1, #8
 1458 0040 2046     		mov	r0, r4
 1459 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1460              	.LVL84:
 117:Core/Src/main.c ****   /* USER CODE END 2 */
 1461              		.loc 1 117 3 view .LVU498
 1462 0046 0322     		movs	r2, #3
 1463 0048 0F49     		ldr	r1, .L94+4
 1464 004a 1048     		ldr	r0, .L94+8
 1465 004c FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1466              	.LVL85:
 1467              	.L92:
 122:Core/Src/main.c ****   {
 1468              		.loc 1 122 3 discriminator 1 view .LVU499
 1469              	.LBB15:
 124:Core/Src/main.c ****     sprintf(buffer, "temp: %f\r\n", (GetTemperature(ADC_STM_TEMP, value[2])));
 1470              		.loc 1 124 5 discriminator 1 view .LVU500
 125:Core/Src/main.c ****     HAL_UART_Transmit(&hlpuart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 1471              		.loc 1 125 5 discriminator 1 view .LVU501
 1472 0050 0D4B     		ldr	r3, .L94+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 48


 1473 0052 1989     		ldrh	r1, [r3, #8]
 1474 0054 0220     		movs	r0, #2
 1475 0056 FFF7FEFF 		bl	GetTemperature
 1476              	.LVL86:
 1477 005a 53EC102B 		vmov	r2, r3, d0
 1478 005e 0C49     		ldr	r1, .L94+12
 1479 0060 6846     		mov	r0, sp
 1480 0062 FFF7FEFF 		bl	sprintf
 1481              	.LVL87:
 126:Core/Src/main.c ****     HAL_Delay(200);
 1482              		.loc 1 126 5 discriminator 1 view .LVU502
 126:Core/Src/main.c ****     HAL_Delay(200);
 1483              		.loc 1 126 52 is_stmt 0 discriminator 1 view .LVU503
 1484 0066 6846     		mov	r0, sp
 1485 0068 FFF7FEFF 		bl	strlen
 1486              	.LVL88:
 126:Core/Src/main.c ****     HAL_Delay(200);
 1487              		.loc 1 126 5 discriminator 1 view .LVU504
 1488 006c 4FF0FF33 		mov	r3, #-1
 1489 0070 82B2     		uxth	r2, r0
 1490 0072 6946     		mov	r1, sp
 1491 0074 0748     		ldr	r0, .L94+16
 1492 0076 FFF7FEFF 		bl	HAL_UART_Transmit
 1493              	.LVL89:
 127:Core/Src/main.c ****     /* USER CODE END WHILE */
 1494              		.loc 1 127 5 is_stmt 1 discriminator 1 view .LVU505
 1495 007a C820     		movs	r0, #200
 1496 007c FFF7FEFF 		bl	HAL_Delay
 1497              	.LVL90:
 1498              	.LBE15:
 122:Core/Src/main.c ****   {
 1499              		.loc 1 122 9 discriminator 1 view .LVU506
 1500 0080 E6E7     		b	.L92
 1501              	.L95:
 1502 0082 00BF     		.align	2
 1503              	.L94:
 1504 0084 00000000 		.word	.LANCHOR4
 1505 0088 00000000 		.word	.LANCHOR6
 1506 008c 00000000 		.word	.LANCHOR5
 1507 0090 00000000 		.word	.LC0
 1508 0094 00000000 		.word	.LANCHOR0
 1509              		.cfi_endproc
 1510              	.LFE324:
 1512              		.global	value
 1513              		.global	hpcd_USB_OTG_FS
 1514              		.global	htim4
 1515              		.global	htim3
 1516              		.global	huart4
 1517              		.global	hlpuart1
 1518              		.global	hdma_adc1
 1519              		.global	hadc1
 1520              		.section	.bss.hadc1,"aw",%nobits
 1521              		.align	2
 1522              		.set	.LANCHOR5,. + 0
 1525              	hadc1:
 1526 0000 00000000 		.space	104
 1526      00000000 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 49


 1526      00000000 
 1526      00000000 
 1526      00000000 
 1527              		.section	.bss.hdma_adc1,"aw",%nobits
 1528              		.align	2
 1531              	hdma_adc1:
 1532 0000 00000000 		.space	96
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1532      00000000 
 1533              		.section	.bss.hlpuart1,"aw",%nobits
 1534              		.align	2
 1535              		.set	.LANCHOR0,. + 0
 1538              	hlpuart1:
 1539 0000 00000000 		.space	144
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1539      00000000 
 1540              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1541              		.align	2
 1542              		.set	.LANCHOR1,. + 0
 1545              	hpcd_USB_OTG_FS:
 1546 0000 00000000 		.space	1292
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1546      00000000 
 1547              		.section	.bss.htim3,"aw",%nobits
 1548              		.align	2
 1549              		.set	.LANCHOR4,. + 0
 1552              	htim3:
 1553 0000 00000000 		.space	76
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1553      00000000 
 1554              		.section	.bss.htim4,"aw",%nobits
 1555              		.align	2
 1556              		.set	.LANCHOR2,. + 0
 1559              	htim4:
 1560 0000 00000000 		.space	76
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1560      00000000 
 1561              		.section	.bss.huart4,"aw",%nobits
 1562              		.align	2
 1563              		.set	.LANCHOR3,. + 0
 1566              	huart4:
 1567 0000 00000000 		.space	144
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1567      00000000 
 1568              		.section	.bss.value,"aw",%nobits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 50


 1569              		.align	2
 1570              		.set	.LANCHOR6,. + 0
 1573              	value:
 1574 0000 00000000 		.space	12
 1574      00000000 
 1574      00000000 
 1575              		.text
 1576              	.Letext0:
 1577              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1578              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1579              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1580              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1581              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1582              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1583              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1584              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1585              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1586              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1587              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1588              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1589              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1590              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1591              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1592              		.file 18 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1593              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1594              		.file 20 "Core/Inc/main.h"
 1595              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1596              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1597              		.file 23 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1598              		.file 24 "Core/Inc/Functions.h"
 1599              		.file 25 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 51


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:411    .text.MX_DMA_Init:0000000000000040 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:416    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:422    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:454    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:459    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:557    .text.MX_LPUART1_UART_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:563    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:568    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:626    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:631    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:636    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:736    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:742    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:747    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:845    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:851    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:856    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1033   .text.MX_TIM3_Init:00000000000000bc $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1039   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1044   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1248   .text.MX_ADC1_Init:00000000000000cc $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1257   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1263   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1393   .rodata.main.str1.4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1397   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1403   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1504   .text.main:0000000000000084 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1573   .bss.value:0000000000000000 value
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1545   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1559   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1552   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1566   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1538   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1531   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1525   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1521   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1528   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1534   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1541   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1548   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1555   .bss.htim4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1562   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s:1569   .bss.value:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccfSp0BH.s 			page 52


HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
GetTemperature
sprintf
strlen
HAL_UART_Transmit
HAL_Delay
