Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_death_checker_fb_behav xil_defaultlib.tb_death_checker_fb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:66]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dina' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:68]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'douta' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:69]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dinb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:73]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'doutb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:74]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:79]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dina' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:81]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'douta' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:82]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:84]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dinb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:86]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'doutb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:87]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:92]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dina' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:94]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'douta' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:95]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:97]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dinb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'doutb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'wea' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:105]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dina' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:107]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'douta' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'web' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:110]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'dinb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:112]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'doutb' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:127]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:128]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:129]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:130]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:131]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:132]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:133]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'index' [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:134]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:64]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:77]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:90]
WARNING: [VRFC 10-5021] port 'enb' is not connected on this instance [C:/Users/Warre/fireboy_watergirl_final_project/fireboy_watergirl_final_project.srcs/sources_1/new/death_checker_fb.sv:103]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="spa...
Compiling module xil_defaultlib.fireboy_death_map_rom
Compiling module xil_defaultlib.fireboy_death_map_palette
Compiling module xil_defaultlib.death_checker_fb
Compiling module xil_defaultlib.tb_death_checker_fb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_death_checker_fb_behav
