#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jan 13 22:21:55 2016
# Process ID: 6996
# Current directory: D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8036 D:\Developers_KIT\Zynq702\xilinx-zynq-zc702-linuxapplication\vivado\project_1.xpr
# Log file: D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/vivado.log
# Journal file: D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Developers_KIT/Zynq702/workspace' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.upgrade_log', nor could it be found using path 'D:/Developers_KIT/Zynq702/workspace/project_1.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.upgrade_log', nor could it be found using path 'D:/Developers_KIT/Zynq702/workspace/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.upgrade_log'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/system_sys_concat_intc_0.upgrade_log', nor could it be found using path 'D:/Developers_KIT/Zynq702/workspace/project_1.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/system_sys_concat_intc_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPStaticSourceDir: Directory not found as 'D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/Hdmi_adi/project_1.ip_user_files/ipstatic'; using path 'D:/Developers_KIT/Zynq702/Hdmi_adi/project_1.ip_user_files/ipstatic' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 892.648 ; gain = 249.531
set_property  ip_repo_paths  {d:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/tft/axi_tft_v2_1} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/tft/axi_tft_v2_1'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_tft:2.1'. The one found in IP location 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library/axi_tft_v2_1' will take precedence over the same IP in location d:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/tft/axi_tft_v2_1
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: d:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library/axi_tft_v2_1/component.xml. It will be created.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/tft/axi_tft_v2_1'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/tft/axi_tft_v2_1'.
open_bd_design {D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- analog.com:user:axi_clkgen:1.0 - axi_hdmi_clkgen
Adding component instance block -- analog.com:user:axi_hdmi_tx:1.0 - axi_hdmi_core
Adding component instance block -- analog.com:user:axi_spdif_tx:1.0 - axi_spdif_tx_core
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - vcc
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_hdmi_dma
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_main
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - sys_audio_clkgen
Adding component instance block -- xilinx.com:ip:axi_tft:2.1 - axi_tft_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 995.188 ; gain = 95.008
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:axi_tft:2.1 [get_ips  system_axi_tft_0_2]
Upgrading 'D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_axi_tft_0_2 from AXI TFT Controller 2.1 to AXI TFT Controller 2.1
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_axi_tft_0_2/system_axi_tft_0_2.upgrade_log'.
Wrote  : <D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd> 
report_ip_status -name ip_status 
startgroup
endgroup
reset_target all [get_files  D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd]
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
Verilog Output written to : D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_ps7_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_sys_ps7_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_sys_ps7_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_ps7_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ps7 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_iic_main_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_iic_main_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_main .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_concat_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_concat_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_concat_intc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_concat_intc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_rstgen_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_sys_rstgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_rstgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_core .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_hdmi_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_hdmi_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_hdmi_dma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_hdmi_dma_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_dma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_sys_audio_clkgen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_sys_audio_clkgen_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_audio_clkgen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_spdif_tx_core_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spdif_tx_core .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_i2s_adi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_i2s_adi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_i2s_adi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_i2s_adi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_vcc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_vcc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_vcc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_vcc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vcc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_tft_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_tft_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_tft_0_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_tft_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_tft_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hdmi_interconnect/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_tft/s00_couplers/auto_pc .
Exporting to file D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 1192.516 ; gain = 140.527
export_ip_user_files -of_objects [get_files D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/system.bd] -directory D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.ip_user_files/sim_scripts -force -quiet
remove_files D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_rstgen_0/system_sys_rstgen_0.upgrade_log
remove_files D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_ps7_0/system_sys_ps7_0.upgrade_log
remove_files D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.srcs/sources_1/bd/system/ip/system_sys_concat_intc_0/system_sys_concat_intc_0.upgrade_log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jan 13 22:29:58 2016] Launched synth_1...
Run output will be captured here: D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.runs/synth_1/runme.log
[Wed Jan 13 22:29:58 2016] Launched impl_1...
Run output will be captured here: D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.runs/impl_1/runme.log
file copy -force D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.runs/impl_1/system_top.sysdef D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk/system_top.hdf

file copy -force D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.runs/impl_1/system_top.bit D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk/system_top.bit
launch_sdk -workspace D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk -hwspec D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk -hwspec D:/Developers_KIT/Zynq702/xilinx-zynq-zc702-linuxapplication/vivado/project_1.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 23:08:05 2016...
