head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.38
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.36
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.34
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.32
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.30
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.28
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.26
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.24
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.22
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.20
	binutils-2_19-branchpoint:1.1
	binutils-2_18:1.1
	binutils-2_18-branch:1.1.0.18
	binutils-2_18-branchpoint:1.1
	binutils-csl-coldfire-4_1-32:1.1
	binutils-csl-sourcerygxx-4_1-32:1.1
	binutils-csl-innovasic-fido-3_4_4-33:1.1
	binutils-csl-sourcerygxx-3_4_4-32:1.1
	binutils-csl-coldfire-4_1-30:1.1
	binutils-csl-sourcerygxx-4_1-30:1.1
	binutils-csl-coldfire-4_1-28:1.1
	binutils-csl-sourcerygxx-4_1-29:1.1
	binutils-csl-sourcerygxx-4_1-28:1.1
	binutils-csl-arm-2006q3-27:1.1
	binutils-csl-sourcerygxx-4_1-27:1.1
	binutils-csl-arm-2006q3-26:1.1
	binutils-csl-sourcerygxx-4_1-26:1.1
	binutils-csl-sourcerygxx-4_1-25:1.1
	binutils-csl-sourcerygxx-4_1-24:1.1
	binutils-csl-sourcerygxx-4_1-23:1.1
	binutils-csl-sourcerygxx-4_1-21:1.1
	binutils-csl-arm-2006q3-21:1.1
	binutils-csl-sourcerygxx-4_1-22:1.1
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.1
	binutils-csl-sourcerygxx-4_1-20:1.1
	binutils-csl-arm-2006q3-19:1.1
	binutils-csl-sourcerygxx-4_1-19:1.1
	binutils-csl-sourcerygxx-4_1-18:1.1
	binutils-csl-renesas-4_1-9:1.1
	binutils-csl-sourcerygxx-3_4_4-25:1.1
	binutils-csl-renesas-4_1-8:1.1
	binutils-csl-renesas-4_1-7:1.1
	binutils-csl-renesas-4_1-6:1.1
	binutils-csl-sourcerygxx-4_1-17:1.1
	binutils-csl-sourcerygxx-4_1-14:1.1
	binutils-csl-sourcerygxx-4_1-15:1.1
	binutils-csl-sourcerygxx-4_1-13:1.1
	binutils-2_17:1.1
	binutils-csl-sourcerygxx-4_1-12:1.1
	binutils-csl-sourcerygxx-3_4_4-21:1.1
	binutils-csl-wrs-linux-3_4_4-24:1.1
	binutils-csl-wrs-linux-3_4_4-23:1.1
	binutils-csl-sourcerygxx-4_1-9:1.1
	binutils-csl-sourcerygxx-4_1-8:1.1
	binutils-csl-sourcerygxx-4_1-7:1.1
	binutils-csl-arm-2006q1-6:1.1
	binutils-csl-sourcerygxx-4_1-6:1.1
	binutils-csl-wrs-linux-3_4_4-22:1.1
	binutils-csl-coldfire-4_1-11:1.1
	binutils-csl-sourcerygxx-3_4_4-19:1.1
	binutils-csl-coldfire-4_1-10:1.1
	binutils-csl-sourcerygxx-4_1-5:1.1
	binutils-csl-sourcerygxx-4_1-4:1.1
	binutils-csl-wrs-linux-3_4_4-21:1.1
	binutils-csl-morpho-4_1-4:1.1
	binutils-csl-sourcerygxx-3_4_4-17:1.1
	binutils-csl-wrs-linux-3_4_4-20:1.1
	binutils-2_17-branch:1.1.0.16
	binutils-2_17-branchpoint:1.1
	binutils-csl-2_17-branch:1.1.0.14
	binutils-csl-2_17-branchpoint:1.1
	binutils-csl-gxxpro-3_4-branch:1.1.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.1
	binutils-2_16_1:1.1
	binutils-csl-arm-2005q1b:1.1
	binutils-2_16:1.1
	binutils-csl-arm-2005q1a:1.1
	binutils-csl-arm-2005q1-branch:1.1.0.10
	binutils-csl-arm-2005q1-branchpoint:1.1
	binutils-2_16-branch:1.1.0.8
	binutils-2_16-branchpoint:1.1
	csl-arm-2004-q3d:1.1
	csl-arm-2004-q3:1.1
	binutils-2_15:1.1
	binutils-2_15-branchpoint:1.1
	csl-arm-2004-q1a:1.1
	csl-arm-2004-q1:1.1
	binutils-2_15-branch:1.1.0.6
	cagney_bfdfile-20040213-branch:1.1.0.4
	cagney_bfdfile-20040213-branchpoint:1.1
	cagney_bigcore-20040122-branch:1.1.0.2
	cagney_bigcore-20040122-branchpoint:1.1
	csl-arm-2003-q4:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2003.12.03.17.38.46;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add support for the M32R2 processor.
@
text
@#as: -m32r2
#objdump: -dr
#name: m32r2

.*: +file format .*

Disassembly of section .text:

0+0000 <setpsw>:
   0:	71 c1 71 ff 	setpsw #0xc1 -> setpsw #0xff

0+0004 <clrpsw>:
   4:	72 c1 72 ff 	clrpsw #0xc1 -> clrpsw #0xff

0+0008 <bset>:
   8:	a0 61 00 04 	bset #0x0,@@\(4,r1\)
   c:	a1 61 00 04 	bset #0x1,@@\(4,r1\)
  10:	a7 61 00 04 	bset #0x7,@@\(4,r1\)

0+0014 <bclr>:
  14:	a0 71 00 04 	bclr #0x0,@@\(4,r1\)
  18:	a1 71 00 04 	bclr #0x1,@@\(4,r1\)
  1c:	a7 71 00 04 	bclr #0x7,@@\(4,r1\)

0+0020 <btst>:
  20:	00 fd 01 fd 	btst #0x0,fp -> btst #0x1,fp
  24:	07 fd f0 00 	btst #0x7,fp \|\| nop
  28:	01 fd 90 82 	btst #0x1,fp \|\| mv r0,r2
  2c:	01 fd 90 82 	btst #0x1,fp \|\| mv r0,r2

0+0030 <divuh>:
  30:	9d 1d 00 10 	divuh fp,fp

0+0034 <divb>:
  34:	9d 0d 00 18 	divb fp,fp

0+0038 <divub>:
  38:	9d 1d 00 18 	divub fp,fp

0+003c <remh>:
  3c:	9d 2d 00 10 	remh fp,fp

0+0040 <remuh>:
  40:	9d 3d 00 10 	remuh fp,fp

0+0044 <remb>:
  44:	9d 2d 00 18 	remb fp,fp

0+0048 <remub>:
  48:	9d 3d 00 18 	remub fp,fp

0+004c <sll>:
  4c:	10 41 92 43 	sll r0,r1 \|\| sll r2,r3
  50:	12 43 90 61 	sll r2,r3 \|\| mul r0,r1
  54:	10 41 92 63 	sll r0,r1 \|\| mul r2,r3
  58:	60 01 92 43 	ldi r0,#1 \|\| sll r2,r3
  5c:	10 41 e2 01 	sll r0,r1 \|\| ldi r2,#1

0+0060 <slli>:
  60:	50 41 d2 5f 	slli r0,#0x1 \|\| slli r2,#0x1f
  64:	52 5f 90 61 	slli r2,#0x1f \|\| mul r0,r1
  68:	50 41 92 63 	slli r0,#0x1 \|\| mul r2,r3
  6c:	60 01 d2 5f 	ldi r0,#1 \|\| slli r2,#0x1f
  70:	50 41 e2 01 	slli r0,#0x1 \|\| ldi r2,#1

0+0074 <sra>:
  74:	10 21 92 23 	sra r0,r1 \|\| sra r2,r3
  78:	12 23 90 61 	sra r2,r3 \|\| mul r0,r1
  7c:	10 21 92 63 	sra r0,r1 \|\| mul r2,r3
  80:	60 01 92 23 	ldi r0,#1 \|\| sra r2,r3
  84:	10 21 e2 01 	sra r0,r1 \|\| ldi r2,#1

0+0088 <srai>:
  88:	50 21 d2 3f 	srai r0,#0x1 \|\| srai r2,#0x1f
  8c:	52 3f 90 61 	srai r2,#0x1f \|\| mul r0,r1
  90:	50 21 92 63 	srai r0,#0x1 \|\| mul r2,r3
  94:	60 01 d2 3f 	ldi r0,#1 \|\| srai r2,#0x1f
  98:	50 21 e2 01 	srai r0,#0x1 \|\| ldi r2,#1

0+009c <srl>:
  9c:	10 01 92 03 	srl r0,r1 \|\| srl r2,r3
  a0:	12 03 90 61 	srl r2,r3 \|\| mul r0,r1
  a4:	10 01 92 63 	srl r0,r1 \|\| mul r2,r3
  a8:	60 01 92 03 	ldi r0,#1 \|\| srl r2,r3
  ac:	10 01 e2 01 	srl r0,r1 \|\| ldi r2,#1

0+00b0 <srli>:
  b0:	50 01 d2 1f 	srli r0,#0x1 \|\| srli r2,#0x1f
  b4:	52 1f 90 61 	srli r2,#0x1f \|\| mul r0,r1
  b8:	50 01 92 63 	srli r0,#0x1 \|\| mul r2,r3
  bc:	60 01 d2 1f 	ldi r0,#1 \|\| srli r2,#0x1f
  c0:	50 01 e2 01 	srli r0,#0x1 \|\| ldi r2,#1
@
