<project>
  <core name="" type="" target="">
    <kernel name="multi_axim" language="clc" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="256">
      <port name="m_axi_gmem" mode="master" range="0x3FFFFFFF" datawidth="32" portType="addressable" base="0x0"/>
      <port name="s_axi_AXILiteS" mode="slave" range="0x1000" datawidth="32" portType="addressable" base="0x0"/>
      <arg name="x" type="int*" addressQualifier="1" id="0" port="m_axi_gmem" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4"/>
      <arg name="y" type="int*" addressQualifier="1" id="1" port="m_axi_gmem" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4"/>
      <compileWorkGroupSize x="0" y="0" z="0"/>
    </kernel>
  </core>
</project>
