--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Mar 12 14:10:39 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk4 [get_nets \ctrl/urx/clk_baudrate]
            102 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 496.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \ctrl/urx/rx_running_I_0_16/counter_i0  (from \ctrl/urx/clk_baudrate +)
   Destination:    SB_DFFR    D              \ctrl/urx/rx_bitstream__i1  (to \ctrl/urx/clk_baudrate +)

   Delay:                   3.605ns  (32.8% logic, 67.2% route), 3 logic levels.

 Constraint Details:

      3.605ns data_path \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i1 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 496.262ns

 Path Details: \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/urx/rx_running_I_0_16/counter_i0 (from \ctrl/urx/clk_baudrate)
Route         4   e 1.397                                  \ctrl/urx/rx_running_I_0_16/counter[0]
LUT4        ---     0.408             I1 to O              \ctrl/urx/rx_running_I_0_16/i3_3_lut_4_lut
Route        26   e 0.005                                  pin14_sdo_c
LUT4        ---     0.408             I2 to O              \ctrl/urx/i1152_3_lut
Route         1   e 1.020                                  \ctrl/urx/n999
                  --------
                    3.605  (32.8% logic, 67.2% route), 3 logic levels.


Passed:  The following path meets requirements by 496.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \ctrl/urx/rx_running_I_0_16/counter_i0  (from \ctrl/urx/clk_baudrate +)
   Destination:    SB_DFFR    D              \ctrl/urx/rx_bitstream__i2  (to \ctrl/urx/clk_baudrate +)

   Delay:                   3.605ns  (32.8% logic, 67.2% route), 3 logic levels.

 Constraint Details:

      3.605ns data_path \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i2 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 496.262ns

 Path Details: \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/urx/rx_running_I_0_16/counter_i0 (from \ctrl/urx/clk_baudrate)
Route         4   e 1.397                                  \ctrl/urx/rx_running_I_0_16/counter[0]
LUT4        ---     0.408             I1 to O              \ctrl/urx/rx_running_I_0_16/i3_3_lut_4_lut
Route        26   e 0.005                                  pin14_sdo_c
LUT4        ---     0.408             I2 to O              \ctrl/urx/i1151_3_lut
Route         1   e 1.020                                  \ctrl/urx/n997
                  --------
                    3.605  (32.8% logic, 67.2% route), 3 logic levels.


Passed:  The following path meets requirements by 496.262ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \ctrl/urx/rx_running_I_0_16/counter_i0  (from \ctrl/urx/clk_baudrate +)
   Destination:    SB_DFFR    D              \ctrl/urx/rx_bitstream__i3  (to \ctrl/urx/clk_baudrate +)

   Delay:                   3.605ns  (32.8% logic, 67.2% route), 3 logic levels.

 Constraint Details:

      3.605ns data_path \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i3 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 496.262ns

 Path Details: \ctrl/urx/rx_running_I_0_16/counter_i0 to \ctrl/urx/rx_bitstream__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/urx/rx_running_I_0_16/counter_i0 (from \ctrl/urx/clk_baudrate)
Route         4   e 1.397                                  \ctrl/urx/rx_running_I_0_16/counter[0]
LUT4        ---     0.408             I1 to O              \ctrl/urx/rx_running_I_0_16/i3_3_lut_4_lut
Route        26   e 0.005                                  pin14_sdo_c
LUT4        ---     0.408             I2 to O              \ctrl/urx/i1142_3_lut
Route         1   e 1.020                                  \ctrl/urx/n996
                  --------
                    3.605  (32.8% logic, 67.2% route), 3 logic levels.

Report: 3.738 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk3 [get_nets pin14_sdo_c]
            146 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 982.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNER  C              \ctrl/cmd_line_addr_col_i5  (from pin14_sdo_c +)
   Destination:    SB_DFFNER  D              \ctrl/cmd_line_addr_col_i7  (to pin14_sdo_c -)

   Delay:                  17.033ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     17.033ns data_path \ctrl/cmd_line_addr_col_i5 to \ctrl/cmd_line_addr_col_i7 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 982.834ns

 Path Details: \ctrl/cmd_line_addr_col_i5 to \ctrl/cmd_line_addr_col_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/cmd_line_addr_col_i5 (from pin14_sdo_c)
Route         3   e 1.339                                  \ctrl/cmd_line_addr_col[5]
LUT4        ---     0.408             I2 to O              \ctrl/i6_4_lut
Route         1   e 1.020                                  \ctrl/n14
LUT4        ---     0.408             I1 to O              \ctrl/i1499_4_lut
Route         3   e 1.239                                  n15
LUT4        ---     0.408             I1 to CO             \ctrl/sub_28_add_2_2
Route         2   e 1.158                                  \ctrl/n1599
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_3
Route         2   e 1.158                                  \ctrl/n1600
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_4
Route         2   e 1.158                                  \ctrl/n1601
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_5
Route         2   e 1.158                                  \ctrl/n1602
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_6
Route         2   e 1.158                                  \ctrl/n1603
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_7
Route         2   e 1.158                                  \ctrl/n1604
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_8
Route         1   e 1.020                                  \ctrl/n1605
LUT4        ---     0.408             I3 to O              \ctrl/sub_28_add_2_9_lut
Route         1   e 1.020                                  \ctrl/n988
                  --------
                   17.033  (26.1% logic, 73.9% route), 11 logic levels.


Passed:  The following path meets requirements by 982.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNER  C              \ctrl/cmd_line_addr_col_i4  (from pin14_sdo_c +)
   Destination:    SB_DFFNER  D              \ctrl/cmd_line_addr_col_i7  (to pin14_sdo_c -)

   Delay:                  17.033ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     17.033ns data_path \ctrl/cmd_line_addr_col_i4 to \ctrl/cmd_line_addr_col_i7 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 982.834ns

 Path Details: \ctrl/cmd_line_addr_col_i4 to \ctrl/cmd_line_addr_col_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/cmd_line_addr_col_i4 (from pin14_sdo_c)
Route         3   e 1.339                                  \ctrl/cmd_line_addr_col[4]
LUT4        ---     0.408             I1 to O              \ctrl/i2_2_lut
Route         1   e 1.020                                  \ctrl/n10
LUT4        ---     0.408             I2 to O              \ctrl/i1499_4_lut
Route         3   e 1.239                                  n15
LUT4        ---     0.408             I1 to CO             \ctrl/sub_28_add_2_2
Route         2   e 1.158                                  \ctrl/n1599
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_3
Route         2   e 1.158                                  \ctrl/n1600
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_4
Route         2   e 1.158                                  \ctrl/n1601
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_5
Route         2   e 1.158                                  \ctrl/n1602
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_6
Route         2   e 1.158                                  \ctrl/n1603
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_7
Route         2   e 1.158                                  \ctrl/n1604
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_8
Route         1   e 1.020                                  \ctrl/n1605
LUT4        ---     0.408             I3 to O              \ctrl/sub_28_add_2_9_lut
Route         1   e 1.020                                  \ctrl/n988
                  --------
                   17.033  (26.1% logic, 73.9% route), 11 logic levels.


Passed:  The following path meets requirements by 982.834ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNER  C              \ctrl/cmd_line_addr_col_i3  (from pin14_sdo_c +)
   Destination:    SB_DFFNER  D              \ctrl/cmd_line_addr_col_i7  (to pin14_sdo_c -)

   Delay:                  17.033ns  (26.1% logic, 73.9% route), 11 logic levels.

 Constraint Details:

     17.033ns data_path \ctrl/cmd_line_addr_col_i3 to \ctrl/cmd_line_addr_col_i7 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 982.834ns

 Path Details: \ctrl/cmd_line_addr_col_i3 to \ctrl/cmd_line_addr_col_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \ctrl/cmd_line_addr_col_i3 (from pin14_sdo_c)
Route         3   e 1.339                                  \ctrl/cmd_line_addr_col[3]
LUT4        ---     0.408             I0 to O              \ctrl/i6_4_lut
Route         1   e 1.020                                  \ctrl/n14
LUT4        ---     0.408             I1 to O              \ctrl/i1499_4_lut
Route         3   e 1.239                                  n15
LUT4        ---     0.408             I1 to CO             \ctrl/sub_28_add_2_2
Route         2   e 1.158                                  \ctrl/n1599
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_3
Route         2   e 1.158                                  \ctrl/n1600
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_4
Route         2   e 1.158                                  \ctrl/n1601
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_5
Route         2   e 1.158                                  \ctrl/n1602
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_6
Route         2   e 1.158                                  \ctrl/n1603
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_7
Route         2   e 1.158                                  \ctrl/n1604
LUT4        ---     0.408             CI to CO             \ctrl/sub_28_add_2_8
Route         1   e 1.020                                  \ctrl/n1605
LUT4        ---     0.408             I3 to O              \ctrl/sub_28_add_2_9_lut
Route         1   e 1.020                                  \ctrl/n988
                  --------
                   17.033  (26.1% logic, 73.9% route), 11 logic levels.

Report: 17.166 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \matscan1/row_latch_N_50]
            45 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.908ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \matscan1/brightness_mask_i4  (from \matscan1/row_latch_N_50 +)
   Destination:    SB_DFFNR   D              \matscan1/row_address_352__i4  (to \matscan1/row_latch_N_50 -)

   Delay:                   7.959ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      7.959ns data_path \matscan1/brightness_mask_i4 to \matscan1/row_address_352__i4 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 991.908ns

 Path Details: \matscan1/brightness_mask_i4 to \matscan1/row_address_352__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/brightness_mask_i4 (from \matscan1/row_latch_N_50)
Route         9   e 1.559                                  \matscan1/brightness_mask_5__N_30[3]
LUT4        ---     0.408             I1 to O              \matscan1/i1_2_lut_adj_9
Route         1   e 1.020                                  \matscan1/n6
LUT4        ---     0.408             I3 to O              \matscan1/i1495_4_lut
Route         5   e 1.341                                  \matscan1/brightness_mask_5__N_30[5]
LUT4        ---     0.408             I0 to O              \matscan1/i1302_2_lut_3_lut
Route         1   e 1.020                                  \matscan1/n1563
LUT4        ---     0.408             I2 to O              \matscan1/i1313_3_lut
Route         1   e 1.020                                  \matscan1/n22
                  --------
                    7.959  (25.1% logic, 74.9% route), 5 logic levels.


Passed:  The following path meets requirements by 991.958ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \matscan1/brightness_mask_i2  (from \matscan1/row_latch_N_50 +)
   Destination:    SB_DFFNR   D              \matscan1/row_address_352__i4  (to \matscan1/row_latch_N_50 -)

   Delay:                   7.909ns  (25.3% logic, 74.7% route), 5 logic levels.

 Constraint Details:

      7.909ns data_path \matscan1/brightness_mask_i2 to \matscan1/row_address_352__i4 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 991.958ns

 Path Details: \matscan1/brightness_mask_i2 to \matscan1/row_address_352__i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/brightness_mask_i2 (from \matscan1/row_latch_N_50)
Route         7   e 1.509                                  \matscan1/brightness_mask[2]
LUT4        ---     0.408             I0 to O              \matscan1/i1_2_lut_adj_9
Route         1   e 1.020                                  \matscan1/n6
LUT4        ---     0.408             I3 to O              \matscan1/i1495_4_lut
Route         5   e 1.341                                  \matscan1/brightness_mask_5__N_30[5]
LUT4        ---     0.408             I0 to O              \matscan1/i1302_2_lut_3_lut
Route         1   e 1.020                                  \matscan1/n1563
LUT4        ---     0.408             I2 to O              \matscan1/i1313_3_lut
Route         1   e 1.020                                  \matscan1/n22
                  --------
                    7.909  (25.3% logic, 74.7% route), 5 logic levels.


Passed:  The following path meets requirements by 993.336ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \matscan1/brightness_mask_i4  (from \matscan1/row_latch_N_50 +)
   Destination:    SB_DFFNR   D              \matscan1/row_address_352__i1  (to \matscan1/row_latch_N_50 -)

   Delay:                   6.531ns  (24.4% logic, 75.6% route), 4 logic levels.

 Constraint Details:

      6.531ns data_path \matscan1/brightness_mask_i4 to \matscan1/row_address_352__i1 meets
    1000.000ns delay constraint less
      0.133ns L_S requirement (totaling 999.867ns) by 993.336ns

 Path Details: \matscan1/brightness_mask_i4 to \matscan1/row_address_352__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/brightness_mask_i4 (from \matscan1/row_latch_N_50)
Route         9   e 1.559                                  \matscan1/brightness_mask_5__N_30[3]
LUT4        ---     0.408             I1 to O              \matscan1/i1_2_lut_adj_9
Route         1   e 1.020                                  \matscan1/n6
LUT4        ---     0.408             I3 to O              \matscan1/i1495_4_lut
Route         5   e 1.341                                  \matscan1/brightness_mask_5__N_30[5]
LUT4        ---     0.408             I0 to O              \matscan1/i1_2_lut_adj_10
Route         1   e 1.020                                  \matscan1/n1645
                  --------
                    6.531  (24.4% logic, 75.6% route), 4 logic levels.

Report: 8.092 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets pin3_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_matrix]
            435 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 482.210ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFN    C              \matscan1/row_latch_state_i0  (from clk_matrix +)
   Destination:    SB_DFFR    D              \matscan1/brightness_counter_9__I_0_51/counter_353__i9  (to clk_matrix +)

   Delay:                  17.657ns  (25.2% logic, 74.8% route), 11 logic levels.

 Constraint Details:

     17.657ns data_path \matscan1/row_latch_state_i0 to \matscan1/brightness_counter_9__I_0_51/counter_353__i9 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 482.210ns

 Path Details: \matscan1/row_latch_state_i0 to \matscan1/brightness_counter_9__I_0_51/counter_353__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/row_latch_state_i0 (from clk_matrix)
Route         6   e 1.478                                  \matscan1/row_latch_state[0]
LUT4        ---     0.408             I0 to O              \matscan1/brightness_counter_9__I_0_51/i1506_1_lut_2_lut_3_lut
Route        17   e 1.586                                  \matscan1/brightness_counter_9__I_0_51/n1793
LUT4        ---     0.408             I0 to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_3
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1581
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_4
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1582
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_5
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1583
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_6
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1584
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_7
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1585
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_8
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1586
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_9
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1587
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_10
Route         1   e 1.020                                  \matscan1/brightness_counter_9__I_0_51/n1588
LUT4        ---     0.408             I3 to O              \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_11_lut
Route         1   e 1.020                                  \matscan1/brightness_counter_9__I_0_51/n58
                  --------
                   17.657  (25.2% logic, 74.8% route), 11 logic levels.


Passed:  The following path meets requirements by 482.291ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFN    C              \matscan1/row_latch_state_i1  (from clk_matrix +)
   Destination:    SB_DFFR    D              \matscan1/brightness_counter_9__I_0_51/counter_353__i9  (to clk_matrix +)

   Delay:                  17.576ns  (25.3% logic, 74.7% route), 11 logic levels.

 Constraint Details:

     17.576ns data_path \matscan1/row_latch_state_i1 to \matscan1/brightness_counter_9__I_0_51/counter_353__i9 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 482.291ns

 Path Details: \matscan1/row_latch_state_i1 to \matscan1/brightness_counter_9__I_0_51/counter_353__i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/row_latch_state_i1 (from clk_matrix)
Route         4   e 1.397                                  \matscan1/row_latch_state[1]
LUT4        ---     0.408             I1 to O              \matscan1/brightness_counter_9__I_0_51/i1506_1_lut_2_lut_3_lut
Route        17   e 1.586                                  \matscan1/brightness_counter_9__I_0_51/n1793
LUT4        ---     0.408             I0 to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_3
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1581
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_4
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1582
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_5
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1583
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_6
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1584
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_7
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1585
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_8
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1586
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_9
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1587
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_10
Route         1   e 1.020                                  \matscan1/brightness_counter_9__I_0_51/n1588
LUT4        ---     0.408             I3 to O              \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_11_lut
Route         1   e 1.020                                  \matscan1/brightness_counter_9__I_0_51/n58
                  --------
                   17.576  (25.3% logic, 74.7% route), 11 logic levels.


Passed:  The following path meets requirements by 483.638ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFN    C              \matscan1/row_latch_state_i0  (from clk_matrix +)
   Destination:    SB_DFFR    D              \matscan1/brightness_counter_9__I_0_51/counter_353__i8  (to clk_matrix +)

   Delay:                  16.229ns  (24.9% logic, 75.1% route), 10 logic levels.

 Constraint Details:

     16.229ns data_path \matscan1/row_latch_state_i0 to \matscan1/brightness_counter_9__I_0_51/counter_353__i8 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 483.638ns

 Path Details: \matscan1/row_latch_state_i0 to \matscan1/brightness_counter_9__I_0_51/counter_353__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \matscan1/row_latch_state_i0 (from clk_matrix)
Route         6   e 1.478                                  \matscan1/row_latch_state[0]
LUT4        ---     0.408             I0 to O              \matscan1/brightness_counter_9__I_0_51/i1506_1_lut_2_lut_3_lut
Route        17   e 1.586                                  \matscan1/brightness_counter_9__I_0_51/n1793
LUT4        ---     0.408             I0 to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_3
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1581
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_4
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1582
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_5
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1583
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_6
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1584
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_7
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1585
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_8
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1586
LUT4        ---     0.408             CI to CO             \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_9
Route         2   e 1.158                                  \matscan1/brightness_counter_9__I_0_51/n1587
LUT4        ---     0.408             I3 to O              \matscan1/brightness_counter_9__I_0_51/counter_353_add_4_10_lut
Route         1   e 1.020                                  \matscan1/brightness_counter_9__I_0_51/n59
                  --------
                   16.229  (24.9% logic, 75.1% route), 10 logic levels.

Report: 17.790 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk4 [get_nets \ctrl/urx/clk_baudrate]  |  1000.000 ns|     7.476 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pin14_sdo_c]             |  1000.000 ns|    17.166 ns|    11  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \matscan1/row_latch_N_50]|  1000.000 ns|     8.092 ns|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets pin3_c]                  |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_matrix]              |  1000.000 ns|    35.580 ns|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  728 paths, 159 nets, and 415 connections (60.3% coverage)


Peak memory: 158318592 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
