Actel Designer Software
Version: 10.1.0.14
Release: v10.1

Info: The design lab4.adb was last modified by software version 10.1.0.14.
Opened an existing Libero design lab4.adb.
'BA_NAME' set to 'lab4_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Kyler\Desktop\Spring 2015\ECE
5780\Embedded-Systems\Lab 4_Kyler\lab4fpga\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
Wrote timing report to file: lab4_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:04 )
Wrote timing report to file: lab4_mindelay_timing_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: lab4_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: lab4_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\Kyler\Desktop\Spring 2015\ECE 5780\Embedded-Systems\Lab
4_Kyler\lab4fpga\designer\impl1\lab4.adb.

The Execute Script command succeeded ( 00:00:08 )
Design closed.

