{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727272349548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727272349549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 14:52:29 2024 " "Processing started: Wed Sep 25 14:52:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727272349549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272349549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272349549 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727272350000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727272350000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_top_rtl " "Found design unit 1: vga_top-vga_top_rtl" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365451 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272365451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/frame_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_counter-frame_counter_rtl " "Found design unit 1: frame_counter-frame_counter_rtl" {  } { { "src/frame_counter.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365452 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_counter " "Found entity 1: frame_counter" {  } { { "src/frame_counter.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272365452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pixel_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pixel_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_gen-pixel_gen_rtl " "Found design unit 1: pixel_gen-pixel_gen_rtl" {  } { { "src/pixel_gen.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365453 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_gen " "Found entity 1: pixel_gen" {  } { { "src/pixel_gen.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272365453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/questa/vga_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/questa/vga_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top_tb-vga_top_behav " "Found design unit 1: vga_top_tb-vga_top_behav" {  } { { "simulation/questa/vga_top_tb.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365454 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top_tb " "Found entity 1: vga_top_tb" {  } { { "simulation/questa/vga_top_tb.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272365454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272365454 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "COLOR_DEPTH vga_top.vhd(38) " "VHDL error at vga_top.vhd(38): object \"COLOR_DEPTH\" is used but not declared" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 38 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1727272365455 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727272365593 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 25 14:52:45 2024 " "Processing ended: Wed Sep 25 14:52:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727272365593 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727272365593 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727272365593 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272365593 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272366398 ""}
