# FIFOQUEQUEVERILOG
This repository contains a modular 8-bit unidirectional FIFO (First-In-First-Out) queue implemented in Veriog for use in digital circuit designs requiring reliable data buffering and flow control.
