<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>upsat-EPS: epsSubsystem/Drivers/STM32L1xx_HAL_Driver/Inc/stm32l1xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="upsat-logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">upsat-EPS
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">firmware for the elctric power system of UPSAT-cubesat satellite</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cea2b522668d0cdc2e60853050f0989b.html">epsSubsystem</a></li><li class="navelem"><a class="el" href="dir_b3ebb8edee53bcecab588c79ac550859.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_062c62da3105a1354cb7be958e152ba4.html">STM32L1xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_203d04f83f4ab047c65c05cf3783afca.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l1xx_hal_rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32l1xx__hal__def_8h_source.html">stm32l1xx_hal_def.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="stm32l1xx__hal__rcc__ex_8h_source.html">stm32l1xx_hal_rcc_ex.h</a>&quot;</code><br/>
</div>
<p><a href="stm32l1xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae578b5efd6bd38193ab426ce65cb77b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_DBP_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)100)       /* 100 ms */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe8ed1c0ca0e1c17ea69e09391498cc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSE_TIMEOUT_VALUE</b>&#160;&#160;&#160;<a class="el" href="stm32l1xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3caadc0f23d394d1033aba55d31fcdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLOCKSWITCH_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)5000)  /* 5 s    */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0cd4ed24fa948844e1a40b12c450f32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HSE_TIMEOUT_VALUE</b>&#160;&#160;&#160;<a class="el" href="stm32l1xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2d201a5de069ae452276eaf664bb38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf2d201a5de069ae452276eaf664bb38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MSI_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)2)      /* 2 ms */</td></tr>
<tr class="separator:gaaf2d201a5de069ae452276eaf664bb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9e56670dcbbe9dbc3a8971b36bbec58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>HSI_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)2)      /* 2 ms */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad52c7f624c88b0c82ab41b9dbd2b347f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LSI_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)2)      /* 2 ms */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad54d8ad9b3511329efee38b3ad0665de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_TIMEOUT_VALUE</b>&#160;&#160;&#160;((uint32_t)2)      /* 2 ms */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga539e07c3b3c55f1f1d47231341fb11e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OFFSET</b>&#160;&#160;&#160;(RCC_BASE - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6df8d81c05c07cb0c26bbf27ea7fe55c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_OFFSET</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb1e90a88869585b970749de3c16ce4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OFFSET</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace77000e86938c6253dc08e8c17e891a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace77000e86938c6253dc08e8c17e891a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_OFFSET</b>&#160;&#160;&#160;0x0C</td></tr>
<tr class="separator:gace77000e86938c6253dc08e8c17e891a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63141585a221eed1fd009eb80e406619"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OFFSET</b>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacda2a01fba2f4f6b28d6533aef2f2396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CR_OFFSET)</td></tr>
<tr class="separator:gacda2a01fba2f4f6b28d6533aef2f2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff4bdac027bca99768bdbdd4bd794abc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CFGR_OFFSET)</td></tr>
<tr class="separator:gaff4bdac027bca99768bdbdd4bd794abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae509d1d4d3915d2d95b0c141e09a8fd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CIR_OFFSET)</td></tr>
<tr class="separator:gae509d1d4d3915d2d95b0c141e09a8fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07932326df75b09ed7c43233a7c6666"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad07932326df75b09ed7c43233a7c6666"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OFFSET_BB</b>&#160;&#160;&#160;(RCC_OFFSET + RCC_CSR_OFFSET)</td></tr>
<tr class="separator:gad07932326df75b09ed7c43233a7c6666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9bf60daa74224ea82d3df7e08d4533f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSION_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga9bf60daa74224ea82d3df7e08d4533f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32) + (RCC_HSION_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:gabd3eca3cc8b1501f9d8a62c4a0ebcfe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad64ec34200ec2d3f3d1717cbc8ba1244"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad64ec34200ec2d3f3d1717cbc8ba1244"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MSION_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="separator:gad64ec34200ec2d3f3d1717cbc8ba1244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58be354019d67406b5b1788377caa74e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58be354019d67406b5b1788377caa74e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_MSION_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32) + (RCC_MSION_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga58be354019d67406b5b1788377caa74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9092b285e421195958ef49d9396b321"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9092b285e421195958ef49d9396b321"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSEON_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>)</td></tr>
<tr class="separator:gaa9092b285e421195958ef49d9396b321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabefdd36d54615fa5771dccb9985ec3b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32) + (RCC_HSEON_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:gabefdd36d54615fa5771dccb9985ec3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa8a1695db870d271a9e79bf0272ec8b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSSON_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>)</td></tr>
<tr class="separator:gaa8a1695db870d271a9e79bf0272ec8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37c353c62ad303e661e99f20dcc6d1f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32) + (RCC_CSSON_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga37c353c62ad303e661e99f20dcc6d1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed4c77e51cc821b9645cb7874bf5861b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLON_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="separator:gaed4c77e51cc821b9645cb7874bf5861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b0a8f171b66cc0d767716ba23ad3c6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CR_OFFSET_BB * 32) + (RCC_PLLON_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga0b0a8f171b66cc0d767716ba23ad3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ffeb20561aa8395fe5327807b5709"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga577ffeb20561aa8395fe5327807b5709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSION_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="separator:ga577ffeb20561aa8395fe5327807b5709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34a2d63deae3efc65e66f8fb3c26dae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_LSION_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:gac34a2d63deae3efc65e66f8fb3c26dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cd8836230fcbaf491e9713233690611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cd8836230fcbaf491e9713233690611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RMVF_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="separator:ga6cd8836230fcbaf491e9713233690611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40f8ee2c5fa801d0b72ae230578dd77b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_RMVF_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga40f8ee2c5fa801d0b72ae230578dd77b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e388a406aa93969e2713dd2e0d43e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSEON_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>)</td></tr>
<tr class="separator:ga16e388a406aa93969e2713dd2e0d43e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab255fbf335d208ed8255c67fb80b84b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab255fbf335d208ed8255c67fb80b84b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSEON_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_LSEON_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:gab255fbf335d208ed8255c67fb80b84b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga099cfa567c89f8643f7671d84ba18a7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_LSEBYP_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a>)</td></tr>
<tr class="separator:ga099cfa567c89f8643f7671d84ba18a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8638f2321c343d7d985fe122717ea6e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8638f2321c343d7d985fe122717ea6e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSEBYP_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_LSEBYP_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga8638f2321c343d7d985fe122717ea6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4074d20c157f0892c6effb8bf22c8d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RTCEN_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>)</td></tr>
<tr class="separator:gac4074d20c157f0892c6effb8bf22c8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cea2372c8b6876cdabe0d47b8ecbf64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cea2372c8b6876cdabe0d47b8ecbf64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCEN_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_RTCEN_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:ga5cea2372c8b6876cdabe0d47b8ecbf64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338a94b4f6ff8afde3baed311dbce80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad338a94b4f6ff8afde3baed311dbce80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_RTCRST_BIT_NUMBER</b>&#160;&#160;&#160;POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>)</td></tr>
<tr class="separator:gad338a94b4f6ff8afde3baed311dbce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd4b9a0c52d7b815ba262a002f0cc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacccd4b9a0c52d7b815ba262a002f0cc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCRST_BB</b>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a> + (RCC_CSR_OFFSET_BB * 32) + (RCC_RTCRST_BIT_NUMBER * 4)))</td></tr>
<tr class="separator:gacccd4b9a0c52d7b815ba262a002f0cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1da336203f39dd57462e7f331271f699"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((uint32_t)(RCC_BASE + RCC_CR_OFFSET + 0x02))</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97f80d22ba3506a43accbeb9ceb31f51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_BYTE1_ADDRESS</b>&#160;&#160;&#160;((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x01))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1387fb2dfadb830eb83ab2772c8d2294"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_BYTE2_ADDRESS</b>&#160;&#160;&#160;((uint32_t)(RCC_BASE + RCC_CIR_OFFSET + 0x02))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56feb1abcd35b22427fa55164c585afa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CR_REG_INDEX</b>&#160;&#160;&#160;((uint8_t)1)</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9507f2d9ee5d477b11363b052cd07c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CSR_REG_INDEX</b>&#160;&#160;&#160;((uint8_t)2)</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80017c6bf8a5c6f53a1a21bb8db93a82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_FLAG_MASK</b>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLLSOURCE</b>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_OSCILLATORTYPE</b>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HSE</b>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_LSE</b>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga230f351a740560f6b51cdc4b7051606e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HSI</b>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811e1266f1690c9f967df0129cb9d66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0811e1266f1690c9f967df0129cb9d66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CALIBRATION_VALUE</b>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1F)</td></tr>
<tr class="separator:ga0811e1266f1690c9f967df0129cb9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddad15a3c57d33518053c9e6068d883"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafddad15a3c57d33518053c9e6068d883"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MSICALIBRATION_VALUE</b>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0xFF)</td></tr>
<tr class="separator:gafddad15a3c57d33518053c9e6068d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab858942210685d5f8c7b06c28712fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MSI_CLOCK_RANGE</b>(__RANGE__)</td></tr>
<tr class="separator:gab858942210685d5f8c7b06c28712fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2961f77a4ee7870f36d9f7f6729a0608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_LSI</b>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570b69943ae13dc611be7cf1216a76e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac570b69943ae13dc611be7cf1216a76e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MSI</b>(__MSI__)&#160;&#160;&#160;(((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON))</td></tr>
<tr class="separator:gac570b69943ae13dc611be7cf1216a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLL</b>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLL_DIV</b>(__DIV__)</td></tr>
<tr class="separator:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PLL_MUL</b>(__MUL__)</td></tr>
<tr class="separator:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_CLOCKTYPE</b>(CLK)</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SYSCLKSOURCE</b>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_SYSCLKSOURCE_STATUS</b>(__SOURCE__)</td></tr>
<tr class="separator:gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_HCLK</b>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_PCLK</b>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fa7b8751b8f868f0f1dd55b6efced65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCO</b>(__MCO__)&#160;&#160;&#160;((__MCO__) == <a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>)</td></tr>
<tr class="separator:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCODIV</b>(__DIV__)</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17690472f266a032db5324907a0ddc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_MCO1SOURCE</b>(__SOURCE__)</td></tr>
<tr class="separator:ga17690472f266a032db5324907a0ddc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RCC_RTCCLKSOURCE</b>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a790362c5d7c4263f0f75a7367dd6b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_NONE</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28cacd402dec84e548c9e4ba86d4603f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_HSE</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7ff7cbe9b0c2c511b0d0555e2a32a23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_HSI</b>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7036aec5659343c695d795e04d9152ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_LSE</b>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b7abb8ce0544cca0aa4550540194ce2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_LSI</b>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga967ab49a19c9c88b4d7a85faf4707243"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_OSCILLATORTYPE_MSI</b>&#160;&#160;&#160;((uint32_t)0x00000010)</td></tr>
<tr class="separator:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)0x00000005)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03cf582e263fb7e31a7783d8adabd7a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSICALIBRATION_DEFAULT</b>&#160;&#160;&#160;((uint32_t)0x10)         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">RCC_MSIRANGE_0</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a>)</td></tr>
<tr class="separator:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">RCC_MSIRANGE_1</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a>)</td></tr>
<tr class="separator:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12a5d5063914b4aa66c8f12324926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">RCC_MSIRANGE_2</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a>)</td></tr>
<tr class="separator:gafa12a5d5063914b4aa66c8f12324926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">RCC_MSIRANGE_3</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a>)</td></tr>
<tr class="separator:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">RCC_MSIRANGE_4</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a>)</td></tr>
<tr class="separator:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">RCC_MSIRANGE_5</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a>)</td></tr>
<tr class="separator:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6e3de13b041244869fba14585c43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">RCC_MSIRANGE_6</a>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a>)</td></tr>
<tr class="separator:ga7f6e3de13b041244869fba14585c43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80ce94ec4b5a82e2f3a36abb7cc017a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MSI_OFF</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942d45be1bc843650abc9e79426739"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf942d45be1bc843650abc9e79426739"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MSI_ON</b>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:gabf942d45be1bc843650abc9e79426739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70bb1809b5ba2dd69171f8f1c4d91728"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MSICALIBRATION_DEFAULT</b>&#160;&#160;&#160;((uint32_t)0x00)   /* Default MSI calibration trimming value */</td></tr>
<tr class="separator:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;((uint32_t)0x00000001)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;((uint32_t)0x00000002)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;((uint32_t)0x00000004)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;((uint32_t)0x00000008)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02722521eb426d481d52ba9f79afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">RCC_SYSCLKSOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a></td></tr>
<tr class="separator:ga1e02722521eb426d481d52ba9f79afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">RCC_SYSCLKSOURCE_STATUS_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a></td></tr>
<tr class="separator:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f44740a93ee5b2317052cc78bb2e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">RCC_RTC_HSE_DIV_2</a>&#160;&#160;&#160;(uint32_t)0x00000000U</td></tr>
<tr class="separator:ga1f44740a93ee5b2317052cc78bb2e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76211572770fdd4d498693f977123485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">RCC_RTC_HSE_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a></td></tr>
<tr class="separator:ga76211572770fdd4d498693f977123485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2f7167f7c487aa37fd28dd40e6228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">RCC_RTC_HSE_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a></td></tr>
<tr class="separator:gae6c2f7167f7c487aa37fd28dd40e6228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60173d5d241b3b64f747672772c6315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">RCC_RTC_HSE_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a></td></tr>
<tr class="separator:ga60173d5d241b3b64f747672772c6315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3715826835647795863c32f9aebad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga2e3715826835647795863c32f9aebad7">RCC_RTCCLKSOURCE_HSE_DIVX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a></td></tr>
<tr class="separator:ga2e3715826835647795863c32f9aebad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">RCC_RTC_HSE_DIV_2</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">RCC_RTC_HSE_DIV_4</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">RCC_RTC_HSE_DIV_8</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">RCC_RTC_HSE_DIV_16</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa99ce6d8bb2024b91859445ea6dd6e8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_DIV2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a></td></tr>
<tr class="separator:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08f44363e494f7ab9259e1c64b981dd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_DIV3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a></td></tr>
<tr class="separator:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2632cb3df857c806ea08a4482df5daa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2632cb3df857c806ea08a4482df5daa6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_DIV4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a></td></tr>
<tr class="separator:ga2632cb3df857c806ea08a4482df5daa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee529382af73885706795fd81538781"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ee529382af73885706795fd81538781"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a></td></tr>
<tr class="separator:ga4ee529382af73885706795fd81538781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2aedc8bc6552d98fb748b58a2379820b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a></td></tr>
<tr class="separator:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f8dd748556470dcac6901ac7a3e650"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2f8dd748556470dcac6901ac7a3e650"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a></td></tr>
<tr class="separator:gae2f8dd748556470dcac6901ac7a3e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddfa6ebdecba8c5951a774b271fa82eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a></td></tr>
<tr class="separator:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca5a5ddd829f682dd9a211e6a9be452a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a></td></tr>
<tr class="separator:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39bd735dbbdf7f4bbc122b833d2c92f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a></td></tr>
<tr class="separator:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee672b4272b1054bb53278972bbd1c76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee672b4272b1054bb53278972bbd1c76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL24</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a></td></tr>
<tr class="separator:gaee672b4272b1054bb53278972bbd1c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37615feccd4bdf924c05c6d6576acc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae37615feccd4bdf924c05c6d6576acc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL32</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a></td></tr>
<tr class="separator:gae37615feccd4bdf924c05c6d6576acc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadd0f597bce64d1db8ad83fdfd15ed518"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLL_MUL48</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a></td></tr>
<tr class="separator:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga152dd1ae9455e528526c4e23a817937b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1</b>&#160;&#160;&#160;((uint32_t)0x00000000)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;RCC_MCO1</td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga438d8c3bead4e1ec5dd5757cb0313d53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_1</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_DIV1)</td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6198330847077f4da351915518140bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_2</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_DIV2)</td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_4</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_DIV4)</td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb84d9a10db2c49376be8fada619fe08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_8</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_DIV8)</td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3ab9547ef8800355111517b547882"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ab3ab9547ef8800355111517b547882"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCODIV_16</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_DIV16)</td></tr>
<tr class="separator:ga3ab3ab9547ef8800355111517b547882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga725a16362f3324ef5866dc5a1ff07cf5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_NOCLOCK</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_NOCLOCK)</td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8ca2959a1252ecd319843da02c79526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_SYSCLK</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_SYSCLK)</td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5ae615cfe916da9ecb212cf8ac102a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_MSI</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_MSI)</td></tr>
<tr class="separator:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad99c388c455852143220397db3730635"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_HSI</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSI)</td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa01b6cb196df3a4ad690f8bcaa4d0621"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_LSE</b>&#160;&#160;&#160;((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a>)</td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ada18d28374df66c1b6da16606c23d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_LSI</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_LSI)</td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5582d2ab152eb440a6cc3ae4833b043f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_HSE</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_HSE)</td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79d888f2238eaa4e4b8d02b3900ea18b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MCO1SOURCE_PLLCLK</b>&#160;&#160;&#160;((uint32_t)RCC_CFGR_MCO_PLL)</td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">RCC_IT_MSIRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga3730ae0a55c59ca7581ae1e8e8319663">RCC_CIR_MSIRDYF</a>)</td></tr>
<tr class="separator:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga84414a22392ea3454741ac25f2d68773">RCC_CIR_LSECSSF</a>)</td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)))</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">RCC_FLAG_MSIRDY</a>&#160;&#160;&#160;((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gac38ef564d136d79b5e22b564db8d2b07">RCC_CR_MSIRDY</a>)))</td></tr>
<tr class="separator:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)))</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)((CR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>)))</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>)))</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">RCC_FLAG_LSECSS</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gabb783f6cf3e637a310edf19c63eef951">RCC_CSR_LSECSSD</a>)))</td></tr>
<tr class="separator:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f8c4619a9f4ca5d19340d0510aa37e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga7f8c4619a9f4ca5d19340d0510aa37e5">RCC_FLAG_RMV</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | RCC_RMVF_BIT_NUMBER))</td></tr>
<tr class="separator:ga7f8c4619a9f4ca5d19340d0510aa37e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef">RCC_CSR_OBLRSTF</a>)))</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>)))</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>)))</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>)))</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>)))</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>)))</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>)))</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)((CSR_REG_INDEX &lt;&lt; 5) | POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gaef6f70de38e3cd825b7126ef317b955c">RCC_CSR_LSERDY</a>)))</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga74340ce0f556e370aafc2b8ecdf2dd31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a2870f308b7ccc5aba84d963484bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga17a2870f308b7ccc5aba84d963484bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7083e491e6a1e165d064d199304bd2f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60be1be419b57dafbbb93df67d68a424"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fc90c25d35f9b5b5f66961505de1cd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>))</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaefe364dafdc0c22353969595421422"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaefe364dafdc0c22353969595421422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>))</td></tr>
<tr class="separator:gaeaefe364dafdc0c22353969595421422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1eb7dd0a520cef518fb624bf7117b7e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga170a30954a78a81a8f9b381378e0c9af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecbf76738d7f2b8deb65847614f7574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ecbf76738d7f2b8deb65847614f7574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>))</td></tr>
<tr class="separator:ga3ecbf76738d7f2b8deb65847614f7574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569dc8b9e178a8afab2664fdf87f46c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e895257faa38376b9cdfcd756909a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga2e895257faa38376b9cdfcd756909a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaf9b08205c361d1779b6c7a3afdb67e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga669982035ad2dd6cf095fd8b281f9dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92313068bbe6883497ca424b24f31d44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga92313068bbe6883497ca424b24f31d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga12352adbb876f2b827d6ac3a04d94e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaaf50c7d2265d978fab8fbb68a518096d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a7bf921d694c001b67dcd531c807a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga34a7bf921d694c001b67dcd531c807a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7826848ae938c7f59984d12bc883a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga7826848ae938c7f59984d12bc883a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba2aebfe03cd3fd174f5c37a1d62769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gacba2aebfe03cd3fd174f5c37a1d62769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf537ba2ca2f41342fdfb724b1f3f260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gabf537ba2ca2f41342fdfb724b1f3f260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d2931b2a75f3a79174b0e0270b34de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gac7d2931b2a75f3a79174b0e0270b34de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad2def81b1df0e62cd322ab60b31ba59f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:gad2def81b1df0e62cd322ab60b31ba59f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9fb7035f007ec272b725e51018a36b23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8888dfd8a1e50f8019f581506ec776d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga8888dfd8a1e50f8019f581506ec776d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ee14a6e314a50eee7a1a09482a25abf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>))</td></tr>
<tr class="separator:ga1ee14a6e314a50eee7a1a09482a25abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga865f11c3f70a9b85ebc5f09baf60eec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>))</td></tr>
<tr class="separator:ga865f11c3f70a9b85ebc5f09baf60eec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6afa0a633cf2553743a494d97aa5b997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb56a85a6424a60da8edc681f3a1c918"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb56a85a6424a60da8edc681f3a1c918"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:gabb56a85a6424a60da8edc681f3a1c918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1edc6c83fbebf8b4265ef9500aa04b04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga1edc6c83fbebf8b4265ef9500aa04b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b0866dac14f73ddeafa6308ac447bec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>))</td></tr>
<tr class="separator:ga5b0866dac14f73ddeafa6308ac447bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga490a853eae72da96aad5379a6e939dd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ebc5988bcf1e2965ed482fd76c67b22"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga3ebc5988bcf1e2965ed482fd76c67b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a0f9f8b79b169d2e5ba5bd87b03c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga248a0f9f8b79b169d2e5ba5bd87b03c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>))</td></tr>
<tr class="separator:ga248a0f9f8b79b169d2e5ba5bd87b03c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3db86d2db2bad45732a742b6a91ea0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6817d8397756e235e5d29e980c7dbb47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6817d8397756e235e5d29e980c7dbb47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>))</td></tr>
<tr class="separator:ga6817d8397756e235e5d29e980c7dbb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c437e55b3328cc80e4807ec3484a71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4c437e55b3328cc80e4807ec3484a71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>))</td></tr>
<tr class="separator:gab4c437e55b3328cc80e4807ec3484a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga4af6c3c30271fa16eb113e5c0a89d953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e340e8887d84210e36db6903643ea27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga4e340e8887d84210e36db6903643ea27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13c6974274c609546b93847b8bf42ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gab13c6974274c609546b93847b8bf42ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_ENABLE</b>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf04a5f1f0d6d8577706022a866f4528e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c858a3c7df429051fe4459a8a22da43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c858a3c7df429051fe4459a8a22da43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:ga6c858a3c7df429051fe4459a8a22da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f3e5d6b2c337d84ae550b701e37455"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33f3e5d6b2c337d84ae550b701e37455"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga33f3e5d6b2c337d84ae550b701e37455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ea675ace35a7a536c9f4cec522f28bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga2ea675ace35a7a536c9f4cec522f28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80a9e4852bac07d3d9cc6390a361302a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2ccb5c6b63a60deb6463cbc629c10fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae0050944298552e9f02f56ec8634f5a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70ac7ee64a7f1911e3c89d54efb13695"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab329bd497cccffd979bcca9fd42bbc79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b89be9638638ffce3ebd4f08a3b64cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0f7c49787fc94edeea74aa4218aeaf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:gaf0f7c49787fc94edeea74aa4218aeaf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f05c575d762edf40a6d17f88671b68d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf12ffda90699081f29cf76dab39b1944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:gaf12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8fbf9b7297180113c2dc4b4bfa0a3f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d8fbf9b7297180113c2dc4b4bfa0a3f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>))</td></tr>
<tr class="separator:ga7d8fbf9b7297180113c2dc4b4bfa0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9135dece327ecc27f333f86dcf3ba8ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9a849fdb7ef7ea4021af51799b474d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_AHB_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR = 0x00)</td></tr>
<tr class="separator:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad56e47c2eacd972491f94296053d0cc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf03da3b36478071844fbd77df618a686"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1df0e3536d3450435bdccdbe9c878736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29fbf71f71ea27ffa38e7283b6dce03d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77">RCC_AHBRSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga29fbf71f71ea27ffa38e7283b6dce03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf11aa8bacb98c4e567bbaa58635acec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4641a35381254234afb284547689e43c">RCC_AHBRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7426b24c0b9d6aaec3c17f98735a178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc2ef3e73c5213f095c1c83370c7aaf1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc2ef3e73c5213f095c1c83370c7aaf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga14792d6944967d58822d13c720f83ee8">RCC_AHBRSTR_FLITFRST</a>))</td></tr>
<tr class="separator:gacc2ef3e73c5213f095c1c83370c7aaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f7eef8316c35175df11d77f5106d334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f6e7048eca1abd1be132027f5b79465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010b7c4a9122449860babb341f01d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1010b7c4a9122449860babb341f01d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga1010b7c4a9122449860babb341f01d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80ff127f3c25bde58ee5c1f224e2dca4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ff4de009e6cf02e8bfff068866837a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16ff4de009e6cf02e8bfff068866837a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:ga16ff4de009e6cf02e8bfff068866837a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3446c3ea4d5e101b591fcb0222d0fb10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga3446c3ea4d5e101b591fcb0222d0fb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350e60b0e21e094ff1624e1da9855e65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga350e60b0e21e094ff1624e1da9855e65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:ga350e60b0e21e094ff1624e1da9855e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf60e74dcb0fdadafd6b4762aa81fc409"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869e4f5c1132e3dfce084099cf454c51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga869e4f5c1132e3dfce084099cf454c51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga869e4f5c1132e3dfce084099cf454c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de80173ffa0e599baab0e76d562cc3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4de80173ffa0e599baab0e76d562cc3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab4de80173ffa0e599baab0e76d562cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8902e16d49b4335d213b6a115c19127b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8902e16d49b4335d213b6a115c19127b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga8902e16d49b4335d213b6a115c19127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga551c171f88af86ca985db634ac9e3275"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed404dfdc9bc032cf718b7ed17f664f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:gaed404dfdc9bc032cf718b7ed17f664f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d05fde29c4ac7d73fea2b1a107b28bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d05fde29c4ac7d73fea2b1a107b28bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga3d05fde29c4ac7d73fea2b1a107b28bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf454341fae45fdfacfea2f45c07ce3e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ea14ca039a7298fecf64b829dc6384"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8ea14ca039a7298fecf64b829dc6384"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:gad8ea14ca039a7298fecf64b829dc6384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d19646b71d320f28600f62991fff49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5d19646b71d320f28600f62991fff49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>))</td></tr>
<tr class="separator:gaf5d19646b71d320f28600f62991fff49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d0742ab271ace3dbe1a4e83de3d017b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR = 0x00)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b1b3b45c95788edb29ccd2bf6994826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga4b1b3b45c95788edb29ccd2bf6994826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27cf9c39217fff6ae9bce2285d9aff8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab43d37f4682740d15c4b1fadb908d51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab43d37f4682740d15c4b1fadb908d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:gaab43d37f4682740d15c4b1fadb908d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7eba1763b83169bc7cec3e10bfbccf20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>))</td></tr>
<tr class="separator:ga7eba1763b83169bc7cec3e10bfbccf20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4451d9cbc82223d913fae1f6b8187996"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4451d9cbc82223d913fae1f6b8187996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>))</td></tr>
<tr class="separator:ga4451d9cbc82223d913fae1f6b8187996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63fa37b173c2c1d9249389148f96e5f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb910fd0c3c5a27d020ef3df20fce4c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:gacb910fd0c3c5a27d020ef3df20fce4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8baebf28a2739de5f3c5ef72519b9499"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga8baebf28a2739de5f3c5ef72519b9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25b71d0f7fb3b9455fb360fcb780c492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>))</td></tr>
<tr class="separator:ga25b71d0f7fb3b9455fb360fcb780c492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa8cc909b285813af86c253ec110356"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fa8cc909b285813af86c253ec110356"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga2fa8cc909b285813af86c253ec110356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdd5ad1a3d93937c9e9917e7d40f003"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8cdd5ad1a3d93937c9e9917e7d40f003"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>))</td></tr>
<tr class="separator:ga8cdd5ad1a3d93937c9e9917e7d40f003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa5a340d38d50e508243f48bbb47dd32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac476b29c9395378bc16a7c4df08c7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ac476b29c9395378bc16a7c4df08c7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>))</td></tr>
<tr class="separator:ga1ac476b29c9395378bc16a7c4df08c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9a57b2f58c3ed9799d5af0393f0462"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f9a57b2f58c3ed9799d5af0393f0462"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8895a90782d329bed4152b0bcf8266f7">RCC_APB1RSTR_COMPRST</a>))</td></tr>
<tr class="separator:ga0f9a57b2f58c3ed9799d5af0393f0462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8788da8c644ad0cc54912baede7d49b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga143ff27d8f59a39732efd79539e3765a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a62b264dec3df075dc7207993a9650e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a62b264dec3df075dc7207993a9650e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga9a62b264dec3df075dc7207993a9650e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa40d4e3fd1261bb0cd239575a433e8e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa40d4e3fd1261bb0cd239575a433e8e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:gaa40d4e3fd1261bb0cd239575a433e8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeaf6b459cfeb85e2e098b78825e476f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gaeaf6b459cfeb85e2e098b78825e476f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6176fa4f52de6ebf932d99a4d611634d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6176fa4f52de6ebf932d99a4d611634d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga6176fa4f52de6ebf932d99a4d611634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87e6bc588fa1d5ce3928d2fd2a3156a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5db01cf30bf3c5c7fc0b42220f4c70ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_FORCE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1e413d623154942d5bbe89769161ece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_APB2_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR = 0x00)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56de80d50f5ab276ebdeee16a0e2a31b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71fee37e3aff2c5040e2e9f4e153f4ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga71fee37e3aff2c5040e2e9f4e153f4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b80ff2f733e161d30e4138f90614d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga704b80ff2f733e161d30e4138f90614d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga704b80ff2f733e161d30e4138f90614d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66378d2b26c2c47522f268e129b6709"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab66378d2b26c2c47522f268e129b6709"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:gab66378d2b26c2c47522f268e129b6709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681299b233339aa39a30fa5589cac5bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga681299b233339aa39a30fa5589cac5bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga681299b233339aa39a30fa5589cac5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7b4bc8c8a9146529a175c45eecf25e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga243061674e38d05d222697046d43813a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_RELEASE_RESET</b>()&#160;&#160;&#160;(RCC-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff8820b47bd3764e7cded76b9368460b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e718efc965ab07752cd865c3f33551a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac62505cc695d985fcf18ca1fd2f1a421"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f04963ee5709230888d50574008372f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f04963ee5709230888d50574008372f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:ga5f04963ee5709230888d50574008372f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e9419b44e83ed1e6951801c390a69ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9b6703f096a151a86df9d76d4945cda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:gab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e370f94b39c72876a321cdc5b31915"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13e370f94b39c72876a321cdc5b31915"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga13e370f94b39c72876a321cdc5b31915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga568e4d004285fe009bc4e5d33e13af61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6753edbd9047eeac39ae4f234642942"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a20ad851a2ef9e1ccdbf280dcd1dc44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga293f9870ba631d23f8011bad12420f83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8520028c77aa2ecdd497c313665fa381"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8520028c77aa2ecdd497c313665fa381"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:ga8520028c77aa2ecdd497c313665fa381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3150a9552cca2ec7e0f00d799fc52adb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf63d9f5ce9a6922314054a94ee85eac0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d776af7d892a32ea3c68edf7891e4f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d776af7d892a32ea3c68edf7891e4f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga3d776af7d892a32ea3c68edf7891e4f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8786d21490439ef0564edff087203245"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;AHBLPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga975142c90b4e1baf21b361524518235d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">__HAL_RCC_TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="memdesc:ga975142c90b4e1baf21b361524518235d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga975142c90b4e1baf21b361524518235d">More...</a><br/></td></tr>
<tr class="separator:ga975142c90b4e1baf21b361524518235d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e165dd342f4ab6ea9b2edab08723cf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga2e165dd342f4ab6ea9b2edab08723cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7911836a0e66ab2e4719b298f74b783b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7911836a0e66ab2e4719b298f74b783b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:ga7911836a0e66ab2e4719b298f74b783b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906c45719dcf2113473f2c3281926368"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga906c45719dcf2113473f2c3281926368"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:ga906c45719dcf2113473f2c3281926368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a1c22a18251e0dac7f77ba8398af543"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga2a1c22a18251e0dac7f77ba8398af543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3978a2e193b921dc24976880dce7a26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a281ca72aff1c9fa87755c3854cc316"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga8a281ca72aff1c9fa87755c3854cc316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12132da4a7f5c62f32cd9d91b1c99495"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga12132da4a7f5c62f32cd9d91b1c99495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a18798b0e216c3ccc3caa76e741a689"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:ga2a18798b0e216c3ccc3caa76e741a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga894dbeada170b01faef303d35de84917"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga894dbeada170b01faef303d35de84917"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga894dbeada170b01faef303d35de84917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0167c77fa1c00add900bb1cf788e68c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0167c77fa1c00add900bb1cf788e68c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gac0167c77fa1c00add900bb1cf788e68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96992be78213cf47b37113840179ae2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96992be78213cf47b37113840179ae2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>))</td></tr>
<tr class="separator:ga96992be78213cf47b37113840179ae2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacad9c9770ee2525fccf6a15e4ee7a07a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad50feef6d1bdd1d254d96ce2786a502b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad50feef6d1bdd1d254d96ce2786a502b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gad50feef6d1bdd1d254d96ce2786a502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341a7cb88414db0777196d6d772fb4be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga341a7cb88414db0777196d6d772fb4be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>))</td></tr>
<tr class="separator:ga341a7cb88414db0777196d6d772fb4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65aef0935a6eb3e1ee17e9d19ec6ee8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="separator:ga65aef0935a6eb3e1ee17e9d19ec6ee8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf380a14a537b7a6e1c0e20fea72d65aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:gaf380a14a537b7a6e1c0e20fea72d65aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d1fd6d4f7375b4abf93bd2ec4948d1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:ga6d1fd6d4f7375b4abf93bd2ec4948d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd5073cae99e103545801e21f6e25fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3dd5073cae99e103545801e21f6e25fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>))</td></tr>
<tr class="separator:ga3dd5073cae99e103545801e21f6e25fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65016901a197f433425aca0a206b0c77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65016901a197f433425aca0a206b0c77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>))</td></tr>
<tr class="separator:ga65016901a197f433425aca0a206b0c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae61c24ac6b36e7edbabc5b050b38d63e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fff9b3416d2940cac20962e6d5655ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga4fff9b3416d2940cac20962e6d5655ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ad038000c76cee2e7ca00d56ba64c17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:ga3ad038000c76cee2e7ca00d56ba64c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa395d9d235caf02cac62e5dfb1d0c957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>))</td></tr>
<tr class="separator:gaa395d9d235caf02cac62e5dfb1d0c957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7dc1c5239cd70bee94eefa3d91cdd7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gac7dc1c5239cd70bee94eefa3d91cdd7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46fe2d4331320cfe49b751b5488fc0cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:ga46fe2d4331320cfe49b751b5488fc0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga163a738dca988a270e8a1901cbeabd1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga163a738dca988a270e8a1901cbeabd1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>))</td></tr>
<tr class="separator:ga163a738dca988a270e8a1901cbeabd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b9889044ebfe2c9328d0f6733fda87d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24893ba4a827492272e611d2756d928"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24893ba4a827492272e611d2756d928"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>))</td></tr>
<tr class="separator:gab24893ba4a827492272e611d2756d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a2842c49b58e3205331133db69ec8f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a2842c49b58e3205331133db69ec8f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>))</td></tr>
<tr class="separator:ga0a2842c49b58e3205331133db69ec8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="memdesc:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <a href="group___r_c_c___peripheral___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">More...</a><br/></td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fb59f888889fc998d1f7e64e370c9d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga8fb59f888889fc998d1f7e64e370c9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1215603b81a7d52b7225ec8f628e51d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1215603b81a7d52b7225ec8f628e51d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:gac1215603b81a7d52b7225ec8f628e51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d808a429ceb72c79908770e79ff3cfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga2d808a429ceb72c79908770e79ff3cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37931819af9a7b1a05385e0ae6c984b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga37931819af9a7b1a05385e0ae6c984b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41997855b2cc7563c8ed0c9873d32daf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga41997855b2cc7563c8ed0c9873d32daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga454514918be60a95069da332eb212712"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga454514918be60a95069da332eb212712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_SLEEP_ENABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga454514918be60a95069da332eb212712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04863ff5c2174552387c549f0410df43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga531cefe824de1fa7461b34030d30d75f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga531cefe824de1fa7461b34030d30d75f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga531cefe824de1fa7461b34030d30d75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884747bf8ec12a16a37c512c6979fb4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga884747bf8ec12a16a37c512c6979fb4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga884747bf8ec12a16a37c512c6979fb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9c48fd8cd99db0e44d5427afe10c383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gaf9c48fd8cd99db0e44d5427afe10c383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9534ddc24145ef6335d76b35632b7fe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga9534ddc24145ef6335d76b35632b7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2abe90eeb15890f45e28e8926bf70838"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2abe90eeb15890f45e28e8926bf70838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga2abe90eeb15890f45e28e8926bf70838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75ec6abe2e15eaa24893a8cc83f4cb50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_CLK_SLEEP_DISABLE</b>()&#160;&#160;&#160;(RCC-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga75ec6abe2e15eaa24893a8cc83f4cb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1edbd9407c814110f04c1a609a214e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>)) != RESET)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2fc8f9dc5f5b64c14c325c45ee301b4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>)) != RESET)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga528029c120a0154dfd7cfd6159e8debe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>)) != RESET)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a8a0e334d69163b25692f0450dc569a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a8a0e334d69163b25692f0450dc569a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>)) != RESET)</td></tr>
<tr class="separator:ga7a8a0e334d69163b25692f0450dc569a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e182ed43301e2586bc198a729b50436"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>)) != RESET)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e1b25cbf589c1c47c1d069e4c803d56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)) != RESET)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40f5675d8f45c678b8a2f43fca8f991e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) != RESET)</td></tr>
<tr class="separator:ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab05e603c9cadd72e4b6397837b46cef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)) != RESET)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d73b007700fe1576c7965ce677148bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>)) == RESET)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b9353035473ac5f144f6e5385c4bebb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>)) == RESET)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e939d98ecca025c028bd1d837b84c81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>)) == RESET)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01c2b4166bbcf59a529cd3c5f8b93d76"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890">RCC_AHBENR_GPIODEN</a>)) == RESET)</td></tr>
<tr class="separator:ga01c2b4166bbcf59a529cd3c5f8b93d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c405e3a8e5219c98d0262e18bd0eed9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga65735e58928263f9171aa04ce1784843">RCC_AHBENR_GPIOHEN</a>)) == RESET)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d2645916b9ee9bad8c724a719c621d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)) == RESET)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab36991bb98be402aae3d70b0887658"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeab36991bb98be402aae3d70b0887658"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) == RESET)</td></tr>
<tr class="separator:gaeab36991bb98be402aae3d70b0887658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae89d94d6252c79e450623f69eb939ed6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)) == RESET)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee5016adb1c8b62a5bb05f055859de0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadee5016adb1c8b62a5bb05f055859de0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) != RESET)</td></tr>
<tr class="separator:gadee5016adb1c8b62a5bb05f055859de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6090239db6a8a6917b3f3accea15ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) != RESET)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bee605d886067f86f890ee3af68eb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62bee605d886067f86f890ee3af68eb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>)) != RESET)</td></tr>
<tr class="separator:ga62bee605d886067f86f890ee3af68eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb273361eaae66c857b5db26b639ff45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb273361eaae66c857b5db26b639ff45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>)) != RESET)</td></tr>
<tr class="separator:gabb273361eaae66c857b5db26b639ff45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5642c4226ce18792efeca9d39cb0c5e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>)) != RESET)</td></tr>
<tr class="separator:ga5642c4226ce18792efeca9d39cb0c5e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b26aff2638d1e0613b0ce0530f0cd48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) != RESET)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga282522dda9557cf715be3ee13c031a5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga282522dda9557cf715be3ee13c031a5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) != RESET)</td></tr>
<tr class="separator:ga282522dda9557cf715be3ee13c031a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3bbe0639658ed2cc56f8328b26373ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) != RESET)</td></tr>
<tr class="separator:gad3bbe0639658ed2cc56f8328b26373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5addec8b6604857d81c1386cad21c391"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5addec8b6604857d81c1386cad21c391"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>)) != RESET)</td></tr>
<tr class="separator:ga5addec8b6604857d81c1386cad21c391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7570e5654fd61b44dabe0546e524c906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae540056d72f4230da38c082b6c34c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ae540056d72f4230da38c082b6c34c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) != RESET)</td></tr>
<tr class="separator:ga2ae540056d72f4230da38c082b6c34c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59dc128f70029f5fba46edd0fb30f94b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59dc128f70029f5fba46edd0fb30f94b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>)) != RESET)</td></tr>
<tr class="separator:ga59dc128f70029f5fba46edd0fb30f94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga850f4fd113303ed7322577ad023cf748"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) != RESET)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9af6855a6f9f9c947497908adcc9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22c9af6855a6f9f9c947497908adcc9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>)) != RESET)</td></tr>
<tr class="separator:ga22c9af6855a6f9f9c947497908adcc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf046e02c910a4966a1c120b47aea7406"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf046e02c910a4966a1c120b47aea7406"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>)) != RESET)</td></tr>
<tr class="separator:gaf046e02c910a4966a1c120b47aea7406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaaa75c78c8ef4cf85f30fb20d522054"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>)) == RESET)</td></tr>
<tr class="separator:gacaaa75c78c8ef4cf85f30fb20d522054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50f8e043a42eaf534c1efa2477078c0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>)) == RESET)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30913be6e4b95cf2ebdf79647af18f34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>)) == RESET)</td></tr>
<tr class="separator:ga30913be6e4b95cf2ebdf79647af18f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga70e84a0b11a0dab64a048f8dd6bbafb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>)) == RESET)</td></tr>
<tr class="separator:ga70e84a0b11a0dab64a048f8dd6bbafb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac230813514cd9ee769f8f46b83d83f23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac230813514cd9ee769f8f46b83d83f23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>)) == RESET)</td></tr>
<tr class="separator:gac230813514cd9ee769f8f46b83d83f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21d4e081c859ddccd4492343743bb245"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>)) == RESET)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab213cf8807d6e7e8b3867ffb404d763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>)) == RESET)</td></tr>
<tr class="separator:gaab213cf8807d6e7e8b3867ffb404d763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61e4b1f3e82831cdc7508d4c38312eab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>)) == RESET)</td></tr>
<tr class="separator:ga61e4b1f3e82831cdc7508d4c38312eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c6b66352f998564a6492d3e5d6aa536"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>)) == RESET)</td></tr>
<tr class="separator:ga9c6b66352f998564a6492d3e5d6aa536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8868ab331b4bb14a1d5cc55c9133e4de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>)) == RESET)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae051ecb26de5c5b44f1827923c9837a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae051ecb26de5c5b44f1827923c9837a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>)) == RESET)</td></tr>
<tr class="separator:gae051ecb26de5c5b44f1827923c9837a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd255f230b6f8d7e753f05a854595bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccd255f230b6f8d7e753f05a854595bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>)) == RESET)</td></tr>
<tr class="separator:gaccd255f230b6f8d7e753f05a854595bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1019fdeb30eb4bcb23a0bea2278a94a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>)) == RESET)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2c1ec9bfcc21993094506a39e08f33"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb2c1ec9bfcc21993094506a39e08f33"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>)) == RESET)</td></tr>
<tr class="separator:gadb2c1ec9bfcc21993094506a39e08f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665c0d26e8ff9870531a65daad87c227"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga665c0d26e8ff9870531a65daad87c227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25307398c31b0f372cad700d4c0d26ed">RCC_APB1ENR_COMPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga665c0d26e8ff9870531a65daad87c227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) != RESET)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab635405d33757b42a3df0d89416e8a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafab635405d33757b42a3df0d89416e8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) != RESET)</td></tr>
<tr class="separator:gafab635405d33757b42a3df0d89416e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a4890d9368f8ea8c87c64d48f09686d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a4890d9368f8ea8c87c64d48f09686d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>)) != RESET)</td></tr>
<tr class="separator:ga7a4890d9368f8ea8c87c64d48f09686d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7db5f2ab1e44c7ebd59a56d3bdd2a517"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) != RESET)</td></tr>
<tr class="separator:ga7db5f2ab1e44c7ebd59a56d3bdd2a517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb89f7d856d9107e814efc751e8996"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66eb89f7d856d9107e814efc751e8996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga66eb89f7d856d9107e814efc751e8996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1787d7cdf591c099b8d96848aee835e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) != RESET)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59bd3cd20df76f885695fcdad1edce27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) != RESET)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f32ce5d57fe1d7a4871552d2e9a5b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) == RESET)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83b7ae4eea41d7c7914716157b4072f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>)) == RESET)</td></tr>
<tr class="separator:ga83b7ae4eea41d7c7914716157b4072f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ec8a421c88ea172a5f3cb13c220672"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf9ec8a421c88ea172a5f3cb13c220672"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>)) == RESET)</td></tr>
<tr class="separator:gaf9ec8a421c88ea172a5f3cb13c220672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacee7220c840db84ec10d0b89ab20fa1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>)) == RESET)</td></tr>
<tr class="separator:gacee7220c840db84ec10d0b89ab20fa1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9f006a3c1b75c06270f0ae5a2c3ed07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>)) == RESET)</td></tr>
<tr class="separator:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd506be27916f029d2214e88bc48f6df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>)) == RESET)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22c9d59ac6062298a71eed0d6a4a9afd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) == RESET)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfca340e2266b35f9eb8bda9f24fb272"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>)) != RESET)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5f9c8d570ca5ce52bd3d1766ad96265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>)) != RESET)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91d9bb261e4eb51ae5c83276ca94ba9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9be4e7cb3610f3242eedb2c38f05cafe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga9be4e7cb3610f3242eedb2c38f05cafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac60e430f28a40aecfc376ad9c00e94f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>)) != RESET)</td></tr>
<tr class="separator:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1983077cf8fed9d77dbb4950a46a3b7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968fb378568454a2913e11a238131ae4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga968fb378568454a2913e11a238131ae4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga968fb378568454a2913e11a238131ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2840d82c5565e7690a69a6848fa50fea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb90a4c788e0b1e1dee61e462ada7f17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8fdb2dae547fe9b89381c894ae21e08a">RCC_AHBLPENR_GPIOALPEN</a>)) == RESET)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2eac033c5d40d9e6eda85985322ece6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1943c1a7faf87f869a4a381bb17fb0ea">RCC_AHBLPENR_GPIOBLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4dd6a13690da372d5ea52476d0f972c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga31961dd470a5be30373cd496ae6da055">RCC_AHBLPENR_GPIOCLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdc54fb0d223358257ea5c9f2d9c2db6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25cad84f367cbe2ecdbea5a5b3f0d605">RCC_AHBLPENR_GPIODLPEN</a>)) == RESET)</td></tr>
<tr class="separator:gafdc54fb0d223358257ea5c9f2d9c2db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e66bfd35d315af80f7d33a811de7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae53e66bfd35d315af80f7d33a811de7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13b804e2e8ae7920a8db3a1828ff3b42">RCC_AHBLPENR_GPIOHLPEN</a>)) == RESET)</td></tr>
<tr class="separator:gae53e66bfd35d315af80f7d33a811de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb97eeee02557f4c5a3afd480227dd1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga24b72821d1df0037ffad16d4e7aefc48">RCC_AHBLPENR_CRCLPEN</a>)) == RESET)</td></tr>
<tr class="separator:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06858d9e8310f1d9d2763472d37e9d9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06858d9e8310f1d9d2763472d37e9d9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga216c6dc7dadf00b88d1b0585b68e23f0">RCC_AHBLPENR_FLITFLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga06858d9e8310f1d9d2763472d37e9d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5b14fe76c4661619636fcdf08e2a874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;AHBLPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8053aa13396d01a92ab6668dc18024b1">RCC_AHBLPENR_DMA1LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38181befdeecf6a61c03885d3645bf1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf38181befdeecf6a61c03885d3645bf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gaf38181befdeecf6a61c03885d3645bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe8c0a343d9bb288dae09aadbab028a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gabe8c0a343d9bb288dae09aadbab028a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57a6fc55a53a8c9d8cc0303ec5d7177e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga57a6fc55a53a8c9d8cc0303ec5d7177e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d5d8a349946a4c0698d754ee107c3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga8d5d8a349946a4c0698d754ee107c3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1c825aefb8ae4ab199150ce061e7a8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gab1c825aefb8ae4ab199150ce061e7a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60b229aff9ca29a44a5470f52a48bb2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6ee3d390b2b2748575725f5b0c42cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gad6ee3d390b2b2748575725f5b0c42cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91dc6d0fdf5c1c70158336df3bf5e097"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga91dc6d0fdf5c1c70158336df3bf5e097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga998cffc84c7d5866a7e4cfae1f764327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga998cffc84c7d5866a7e4cfae1f764327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39a3efabea0fb3cffae7be7726dd668e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga39a3efabea0fb3cffae7be7726dd668e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe9902aa539eca59920b6b165bd1c71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffe9902aa539eca59920b6b165bd1c71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gaffe9902aa539eca59920b6b165bd1c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b1c994ebff003ec3728850962bd9be8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b1c994ebff003ec3728850962bd9be8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga7b1c994ebff003ec3728850962bd9be8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898edde3fc183744da208db023828303"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga898edde3fc183744da208db023828303"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga898edde3fc183744da208db023828303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97aab0cffdef7edd52e48e0e5bef9dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad97aab0cffdef7edd52e48e0e5bef9dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>)) != RESET)</td></tr>
<tr class="separator:gad97aab0cffdef7edd52e48e0e5bef9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d83603386ac98f68fc5019c4065e235"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d83603386ac98f68fc5019c4065e235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga9d83603386ac98f68fc5019c4065e235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a89c97a19d5057d710e475ff24b71ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga0a89c97a19d5057d710e475ff24b71ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade73c47dc34e5841b826a0e641220801"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade73c47dc34e5841b826a0e641220801"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gade73c47dc34e5841b826a0e641220801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa138ce5c7fcfcfd42726b03e7de02c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gaa138ce5c7fcfcfd42726b03e7de02c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafa07cf3cfeac5be4071e52201dfcc7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga439a5998fd60c3375411c7db2129ac89">RCC_APB1LPENR_TIM6LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gaafa07cf3cfeac5be4071e52201dfcc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c55482f4bb2cdb236796b18c28d786"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64c55482f4bb2cdb236796b18c28d786"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7867dc2695855fa9084a13d06a4299f">RCC_APB1LPENR_TIM7LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga64c55482f4bb2cdb236796b18c28d786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cbf3b3683a84bac98b6d15d921f5ec8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38ba0cbb661739ca615881f2ecfcd1c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga38ba0cbb661739ca615881f2ecfcd1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad83f4e02928278fc0d9373020a82f4e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad83f4e02928278fc0d9373020a82f4e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gad83f4e02928278fc0d9373020a82f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5c5c2cf7612ea68ae679de26f0bc26e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae11baa29f4e6d122dabdd54c6b4be052">RCC_APB1LPENR_USART3LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gad5c5c2cf7612ea68ae679de26f0bc26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133208873edc0be1774bf4f3c224a2ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga133208873edc0be1774bf4f3c224a2ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga133208873edc0be1774bf4f3c224a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga901cecc03cce495d9f01a7228a3bce1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga901cecc03cce495d9f01a7228a3bce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea1fbdc9d23388137d087f37a42390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9ea1fbdc9d23388137d087f37a42390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USB_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c068ba6f9554c5b98ddc7c87b658e1e">RCC_APB1LPENR_USBLPEN</a>)) == RESET)</td></tr>
<tr class="separator:gab9ea1fbdc9d23388137d087f37a42390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13a44a1aacea32084e5bcdba69e4a636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12790e0adb572f2cd2c1b643906aa377"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12790e0adb572f2cd2c1b643906aa377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga12790e0adb572f2cd2c1b643906aa377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8d0195e28b82b74518f1566bc6b9cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f8d0195e28b82b74518f1566bc6b9cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_COMP_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB1LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae6751f8c4511c642d6086b356f325a63">RCC_APB1LPENR_COMPLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga4f8d0195e28b82b74518f1566bc6b9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e518b9a088d789d700d121db458403a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255709a840c9a7e6f894df4f40ee6e64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga255709a840c9a7e6f894df4f40ee6e64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga255709a840c9a7e6f894df4f40ee6e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420cca0cf8e74d769361540b398154ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga420cca0cf8e74d769361540b398154ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga420cca0cf8e74d769361540b398154ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8d9a7dcfdba9b830f54c0f19c87c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4eb8d9a7dcfdba9b830f54c0f19c87c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga4eb8d9a7dcfdba9b830f54c0f19c87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf477ab254684bdedec1dd28ddd7585ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf477ab254684bdedec1dd28ddd7585ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>)) != RESET)</td></tr>
<tr class="separator:gaf477ab254684bdedec1dd28ddd7585ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db4e1edb831584a39e791c16edfea28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2db4e1edb831584a39e791c16edfea28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga2db4e1edb831584a39e791c16edfea28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1059a391a514543547809a524b4cdf0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1059a391a514543547809a524b4cdf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) != RESET)</td></tr>
<tr class="separator:ga1059a391a514543547809a524b4cdf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga564fe78887dba5a7da7da1b9f2ffb372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b043bd22bd1c6aa4617d37e5565f8c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b043bd22bd1c6aa4617d37e5565f8c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga8b043bd22bd1c6aa4617d37e5565f8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fe0d52321bc2c97d649ddcc335bffc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fe0d52321bc2c97d649ddcc335bffc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga6fe0d52321bc2c97d649ddcc335bffc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2f10634fa4a6a8b4957e46611d2824"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf2f10634fa4a6a8b4957e46611d2824"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gabf2f10634fa4a6a8b4957e46611d2824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3baade56bc0603ac5b3ae3bf3b7da9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b3baade56bc0603ac5b3ae3bf3b7da9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga5b3baade56bc0603ac5b3ae3bf3b7da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9a82b96c7950398956ee6f58c3d5dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>)) == RESET)</td></tr>
<tr class="separator:gab9a82b96c7950398956ee6f58c3d5dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2123ed8a27c8cf060899c1e7a923b8c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED</b>()&#160;&#160;&#160;((RCC-&gt;APB2LPENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>)) == RESET)</td></tr>
<tr class="separator:ga2123ed8a27c8cf060899c1e7a923b8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_HSION_BB = ENABLE)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br/></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c0dc8bc0ef58703782f45b4e487c031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_HSI_DISABLE</b>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_HSION_BB = DISABLE)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36991d340af7ad14b79f204c748b0e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>)))</td></tr>
<tr class="memdesc:ga36991d340af7ad14b79f204c748b0e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">More...</a><br/></td></tr>
<tr class="separator:ga36991d340af7ad14b79f204c748b0e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_LSION_BB = ENABLE)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br/></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_LSION_BB = DISABLE)</td></tr>
<tr class="memdesc:ga4f96095bb4acda60b7f66d5d927da181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">More...</a><br/></td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br/></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br/></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6797e8502d134483ba092f5d4345c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70">__HAL_RCC_MSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_MSION_BB = ENABLE)</td></tr>
<tr class="memdesc:gaf6797e8502d134483ba092f5d4345c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable Internal Multi Speed oscillator (MSI).  <a href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70">More...</a><br/></td></tr>
<tr class="separator:gaf6797e8502d134483ba092f5d4345c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12">__HAL_RCC_MSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_MSION_BB = DISABLE)</td></tr>
<tr class="memdesc:ga49c15fd232bd099f020e508fe9c3cd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Multi Speed oscillator (MSI).  <a href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12">More...</a><br/></td></tr>
<tr class="separator:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e">__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST</a>(_MSICALIBRATIONVALUE_)&#160;&#160;&#160;(MODIFY_REG(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, (uint32_t)(_MSICALIBRATIONVALUE_) &lt;&lt; POSITION_VAL(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>)))</td></tr>
<tr class="memdesc:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro adjusts Internal Multi Speed oscillator (MSI) calibration value.  <a href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e">More...</a><br/></td></tr>
<tr class="separator:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68665004900d9e54d6083861c727af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_MSI_RANGE_CONFIG</b>(_MSIRANGEVALUE_)</td></tr>
<tr class="separator:gaa68665004900d9e54d6083861c727af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad04b0c76f81734ba4881d97321667b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9">__HAL_RCC_GET_MSI_RANGE</a>()&#160;&#160;&#160;(uint32_t)(READ_BIT(RCC-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>))</td></tr>
<tr class="memdesc:gaad04b0c76f81734ba4881d97321667b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the Internal Multi Speed oscillator (MSI) clock range in run mode.  <a href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9">More...</a><br/></td></tr>
<tr class="separator:gaad04b0c76f81734ba4881d97321667b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLON_BB = ENABLE)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br/></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CR_PLLON_BB = DISABLE)</td></tr>
<tr class="memdesc:ga718a6afcb1492cc2796be78445a7d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">More...</a><br/></td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__, __PLLMUL__, __PLLDIV__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</td></tr>
<tr class="memdesc:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7">More...</a><br/></td></tr>
<tr class="separator:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br/></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a>(__RCC_SYSCLKSOURCE__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__RCC_SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">More...</a><br/></td></tr>
<tr class="separator:ga32f72b8c5b7e97b415867c57f9fafed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CFGR,<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br/></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__, __MCODIV__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10">RCC_CFGR_MCOPRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br/></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTC_CLKSOURCE__)</td></tr>
<tr class="memdesc:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683">More...</a><br/></td></tr>
<tr class="separator:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>__HAL_RCC_RTC_CONFIG</b>(__RTC_CLKSOURCE__)</td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(READ_BIT(RCC-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br/></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>)))</td></tr>
<tr class="memdesc:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RTC and LCD HSE clock divider (RTCCLK / LCDCLK).  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">More...</a><br/></td></tr>
<tr class="separator:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_RTCEN_BB = ENABLE)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br/></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_RTCEN_BB = DISABLE)</td></tr>
<tr class="memdesc:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">More...</a><br/></td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_RTCRST_BB = ENABLE)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to force the Backup domain reset.  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br/></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14f32622c65f4ae239ba8cb00d510321"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) RCC_CSR_RTCRST_BB = DISABLE)</td></tr>
<tr class="memdesc:ga14f32622c65f4ae239ba8cb00d510321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to release the Backup domain reset. <br/></td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br/></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) RCC_CIR_BYTE1_ADDRESS &amp;= (uint8_t)(~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br/></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br/></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((RCC-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">More...</a><br/></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf28c11b36035ef1e27883ff7ee2c46b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(RCC-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST. <br/></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((__FLAG__) &gt;&gt; 5) == CR_REG_INDEX)? RCC-&gt;CR :RCC-&gt;CSR) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; RCC_FLAG_MASK)))</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">More...</a><br/></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6b82cafd84a33caa126523b3d288f14b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b82cafd84a33caa126523b3d288f14b"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_DeInit</b> (void)</td></tr>
<tr class="separator:ga6b82cafd84a33caa126523b3d288f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c504088722e03830df6caad932ad06b"></a>
<a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_OscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0a4b5c7459219fafc15f3f867563ef3"></a>
<a class="el" href="stm32l1xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_ClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9de46b9c4ecdb1a5e34136b051a6132c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_MCOConfig</b> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0f440ce71c18e95b12b2044cc044bea"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_EnableCSS</b> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_DisableCSS</b> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga887cafe88b21a059061b077a1e3fa7d8"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetSysClockFreq</b> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38d6c5c7a5d8758849912c9aa0a2156d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetHCLKFreq</b> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3042d8ac5703ac696cabf0ee461c599"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK1Freq</b> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbd5f8933a5ee05e4b3384e33026aca1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetPCLK2Freq</b> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae2f9413fc447c2d7d6af3a8669c77b36"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetOscConfig</b> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc95375dfca279d88b9ded9d063d2323"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_GetClockConfig</b> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c124cf403362750513cae7fb6e6b195"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_NMI_IRQHandler</b> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa05b9157de5a48617bd06eb6aafa68aa"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>HAL_RCC_CSSCallback</b> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section version"><dt>Version</dt><dd>V1.1.3 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>04-March-2016 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Jul 31 2016 19:43:37 for upsat-EPS by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
