@W: MT530 :"d:\study\liberoprojects\j3122008883_slc\hdl\cyq_fsm.v":16:4:16:9|Found inferred clock cyq_fsm_011|Clk which controls 4 sequential elements including current_S[3:0]. This clock has no specified timing constraint which may adversely impact design performance. 
