// Seed: 1919631290
module module_0 (
    input tri0 id_0
    , id_6,
    input uwire id_1,
    output wand id_2,
    input uwire id_3,
    output supply0 id_4
);
  parameter id_7 = {1, 1};
  assign module_1.id_1 = 0;
  logic id_8;
  ;
  wire id_9;
  wire id_10;
  ;
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    input wor id_3,
    output wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    inout tri0 id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_8,
      id_4
  );
endmodule
