Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Dec 18 15:20:16 2020
| Host         : moncomet01 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (85)
6. checking no_output_delay (7)
7. checking multiple_clock (282)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: GPIO_SWITCH[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top_tdc/irSPILLCOUNT_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (85)
-------------------------------
 There are 85 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (282)
--------------------------------
 There are 282 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.974    -1083.988                   1747                31640       -0.222       -0.222                      1                31624        1.100        0.000                       0                 10267  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLK_200M                                                                                    {0.000 2.500}        5.000           200.000         
  CLK_125M_1                                                                                {0.000 4.000}        8.000           125.000         
  PLL_CLKFB_1                                                                               {0.000 2.500}        5.000           200.000         
GMII_RX_CLK                                                                                 {0.000 4.000}        8.000           125.000         
GMII_TX_CLK                                                                                 {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN                                                                             {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M                                                                                         -1.716     -943.015                   1664                28530        0.058        0.000                      0                28530        1.100        0.000                       0                  9153  
  CLK_125M_1                                                                                      3.908        0.000                      0                  415        0.299        0.000                      0                  415        3.358        0.000                       0                   284  
  PLL_CLKFB_1                                                                                                                                                                                                                                 3.929        0.000                       0                     2  
GMII_RX_CLK                                                                                       0.481        0.000                      0                  634        0.085        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK                                                                                      35.937        0.000                      0                  415        0.299        0.000                      0                  415       19.358        0.000                       0                   283  
SYSCLK_200MP_IN                                                                                                                                                                                                                               3.592        0.000                       0                     1  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.846        0.000                      0                  928        0.058        0.000                      0                  928       15.732        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock                                                                            CLK_200M                                                                                          3.331        0.000                      0                    2        0.457        0.000                      0                    2  
CLK_125M_1                                                                                  CLK_200M                                                                                         -2.813       -8.407                      3                    3        1.073        0.000                      0                    3  
GMII_RX_CLK                                                                                 CLK_200M                                                                                         -2.974      -37.610                     13                   13        1.460        0.000                      0                   13  
GMII_TX_CLK                                                                                 CLK_200M                                                                                          1.379        0.000                      0                    3        1.322        0.000                      0                    3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  CLK_200M                                                                                         32.360        0.000                      0                    8                                                                        
CLK_200M                                                                                    CLK_125M_1                                                                                       -2.049      -37.554                     25                   25        0.163        0.000                      0                   25  
GMII_RX_CLK                                                                                 CLK_125M_1                                                                                        5.347        0.000                      0                   19        0.111        0.000                      0                   19  
GMII_TX_CLK                                                                                 CLK_125M_1                                                                                        3.610        0.000                      0                  415       -0.008       -0.008                      1                  415  
CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.852      -44.728                     35                   35        0.355        0.000                      0                   35  
CLK_200M                                                                                    GMII_TX_CLK                                                                                       2.044        0.000                      0                   25        0.204        0.000                      0                   25  
CLK_125M_1                                                                                  GMII_TX_CLK                                                                                       3.511        0.000                      0                  415       -0.222       -0.222                      1                  415  
GMII_RX_CLK                                                                                 GMII_TX_CLK                                                                                       5.439        0.000                      0                   19        0.146        0.000                      0                   19  
CLK_200M                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        4.306        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLK_200M                                                                                    CLK_200M                                                                                          1.062        0.000                      0                  956        0.261        0.000                      0                  956  
**async_default**                                                                           CLK_200M                                                                                    GMII_RX_CLK                                                                                      -1.845      -12.674                      7                    7        0.738        0.000                      0                    7  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.325        0.000                      0                  100        0.234        0.000                      0                  100  
**default**                                                                                 GMII_TX_CLK                                                                                                                                                                                  22.444        0.000                      0                    9        3.576        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :         1664  Failing Endpoints,  Worst Slack       -1.716ns,  Total Violation     -943.015ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.204ns (3.121%)  route 6.332ns (96.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 6.432 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    top_tdc/DATA_BUF/CLK_200M
    SLICE_X55Y167        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.204     1.416 r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/Q
                         net (fo=175, routed)         6.332     7.748    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/reg_sysrstA_repN_1_alias
    RAMB36_X1Y63         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.432     6.432    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y63         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.432    
                         clock uncertainty           -0.035     6.396    
    RAMB36_X1Y63         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.365     6.031    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 0.204ns (3.192%)  route 6.186ns (96.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.351ns = ( 6.351 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    top_tdc/DATA_BUF/CLK_200M
    SLICE_X55Y167        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.204     1.416 r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/Q
                         net (fo=175, routed)         6.186     7.602    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/reg_sysrstA_repN_1_alias
    RAMB36_X2Y65         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.351     6.351    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y65         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.351    
                         clock uncertainty           -0.035     6.315    
    RAMB36_X2Y65         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.365     5.950    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.641ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.264ns  (logic 0.223ns (3.560%)  route 6.041ns (96.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.235     1.235    top_tdc/DATA_BUF/CLK_200M
    SLICE_X93Y150        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.223     1.458 r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/Q
                         net (fo=268, routed)         6.041     7.499    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/reg_sysrstA_repN_2_alias
    RAMB36_X5Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.176     6.176    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y42         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.176    
                         clock uncertainty           -0.035     6.140    
    RAMB36_X5Y42         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.858    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.858    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 -1.641    

Slack (VIOLATED) :        -1.626ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 0.223ns (3.528%)  route 6.098ns (96.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 6.248 - 5.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.235     1.235    top_tdc/DATA_BUF/CLK_200M
    SLICE_X93Y150        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.223     1.458 r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/Q
                         net (fo=268, routed)         6.098     7.556    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/reg_sysrstA_repN_2_alias
    RAMB36_X3Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.248     6.248    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.248    
                         clock uncertainty           -0.035     6.212    
    RAMB36_X3Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.930    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.930    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 -1.626    

Slack (VIOLATED) :        -1.595ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 0.204ns (3.220%)  route 6.131ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 6.353 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    top_tdc/DATA_BUF/CLK_200M
    SLICE_X55Y167        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.204     1.416 r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/Q
                         net (fo=175, routed)         6.131     7.547    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/reg_sysrstA_repN_1_alias
    RAMB36_X2Y64         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.353     6.353    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y64         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.353    
                         clock uncertainty           -0.035     6.317    
    RAMB36_X2Y64         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.365     5.952    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -7.547    
  -------------------------------------------------------------------
                         slack                                 -1.595    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 0.223ns (3.590%)  route 5.989ns (96.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.179ns = ( 6.179 - 5.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.235     1.235    top_tdc/DATA_BUF/CLK_200M
    SLICE_X93Y150        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.223     1.458 r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/Q
                         net (fo=268, routed)         5.989     7.447    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/reg_sysrstA_repN_2_alias
    RAMB36_X5Y41         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.179     6.179    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y41         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.179    
                         clock uncertainty           -0.035     6.143    
    RAMB36_X5Y41         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.861    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[90].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.861    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.333ns  (logic 0.204ns (3.221%)  route 6.129ns (96.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 6.361 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    top_tdc/DATA_BUF/CLK_200M
    SLICE_X55Y167        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.204     1.416 r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/Q
                         net (fo=175, routed)         6.129     7.545    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/reg_sysrstA_repN_1_alias
    RAMB36_X2Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.361     6.361    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y62         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.361    
                         clock uncertainty           -0.035     6.325    
    RAMB36_X2Y62         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.365     5.960    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.960    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 0.223ns (3.558%)  route 6.044ns (96.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 6.251 - 5.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.235     1.235    top_tdc/DATA_BUF/CLK_200M
    SLICE_X93Y150        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.223     1.458 r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/Q
                         net (fo=268, routed)         6.044     7.502    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/reg_sysrstA_repN_2_alias
    RAMB36_X3Y52         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.251     6.251    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y52         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.251    
                         clock uncertainty           -0.035     6.215    
    RAMB36_X3Y52         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.282     5.933    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.933    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.552ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 0.204ns (3.268%)  route 6.039ns (96.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 6.304 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    top_tdc/DATA_BUF/CLK_200M
    SLICE_X55Y167        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y167        FDRE (Prop_fdre_C_Q)         0.204     1.416 r  top_tdc/DATA_BUF/FD_RESET_A_replica_1/Q
                         net (fo=175, routed)         6.039     7.455    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/reg_sysrstA_repN_1_alias
    RAMB36_X0Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.304     6.304    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y53         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     6.304    
                         clock uncertainty           -0.035     6.268    
    RAMB36_X0Y53         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.365     5.903    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.903    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                 -1.552    

Slack (VIOLATED) :        -1.539ns  (required time - arrival time)
  Source:                 top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_rep__6/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        6.210ns  (logic 0.223ns (3.591%)  route 5.987ns (96.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.223ns = ( 6.223 - 5.000 ) 
    Source Clock Delay      (SCD):    1.235ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.235     1.235    top_tdc/DATA_BUF/CLK_200M
    SLICE_X93Y150        FDRE                                         r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y150        FDRE (Prop_fdre_C_Q)         0.223     1.458 r  top_tdc/DATA_BUF/FD_RESET_A_replica_2/Q
                         net (fo=268, routed)         5.987     7.445    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/reg_sysrstA_repN_2_alias
    SLICE_X106Y260       FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_rep__6/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.223     6.223    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X106Y260       FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_rep__6/C
                         clock pessimism              0.000     6.223    
                         clock uncertainty           -0.035     6.188    
    SLICE_X106Y260       FDRE (Setup_fdre_C_R)       -0.281     5.907    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[11]_rep__6
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 -1.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/D
                            (rising edge-triggered cell SRL16E clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.390%)  route 0.107ns (47.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.591     0.591    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X14Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y193        FDRE (Prop_fdre_C_Q)         0.118     0.709 r  nolabel_line171/SiTCP/SiTCP/SiTCP/ECIF_TX/orData_7/Q
                         net (fo=1, routed)           0.107     0.816    nolabel_line171/SiTCP/SiTCP/SiTCP/ECIF_TX/orData[7]
    SLICE_X14Y192        SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.790     0.790    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X14Y192        SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7/CLK
                         clock pessimism             -0.186     0.604    
    SLICE_X14Y192        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.758    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mshreg_memWd_7
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxWd_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.803%)  route 0.211ns (62.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.527ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.527     0.527    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y172        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y172        FDRE (Prop_fdre_C_Q)         0.100     0.627 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxWd_6/Q
                         net (fo=2, routed)           0.211     0.838    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxWd[6]
    SLICE_X82Y175        LUT2 (Prop_lut2_I0_O)        0.028     0.866 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/Mmux_muxWd[7]_GND_31_o_mux_64_OUT71/O
                         net (fo=1, routed)           0.000     0.866    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxWd[7]_GND_31_o_mux_64_OUT[6]
    SLICE_X82Y175        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.726     0.726    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X82Y175        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_6/C
                         clock pessimism             -0.008     0.718    
    SLICE_X82Y175        FDRE (Hold_fdre_C_D)         0.087     0.805    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/eepWd_6
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[14]_replica_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.183%)  route 0.193ns (65.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.693     0.693    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X145Y64        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[14]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y64        FDRE (Prop_fdre_C_Q)         0.100     0.793 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[14]_replica_6/Q
                         net (fo=5, routed)           0.193     0.986    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/Q[14]_repN_6_alias
    RAMB36_X6Y12         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.963     0.963    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/clk
    RAMB36_X6Y12         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.227     0.736    
    RAMB36_X6Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.919    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[356].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_replica_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.118ns (21.527%)  route 0.430ns (78.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.039ns
    Source Clock Delay      (SCD):    0.696ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.696     0.696    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X132Y52        FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y52        FDRE (Prop_fdre_C_Q)         0.118     0.814 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[12]_replica_7/Q
                         net (fo=2, routed)           0.430     1.244    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/Q[12]_repN_7_alias
    RAMB36_X5Y9          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.039     1.039    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/clk
    RAMB36_X5Y9          RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.048     0.991    
    RAMB36_X5Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.174    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[360].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/bank0MemWen/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.773%)  route 0.114ns (53.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.590     0.590    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/bank0MemWen/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDRE (Prop_fdre_C_Q)         0.100     0.690 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/bank0MemWen/Q
                         net (fo=1, routed)           0.114     0.804    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/bank0MemWen
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.822     0.822    nolabel_line171/SiTCP/SiTCP/CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.187     0.635    
    RAMB18_X0Y76         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     0.731    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.804    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.370%)  route 0.207ns (58.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_RDT_OUT_reg[7]_0
    SLICE_X6Y200         FDRE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y200         FDRE (Prop_fdre_C_Q)         0.118     0.728 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/CORE_NUM_reg[2]/Q
                         net (fo=1, routed)           0.207     0.935    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[6]_0[2]
    SLICE_X7Y199         LUT5 (Prop_lut5_I3_O)        0.028     0.963 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.963    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT[2]_i_1_n_0
    SLICE_X7Y199         FDCE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.824     0.824    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    SLICE_X7Y199         FDCE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]/C
                         clock pessimism              0.000     0.824    
    SLICE_X7Y199         FDCE (Hold_fdce_C_D)         0.061     0.885    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/DAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 nolabel_line171/AT93C46_IIC/IIC_INIT_OUT_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/AT93C46_IIC/EROM_ADR_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.763%)  route 0.251ns (66.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.578     0.578    nolabel_line171/AT93C46_IIC/IIC_RDT_OUT_reg[7]
    SLICE_X15Y200        FDPE                                         r  nolabel_line171/AT93C46_IIC/IIC_INIT_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y200        FDPE (Prop_fdpe_C_Q)         0.100     0.678 f  nolabel_line171/AT93C46_IIC/IIC_INIT_OUT_reg/Q
                         net (fo=44, routed)          0.251     0.929    nolabel_line171/AT93C46_IIC/RST_EEPROM
    SLICE_X14Y198        LUT2 (Prop_lut2_I1_O)        0.028     0.957 r  nolabel_line171/AT93C46_IIC/EROM_ADR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.957    nolabel_line171/AT93C46_IIC/EROM_ADR[0]_i_1_n_0
    SLICE_X14Y198        FDCE                                         r  nolabel_line171/AT93C46_IIC/EROM_ADR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.792     0.792    nolabel_line171/AT93C46_IIC/IIC_RDT_OUT_reg[7]
    SLICE_X14Y198        FDCE                                         r  nolabel_line171/AT93C46_IIC/EROM_ADR_reg[0]/C
                         clock pessimism              0.000     0.792    
    SLICE_X14Y198        FDCE (Hold_fdce_C_D)         0.087     0.879    nolabel_line171/AT93C46_IIC/EROM_ADR_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 LOC_REG/x0B_Reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/DIN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.439%)  route 0.190ns (56.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.536     0.536    LOC_REG/CLK
    SLICE_X78Y161        FDCE                                         r  LOC_REG/x0B_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        FDCE (Prop_fdce_C_Q)         0.118     0.654 r  LOC_REG/x0B_Reg_reg[4]/Q
                         net (fo=3, routed)           0.190     0.844    top_tdc/DATA_BUF/HEADER[4]
    SLICE_X80Y159        LUT5 (Prop_lut5_I4_O)        0.028     0.872 r  top_tdc/DATA_BUF/DIN[4]_i_1/O
                         net (fo=1, routed)           0.000     0.872    top_tdc/DATA_BUF/DIN[4]_i_1_n_0
    SLICE_X80Y159        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.741     0.741    top_tdc/DATA_BUF/CLK_200M
    SLICE_X80Y159        FDRE                                         r  top_tdc/DATA_BUF/DIN_reg[4]/C
                         clock pessimism             -0.008     0.733    
    SLICE_X80Y159        FDRE (Hold_fdre_C_D)         0.060     0.793    top_tdc/DATA_BUF/DIN_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.118ns (36.288%)  route 0.207ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.595     0.595    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X104Y125       FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.118     0.713 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep__15/Q
                         net (fo=16, routed)          0.207     0.920    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[6]
    RAMB36_X3Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.846     0.846    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y24         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.188     0.658    
    RAMB36_X3Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.841    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[284].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.918%)  route 0.202ns (63.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.771ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.546     0.546    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X106Y178       FDRE                                         r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y178       FDRE (Prop_fdre_C_Q)         0.118     0.664 r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]_rep__0/Q
                         net (fo=16, routed)          0.202     0.866    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[9]
    RAMB36_X3Y35         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.771     0.771    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y35         RAMB36E1                                     r  top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.168     0.603    
    RAMB36_X3Y35         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.786    top_tdc/DATA_BUF/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line171/BUFG0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y66    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X2Y66    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y34    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y30    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y30    ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y67    nolabel_line171/SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32    nolabel_line171/fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X2Y32    nolabel_line171/fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X3Y66    nolabel_line171/SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y175   nolabel_line171/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y175   nolabel_line171/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y175   nolabel_line171/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X66Y175   nolabel_line171/SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y148   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y148   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y148   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X74Y148   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X78Y147   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        3.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.272ns (7.262%)  route 3.473ns (92.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     7.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.077 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.965     8.042    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.350    
                         clock uncertainty           -0.064    12.286    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    11.950    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.950    
                         arrival time                          -8.042    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.309ns (8.737%)  route 3.228ns (91.263%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.430    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     6.016    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     6.059 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.986     7.045    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.043     7.088 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_795/O
                         net (fo=1, routed)           0.879     7.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_393
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.191    11.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.352    
                         clock uncertainty           -0.064    12.288    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    12.045    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         12.045    
                         arrival time                          -7.967    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.313ns (9.293%)  route 3.055ns (90.707%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.430    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     6.016    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     6.059 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.990     7.049    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.047     7.096 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_793/O
                         net (fo=1, routed)           0.702     7.798    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_392
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.350    
                         clock uncertainty           -0.064    12.286    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.334    11.952    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.952    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     7.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     7.071 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.809    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.367    12.379    
                         clock uncertainty           -0.064    12.315    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    12.011    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     7.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     7.071 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.809    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.367    12.379    
                         clock uncertainty           -0.064    12.315    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    12.011    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         12.011    
                         arrival time                          -7.809    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.272ns (7.869%)  route 3.185ns (92.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     7.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.077 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.677     7.754    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    12.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.367    12.378    
                         clock uncertainty           -0.064    12.314    
    SLICE_X4Y187         FDRE (Setup_fdre_C_D)       -0.112    12.202    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         12.202    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.745ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.345ns (10.786%)  route 2.853ns (89.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.431ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.431    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y196         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDCE (Prop_fdce_C_Q)         0.259     4.690 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/Q
                         net (fo=7, routed)           1.547     6.237    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[28]
    SLICE_X3Y193         LUT2 (Prop_lut2_I0_O)        0.043     6.280 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1/O
                         net (fo=9, routed)           1.306     7.586    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[4]
    SLICE_X0Y195         LUT6 (Prop_lut6_I3_O)        0.043     7.629 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.629    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.390    12.406    
                         clock uncertainty           -0.064    12.342    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.033    12.375    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         12.375    
                         arrival time                          -7.629    
  -------------------------------------------------------------------
                         slack                                  4.745    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.309ns (11.163%)  route 2.459ns (88.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.427ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.427    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223     4.650 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           1.138     5.788    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X6Y188         LUT2 (Prop_lut2_I1_O)        0.043     5.831 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.524     6.356    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.043     6.399 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_763/O
                         net (fo=1, routed)           0.796     7.195    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_377
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.367    12.350    
                         clock uncertainty           -0.064    12.286    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.958    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.958    
                         arrival time                          -7.195    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.691ns (21.527%)  route 2.519ns (78.473%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     7.039    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.082 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.082    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.341 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.341    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.507 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.507    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    12.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.367    12.378    
                         clock uncertainty           -0.064    12.314    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.049    12.363    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         12.363    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.859ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.689ns (21.478%)  route 2.519ns (78.522%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.297ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     7.039    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.082 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.082    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.341 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.341    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.394 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.394    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X3Y186         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.505 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.505    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.367    12.379    
                         clock uncertainty           -0.064    12.315    
    SLICE_X3Y186         FDCE (Setup_fdce_C_D)        0.049    12.364    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         12.364    
                         arrival time                          -7.505    
  -------------------------------------------------------------------
                         slack                                  4.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.262 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.262    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.790     2.351    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.484     1.867    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.096     1.963    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.656%)  route 0.687ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.591     1.869    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     1.987 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.687     2.674    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.470     1.913    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.096    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.100ns (12.227%)  route 0.718ns (87.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.100     1.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.718     2.716    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.451     1.932    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.115    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.191%)  route 0.543ns (78.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.118     2.016 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/Q
                         net (fo=1, routed)           0.543     2.559    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[4]
    SLICE_X4Y188         LUT3 (Prop_lut3_I1_O)        0.028     2.587 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT61/O
                         net (fo=1, routed)           0.000     2.587    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[4]
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                         clock pessimism             -0.470     1.912    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.060     1.972    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.155ns (22.409%)  route 0.537ns (77.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.621     1.899    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/Q
                         net (fo=1, routed)           0.537     2.527    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[10]
    SLICE_X4Y190         LUT3 (Prop_lut3_I2_O)        0.064     2.591 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.591    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.470     1.913    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.060     1.973    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.577%)  route 0.561ns (81.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.624     1.902    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.100     2.002 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.561     2.563    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X1Y194         LUT6 (Prop_lut6_I2_O)        0.028     2.591 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.591    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.472     1.913    
    SLICE_X1Y194         FDCE (Hold_fdce_C_D)         0.060     1.973    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.996%)  route 0.734ns (88.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/Q
                         net (fo=5, routed)           0.734     2.732    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[7]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.451     1.931    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.114    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.195ns (27.719%)  route 0.508ns (72.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.822    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDRE (Prop_fdre_C_Q)         0.118     1.940 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/Q
                         net (fo=1, routed)           0.508     2.448    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[7]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.476 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<13>1/O
                         net (fo=1, routed)           0.000     2.476    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[13]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.525 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.525    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[13]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism             -0.468     1.836    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     1.907    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.242ns (35.145%)  route 0.447ns (64.855%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.622     1.900    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDRE (Prop_fdre_C_Q)         0.118     2.018 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/Q
                         net (fo=2, routed)           0.447     2.465    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[8]
    SLICE_X6Y188         LUT4 (Prop_lut4_I1_O)        0.027     2.492 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4/O
                         net (fo=1, routed)           0.000     2.492    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4
    SLICE_X6Y188         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097     2.589 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.589    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.451     1.931    
    SLICE_X6Y188         FDRE (Hold_fdre_C_D)         0.039     1.970    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.797%)  route 0.507ns (72.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.471ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.822    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y195        FDRE (Prop_fdre_C_Q)         0.118     1.940 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/Q
                         net (fo=1, routed)           0.507     2.447    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[9]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.475 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<15>1/O
                         net (fo=1, routed)           0.000     2.475    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[15]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.524 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.524    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[15]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
                         clock pessimism             -0.471     1.833    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     1.904    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { nolabel_line171/PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y77    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y76    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y79    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y77    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   nolabel_line171/GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y181   nolabel_line171/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y188    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y188    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X8Y192    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y193    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y193    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X14Y186   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y191    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X8Y192    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y188    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X8Y188    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X3Y190    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB_1
  To Clock:  PLL_CLKFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { nolabel_line171/PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  nolabel_line171/PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 1.255ns (20.224%)  route 4.949ns (79.776%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 12.229 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           4.949    11.703    nolabel_line171/SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.154    12.229    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.229    
                         clock uncertainty           -0.035    12.194    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)       -0.010    12.184    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.184    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.267ns  (logic 1.240ns (19.779%)  route 5.028ns (80.221%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           5.028    11.767    nolabel_line171/SiTCP/SiTCP/GMII_RX_ER
    SLICE_X16Y140        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.334    12.409    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X16Y140        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.409    
                         clock uncertainty           -0.035    12.374    
    SLICE_X16Y140        FDRE (Setup_fdre_C_D)       -0.002    12.372    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.372    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.979ns  (logic 1.237ns (20.691%)  route 4.742ns (79.309%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 12.229 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           4.742    11.479    nolabel_line171/SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X40Y155        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.154    12.229    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y155        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.229    
                         clock uncertainty           -0.035    12.194    
    SLICE_X40Y155        FDRE (Setup_fdre_C_D)       -0.031    12.163    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                         -11.479    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 1.254ns (20.959%)  route 4.730ns (79.041%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 12.231 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           4.730    11.484    nolabel_line171/SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X36Y152        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.156    12.231    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y152        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X36Y152        FDRE (Setup_fdre_C_D)       -0.022    12.174    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -11.484    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 1.239ns (20.752%)  route 4.732ns (79.248%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 12.229 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         1.239     6.739 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           4.732    11.472    nolabel_line171/SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.154    12.229    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    12.229    
                         clock uncertainty           -0.035    12.194    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)       -0.002    12.192    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.771ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.922ns  (logic 1.266ns (21.377%)  route 4.656ns (78.623%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 12.229 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         1.266     6.766 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           4.656    11.422    nolabel_line171/SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.154    12.229    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y154        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    12.229    
                         clock uncertainty           -0.035    12.194    
    SLICE_X38Y154        FDRE (Setup_fdre_C_D)        0.000    12.194    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                         -11.422    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.886ns  (logic 1.203ns (20.441%)  route 4.683ns (79.559%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 12.225 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           4.683    11.386    nolabel_line171/SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X38Y163        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.150    12.225    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X38Y163        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.225    
                         clock uncertainty           -0.035    12.190    
    SLICE_X38Y163        FDRE (Setup_fdre_C_D)       -0.002    12.188    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.188    
                         arrival time                         -11.386    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.251ns (21.456%)  route 4.579ns (78.544%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 12.231 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           4.579    11.330    nolabel_line171/SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X36Y152        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.156    12.231    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y152        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.231    
                         clock uncertainty           -0.035    12.196    
    SLICE_X36Y152        FDRE (Setup_fdre_C_D)       -0.031    12.165    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -11.330    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.262ns (21.798%)  route 4.527ns (78.202%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 12.222 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           4.527    11.289    nolabel_line171/SiTCP/SiTCP/GMII_RX_DV
    SLICE_X36Y168        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.147    12.222    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X36Y168        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.222    
                         clock uncertainty           -0.035    12.187    
    SLICE_X36Y168        FDRE (Setup_fdre_C_D)       -0.022    12.165    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.165    
                         arrival time                         -11.289    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.830ns (22.535%)  route 2.851ns (77.465%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.150ns = ( 10.150 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         0.830     6.330 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           2.851     9.181    nolabel_line171/SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X40Y155        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.579    10.150    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X40Y155        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    10.150    
                         clock uncertainty           -0.035    10.115    
    SLICE_X40Y155        FDRE (Setup_fdre_C_D)        0.006    10.121    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         10.121    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  0.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.540     2.111    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X71Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y194        FDRE (Prop_fdre_C_Q)         0.100     2.211 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/Q
                         net (fo=1, routed)           0.055     2.266    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[9]
    SLICE_X70Y194        LUT3 (Prop_lut3_I1_O)        0.028     2.294 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n0122121/O
                         net (fo=1, routed)           0.000     2.294    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[9]
    SLICE_X70Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.740     2.550    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9/C
                         clock pessimism             -0.428     2.122    
    SLICE_X70Y194        FDRE (Hold_fdre_C_D)         0.087     2.209    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.540     2.111    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X71Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y193        FDRE (Prop_fdre_C_Q)         0.100     2.211 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_4/Q
                         net (fo=1, routed)           0.056     2.267    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[4]
    SLICE_X70Y193        LUT3 (Prop_lut3_I1_O)        0.028     2.295 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012271/O
                         net (fo=1, routed)           0.000     2.295    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[4]
    SLICE_X70Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.740     2.550    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4/C
                         clock pessimism             -0.428     2.122    
    SLICE_X70Y193        FDRE (Hold_fdre_C_D)         0.087     2.209    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X59Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y197        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd/Q
                         net (fo=1, routed)           0.056     2.271    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx00Rcvd
    SLICE_X58Y197        LUT2 (Prop_lut2_I0_O)        0.028     2.299 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT<0>1/O
                         net (fo=1, routed)           0.000     2.299    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT[0]
    SLICE_X58Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X58Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0/C
                         clock pessimism             -0.427     2.126    
    SLICE_X58Y197        FDRE (Hold_fdre_C_D)         0.087     2.213    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_0
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.375%)  route 0.057ns (30.625%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X61Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y198        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd/Q
                         net (fo=1, routed)           0.057     2.272    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRx03Rcvd
    SLICE_X60Y198        LUT2 (Prop_lut2_I0_O)        0.028     2.300 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.300    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_169_OUT[1]
    SLICE_X60Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X60Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1/C
                         clock pessimism             -0.427     2.126    
    SLICE_X60Y198        FDRE (Hold_fdre_C_D)         0.060     2.186    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/icmpType_1
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_18/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_26/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.204%)  route 0.062ns (32.796%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.541     2.112    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X68Y196        FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y196        FDSE (Prop_fdse_C_Q)         0.100     2.212 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_18/Q
                         net (fo=2, routed)           0.062     2.275    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[18]
    SLICE_X69Y196        LUT6 (Prop_lut6_I0_O)        0.028     2.303 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd26b[7]_fcsCal[18]_XOR_96_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.303    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd26b[7]_fcsCal[18]_XOR_96_o
    SLICE_X69Y196        FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_26/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.741     2.551    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X69Y196        FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_26/C
                         clock pessimism             -0.428     2.123    
    SLICE_X69Y196        FDSE (Hold_fdse_C_D)         0.060     2.183    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_26
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.480%)  route 0.095ns (42.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.550ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.540     2.111    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X71Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y193        FDRE (Prop_fdre_C_Q)         0.100     2.211 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/Q
                         net (fo=1, routed)           0.095     2.306    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData[1]
    SLICE_X70Y194        LUT3 (Prop_lut3_I1_O)        0.028     2.334 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_n012241/O
                         net (fo=1, routed)           0.000     2.334    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/n0122[1]
    SLICE_X70Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.740     2.550    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
                         clock pessimism             -0.425     2.125    
    SLICE_X70Y194        FDRE (Hold_fdre_C_D)         0.087     2.212    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.998%)  route 0.066ns (34.002%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/Q
                         net (fo=2, routed)           0.066     2.280    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType
    SLICE_X64Y197        LUT2 (Prop_lut2_I1_O)        0.028     2.308 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT<0>1/O
                         net (fo=1, routed)           0.000     2.308    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT[0]
    SLICE_X64Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0/C
                         clock pessimism             -0.427     2.125    
    SLICE_X64Y197        FDRE (Hold_fdre_C_D)         0.060     2.185    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_0
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.967%)  route 0.066ns (34.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y197        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType/Q
                         net (fo=2, routed)           0.066     2.280    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/udpPrtType
    SLICE_X64Y197        LUT2 (Prop_lut2_I1_O)        0.028     2.308 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT<1>1/O
                         net (fo=1, routed)           0.000     2.308    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/GND_11_o_GND_11_o_or_154_OUT[1]
    SLICE_X64Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X64Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1/C
                         clock pessimism             -0.427     2.125    
    SLICE_X64Y197        FDRE (Hold_fdre_C_D)         0.060     2.185    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/lay4Code_1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_4/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X57Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/Q
                         net (fo=26, routed)          0.070     2.285    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal
    SLICE_X56Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_4/C
                         clock pessimism             -0.427     2.126    
    SLICE_X56Y198        FDRE (Hold_fdre_C_CE)        0.030     2.156    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_4
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_5/CE
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.100ns (58.795%)  route 0.070ns (41.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.544     2.115    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X57Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y198        FDRE (Prop_fdre_C_Q)         0.100     2.215 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal/Q
                         net (fo=26, routed)          0.070     2.285    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlVal
    SLICE_X56Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y198        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_5/C
                         clock pessimism             -0.427     2.126    
    SLICE_X56Y198        FDRE (Hold_fdre_C_CE)        0.030     2.156    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipHdCnt_5
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X2Y39   nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y3  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[4]/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X78Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X78Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X77Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X77Y189  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X77Y189  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X77Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X77Y189  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X77Y189  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X57Y198  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X63Y195  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X63Y195  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X63Y194  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X69Y195  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxEof/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X69Y195  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxPrlTim/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y198  nolabel_line171/RX_CNT_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X80Y197  nolabel_line171/RX_CNT_reg[5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line171/RX_CNT_reg[6]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X81Y196  nolabel_line171/RX_CNT_reg[6]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X78Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X78Y190  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       35.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.937ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.272ns (7.262%)  route 3.473ns (92.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.004 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.965     7.969    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    43.906    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.906    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                 35.937    

Slack (MET) :             36.107ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.309ns (8.737%)  route 3.228ns (91.263%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 43.959 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.580 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     5.943    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     5.986 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.986     6.972    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.043     7.015 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_795/O
                         net (fo=1, routed)           0.879     7.894    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_393
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.191    43.959    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.279    
                         clock uncertainty           -0.035    44.244    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    44.001    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         44.001    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                 36.107    

Slack (MET) :             36.183ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.313ns (9.293%)  route 3.055ns (90.707%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.580 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     5.943    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     5.986 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.990     6.976    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.047     7.023 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_793/O
                         net (fo=1, routed)           0.702     7.725    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_392
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.334    43.908    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.908    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 36.183    

Slack (MET) :             36.230ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     6.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.736    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.320    44.306    
                         clock uncertainty           -0.035    44.271    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    43.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         43.967    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 36.230    

Slack (MET) :             36.230ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     6.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.736    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.320    44.306    
                         clock uncertainty           -0.035    44.271    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    43.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         43.967    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 36.230    

Slack (MET) :             36.477ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.272ns (7.869%)  route 3.185ns (92.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.004 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.677     7.681    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.320    44.305    
                         clock uncertainty           -0.035    44.270    
    SLICE_X4Y187         FDRE (Setup_fdre_C_D)       -0.112    44.158    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         44.158    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                 36.477    

Slack (MET) :             36.774ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.345ns (10.786%)  route 2.853ns (89.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y196         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDCE (Prop_fdce_C_Q)         0.259     4.617 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/Q
                         net (fo=7, routed)           1.547     6.164    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[28]
    SLICE_X3Y193         LUT2 (Prop_lut2_I0_O)        0.043     6.207 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1/O
                         net (fo=9, routed)           1.306     7.513    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[4]
    SLICE_X0Y195         LUT6 (Prop_lut6_I3_O)        0.043     7.556 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.556    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.343    44.333    
                         clock uncertainty           -0.035    44.298    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.033    44.331    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         44.331    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 36.774    

Slack (MET) :             36.792ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.309ns (11.163%)  route 2.459ns (88.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.354    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223     4.577 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           1.138     5.715    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X6Y188         LUT2 (Prop_lut2_I1_O)        0.043     5.758 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.524     6.283    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.043     6.326 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_763/O
                         net (fo=1, routed)           0.796     7.122    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_377
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.277    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.914    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.914    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 36.792    

Slack (MET) :             36.885ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.691ns (21.527%)  route 2.519ns (78.473%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     6.966    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.009 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.009    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.268 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.434 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.434    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.320    44.305    
                         clock uncertainty           -0.035    44.270    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.049    44.319    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         44.319    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 36.885    

Slack (MET) :             36.888ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.689ns (21.478%)  route 2.519ns (78.522%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     6.966    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.009 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.009    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.268 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.321 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X3Y186         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.432 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.432    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.320    44.306    
                         clock uncertainty           -0.035    44.271    
    SLICE_X3Y186         FDCE (Setup_fdce_C_D)        0.049    44.320    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         44.320    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 36.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.392 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.392    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.790     2.435    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.438     1.997    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.096     2.093    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.656%)  route 0.687ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     2.117 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.687     2.804    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.042    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.225    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.100ns (12.227%)  route 0.718ns (87.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.100     2.128 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.718     2.846    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.061    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.244    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.244    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.191%)  route 0.543ns (78.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.118     2.146 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/Q
                         net (fo=1, routed)           0.543     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[4]
    SLICE_X4Y188         LUT3 (Prop_lut3_I1_O)        0.028     2.717 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT61/O
                         net (fo=1, routed)           0.000     2.717    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[4]
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                         clock pessimism             -0.424     2.042    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.060     2.102    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.155ns (22.409%)  route 0.537ns (77.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.621     2.029    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.091     2.120 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/Q
                         net (fo=1, routed)           0.537     2.656    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[10]
    SLICE_X4Y190         LUT3 (Prop_lut3_I2_O)        0.064     2.720 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.720    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.424     2.043    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.060     2.103    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.577%)  route 0.561ns (81.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.624     2.032    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.100     2.132 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.561     2.693    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X1Y194         LUT6 (Prop_lut6_I2_O)        0.028     2.721 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.721    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.426     2.043    
    SLICE_X1Y194         FDCE (Hold_fdce_C_D)         0.060     2.103    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.103    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.996%)  route 0.734ns (88.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/Q
                         net (fo=5, routed)           0.734     2.861    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[7]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.405     2.060    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.243    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.195ns (27.719%)  route 0.508ns (72.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.952    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDRE (Prop_fdre_C_Q)         0.118     2.070 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/Q
                         net (fo=1, routed)           0.508     2.578    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[7]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.606 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<13>1/O
                         net (fo=1, routed)           0.000     2.606    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[13]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.655 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.655    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[13]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism             -0.422     1.966    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.037    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.242ns (35.145%)  route 0.447ns (64.855%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.622     2.030    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDRE (Prop_fdre_C_Q)         0.118     2.148 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/Q
                         net (fo=2, routed)           0.447     2.594    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[8]
    SLICE_X6Y188         LUT4 (Prop_lut4_I1_O)        0.027     2.621 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4
    SLICE_X6Y188         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097     2.718 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.718    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.405     2.061    
    SLICE_X6Y188         FDRE (Hold_fdre_C_D)         0.039     2.100    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.797%)  route 0.507ns (72.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.952    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y195        FDRE (Prop_fdre_C_Q)         0.118     2.070 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/Q
                         net (fo=1, routed)           0.507     2.576    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[9]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.604 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<15>1/O
                         net (fo=1, routed)           0.000     2.604    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[15]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.653    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[15]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
                         clock pessimism             -0.425     1.963    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.034    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y77   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y76   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y79   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y77   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  nolabel_line171/GMIIMUX/I0
Min Period        n/a     ODDR/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y181  nolabel_line171/IOB_GTX/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X8Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X8Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y191   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X4Y191   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X14Y186  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X14Y186  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y188  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y188  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y188  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X12Y188  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X8Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X8Y188   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y190   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X4Y191   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         20.000      19.650     SLICE_X4Y191   nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            1.409         5.000       3.592      BUFGCTRL_X0Y0  nolabel_line171/BUFG0/I



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.846ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.836ns (20.199%)  route 3.303ns (79.801%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.562     8.269    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X74Y154        LUT3 (Prop_lut3_I1_O)        0.043     8.312 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.312    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.064    37.158    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.158    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                 28.846    

Slack (MET) :             28.851ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.836ns (20.218%)  route 3.299ns (79.782%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.558     8.265    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X74Y154        LUT3 (Prop_lut3_I1_O)        0.043     8.308 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.308    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X74Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X74Y154        FDRE (Setup_fdre_C_D)        0.065    37.159    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.159    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                 28.851    

Slack (MET) :             29.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.836ns (21.331%)  route 3.083ns (78.669%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 36.590 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.342     8.049    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X78Y153        LUT6 (Prop_lut6_I2_O)        0.043     8.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.086    36.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.583    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X78Y153        FDRE (Setup_fdre_C_D)        0.066    37.204    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.204    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                 29.112    

Slack (MET) :             29.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.836ns (22.060%)  route 2.954ns (77.940%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.213     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.043     7.963 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.963    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X76Y154        FDRE (Setup_fdre_C_D)        0.034    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 29.165    

Slack (MET) :             29.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.836ns (22.066%)  route 2.953ns (77.934%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.212     7.919    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.043     7.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     7.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X76Y154        FDRE (Setup_fdre_C_D)        0.033    37.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.127    
                         arrival time                          -7.962    
  -------------------------------------------------------------------
                         slack                                 29.165    

Slack (MET) :             29.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.836ns (22.070%)  route 2.952ns (77.930%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.211     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X76Y154        LUT3 (Prop_lut3_I1_O)        0.043     7.961 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.961    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X76Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X76Y154        FDRE (Setup_fdre_C_D)        0.034    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -7.961    
  -------------------------------------------------------------------
                         slack                                 29.167    

Slack (MET) :             29.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.836ns (22.172%)  route 2.935ns (77.828%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.592ns = ( 36.592 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.866     7.664    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X77Y153        LUT5 (Prop_lut5_I1_O)        0.043     7.707 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.194     7.901    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X75Y153        LUT3 (Prop_lut3_I1_O)        0.043     7.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     7.944    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X75Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.088    36.592    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.537    37.129    
                         clock uncertainty           -0.035    37.094    
    SLICE_X75Y153        FDRE (Setup_fdre_C_D)        0.034    37.128    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.128    
                         arrival time                          -7.944    
  -------------------------------------------------------------------
                         slack                                 29.184    

Slack (MET) :             29.329ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.836ns (22.600%)  route 2.863ns (77.400%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 36.590 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.635     7.433    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X79Y153        LUT6 (Prop_lut6_I0_O)        0.043     7.476 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.354     7.829    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X78Y153        LUT6 (Prop_lut6_I0_O)        0.043     7.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.872    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.086    36.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.583    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X78Y153        FDRE (Setup_fdre_C_D)        0.064    37.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.202    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                 29.329    

Slack (MET) :             29.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.663ns  (logic 0.836ns (22.823%)  route 2.827ns (77.177%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.590ns = ( 36.590 - 33.000 ) 
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.218     4.173    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y153        FDRE (Prop_fdre_C_Q)         0.236     4.409 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.311     5.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X87Y152        LUT4 (Prop_lut4_I1_O)        0.132     5.852 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.564     6.416    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X84Y152        LUT6 (Prop_lut6_I1_O)        0.136     6.552 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9/O
                         net (fo=1, routed)           0.000     6.552    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_9_n_0
    SLICE_X84Y152        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.745 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.745    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_4_n_0
    SLICE_X84Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.798 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.589     7.387    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.043     7.430 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.363     7.793    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X78Y153        LUT6 (Prop_lut6_I5_O)        0.043     7.836 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.836    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.086    36.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X78Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.583    37.173    
                         clock uncertainty           -0.035    37.138    
    SLICE_X78Y153        FDRE (Setup_fdre_C_D)        0.065    37.203    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.203    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 29.367    

Slack (MET) :             29.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.422ns (14.906%)  route 2.409ns (85.094%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.762ns = ( 36.762 - 33.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.403     4.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X85Y149        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y149        FDCE (Prop_fdce_C_Q)         0.204     4.562 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/Q
                         net (fo=1, routed)           0.522     5.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/fifo_rd_valid
    SLICE_X81Y148        LUT6 (Prop_lut6_I5_O)        0.125     5.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.478     5.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X79Y148        LUT3 (Prop_lut3_I0_O)        0.043     5.730 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           0.741     6.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X85Y148        LUT4 (Prop_lut4_I3_O)        0.050     6.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.668     7.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X76Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.258    36.762    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X76Y147        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.466    37.228    
                         clock uncertainty           -0.035    37.193    
    SLICE_X76Y147        FDRE (Setup_fdre_C_CE)      -0.290    36.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         36.903    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                 29.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.043%)  route 0.100ns (49.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y145        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.100     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     2.141    
    SLICE_X74Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y145        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.101     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X74Y144        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X74Y144        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.475     2.144    
    SLICE_X74Y144        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y145        FDCE (Prop_fdce_C_Q)         0.091     2.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.095     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     2.141    
    SLICE_X74Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.234    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y145        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.101     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA1
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     2.141    
    SLICE_X74Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.470%)  route 0.102ns (50.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.619ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X75Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y144        FDCE (Prop_fdce_C_Q)         0.100     2.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.102     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.811     2.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X74Y145        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.475     2.144    
    SLICE_X74Y145        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.702%)  route 0.212ns (62.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.544     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y152        FDRE (Prop_fdre_C_Q)         0.100     2.183 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[7]/Q
                         net (fo=5, routed)           0.212     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[7]
    SLICE_X77Y153        LUT5 (Prop_lut5_I2_O)        0.028     2.423 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[6]_i_1_n_0
    SLICE_X77Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.739     2.547    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X77Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]/C
                         clock pessimism             -0.277     2.270    
    SLICE_X77Y153        FDRE (Hold_fdre_C_D)         0.060     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.216%)  route 0.192ns (65.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X84Y149        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y149        FDRE (Prop_fdre_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.192     2.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_din_temp
    SLICE_X84Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.745     2.553    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X84Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.277     2.276    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.047     2.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147        FDCE (Prop_fdce_C_Q)         0.100     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     2.292    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.488     2.137    
    SLICE_X85Y147        FDCE (Hold_fdce_C_D)         0.047     2.184    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.184    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.627ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.600     2.139    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X89Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.819     2.627    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.488     2.139    
    SLICE_X89Y148        FDPE (Hold_fdpe_C_D)         0.047     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.595     2.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X83Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.100     2.234 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     2.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X83Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.814     2.622    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X83Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.488     2.134    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.047     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X75Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X76Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y151  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X89Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X90Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X92Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X91Y151  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X84Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X81Y150  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y145  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X74Y146  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        3.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.331ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.284    11.284    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    11.284    
                         clock uncertainty           -0.025    11.259    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    11.404    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  3.331    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.439ns  (logic 1.259ns (51.620%)  route 1.180ns (48.380%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line171/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  nolabel_line171/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.180     2.439    nolabel_line171/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.157    11.157    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X22Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    11.157    
                         clock uncertainty           -0.025    11.132    
    SLICE_X22Y183        FDRE (Setup_fdre_C_D)       -0.002    11.130    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         11.130    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  8.691    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.301ns  (logic 0.649ns (49.885%)  route 0.652ns (50.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    nolabel_line171/GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  nolabel_line171/GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.652     1.301    nolabel_line171/SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X22Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.782     0.782    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X22Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     0.782    
                         clock uncertainty            0.025     0.807    
    SLICE_X22Y183        FDRE (Hold_fdre_C_D)         0.037     0.844    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             2.348ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        0.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, unset)            0.000     0.000    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.853     0.853    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_RDT_OUT_reg[7]_1
    ILOGIC_X0Y192        FDRE                                         r  nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.025     0.878    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     1.032    nolabel_line171/AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  2.348    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  CLK_200M

Setup :            3  Failing Endpoints,  Worst Slack       -2.813ns,  Total Violation       -8.407ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.813ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.276%)  route 0.110ns (31.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.162 - 25.000 ) 
    Source Clock Delay      (SCD):    4.371ns = ( 28.371 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    25.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.296    28.371    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.236    28.607 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.110    28.717    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.162    26.162    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000    26.162    
                         clock uncertainty           -0.154    26.008    
    SLICE_X13Y188        FDCE (Setup_fdce_C_D)       -0.104    25.904    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         25.904    
                         arrival time                         -28.717    
  -------------------------------------------------------------------
                         slack                                 -2.813    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 26.162 - 25.000 ) 
    Source Clock Delay      (SCD):    4.371ns = ( 28.371 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    25.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.296    28.371    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.236    28.607 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109    28.716    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.162    26.162    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000    26.162    
                         clock uncertainty           -0.154    26.008    
    SLICE_X13Y188        FDCE (Setup_fdce_C_D)       -0.091    25.917    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         25.917    
                         arrival time                         -28.716    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.795ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - CLK_125M_1 rise@24.000ns)
  Data Path Delay:        0.421ns  (logic 0.223ns (52.948%)  route 0.198ns (47.052%))
  Logic Levels:           0  
  Clock Path Skew:        -3.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 26.164 - 25.000 ) 
    Source Clock Delay      (SCD):    4.374ns = ( 28.374 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     24.000    24.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    24.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    25.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    25.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    26.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    27.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.299    28.374    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDCE (Prop_fdce_C_Q)         0.223    28.597 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.198    28.795    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164    26.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000    26.164    
                         clock uncertainty           -0.154    26.010    
    SLICE_X13Y191        FDCE (Setup_fdce_C_D)       -0.010    26.000    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         26.000    
                         arrival time                         -28.795    
  -------------------------------------------------------------------
                         slack                                 -2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.107     1.974 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.027    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.789     0.789    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.789    
                         clock uncertainty            0.154     0.943    
    SLICE_X13Y188        FDCE (Hold_fdce_C_D)         0.011     0.954    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.868    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDCE (Prop_fdce_C_Q)         0.100     1.968 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.102     2.070    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.790     0.790    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.790    
                         clock uncertainty            0.154     0.944    
    SLICE_X13Y191        FDCE (Hold_fdce_C_D)         0.047     0.991    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  1.079    

Slack (MET) :             1.085ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.601%)  route 0.054ns (33.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.107     1.974 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.054     2.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.789     0.789    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.789    
                         clock uncertainty            0.154     0.943    
    SLICE_X13Y188        FDCE (Hold_fdce_C_D)         0.000     0.943    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           2.028    
  -------------------------------------------------------------------
                         slack                                  1.085    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_200M

Setup :           13  Failing Endpoints,  Worst Slack       -2.974ns,  Total Violation      -37.610ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.974ns  (required time - arrival time)
  Source:                 nolabel_line171/RX_CNT_reg[6]_inv/C
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/GMII_1000M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.524ns  (logic 0.266ns (50.730%)  route 0.258ns (49.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.098ns = ( 26.098 - 25.000 ) 
    Source Clock Delay      (SCD):    4.546ns = ( 28.546 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.229    28.546    nolabel_line171/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line171/RX_CNT_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y196        FDPE (Prop_fdpe_C_Q)         0.223    28.769 f  nolabel_line171/RX_CNT_reg[6]_inv/Q
                         net (fo=8, routed)           0.258    29.027    nolabel_line171/sel
    SLICE_X80Y196        LUT3 (Prop_lut3_I0_O)        0.043    29.070 r  nolabel_line171/GMII_1000M_i_1/O
                         net (fo=1, routed)           0.000    29.070    nolabel_line171/GMII_1000M_i_1_n_0
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098    26.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
                         clock pessimism              0.000    26.098    
                         clock uncertainty           -0.035    26.063    
    SLICE_X80Y196        FDCE (Setup_fdce_C_D)        0.034    26.097    nolabel_line171/GMII_1000M_reg
  -------------------------------------------------------------------
                         required time                         26.097    
                         arrival time                         -29.070    
  -------------------------------------------------------------------
                         slack                                 -2.974    

Slack (VIOLATED) :        -2.934ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.276%)  route 0.110ns (31.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 26.084 - 25.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 28.533 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    28.533    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDCE (Prop_fdce_C_Q)         0.236    28.769 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.110    28.879    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.084    26.084    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    26.084    
                         clock uncertainty           -0.035    26.049    
    SLICE_X79Y190        FDRE (Setup_fdre_C_D)       -0.104    25.945    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         25.945    
                         arrival time                         -28.879    
  -------------------------------------------------------------------
                         slack                                 -2.934    

Slack (VIOLATED) :        -2.921ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.084ns = ( 26.084 - 25.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 28.533 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    28.533    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDCE (Prop_fdce_C_Q)         0.236    28.769 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.109    28.878    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.084    26.084    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000    26.084    
                         clock uncertainty           -0.035    26.049    
    SLICE_X79Y190        FDRE (Setup_fdre_C_D)       -0.091    25.958    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         25.958    
                         arrival time                         -28.878    
  -------------------------------------------------------------------
                         slack                                 -2.921    

Slack (VIOLATED) :        -2.906ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.415ns  (logic 0.223ns (53.752%)  route 0.192ns (46.248%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.085ns = ( 26.085 - 25.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 28.533 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    28.533    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X79Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y191        FDCE (Prop_fdce_C_Q)         0.223    28.756 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.192    28.948    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X79Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.085    26.085    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    26.085    
                         clock uncertainty           -0.035    26.050    
    SLICE_X79Y192        FDRE (Setup_fdre_C_D)       -0.008    26.042    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         26.042    
                         arrival time                         -28.948    
  -------------------------------------------------------------------
                         slack                                 -2.906    

Slack (VIOLATED) :        -2.905ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.414ns  (logic 0.223ns (53.882%)  route 0.191ns (46.119%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 26.086 - 25.000 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 28.534 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217    28.534    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDCE (Prop_fdce_C_Q)         0.223    28.757 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.191    28.948    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.086    26.086    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    26.086    
                         clock uncertainty           -0.035    26.051    
    SLICE_X75Y191        FDRE (Setup_fdre_C_D)       -0.008    26.043    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         26.043    
                         arrival time                         -28.948    
  -------------------------------------------------------------------
                         slack                                 -2.905    

Slack (VIOLATED) :        -2.898ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.313ns  (logic 0.204ns (65.114%)  route 0.109ns (34.886%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.085ns = ( 26.085 - 25.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 28.533 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    28.533    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y189        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.204    28.737 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.109    28.846    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.085    26.085    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    26.085    
                         clock uncertainty           -0.035    26.050    
    SLICE_X76Y189        FDRE (Setup_fdre_C_D)       -0.101    25.949    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         25.949    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                 -2.898    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.400ns  (logic 0.223ns (55.794%)  route 0.177ns (44.206%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 26.086 - 25.000 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 28.534 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217    28.534    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDCE (Prop_fdce_C_Q)         0.223    28.757 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.177    28.934    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.086    26.086    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000    26.086    
                         clock uncertainty           -0.035    26.051    
    SLICE_X75Y191        FDRE (Setup_fdre_C_D)       -0.009    26.042    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         26.042    
                         arrival time                         -28.934    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.891ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.317ns  (logic 0.204ns (64.418%)  route 0.113ns (35.583%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.085ns = ( 26.085 - 25.000 ) 
    Source Clock Delay      (SCD):    4.533ns = ( 28.533 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.216    28.533    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y189        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.204    28.737 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.113    28.850    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.085    26.085    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    26.085    
                         clock uncertainty           -0.035    26.050    
    SLICE_X76Y189        FDRE (Setup_fdre_C_D)       -0.091    25.959    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         25.959    
                         arrival time                         -28.850    
  -------------------------------------------------------------------
                         slack                                 -2.891    

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.314ns  (logic 0.204ns (64.970%)  route 0.110ns (35.030%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 26.086 - 25.000 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 28.534 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217    28.534    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDCE (Prop_fdce_C_Q)         0.204    28.738 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.110    28.848    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.086    26.086    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    26.086    
                         clock uncertainty           -0.035    26.051    
    SLICE_X76Y190        FDRE (Setup_fdre_C_D)       -0.091    25.960    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         25.960    
                         arrival time                         -28.848    
  -------------------------------------------------------------------
                         slack                                 -2.888    

Slack (VIOLATED) :        -2.887ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_200M rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.315ns  (logic 0.204ns (64.700%)  route 0.111ns (35.300%))
  Logic Levels:           0  
  Clock Path Skew:        -3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.086ns = ( 26.086 - 25.000 ) 
    Source Clock Delay      (SCD):    4.534ns = ( 28.534 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.217    28.534    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDCE (Prop_fdce_C_Q)         0.204    28.738 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.111    28.849    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    25.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.086    26.086    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    26.086    
                         clock uncertainty           -0.035    26.051    
    SLICE_X76Y190        FDRE (Setup_fdre_C_D)       -0.088    25.963    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         25.963    
                         arrival time                         -28.849    
  -------------------------------------------------------------------
                         slack                                 -2.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.460ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (63.932%)  route 0.056ns (36.068%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y192        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y192        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.056     2.266    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X76Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.738     0.738    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.035     0.773    
    SLICE_X76Y192        FDRE (Hold_fdre_C_D)         0.032     0.805    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.139%)  route 0.058ns (36.861%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.058     2.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.738     0.738    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.035     0.773    
    SLICE_X76Y190        FDRE (Hold_fdre_C_D)         0.033     0.806    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.469ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.200%)  route 0.055ns (37.800%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDCE (Prop_fdce_C_Q)         0.091     2.200 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.055     2.255    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.738     0.738    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.035     0.773    
    SLICE_X76Y190        FDRE (Hold_fdre_C_D)         0.013     0.786    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y190        FDCE (Prop_fdce_C_Q)         0.091     2.200 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.054     2.254    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.738     0.738    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.035     0.773    
    SLICE_X76Y190        FDRE (Hold_fdre_C_D)         0.009     0.782    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.091ns (63.065%)  route 0.053ns (36.935%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y189        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.091     2.199 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.053     2.252    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.737     0.737    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.035     0.772    
    SLICE_X76Y189        FDRE (Hold_fdre_C_D)         0.008     0.780    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.091ns (61.618%)  route 0.057ns (38.382%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y189        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y189        FDCE (Prop_fdce_C_Q)         0.091     2.199 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.057     2.256    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.737     0.737    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y189        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.035     0.772    
    SLICE_X76Y189        FDRE (Hold_fdre_C_D)         0.011     0.783    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.919%)  route 0.054ns (37.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.539     2.110    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X75Y193        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y193        FDCE (Prop_fdce_C_Q)         0.091     2.201 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.054     2.255    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X74Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.739     0.739    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X74Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     0.739    
                         clock uncertainty            0.035     0.774    
    SLICE_X74Y193        FDRE (Hold_fdre_C_D)         0.006     0.780    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.482ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.848%)  route 0.093ns (48.152%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.538     2.109    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y191        FDCE (Prop_fdce_C_Q)         0.100     2.209 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.093     2.302    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.738     0.738    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X75Y191        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     0.738    
                         clock uncertainty            0.035     0.773    
    SLICE_X75Y191        FDRE (Hold_fdre_C_D)         0.047     0.820    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X79Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y191        FDCE (Prop_fdce_C_Q)         0.100     2.208 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.096     2.304    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X79Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.737     0.737    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y192        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.035     0.772    
    SLICE_X79Y192        FDRE (Hold_fdre_C_D)         0.047     0.819    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.485ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.537     2.108    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X78Y190        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y190        FDCE (Prop_fdce_C_Q)         0.107     2.215 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.053     2.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.737     0.737    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X79Y190        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     0.737    
                         clock uncertainty            0.035     0.772    
    SLICE_X79Y190        FDRE (Hold_fdre_C_D)         0.011     0.783    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  1.485    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.236ns (68.276%)  route 0.110ns (31.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.236     4.534 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.110     4.644    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.162     6.162    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X13Y188        FDCE (Setup_fdce_C_D)       -0.104     6.023    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          6.023    
                         arrival time                          -4.644    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.236ns (68.387%)  route 0.109ns (31.613%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.162ns = ( 6.162 - 5.000 ) 
    Source Clock Delay      (SCD):    4.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.296     4.298    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.236     4.534 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.109     4.643    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.162     6.162    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     6.162    
                         clock uncertainty           -0.035     6.127    
    SLICE_X13Y188        FDCE (Setup_fdce_C_D)       -0.091     6.036    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          6.036    
                         arrival time                          -4.643    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.223ns (52.948%)  route 0.198ns (47.052%))
  Logic Levels:           0  
  Clock Path Skew:        -3.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.164ns = ( 6.164 - 5.000 ) 
    Source Clock Delay      (SCD):    4.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.299     4.301    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDCE (Prop_fdce_C_Q)         0.223     4.524 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.198     4.722    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164     6.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     6.164    
                         clock uncertainty           -0.035     6.129    
    SLICE_X13Y191        FDCE (Setup_fdce_C_D)       -0.010     6.119    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          6.119    
                         arrival time                          -4.722    
  -------------------------------------------------------------------
                         slack                                  1.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.836%)  route 0.053ns (33.164%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.107     2.104 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.053     2.157    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.789     0.789    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     0.789    
                         clock uncertainty            0.035     0.824    
    SLICE_X13Y188        FDCE (Hold_fdce_C_D)         0.011     0.835    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.328ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.464%)  route 0.102ns (50.536%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.790ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.590     1.998    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y192        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        FDCE (Prop_fdce_C_Q)         0.100     2.098 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.102     2.200    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.790     0.790    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y191        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     0.790    
                         clock uncertainty            0.035     0.825    
    SLICE_X13Y191        FDCE (Hold_fdce_C_D)         0.047     0.872    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  1.328    

Slack (MET) :             1.333ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.601%)  route 0.054ns (33.399%))
  Logic Levels:           0  
  Clock Path Skew:        -1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y188        FDRE (Prop_fdre_C_Q)         0.107     2.104 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.054     2.157    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.789     0.789    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X13Y188        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     0.789    
                         clock uncertainty            0.035     0.824    
    SLICE_X13Y188        FDCE (Hold_fdce_C_D)         0.000     0.824    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  1.333    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack       32.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.211%)  route 0.402ns (60.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.402     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X86Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y146        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                 32.360    

Slack (MET) :             32.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.552ns  (logic 0.204ns (36.968%)  route 0.348ns (63.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.348     0.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X82Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)       -0.059    32.941    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.941    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                 32.389    

Slack (MET) :             32.422ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.488ns  (logic 0.204ns (41.782%)  route 0.284ns (58.218%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.284     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y145        FDCE (Setup_fdce_C_D)       -0.090    32.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.910    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                 32.422    

Slack (MET) :             32.432ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.834%)  route 0.366ns (62.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.366     0.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X82Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y146        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                 32.432    

Slack (MET) :             32.441ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.581ns  (logic 0.223ns (38.396%)  route 0.358ns (61.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X85Y147        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.358     0.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y146        FDCE (Setup_fdce_C_D)        0.022    33.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.022    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                 32.441    

Slack (MET) :             32.476ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.547ns  (logic 0.259ns (47.350%)  route 0.288ns (52.650%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.288     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y146        FDCE (Setup_fdce_C_D)        0.023    33.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.023    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                 32.476    

Slack (MET) :             32.483ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.538ns  (logic 0.259ns (48.104%)  route 0.279ns (51.896%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X86Y147        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.279     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X86Y148        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X86Y148        FDCE (Setup_fdce_C_D)        0.021    33.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.021    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                 32.483    

Slack (MET) :             32.495ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.496ns  (logic 0.223ns (44.922%)  route 0.273ns (55.078%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.273     0.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y145        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X83Y145        FDCE (Setup_fdce_C_D)       -0.009    32.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.991    
                         arrival time                          -0.496    
  -------------------------------------------------------------------
                         slack                                 32.495    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  CLK_125M_1

Setup :           25  Failing Endpoints,  Worst Slack       -2.049ns,  Total Violation      -37.554ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.049ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.628ns  (logic 0.223ns (3.963%)  route 5.405ns (96.037%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.011 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    16.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.223    16.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.405    21.924    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    20.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    20.011    
                         clock uncertainty           -0.154    19.857    
    SLICE_X6Y188         FDRE (Setup_fdre_C_D)        0.018    19.875    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.875    
                         arrival time                         -21.924    
  -------------------------------------------------------------------
                         slack                                 -2.049    

Slack (VIOLATED) :        -1.952ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.439ns  (logic 0.259ns (4.762%)  route 5.180ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 19.959 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    16.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_fdre_C_Q)         0.259    16.558 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.180    21.738    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.165    19.959    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    19.959    
                         clock uncertainty           -0.154    19.805    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)       -0.019    19.786    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.786    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 -1.952    

Slack (VIOLATED) :        -1.893ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.389ns  (logic 0.259ns (4.806%)  route 5.130ns (95.194%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 19.959 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    16.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_fdre_C_Q)         0.259    16.558 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.130    21.688    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.165    19.959    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    19.959    
                         clock uncertainty           -0.154    19.805    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)       -0.010    19.795    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         19.795    
                         arrival time                         -21.688    
  -------------------------------------------------------------------
                         slack                                 -1.893    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.366ns  (logic 0.223ns (4.156%)  route 5.143ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.958ns = ( 19.958 - 16.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 16.299 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    16.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDRE (Prop_fdre_C_Q)         0.223    16.522 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.143    21.665    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X9Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.164    19.958    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    19.958    
                         clock uncertainty           -0.154    19.804    
    SLICE_X9Y191         FDRE (Setup_fdre_C_D)       -0.031    19.773    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         19.773    
                         arrival time                         -21.665    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.880ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.439ns  (logic 0.223ns (4.100%)  route 5.216ns (95.900%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 20.011 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    16.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.223    16.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.216    21.735    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    20.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    20.011    
                         clock uncertainty           -0.154    19.857    
    SLICE_X6Y188         FDRE (Setup_fdre_C_D)       -0.002    19.855    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         19.855    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                 -1.880    

Slack (VIOLATED) :        -1.857ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.426ns  (logic 0.302ns (5.565%)  route 5.124ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 19.956 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    16.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X14Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y188        FDRE (Prop_fdre_C_Q)         0.259    16.555 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.124    21.679    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X14Y186        LUT2 (Prop_lut2_I0_O)        0.043    21.722 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    21.722    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X14Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    19.956    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    19.956    
                         clock uncertainty           -0.154    19.802    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.064    19.866    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         19.866    
                         arrival time                         -21.722    
  -------------------------------------------------------------------
                         slack                                 -1.857    

Slack (VIOLATED) :        -1.841ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.337ns  (logic 0.223ns (4.178%)  route 5.114ns (95.822%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 19.956 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    16.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.223    16.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.114    21.633    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    19.956    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    19.956    
                         clock uncertainty           -0.154    19.802    
    SLICE_X8Y187         FDRE (Setup_fdre_C_D)       -0.010    19.792    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.792    
                         arrival time                         -21.633    
  -------------------------------------------------------------------
                         slack                                 -1.841    

Slack (VIOLATED) :        -1.737ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.198ns  (logic 0.236ns (4.540%)  route 4.962ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.013ns = ( 20.013 - 16.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 16.298 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.298    16.298    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.236    16.534 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.962    21.496    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.219    20.013    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    20.013    
                         clock uncertainty           -0.154    19.859    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.100    19.759    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         19.759    
                         arrival time                         -21.496    
  -------------------------------------------------------------------
                         slack                                 -1.737    

Slack (VIOLATED) :        -1.733ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.230ns  (logic 0.259ns (4.952%)  route 4.971ns (95.048%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 20.012 - 16.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 16.352 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.352    16.352    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.259    16.611 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.971    21.582    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    20.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    20.012    
                         clock uncertainty           -0.154    19.858    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.009    19.849    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         19.849    
                         arrival time                         -21.582    
  -------------------------------------------------------------------
                         slack                                 -1.733    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M_1 rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.217ns  (logic 0.223ns (4.274%)  route 4.994ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        2.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 19.956 - 16.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 16.296 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    16.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.223    16.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           4.994    21.513    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    16.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285    17.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    18.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    18.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    19.956    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    19.956    
                         clock uncertainty           -0.154    19.802    
    SLICE_X8Y187         FDRE (Setup_fdre_C_D)        0.011    19.813    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                         -21.513    
  -------------------------------------------------------------------
                         slack                                 -1.700    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/GMIIMUX/CE1
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.178ns (6.910%)  route 2.398ns (93.090%))
  Logic Levels:           0  
  Clock Path Skew:        1.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.398     3.674    nolabel_line171/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line171/GMIIMUX/CE1
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line171/GMIIMUX/I1
                         clock pessimism              0.000     2.982    
                         clock uncertainty            0.154     3.136    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I1_CE1)
                                                      0.375     3.511    nolabel_line171/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -3.511    
                         arrival time                           3.674    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.206ns (5.563%)  route 3.497ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     1.424 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           3.497     4.921    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     4.428    
                         clock uncertainty            0.154     4.582    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.099     4.681    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.189ns (5.089%)  route 3.525ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164     1.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.189     1.353 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.525     4.878    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.354     4.429    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.429    
                         clock uncertainty            0.154     4.583    
    SLICE_X7Y192         FDRE (Hold_fdre_C_D)         0.033     4.616    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.616    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.189ns (4.973%)  route 3.612ns (95.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164     1.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.189     1.353 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.612     4.965    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.428    
                         clock uncertainty            0.154     4.582    
    SLICE_X7Y191         FDRE (Hold_fdre_C_D)         0.041     4.623    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.206ns (5.381%)  route 3.622ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     1.424 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.622     5.046    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.427    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.427    
                         clock uncertainty            0.154     4.581    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.099     4.680    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.680    
                         arrival time                           5.046    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.189ns (4.930%)  route 3.645ns (95.070%))
  Logic Levels:           0  
  Clock Path Skew:        3.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.189     1.407 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           3.645     5.052    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     4.428    
                         clock uncertainty            0.154     4.582    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.042     4.624    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           5.052    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 0.206ns (5.252%)  route 3.716ns (94.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.219     1.219    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.206     1.425 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           3.716     5.141    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.428    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     4.428    
                         clock uncertainty            0.154     4.582    
    SLICE_X7Y191         FDRE (Hold_fdre_C_D)         0.099     4.681    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -4.681    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.206ns (5.214%)  route 3.745ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.370ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.163     1.163    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_fdre_C_Q)         0.206     1.369 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           3.745     5.114    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X9Y186         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.295     4.370    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y186         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     4.370    
                         clock uncertainty            0.154     4.524    
    SLICE_X9Y186         FDRE (Hold_fdre_C_D)         0.101     4.625    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.625    
                         arrival time                           5.114    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.189ns (4.789%)  route 3.757ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        3.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.427ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.189     1.407 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           3.757     5.164    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.427    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     4.427    
                         clock uncertainty            0.154     4.581    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.054     4.635    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           5.164    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.043ns  (logic 0.178ns (4.403%)  route 3.865ns (95.597%))
  Logic Levels:           0  
  Clock Path Skew:        3.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          3.865     5.141    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442     1.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     2.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     3.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                         clock pessimism              0.000     4.297    
                         clock uncertainty            0.154     4.451    
    SLICE_X57Y194        FDRE (Hold_fdre_C_D)         0.108     4.559    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
  -------------------------------------------------------------------
                         required time                         -4.559    
                         arrival time                           5.141    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        5.347ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.347ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.827ns (43.025%)  route 1.095ns (56.975%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.296 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.461 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.461    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  5.347    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.773ns (41.378%)  route 1.095ns (58.622%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.407 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.407    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.770ns (41.284%)  route 1.095ns (58.716%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.296 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.296    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.404 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.404    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.759ns (40.935%)  route 1.095ns (59.065%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     6.393 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.393    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.720ns (39.666%)  route 1.095ns (60.334%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     6.354 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.354    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.354    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.716ns (39.533%)  route 1.095ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     6.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     6.350 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     6.350    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.741ns (42.236%)  route 1.013ns (57.764%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.223     4.762 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.013     5.776    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.043     5.819 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.819    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.075 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.129 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.129    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.294 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.294    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 0.654ns (37.390%)  route 1.095ns (62.610%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292     6.288 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     6.288    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.288    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.551ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.623ns (36.260%)  route 1.095ns (63.740%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236     4.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095     5.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126     5.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     5.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261     6.257 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     6.257    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.257    
  -------------------------------------------------------------------
                         slack                                  5.551    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.687ns (40.402%)  route 1.013ns (59.598%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 11.886 - 8.000 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222     4.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.223     4.762 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.013     5.776    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.043     5.819 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     5.819    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.075 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.075    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.240 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     6.240    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    11.886    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    11.886    
                         clock uncertainty           -0.154    11.732    
    SLICE_X52Y194        FDRE (Setup_fdre_C_D)        0.076    11.808    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         11.808    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  5.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.175ns (31.990%)  route 0.372ns (68.010%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.372     2.586    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.028     2.614 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.661 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.661    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.204ns (37.187%)  route 0.345ns (62.813%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.345     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X52Y194        LUT3 (Prop_lut3_I2_O)        0.066     2.616 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.616    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.663 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.663    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.196%)  route 0.386ns (68.804%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.386     2.600    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X52Y193        LUT3 (Prop_lut3_I0_O)        0.028     2.628 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.675 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.675    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.196ns (34.752%)  route 0.368ns (65.248%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.368     2.600    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y194        LUT3 (Prop_lut3_I1_O)        0.028     2.628 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.678 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.678    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.192ns (34.039%)  route 0.372ns (65.961%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.372     2.604    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.632 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.678 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.678    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.205ns (36.088%)  route 0.363ns (63.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.363     2.568    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X52Y195        LUT3 (Prop_lut3_I2_O)        0.064     2.632 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.682 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.682    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.202ns (35.493%)  route 0.367ns (64.507%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.367     2.572    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.064     2.636 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.636    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.683 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.683    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.295%)  route 0.418ns (80.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.418     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X54Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.742     2.303    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X54Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.303    
                         clock uncertainty            0.154     2.457    
    SLICE_X54Y195        FDCE (Hold_fdce_C_D)         0.037     2.494    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.202ns (35.144%)  route 0.373ns (64.856%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.373     2.578    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X52Y194        LUT3 (Prop_lut3_I2_O)        0.064     2.642 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.642    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.689 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.193ns (33.570%)  route 0.382ns (66.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.382     2.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.028     2.642 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.642    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.689 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.304    
                         clock uncertainty            0.154     2.458    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.550    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  CLK_125M_1

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.008ns,  Total Violation       -0.008ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.272ns (7.262%)  route 3.473ns (92.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.004 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.965     7.969    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.069    
                         clock uncertainty           -0.154    11.915    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    11.579    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -7.969    
  -------------------------------------------------------------------
                         slack                                  3.610    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.309ns (8.737%)  route 3.228ns (91.263%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 11.985 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.580 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     5.943    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     5.986 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.986     6.972    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.043     7.015 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_795/O
                         net (fo=1, routed)           0.879     7.894    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_393
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.191    11.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.071    
                         clock uncertainty           -0.154    11.917    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    11.674    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.856ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 0.313ns (9.293%)  route 3.055ns (90.707%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355     4.357    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223     4.580 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363     5.943    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043     5.986 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.990     6.976    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.047     7.023 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_793/O
                         net (fo=1, routed)           0.702     7.725    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_392
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.069    
                         clock uncertainty           -0.154    11.915    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.334    11.581    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.581    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  3.856    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     6.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.736    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.086    12.098    
                         clock uncertainty           -0.154    11.944    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    11.640    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043     6.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739     7.736    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.086    12.098    
                         clock uncertainty           -0.154    11.944    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    11.640    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         11.640    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.272ns (7.869%)  route 3.185ns (92.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508     6.955    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049     7.004 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.677     7.681    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    12.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.086    12.097    
                         clock uncertainty           -0.154    11.943    
    SLICE_X4Y187         FDRE (Setup_fdre_C_D)       -0.112    11.831    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         11.831    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.345ns (10.786%)  route 2.853ns (89.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.016ns = ( 12.016 - 8.000 ) 
    Source Clock Delay      (SCD):    4.358ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.356     4.358    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y196         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDCE (Prop_fdce_C_Q)         0.259     4.617 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/Q
                         net (fo=7, routed)           1.547     6.164    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[28]
    SLICE_X3Y193         LUT2 (Prop_lut2_I0_O)        0.043     6.207 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1/O
                         net (fo=9, routed)           1.306     7.513    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[4]
    SLICE_X0Y195         LUT6 (Prop_lut6_I3_O)        0.043     7.556 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000     7.556    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    12.016    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.109    12.125    
                         clock uncertainty           -0.154    11.971    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.033    12.004    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.309ns (11.163%)  route 2.459ns (88.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.983ns = ( 11.983 - 8.000 ) 
    Source Clock Delay      (SCD):    4.354ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.354    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223     4.577 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           1.138     5.715    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X6Y188         LUT2 (Prop_lut2_I1_O)        0.043     5.758 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.524     6.283    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.043     6.326 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_763/O
                         net (fo=1, routed)           0.796     7.122    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_377
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    11.983    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    12.069    
                         clock uncertainty           -0.154    11.915    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    11.587    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             4.558ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.691ns (21.527%)  route 2.519ns (78.473%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.011ns = ( 12.011 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     6.966    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.009 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.009    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.268 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.434 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     7.434    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    12.011    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.086    12.097    
                         clock uncertainty           -0.154    11.943    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.049    11.992    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         11.992    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  4.558    

Slack (MET) :             4.561ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M_1 rise@8.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.689ns (21.478%)  route 2.519ns (78.522%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.012ns = ( 12.012 - 8.000 ) 
    Source Clock Delay      (SCD):    4.224ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222     4.224    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223     4.447 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519     6.966    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043     7.009 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000     7.009    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     7.268 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.268    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.321 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.321    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X3Y186         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.432 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     7.432    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.285     9.285    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.358 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    10.711    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    10.794 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    12.012    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.086    12.098    
                         clock uncertainty           -0.154    11.944    
    SLICE_X3Y186         FDCE (Setup_fdce_C_D)        0.049    11.993    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         11.993    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  4.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.008ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.997    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.392 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.392    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.790     2.351    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.201     2.150    
                         clock uncertainty            0.154     2.304    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.096     2.400    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.400    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.656%)  route 0.687ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.591     1.999    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     2.117 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.687     2.804    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.187     2.196    
                         clock uncertainty            0.154     2.350    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.533    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.100ns (12.227%)  route 0.718ns (87.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.100     2.128 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.718     2.846    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.168     2.215    
                         clock uncertainty            0.154     2.369    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.552    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.191%)  route 0.543ns (78.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.118     2.146 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/Q
                         net (fo=1, routed)           0.543     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[4]
    SLICE_X4Y188         LUT3 (Prop_lut3_I1_O)        0.028     2.717 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT61/O
                         net (fo=1, routed)           0.000     2.717    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[4]
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                         clock pessimism             -0.187     2.195    
                         clock uncertainty            0.154     2.349    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.060     2.409    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.717    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.155ns (22.409%)  route 0.537ns (77.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.621     2.029    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.091     2.120 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/Q
                         net (fo=1, routed)           0.537     2.656    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[10]
    SLICE_X4Y190         LUT3 (Prop_lut3_I2_O)        0.064     2.720 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.720    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.383    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.187     2.196    
                         clock uncertainty            0.154     2.350    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.060     2.410    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.577%)  route 0.561ns (81.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.624     2.032    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.100     2.132 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.561     2.693    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X1Y194         LUT6 (Prop_lut6_I2_O)        0.028     2.721 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.721    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.385    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.189     2.196    
                         clock uncertainty            0.154     2.350    
    SLICE_X1Y194         FDCE (Hold_fdce_C_D)         0.060     2.410    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.721    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.996%)  route 0.734ns (88.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     2.028    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.100     2.128 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/Q
                         net (fo=5, routed)           0.734     2.861    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[7]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.168     2.214    
                         clock uncertainty            0.154     2.368    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.551    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.195ns (27.719%)  route 0.508ns (72.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.952    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDRE (Prop_fdre_C_Q)         0.118     2.070 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/Q
                         net (fo=1, routed)           0.508     2.578    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[7]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.606 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<13>1/O
                         net (fo=1, routed)           0.000     2.606    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[13]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.655 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.655    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[13]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism             -0.185     2.119    
                         clock uncertainty            0.154     2.273    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.344    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.242ns (35.145%)  route 0.447ns (64.855%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.622     2.030    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDRE (Prop_fdre_C_Q)         0.118     2.148 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/Q
                         net (fo=2, routed)           0.447     2.594    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[8]
    SLICE_X6Y188         LUT4 (Prop_lut4_I1_O)        0.027     2.621 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4/O
                         net (fo=1, routed)           0.000     2.621    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4
    SLICE_X6Y188         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097     2.718 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.718    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.382    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.168     2.214    
                         clock uncertainty            0.154     2.368    
    SLICE_X6Y188         FDRE (Hold_fdre_C_D)         0.039     2.407    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.407    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M_1 rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.797%)  route 0.507ns (72.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    1.952ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.952    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y195        FDRE (Prop_fdre_C_Q)         0.118     2.070 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/Q
                         net (fo=1, routed)           0.507     2.576    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[9]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.604 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<15>1/O
                         net (fo=1, routed)           0.000     2.604    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[15]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.653    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[15]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.874 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     1.531    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.561 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.304    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
                         clock pessimism             -0.188     2.116    
                         clock uncertainty            0.154     2.270    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.341    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.653    
  -------------------------------------------------------------------
                         slack                                  0.312    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :           35  Failing Endpoints,  Worst Slack       -1.852ns,  Total Violation      -44.728ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.852ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.799ns  (logic 0.266ns (4.587%)  route 5.533ns (95.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 20.153 - 16.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 16.205 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.205    16.205    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X73Y178        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDCE (Prop_fdce_C_Q)         0.223    16.428 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_1/Q
                         net (fo=4, routed)           5.533    21.961    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[17]
    SLICE_X65Y178        LUT6 (Prop_lut6_I3_O)        0.043    22.004 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    22.004    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X65Y178        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.078    20.153    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y178        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.153    
                         clock uncertainty           -0.035    20.118    
    SLICE_X65Y178        FDRE (Setup_fdre_C_D)        0.034    20.152    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.152    
                         arrival time                         -22.004    
  -------------------------------------------------------------------
                         slack                                 -1.852    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.615ns  (logic 0.266ns (4.737%)  route 5.349ns (95.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 20.151 - 16.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 16.205 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.205    16.205    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X73Y178        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDPE (Prop_fdpe_C_Q)         0.223    16.428 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_5/Q
                         net (fo=4, routed)           5.349    21.777    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[21]
    SLICE_X72Y177        LUT6 (Prop_lut6_I3_O)        0.043    21.820 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.820    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X72Y177        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.076    20.151    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X72Y177        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.151    
                         clock uncertainty           -0.035    20.116    
    SLICE_X72Y177        FDRE (Setup_fdre_C_D)        0.033    20.149    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.149    
                         arrival time                         -21.820    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.613ns  (logic 0.266ns (4.739%)  route 5.347ns (95.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.949ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 20.154 - 16.000 ) 
    Source Clock Delay      (SCD):    1.205ns = ( 16.205 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.205    16.205    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X71Y178        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y178        FDCE (Prop_fdce_C_Q)         0.223    16.428 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           5.347    21.775    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X70Y179        LUT6 (Prop_lut6_I5_O)        0.043    21.818 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.818    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.079    20.154    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.154    
                         clock uncertainty           -0.035    20.119    
    SLICE_X70Y179        FDRE (Setup_fdre_C_D)        0.064    20.183    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.183    
                         arrival time                         -21.818    
  -------------------------------------------------------------------
                         slack                                 -1.635    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.509ns  (logic 0.731ns (13.268%)  route 4.778ns (86.732%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.573 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.573    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    21.738 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.738    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[9]
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y196        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_9
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.738    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.529ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.506ns  (logic 0.728ns (13.221%)  route 4.778ns (86.779%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.573 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.573    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.627 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.627    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[11]
    SLICE_X62Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    21.735 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_xor<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.735    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[12]
    SLICE_X62Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y197        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_12
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.735    
  -------------------------------------------------------------------
                         slack                                 -1.529    

Slack (VIOLATED) :        -1.518ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.495ns  (logic 0.717ns (13.047%)  route 4.778ns (86.953%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.573 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.573    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    21.724 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    21.724    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[11]
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y196        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_11
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                 -1.518    

Slack (VIOLATED) :        -1.510ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.459ns  (logic 0.266ns (4.873%)  route 5.193ns (95.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 20.154 - 16.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 16.204 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.204    16.204    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X75Y178        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y178        FDCE (Prop_fdce_C_Q)         0.223    16.427 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_6/Q
                         net (fo=4, routed)           5.193    21.620    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[22]
    SLICE_X73Y179        LUT6 (Prop_lut6_I3_O)        0.043    21.663 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.663    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X73Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.079    20.154    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X73Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.154    
                         clock uncertainty           -0.035    20.119    
    SLICE_X73Y179        FDRE (Setup_fdre_C_D)        0.034    20.153    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.153    
                         arrival time                         -21.663    
  -------------------------------------------------------------------
                         slack                                 -1.510    

Slack (VIOLATED) :        -1.479ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.456ns  (logic 0.678ns (12.426%)  route 4.778ns (87.574%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.573 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.573    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    21.685 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    21.685    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[10]
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y196        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_10
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 -1.479    

Slack (VIOLATED) :        -1.478ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.455ns  (logic 0.677ns (12.410%)  route 4.778ns (87.590%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    21.684 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    21.684    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[5]
    SLICE_X62Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y195        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_5
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 -1.478    

Slack (VIOLATED) :        -1.475ns  (required time - arrival time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.452ns  (logic 0.674ns (12.362%)  route 4.778ns (87.638%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        2.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 20.165 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.223    16.452 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          4.778    21.230    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X62Y194        LUT2 (Prop_lut2_I1_O)        0.043    21.273 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut<0>/O
                         net (fo=1, routed)           0.000    21.273    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_lut[0]
    SLICE_X62Y194        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    21.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.519    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[3]
    SLICE_X62Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    21.573 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.573    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy[7]
    SLICE_X62Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    21.681 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Maccum_payNblCunt_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    21.681    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Result[8]
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.090    20.165    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X62Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8/C
                         clock pessimism              0.000    20.165    
                         clock uncertainty           -0.035    20.130    
    SLICE_X62Y196        FDRE (Setup_fdre_C_D)        0.076    20.206    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_8
  -------------------------------------------------------------------
                         required time                         20.206    
                         arrival time                         -21.681    
  -------------------------------------------------------------------
                         slack                                 -1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.242ns (6.006%)  route 3.788ns (93.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.524ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.074     1.074    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X74Y176        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y176        FDCE (Prop_fdce_C_Q)         0.206     1.280 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           3.788     5.068    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X70Y179        LUT6 (Prop_lut6_I2_O)        0.036     5.104 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     5.104    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.207     4.524    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     4.524    
                         clock uncertainty            0.035     4.560    
    SLICE_X70Y179        FDRE (Hold_fdre_C_D)         0.189     4.749    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           5.104    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.178ns (4.502%)  route 3.776ns (95.498%))
  Logic Levels:           0  
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.525ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.079     1.079    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X77Y180        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y180        FDCE (Prop_fdce_C_Q)         0.178     1.257 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           3.776     5.033    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X76Y181        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.208     4.525    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X76Y181        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     4.525    
                         clock uncertainty            0.035     4.561    
    SLICE_X76Y181        FDRE (Hold_fdre_C_D)         0.108     4.669    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -4.669    
                         arrival time                           5.033    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 0.214ns (5.346%)  route 3.789ns (94.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.075     1.075    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X76Y177        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y177        FDCE (Prop_fdce_C_Q)         0.178     1.253 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           3.789     5.042    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X72Y177        LUT6 (Prop_lut6_I5_O)        0.036     5.078 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     5.078    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X72Y177        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.204     4.521    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X72Y177        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     4.521    
                         clock uncertainty            0.035     4.557    
    SLICE_X72Y177        FDRE (Hold_fdre_C_D)         0.153     4.710    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -4.710    
                         arrival time                           5.078    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.128ns (5.108%)  route 2.378ns (94.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.530     0.530    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X73Y178        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y178        FDCE (Prop_fdce_C_Q)         0.100     0.630 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_0/Q
                         net (fo=4, routed)           2.378     3.008    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[16]
    SLICE_X70Y179        LUT6 (Prop_lut6_I3_O)        0.028     3.036 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     3.036    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.729     2.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.539    
                         clock uncertainty            0.035     2.575    
    SLICE_X70Y179        FDRE (Hold_fdre_C_D)         0.087     2.662    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           3.036    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.214ns (5.324%)  route 3.806ns (94.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.523ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.077     1.077    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X72Y178        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y178        FDCE (Prop_fdce_C_Q)         0.178     1.255 r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           3.806     5.061    nolabel_line171/SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X65Y178        LUT6 (Prop_lut6_I4_O)        0.036     5.097 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     5.097    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X65Y178        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.206     4.523    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X65Y178        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     4.523    
                         clock uncertainty            0.035     4.559    
    SLICE_X65Y178        FDRE (Hold_fdre_C_D)         0.154     4.713    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -4.713    
                         arrival time                           5.097    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 0.214ns (5.318%)  route 3.810ns (94.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.538ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          3.810     5.086    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X69Y195        LUT5 (Prop_lut5_I0_O)        0.036     5.122 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxPay_miiRxDv_MUX_171_o11/O
                         net (fo=1, routed)           0.000     5.122    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPay_miiRxDv_MUX_171_o
    SLICE_X69Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.538    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X69Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal/C
                         clock pessimism              0.000     4.538    
                         clock uncertainty            0.035     4.574    
    SLICE_X69Y195        FDRE (Hold_fdre_C_D)         0.154     4.728    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlVal
  -------------------------------------------------------------------
                         required time                         -4.728    
                         arrival time                           5.122    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.214ns (5.227%)  route 3.880ns (94.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          3.880     5.156    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X63Y193        LUT3 (Prop_lut3_I0_O)        0.036     5.192 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT81/O
                         net (fo=1, routed)           0.000     5.192    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_mux_1_OUT[7]
    SLICE_X63Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220     4.537    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X63Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7/C
                         clock pessimism              0.000     4.537    
                         clock uncertainty            0.035     4.573    
    SLICE_X63Y193        FDRE (Hold_fdre_C_D)         0.154     4.727    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_7
  -------------------------------------------------------------------
                         required time                         -4.727    
                         arrival time                           5.192    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_1/D
                            (rising edge-triggered cell FDPE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.214ns (5.226%)  route 3.881ns (94.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          3.881     5.157    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X77Y196        LUT4 (Prop_lut4_I1_O)        0.036     5.193 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT<1>1/O
                         net (fo=1, routed)           0.000     5.193    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT[1]
    SLICE_X77Y196        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.219     4.536    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y196        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_1/C
                         clock pessimism              0.000     4.536    
                         clock uncertainty            0.035     4.572    
    SLICE_X77Y196        FDPE (Hold_fdpe_C_D)         0.153     4.725    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_1
  -------------------------------------------------------------------
                         required time                         -4.725    
                         arrival time                           5.193    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.128ns (4.969%)  route 2.448ns (95.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 f  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.448     3.091    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X77Y196        LUT5 (Prop_lut5_I4_O)        0.028     3.119 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT<2>/O
                         net (fo=1, routed)           0.000     3.119    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt[5]_ipgData[5]_mux_10_OUT[2]
    SLICE_X77Y196        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.739     2.549    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X77Y196        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
                         clock pessimism              0.000     2.549    
                         clock uncertainty            0.035     2.585    
    SLICE_X77Y196        FDCE (Hold_fdce_C_D)         0.061     2.646    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/ipgCnt_2
  -------------------------------------------------------------------
                         required time                         -2.646    
                         arrival time                           3.119    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlTim/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.214ns (5.160%)  route 3.934ns (94.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.537ns
    Source Clock Delay      (SCD):    1.098ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.098     1.098    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.178     1.276 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          3.934     5.210    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X70Y195        LUT3 (Prop_lut3_I2_O)        0.036     5.246 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_rxSfd_PWR_11_o_MUX_172_o11/O
                         net (fo=1, routed)           0.000     5.246    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxSfd_PWR_11_o_MUX_172_o
    SLICE_X70Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlTim/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.220     4.537    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X70Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlTim/C
                         clock pessimism              0.000     4.537    
                         clock uncertainty            0.035     4.573    
    SLICE_X70Y195        FDCE (Hold_fdce_C_D)         0.188     4.761    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/rxPrlTim
  -------------------------------------------------------------------
                         required time                         -4.761    
                         arrival time                           5.246    
  -------------------------------------------------------------------
                         slack                                  0.485    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.628ns  (logic 0.223ns (3.963%)  route 5.405ns (96.037%))
  Logic Levels:           0  
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 36.296 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    36.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.223    36.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           5.405    41.924    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X6Y188         FDRE (Setup_fdre_C_D)        0.018    43.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.967    
                         arrival time                         -41.924    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.140ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.439ns  (logic 0.259ns (4.762%)  route 5.180ns (95.238%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 36.299 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    36.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_fdre_C_Q)         0.259    36.558 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.180    41.738    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)       -0.019    43.878    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.878    
                         arrival time                         -41.738    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.389ns  (logic 0.259ns (4.806%)  route 5.130ns (95.194%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.933ns = ( 43.933 - 40.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 36.299 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    36.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y193        FDRE (Prop_fdre_C_Q)         0.259    36.558 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.130    41.688    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.165    43.933    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y193         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.933    
                         clock uncertainty           -0.035    43.897    
    SLICE_X9Y193         FDRE (Setup_fdre_C_D)       -0.010    43.887    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.887    
                         arrival time                         -41.688    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.366ns  (logic 0.223ns (4.156%)  route 5.143ns (95.844%))
  Logic Levels:           0  
  Clock Path Skew:        2.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.932ns = ( 43.932 - 40.000 ) 
    Source Clock Delay      (SCD):    1.299ns = ( 36.299 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.299    36.299    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y192         FDRE (Prop_fdre_C_Q)         0.223    36.522 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_6/Q
                         net (fo=1, routed)           5.143    41.665    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[6]
    SLICE_X9Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.164    43.932    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6/C
                         clock pessimism              0.000    43.932    
                         clock uncertainty           -0.035    43.896    
    SLICE_X9Y191         FDRE (Setup_fdre_C_D)       -0.031    43.865    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         43.865    
                         arrival time                         -41.665    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.213ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.439ns  (logic 0.223ns (4.100%)  route 5.216ns (95.900%))
  Logic Levels:           0  
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 36.296 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    36.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y188         FDRE (Prop_fdre_C_Q)         0.223    36.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           5.216    41.735    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000    43.985    
                         clock uncertainty           -0.035    43.949    
    SLICE_X6Y188         FDRE (Setup_fdre_C_D)       -0.002    43.947    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         43.947    
                         arrival time                         -41.735    
  -------------------------------------------------------------------
                         slack                                  2.213    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.426ns  (logic 0.302ns (5.565%)  route 5.124ns (94.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 43.930 - 40.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 36.296 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    36.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X14Y188        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y188        FDRE (Prop_fdre_C_Q)         0.259    36.555 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           5.124    41.679    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X14Y186        LUT2 (Prop_lut2_I0_O)        0.043    41.722 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000    41.722    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X14Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    43.930    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X14Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000    43.930    
                         clock uncertainty           -0.035    43.894    
    SLICE_X14Y186        FDRE (Setup_fdre_C_D)        0.064    43.958    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         43.958    
                         arrival time                         -41.722    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.251ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.337ns  (logic 0.223ns (4.178%)  route 5.114ns (95.822%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 43.930 - 40.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 36.296 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    36.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.223    36.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_2/Q
                         net (fo=1, routed)           5.114    41.633    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[2]
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    43.930    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2/C
                         clock pessimism              0.000    43.930    
                         clock uncertainty           -0.035    43.894    
    SLICE_X8Y187         FDRE (Setup_fdre_C_D)       -0.010    43.884    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.884    
                         arrival time                         -41.633    
  -------------------------------------------------------------------
                         slack                                  2.251    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.198ns  (logic 0.236ns (4.540%)  route 4.962ns (95.460%))
  Logic Levels:           0  
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 43.987 - 40.000 ) 
    Source Clock Delay      (SCD):    1.298ns = ( 36.298 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.298    36.298    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.236    36.534 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           4.962    41.496    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.219    43.987    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.987    
                         clock uncertainty           -0.035    43.951    
    SLICE_X7Y191         FDRE (Setup_fdre_C_D)       -0.100    43.851    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.851    
                         arrival time                         -41.496    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.230ns  (logic 0.259ns (4.952%)  route 4.971ns (95.048%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    1.352ns = ( 36.352 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.352    36.352    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.259    36.611 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           4.971    41.582    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.986    
                         clock uncertainty           -0.035    43.950    
    SLICE_X4Y189         FDRE (Setup_fdre_C_D)       -0.009    43.941    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.941    
                         arrival time                         -41.582    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - CLK_200M rise@35.000ns)
  Data Path Delay:        5.217ns  (logic 0.223ns (4.274%)  route 4.994ns (95.726%))
  Logic Levels:           0  
  Clock Path Skew:        2.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.930ns = ( 43.930 - 40.000 ) 
    Source Clock Delay      (SCD):    1.296ns = ( 36.296 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     35.000    35.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    35.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.296    36.296    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X9Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.223    36.519 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           4.994    41.513    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.162    43.930    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    43.930    
                         clock uncertainty           -0.035    43.894    
    SLICE_X8Y187         FDRE (Setup_fdre_C_D)        0.011    43.905    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.905    
                         arrival time                         -41.513    
  -------------------------------------------------------------------
                         slack                                  2.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/GMIIMUX/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.100ns (6.673%)  route 1.399ns (93.327%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.615ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 f  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          1.399     2.042    nolabel_line171/GMII_1000M
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line171/GMIIMUX/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  nolabel_line171/GMIIMUX/I0
                         clock pessimism              0.000     1.615    
                         clock uncertainty            0.035     1.650    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.187     1.837    nolabel_line171/GMIIMUX
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.206ns (5.563%)  route 3.497ns (94.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     1.424 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           3.497     4.921    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     4.355    
                         clock uncertainty            0.035     4.390    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.099     4.489    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.489    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.189ns (5.089%)  route 3.525ns (94.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164     1.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.189     1.353 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_9/Q
                         net (fo=1, routed)           3.525     4.878    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[9]
    SLICE_X7Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.354     4.356    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y192         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9/C
                         clock pessimism              0.000     4.356    
                         clock uncertainty            0.035     4.391    
    SLICE_X7Y192         FDRE (Hold_fdre_C_D)         0.033     4.424    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -4.424    
                         arrival time                           4.878    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.189ns (4.973%)  route 3.612ns (95.027%))
  Logic Levels:           0  
  Clock Path Skew:        3.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.164     1.164    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X8Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y190         FDRE (Prop_fdre_C_Q)         0.189     1.353 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           3.612     4.965    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.353     4.355    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000     4.355    
                         clock uncertainty            0.035     4.390    
    SLICE_X7Y191         FDRE (Hold_fdre_C_D)         0.041     4.431    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         -4.431    
                         arrival time                           4.965    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.206ns (5.381%)  route 3.622ns (94.619%))
  Logic Levels:           0  
  Clock Path Skew:        3.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    1.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.218     1.218    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.206     1.424 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_1/Q
                         net (fo=1, routed)           3.622     5.046    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[1]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352     4.354    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                         clock pessimism              0.000     4.354    
                         clock uncertainty            0.035     4.389    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)         0.099     4.488    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -4.488    
                         arrival time                           5.046    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.107ns (4.268%)  route 2.400ns (95.732%))
  Logic Levels:           0  
  Clock Path Skew:        1.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.620     0.620    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.107     0.727 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.400     3.127    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.009     2.511    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           3.127    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 nolabel_line171/GMII_1000M_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 0.100ns (3.940%)  route 2.438ns (96.060%))
  Logic Levels:           0  
  Clock Path Skew:        1.844ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDCE                                         r  nolabel_line171/GMII_1000M_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDCE (Prop_fdce_C_Q)         0.100     0.643 r  nolabel_line171/GMII_1000M_reg/Q
                         net (fo=19, routed)          2.438     3.081    nolabel_line171/SiTCP/SiTCP/GMII_1000M
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.742     2.387    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.422    
    SLICE_X57Y194        FDRE (Hold_fdre_C_D)         0.040     2.462    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.107ns (4.257%)  route 2.406ns (95.743%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    0.620ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.620     0.620    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y189         FDRE (Prop_fdre_C_Q)         0.107     0.727 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           2.406     3.133    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     2.466    
                         clock uncertainty            0.035     2.501    
    SLICE_X4Y189         FDRE (Hold_fdre_C_D)        -0.003     2.498    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.118ns (4.604%)  route 2.445ns (95.396%))
  Logic Levels:           0  
  Clock Path Skew:        1.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.621     0.621    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X6Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y191         FDRE (Prop_fdre_C_Q)         0.118     0.739 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           2.445     3.184    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000     2.467    
                         clock uncertainty            0.035     2.502    
    SLICE_X7Y191         FDRE (Hold_fdre_C_D)         0.044     2.546    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.206ns (5.214%)  route 3.745ns (94.786%))
  Logic Levels:           0  
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.297ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.163     1.163    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X10Y186        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y186        FDRE (Prop_fdre_C_Q)         0.206     1.369 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_5/Q
                         net (fo=1, routed)           3.745     5.114    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[5]
    SLICE_X9Y186         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.295     4.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y186         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5/C
                         clock pessimism              0.000     4.297    
                         clock uncertainty            0.035     4.332    
    SLICE_X9Y186         FDRE (Hold_fdre_C_D)         0.101     4.433    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         -4.433    
                         arrival time                           5.114    
  -------------------------------------------------------------------
                         slack                                  0.681    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M_1
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.222ns,  Total Violation       -0.222ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.745ns  (logic 0.272ns (7.262%)  route 3.473ns (92.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508    39.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049    39.077 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.965    40.042    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.043    
                         clock uncertainty           -0.154    43.889    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.336    43.553    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.553    
                         arrival time                         -40.042    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.537ns  (logic 0.309ns (8.737%)  route 3.228ns (91.263%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 43.959 - 40.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 36.430 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355    36.430    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223    36.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363    38.016    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043    38.059 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.986    39.045    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.043    39.088 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_795/O
                         net (fo=1, routed)           0.879    39.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_393
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.191    43.959    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.045    
                         clock uncertainty           -0.154    43.891    
    RAMB18_X0Y79         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.648    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.648    
                         arrival time                         -39.967    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.757ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.368ns  (logic 0.313ns (9.293%)  route 3.055ns (90.707%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.430ns = ( 36.430 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.355    36.430    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y195         FDCE (Prop_fdce_C_Q)         0.223    36.653 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/Q
                         net (fo=2, routed)           1.363    38.016    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]
    SLICE_X7Y195         LUT4 (Prop_lut4_I0_O)        0.043    38.059 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o1/O
                         net (fo=3, routed)           0.990    39.049    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_prmblSel_AND_21_o
    SLICE_X8Y195         LUT4 (Prop_lut4_I0_O)        0.047    39.096 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_793/O
                         net (fo=1, routed)           0.702    39.798    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_392
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y76         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.043    
                         clock uncertainty           -0.154    43.889    
    RAMB18_X0Y76         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.334    43.555    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.555    
                         arrival time                         -39.798    
  -------------------------------------------------------------------
                         slack                                  3.757    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508    39.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043    39.071 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739    39.809    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
                         clock pessimism              0.086    44.072    
                         clock uncertainty           -0.154    43.918    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    43.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0
  -------------------------------------------------------------------
                         required time                         43.614    
                         arrival time                         -39.809    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             3.804ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
                            (rising edge-triggered cell FDSE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.512ns  (logic 0.266ns (7.573%)  route 3.246ns (92.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508    39.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT2 (Prop_lut2_I1_O)        0.043    39.071 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n02061/O
                         net (fo=2, routed)           0.739    39.809    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/_n0206
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/S
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y186         FDSE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1/C
                         clock pessimism              0.086    44.072    
                         clock uncertainty           -0.154    43.918    
    SLICE_X1Y186         FDSE (Setup_fdse_C_S)       -0.304    43.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
  -------------------------------------------------------------------
                         required time                         43.614    
                         arrival time                         -39.809    
  -------------------------------------------------------------------
                         slack                                  3.804    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.457ns  (logic 0.272ns (7.869%)  route 3.185ns (92.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.508    39.028    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X4Y187         LUT3 (Prop_lut3_I1_O)        0.049    39.077 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot/O
                         net (fo=2, routed)           0.677    39.754    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y187         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv/C
                         clock pessimism              0.086    44.071    
                         clock uncertainty           -0.154    43.917    
    SLICE_X4Y187         FDRE (Setup_fdre_C_D)       -0.112    43.805    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
  -------------------------------------------------------------------
                         required time                         43.805    
                         arrival time                         -39.754    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.348ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.198ns  (logic 0.345ns (10.786%)  route 2.853ns (89.214%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.431ns = ( 36.431 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.356    36.431    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y196         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y196         FDCE (Prop_fdce_C_Q)         0.259    36.690 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_28/Q
                         net (fo=7, routed)           1.547    38.237    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[28]
    SLICE_X3Y193         LUT2 (Prop_lut2_I0_O)        0.043    38.280 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<4>_xo<0>1/O
                         net (fo=9, routed)           1.306    39.586    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[4]
    SLICE_X0Y195         LUT6 (Prop_lut6_I3_O)        0.043    39.629 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047671/O
                         net (fo=1, routed)           0.000    39.629    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[15]
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y195         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15/C
                         clock pessimism              0.109    44.099    
                         clock uncertainty           -0.154    43.945    
    SLICE_X0Y195         FDCE (Setup_fdce_C_D)        0.033    43.978    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_15
  -------------------------------------------------------------------
                         required time                         43.978    
                         arrival time                         -39.629    
  -------------------------------------------------------------------
                         slack                                  4.348    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        2.768ns  (logic 0.309ns (11.163%)  route 2.459ns (88.837%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.957ns = ( 43.957 - 40.000 ) 
    Source Clock Delay      (SCD):    4.427ns = ( 36.427 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.352    36.427    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y189         FDRE (Prop_fdre_C_Q)         0.223    36.650 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           1.138    37.788    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X6Y188         LUT2 (Prop_lut2_I1_O)        0.043    37.831 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.524    38.356    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X7Y189         LUT3 (Prop_lut3_I1_O)        0.043    38.399 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_763/O
                         net (fo=1, routed)           0.796    39.195    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_377
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.189    43.957    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.086    44.043    
                         clock uncertainty           -0.154    43.889    
    RAMB18_X0Y77         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.561    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.561    
                         arrival time                         -39.195    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.210ns  (logic 0.691ns (21.527%)  route 2.519ns (78.473%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 43.985 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519    39.039    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043    39.082 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000    39.082    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    39.341 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.341    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    39.507 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    39.507    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt5
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.217    43.985    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y185         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
                         clock pessimism              0.086    44.071    
                         clock uncertainty           -0.154    43.917    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.049    43.966    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5
  -------------------------------------------------------------------
                         required time                         43.966    
                         arrival time                         -39.507    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.462ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - CLK_125M_1 rise@32.000ns)
  Data Path Delay:        3.208ns  (logic 0.689ns (21.478%)  route 2.519ns (78.522%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 43.986 - 40.000 ) 
    Source Clock Delay      (SCD):    4.297ns = ( 36.297 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.442    33.442    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    33.519 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    34.982    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    35.075 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.222    36.297    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X57Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y194        FDRE (Prop_fdre_C_Q)         0.223    36.520 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/Q
                         net (fo=24, routed)          2.519    39.039    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X3Y184         LUT3 (Prop_lut3_I2_O)        0.043    39.082 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut<0>/O
                         net (fo=1, routed)           0.000    39.082    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_lut[0]
    SLICE_X3Y184         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    39.341 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.341    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[3]
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    39.394 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.394    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_cy[7]
    SLICE_X3Y186         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    39.505 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt_xor<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    39.505    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcount_ipgCnt8
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.218    43.986    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X3Y186         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8/C
                         clock pessimism              0.086    44.072    
                         clock uncertainty           -0.154    43.918    
    SLICE_X3Y186         FDCE (Setup_fdce_C_D)        0.049    43.967    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_8
  -------------------------------------------------------------------
                         required time                         43.967    
                         arrival time                         -39.505    
  -------------------------------------------------------------------
                         slack                                  4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.222ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.395ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.201ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.589     1.867    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         SRL16E                                       r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y188         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.395     2.262 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/Q
                         net (fo=1, routed)           0.000     2.262    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.790     2.435    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1/C
                         clock pessimism             -0.201     2.234    
                         clock uncertainty            0.154     2.388    
    SLICE_X8Y188         FDRE (Hold_fdre_C_D)         0.096     2.484    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irBufSop_1
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                 -0.222    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.118ns (14.656%)  route 0.687ns (85.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.591     1.869    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y193         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y193         FDCE (Prop_fdce_C_Q)         0.118     1.987 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_5/Q
                         net (fo=5, routed)           0.687     2.674    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[5]
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y79         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.187     2.280    
                         clock uncertainty            0.154     2.434    
    RAMB18_X0Y79         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.617    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.617    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.100ns (12.227%)  route 0.718ns (87.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X5Y189         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y189         FDCE (Prop_fdce_C_Q)         0.100     1.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa_10/Q
                         net (fo=3, routed)           0.718     2.716    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memWa[10]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.168     2.299    
                         clock uncertainty            0.154     2.453    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.636    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.146ns (21.191%)  route 0.543ns (78.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y188         FDRE (Prop_fdre_C_Q)         0.118     2.016 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/Q
                         net (fo=1, routed)           0.543     2.559    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[4]
    SLICE_X4Y188         LUT3 (Prop_lut3_I1_O)        0.028     2.587 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT61/O
                         net (fo=1, routed)           0.000     2.587    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[4]
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4/C
                         clock pessimism             -0.187     2.279    
                         clock uncertainty            0.154     2.433    
    SLICE_X4Y188         FDRE (Hold_fdre_C_D)         0.060     2.493    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.155ns (22.409%)  route 0.537ns (77.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.621     1.899    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y191         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y191         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/Q
                         net (fo=1, routed)           0.537     2.527    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr[10]
    SLICE_X4Y190         LUT3 (Prop_lut3_I2_O)        0.064     2.591 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT21/O
                         net (fo=1, routed)           0.000     2.591    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[10]
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.822     2.467    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y190         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10/C
                         clock pessimism             -0.187     2.280    
                         clock uncertainty            0.154     2.434    
    SLICE_X4Y190         FDRE (Hold_fdre_C_D)         0.060     2.494    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_10
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.128ns (18.577%)  route 0.561ns (81.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.624     1.902    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X0Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y194         FDCE (Prop_fdce_C_Q)         0.100     2.002 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_27/Q
                         net (fo=8, routed)           0.561     2.563    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal[27]
    SLICE_X1Y194         LUT6 (Prop_lut6_I2_O)        0.028     2.591 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476181/O
                         net (fo=1, routed)           0.000     2.591    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[25]
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X1Y194         FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25/C
                         clock pessimism             -0.189     2.280    
                         clock uncertainty            0.154     2.434    
    SLICE_X1Y194         FDCE (Hold_fdce_C_D)         0.060     2.494    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.100ns (11.996%)  route 0.734ns (88.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.620     1.898    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X7Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y188         FDRE (Prop_fdre_C_Q)         0.100     1.998 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_7/Q
                         net (fo=5, routed)           0.734     2.732    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[7]
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y77         RAMB18E1                                     r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.168     2.298    
                         clock uncertainty            0.154     2.452    
    RAMB18_X0Y77         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.635    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.195ns (27.719%)  route 0.508ns (72.281%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.822    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDRE (Prop_fdre_C_Q)         0.118     1.940 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/Q
                         net (fo=1, routed)           0.508     2.448    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[7]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.476 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<13>1/O
                         net (fo=1, routed)           0.000     2.476    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[13]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.525 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.525    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[13]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism             -0.185     2.203    
                         clock uncertainty            0.154     2.357    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.428    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         -2.428    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.242ns (35.145%)  route 0.447ns (64.855%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.398ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.622     1.900    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y189         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y189         FDRE (Prop_fdre_C_Q)         0.118     2.018 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_8/Q
                         net (fo=2, routed)           0.447     2.465    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memLen[8]
    SLICE_X6Y188         LUT4 (Prop_lut4_I1_O)        0.027     2.492 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4/O
                         net (fo=1, routed)           0.000     2.492    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lutdi4
    SLICE_X6Y188         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.097     2.589 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.589    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.821     2.466    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X6Y188         FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal/C
                         clock pessimism             -0.168     2.298    
                         clock uncertainty            0.154     2.452    
    SLICE_X6Y188         FDRE (Hold_fdre_C_D)         0.039     2.491    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/memVal
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - CLK_125M_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.195ns (27.797%)  route 0.507ns (72.203%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.610     0.610    nolabel_line171/CLK_200M
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.660 r  nolabel_line171/PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     1.252    nolabel_line171/CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.278 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.544     1.822    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y195        FDRE (Prop_fdre_C_Q)         0.118     1.940 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/Q
                         net (fo=1, routed)           0.507     2.447    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[9]
    SLICE_X53Y195        LUT3 (Prop_lut3_I2_O)        0.028     2.475 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut<15>1/O
                         net (fo=1, routed)           0.000     2.475    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_lut[15]
    SLICE_X53Y195        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     2.524 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Maccum_pasuseCntr_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.524    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Result[15]
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X53Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15/C
                         clock pessimism             -0.188     2.200    
                         clock uncertainty            0.154     2.354    
    SLICE_X53Y195        FDCE (Hold_fdce_C_D)         0.071     2.425    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/pasuseCntr_15
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.922ns  (logic 0.827ns (43.025%)  route 1.095ns (56.975%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.296 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.296    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.461 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.461    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.461    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.493ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.868ns  (logic 0.773ns (41.378%)  route 1.095ns (58.622%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.407 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.407    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.407    
  -------------------------------------------------------------------
                         slack                                  5.493    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.865ns  (logic 0.770ns (41.284%)  route 1.095ns (58.716%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.296 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.296    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    38.404 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.404    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y197        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y197        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.404    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.854ns  (logic 0.759ns (40.935%)  route 1.095ns (59.065%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    38.393 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.393    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.393    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.815ns  (logic 0.720ns (39.666%)  route 1.095ns (60.334%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    38.354 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.354    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.354    
  -------------------------------------------------------------------
                         slack                                  5.546    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.811ns  (logic 0.716ns (39.533%)  route 1.095ns (60.467%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    38.242 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.242    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    38.350 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    38.350    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y196        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.350    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.754ns  (logic 0.741ns (42.236%)  route 1.013ns (57.764%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.223    36.762 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.013    37.776    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.043    37.819 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.819    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.075 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.075    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    38.129 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.129    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X52Y195        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.294 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.294    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.294    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.749ns  (logic 0.654ns (37.390%)  route 1.095ns (62.610%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.292    38.288 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    38.288    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.288    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.643ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.718ns  (logic 0.623ns (36.260%)  route 1.095ns (63.740%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.236    36.775 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_7/Q
                         net (fo=2, routed)           1.095    37.870    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[7]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.126    37.996 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000    37.996    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.261    38.257 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    38.257    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y195        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.257    
  -------------------------------------------------------------------
                         slack                                  5.643    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        1.700ns  (logic 0.687ns (40.402%)  route 1.013ns (59.598%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.860ns = ( 43.860 - 40.000 ) 
    Source Clock Delay      (SCD):    4.539ns = ( 36.539 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.222    36.539    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.223    36.762 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_0/Q
                         net (fo=2, routed)           1.013    37.776    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[0]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.043    37.819 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000    37.819    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    38.075 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    38.075    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    38.240 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    38.240    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.092    43.860    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000    43.860    
                         clock uncertainty           -0.035    43.824    
    SLICE_X52Y194        FDRE (Setup_fdre_C_D)        0.076    43.900    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         43.900    
                         arrival time                         -38.240    
  -------------------------------------------------------------------
                         slack                                  5.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.175ns (31.990%)  route 0.372ns (68.010%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.372     2.586    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X52Y193        LUT3 (Prop_lut3_I1_O)        0.028     2.614 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     2.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.661 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.661    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.204ns (37.187%)  route 0.345ns (62.813%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           0.345     2.550    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X52Y194        LUT3 (Prop_lut3_I2_O)        0.066     2.616 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<5>/O
                         net (fo=1, routed)           0.000     2.616    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[5]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.663 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.663    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[5]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_5
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.175ns (31.196%)  route 0.386ns (68.804%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.100     2.214 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           0.386     2.600    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X52Y193        LUT3 (Prop_lut3_I0_O)        0.028     2.628 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<1>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[1]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.675 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.675    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[1]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_1
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.196ns (34.752%)  route 0.368ns (65.248%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.368     2.600    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y194        LUT3 (Prop_lut3_I1_O)        0.028     2.628 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<4>/O
                         net (fo=1, routed)           0.000     2.628    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[4]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.678 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.678    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.192ns (34.039%)  route 0.372ns (65.961%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X56Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y194        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_3/Q
                         net (fo=2, routed)           0.372     2.604    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[3]
    SLICE_X52Y193        LUT3 (Prop_lut3_I2_O)        0.028     2.632 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<3>/O
                         net (fo=1, routed)           0.000     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[3]
    SLICE_X52Y193        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     2.678 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.678    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y193        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y193        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.205ns (36.088%)  route 0.363ns (63.912%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.363     2.568    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X52Y195        LUT3 (Prop_lut3_I2_O)        0.064     2.632 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<8>/O
                         net (fo=1, routed)           0.000     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[8]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     2.682 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.682    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.202ns (35.493%)  route 0.367ns (64.507%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_8/Q
                         net (fo=2, routed)           0.367     2.572    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[8]
    SLICE_X52Y195        LUT3 (Prop_lut3_I1_O)        0.064     2.636 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     2.636    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X52Y195        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     2.683 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.683    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y195        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.295%)  route 0.418ns (80.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y195        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y195        FDRE (Prop_fdre_C_Q)         0.100     2.214 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/Q
                         net (fo=1, routed)           0.418     2.632    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause
    SLICE_X54Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.742     2.387    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X54Y195        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
                         clock pessimism              0.000     2.387    
                         clock uncertainty            0.035     2.422    
    SLICE_X54Y195        FDCE (Hold_fdce_C_D)         0.037     2.459    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.202ns (35.144%)  route 0.373ns (64.856%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X55Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y194        FDRE (Prop_fdre_C_Q)         0.091     2.205 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           0.373     2.578    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X52Y194        LUT3 (Prop_lut3_I2_O)        0.064     2.642 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     2.642    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X52Y194        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.689 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y194        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y194        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.193ns (33.570%)  route 0.382ns (66.430%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.114ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.543     2.114    nolabel_line171/SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X54Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y196        FDRE (Prop_fdre_C_Q)         0.118     2.232 f  nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           0.382     2.614    nolabel_line171/SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X52Y196        LUT3 (Prop_lut3_I2_O)        0.028     2.642 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     2.642    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X52Y196        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     2.689 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.689    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.743     2.388    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X52Y196        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.388    
                         clock uncertainty            0.035     2.423    
    SLICE_X52Y196        FDRE (Hold_fdre_C_D)         0.092     2.515    nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.174    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        4.306ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.604ns  (logic 0.236ns (39.082%)  route 0.368ns (60.918%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y146                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X82Y146        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.368     0.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X83Y146        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)       -0.090     4.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.910    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  4.306    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.601ns  (logic 0.236ns (39.280%)  route 0.365ns (60.720%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.365     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X84Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y143        FDCE (Setup_fdce_C_D)       -0.089     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.911    
                         arrival time                          -0.601    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.661ns  (logic 0.259ns (39.211%)  route 0.402ns (60.789%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X86Y148        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.402     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X86Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y147        FDCE (Setup_fdce_C_D)        0.021     5.021    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  4.360    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.613ns  (logic 0.259ns (42.284%)  route 0.354ns (57.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.354     0.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X84Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y144        FDCE (Setup_fdce_C_D)       -0.007     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.993    
                         arrival time                          -0.613    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.590ns  (logic 0.223ns (37.798%)  route 0.367ns (62.202%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y147        FDCE (Prop_fdce_C_Q)         0.223     0.223 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.367     0.590    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X84Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y147        FDCE (Setup_fdce_C_D)       -0.009     4.991    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.590    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.499ns  (logic 0.236ns (47.264%)  route 0.263ns (52.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X86Y148        FDCE (Prop_fdce_C_Q)         0.236     0.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.263     0.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X85Y147        FDCE (Setup_fdce_C_D)       -0.092     4.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  4.409    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.847%)  route 0.283ns (58.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y147                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y147        FDCE (Prop_fdce_C_Q)         0.204     0.204 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.283     0.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X84Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y147        FDCE (Setup_fdce_C_D)       -0.093     4.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.212%)  route 0.301ns (53.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.301     0.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X84Y143        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y143        FDCE (Setup_fdce_C_D)       -0.010     4.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  4.430    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  CLK_200M

Setup :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.062ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.236ns (6.669%)  route 3.303ns (93.331%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.303     4.751    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X81Y185        FDPE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X81Y185        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X81Y185        FDPE (Recov_fdpe_C_PRE)     -0.258     5.813    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT
  -------------------------------------------------------------------
                         required time                          5.813    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.236ns (6.730%)  route 3.271ns (93.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 6.090 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.271     4.719    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X86Y179        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.090     6.090    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X86Y179        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait/C
                         clock pessimism              0.013     6.103    
                         clock uncertainty           -0.035     6.068    
    SLICE_X86Y179        FDCE (Recov_fdce_C_CLR)     -0.234     5.834    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepWait
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.236ns (6.730%)  route 3.271ns (93.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.090ns = ( 6.090 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.271     4.719    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X86Y179        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.090     6.090    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X86Y179        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1/C
                         clock pessimism              0.013     6.103    
                         clock uncertainty           -0.035     6.068    
    SLICE_X86Y179        FDCE (Recov_fdce_C_CLR)     -0.234     5.834    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/irOpReq_1
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.236ns (6.902%)  route 3.183ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.183     4.631    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X84Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X84Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X84Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_0
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.236ns (6.902%)  route 3.183ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.183     4.631    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X84Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X84Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X84Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_1
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_2/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.236ns (6.902%)  route 3.183ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.183     4.631    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X84Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X84Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_2/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X84Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_2
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.148ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_3/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.236ns (6.902%)  route 3.183ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.183     4.631    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X84Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X84Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_3/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X84Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_3
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.148    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.236ns (6.907%)  route 3.181ns (93.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.181     4.629    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X85Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X85Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_4
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.236ns (6.907%)  route 3.181ns (93.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.181     4.629    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X85Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X85Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_5
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/CLR
                            (recovery check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M rise@5.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.236ns (6.907%)  route 3.181ns (93.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.093ns = ( 6.093 - 5.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.212     1.212    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X56Y167        FDPE                                         r  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y167        FDPE (Prop_fdpe_C_Q)         0.236     1.448 f  nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.181     4.629    nolabel_line171/SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X85Y183        FDCE                                         f  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.093     6.093    nolabel_line171/SiTCP/SiTCP/CLK
    SLICE_X85Y183        FDCE                                         r  nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6/C
                         clock pessimism              0.013     6.106    
                         clock uncertainty           -0.035     6.071    
    SLICE_X85Y183        FDCE (Recov_fdce_C_CLR)     -0.292     5.779    nolabel_line171/SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepCunt_6
  -------------------------------------------------------------------
                         required time                          5.779    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  1.150    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.020%)  route 0.118ns (49.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.601     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDPE (Prop_fdpe_C_Q)         0.118     0.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.118     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.816     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.188     0.628    
    SLICE_X86Y145        FDPE (Remov_fdpe_C_PRE)     -0.052     0.576    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.599     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y145        FDPE (Prop_fdpe_C_Q)         0.107     0.706 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X90Y146        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.818     0.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X90Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.205     0.613    
    SLICE_X90Y146        FDPE (Remov_fdpe_C_PRE)     -0.088     0.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.525    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.725%)  route 0.102ns (46.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.602     0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X94Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y147        FDCE (Prop_fdce_C_Q)         0.118     0.720 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.102     0.822    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X92Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.821     0.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X92Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.205     0.616    
    SLICE_X92Y147        FDCE (Remov_fdce_C_CLR)     -0.069     0.547    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.822    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line171/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/AT93C46_IIC/EROM_IAD_reg[1]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.495%)  route 0.160ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.592     0.592    nolabel_line171/CLK_200M
    SLICE_X15Y197        FDPE                                         r  nolabel_line171/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDPE (Prop_fdpe_C_Q)         0.100     0.692 f  nolabel_line171/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         0.160     0.852    nolabel_line171/AT93C46_IIC/clear
    SLICE_X16Y196        FDCE                                         f  nolabel_line171/AT93C46_IIC/EROM_IAD_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.791     0.791    nolabel_line171/AT93C46_IIC/IIC_RDT_OUT_reg[7]
    SLICE_X16Y196        FDCE                                         r  nolabel_line171/AT93C46_IIC/EROM_IAD_reg[1]/C
                         clock pessimism             -0.168     0.623    
    SLICE_X16Y196        FDCE (Remov_fdce_C_CLR)     -0.050     0.573    nolabel_line171/AT93C46_IIC/EROM_IAD_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 nolabel_line171/SYS_RSTn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/AT93C46_IIC/EROM_IAD_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.495%)  route 0.160ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.592     0.592    nolabel_line171/CLK_200M
    SLICE_X15Y197        FDPE                                         r  nolabel_line171/SYS_RSTn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y197        FDPE (Prop_fdpe_C_Q)         0.100     0.692 f  nolabel_line171/SYS_RSTn_reg_inv/Q
                         net (fo=273, routed)         0.160     0.852    nolabel_line171/AT93C46_IIC/clear
    SLICE_X16Y196        FDCE                                         f  nolabel_line171/AT93C46_IIC/EROM_IAD_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.791     0.791    nolabel_line171/AT93C46_IIC/IIC_RDT_OUT_reg[7]
    SLICE_X16Y196        FDCE                                         r  nolabel_line171/AT93C46_IIC/EROM_IAD_reg[2]/C
                         clock pessimism             -0.168     0.623    
    SLICE_X16Y196        FDCE (Remov_fdce_C_CLR)     -0.050     0.573    nolabel_line171/AT93C46_IIC/EROM_IAD_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (50.020%)  route 0.118ns (49.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.601     0.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X94Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y145        FDPE (Prop_fdpe_C_Q)         0.118     0.719 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.118     0.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X87Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.816     0.816    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X87Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.188     0.628    
    SLICE_X87Y145        FDPE (Remov_fdpe_C_PRE)     -0.072     0.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.599     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDPE (Prop_fdpe_C_Q)         0.100     0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X89Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.205     0.614    
    SLICE_X89Y147        FDCE (Remov_fdce_C_CLR)     -0.069     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.599     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDPE (Prop_fdpe_C_Q)         0.100     0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X89Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.205     0.614    
    SLICE_X89Y147        FDCE (Remov_fdce_C_CLR)     -0.069     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.599     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDPE (Prop_fdpe_C_Q)         0.100     0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X89Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.205     0.614    
    SLICE_X89Y147        FDCE (Remov_fdce_C_CLR)     -0.069     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.599     0.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y146        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y146        FDPE (Prop_fdpe_C_Q)         0.100     0.699 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X89Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.819     0.819    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X89Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.205     0.614    
    SLICE_X89Y147        FDCE (Remov_fdce_C_CLR)     -0.069     0.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_200M
  To Clock:  GMII_RX_CLK

Setup :            7  Failing Endpoints,  Worst Slack       -1.845ns,  Total Violation      -12.674ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.738ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.845ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.542ns  (logic 0.223ns (4.024%)  route 5.319ns (95.976%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.319    21.771    nolabel_line171/CNT_RST
    SLICE_X80Y198        FDCE                                         f  nolabel_line171/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y198        FDCE                                         r  nolabel_line171/RX_CNT_reg[0]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y198        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                 -1.845    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[1]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.523ns  (logic 0.223ns (4.038%)  route 5.300ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.300    21.752    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[1]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[2]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.523ns  (logic 0.223ns (4.038%)  route 5.300ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.300    21.752    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[2]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[3]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.523ns  (logic 0.223ns (4.038%)  route 5.300ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.300    21.752    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[3]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[4]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.523ns  (logic 0.223ns (4.038%)  route 5.300ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.300    21.752    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[4]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[5]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.523ns  (logic 0.223ns (4.038%)  route 5.300ns (95.962%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.300    21.752    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[5]/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X80Y197        FDCE (Recov_fdce_C_CLR)     -0.212    19.926    nolabel_line171/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         19.926    
                         arrival time                         -21.752    
  -------------------------------------------------------------------
                         slack                                 -1.826    

Slack (VIOLATED) :        -1.699ns  (required time - arrival time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[6]_inv/PRE
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - CLK_200M rise@15.000ns)
  Data Path Delay:        5.430ns  (logic 0.223ns (4.107%)  route 5.207ns (95.893%))
  Logic Levels:           0  
  Clock Path Skew:        2.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 20.173 - 16.000 ) 
    Source Clock Delay      (SCD):    1.229ns = ( 16.229 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                     15.000    15.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        1.229    16.229    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.223    16.452 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           5.207    21.659    nolabel_line171/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line171/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.098    20.173    nolabel_line171/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line171/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000    20.173    
                         clock uncertainty           -0.035    20.138    
    SLICE_X81Y196        FDPE (Recov_fdpe_C_PRE)     -0.178    19.960    nolabel_line171/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -21.659    
  -------------------------------------------------------------------
                         slack                                 -1.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[6]_inv/PRE
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.100ns (3.690%)  route 2.610ns (96.310%))
  Logic Levels:           0  
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.552ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.610     3.253    nolabel_line171/CNT_RST
    SLICE_X81Y196        FDPE                                         f  nolabel_line171/RX_CNT_reg[6]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.742     2.552    nolabel_line171/GMII_RX_CLK
    SLICE_X81Y196        FDPE                                         r  nolabel_line171/RX_CNT_reg[6]_inv/C
                         clock pessimism              0.000     2.552    
                         clock uncertainty            0.035     2.588    
    SLICE_X81Y196        FDPE (Remov_fdpe_C_PRE)     -0.072     2.516    nolabel_line171/RX_CNT_reg[6]_inv
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[1]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.100ns (3.622%)  route 2.661ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.661     3.304    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[1]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.100ns (3.622%)  route 2.661ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.661     3.304    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[2]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[3]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.100ns (3.622%)  route 2.661ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.661     3.304    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[3]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[4]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.100ns (3.622%)  route 2.661ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.661     3.304    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[4]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[5]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.100ns (3.622%)  route 2.661ns (96.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.661     3.304    nolabel_line171/CNT_RST
    SLICE_X80Y197        FDCE                                         f  nolabel_line171/RX_CNT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y197        FDCE                                         r  nolabel_line171/RX_CNT_reg[5]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y197        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.304    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 nolabel_line171/CNT_RST_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            nolabel_line171/RX_CNT_reg[0]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - CLK_200M rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.100ns (3.608%)  route 2.672ns (96.392%))
  Logic Levels:           0  
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  nolabel_line171/BUFG0/O
                         net (fo=9153, routed)        0.543     0.543    nolabel_line171/CLK_200M
    SLICE_X80Y196        FDPE                                         r  nolabel_line171/CNT_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y196        FDPE (Prop_fdpe_C_Q)         0.100     0.643 f  nolabel_line171/CNT_RST_reg/Q
                         net (fo=7, routed)           2.672     3.315    nolabel_line171/CNT_RST
    SLICE_X80Y198        FDCE                                         f  nolabel_line171/RX_CNT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.743     2.553    nolabel_line171/GMII_RX_CLK
    SLICE_X80Y198        FDCE                                         r  nolabel_line171/RX_CNT_reg[0]/C
                         clock pessimism              0.000     2.553    
                         clock uncertainty            0.035     2.589    
    SLICE_X80Y198        FDCE (Remov_fdce_C_CLR)     -0.069     2.520    nolabel_line171/RX_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  0.795    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.325ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.450ns (18.876%)  route 1.934ns (81.124%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.492     6.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X72Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X72Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X72Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                 30.325    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.450ns (18.893%)  route 1.932ns (81.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X73Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X73Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 30.327    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.450ns (18.893%)  route 1.932ns (81.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X73Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X73Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 30.327    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.450ns (18.893%)  route 1.932ns (81.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X73Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X73Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 30.327    

Slack (MET) :             30.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 0.450ns (18.893%)  route 1.932ns (81.107%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.593ns = ( 36.593 - 33.000 ) 
    Source Clock Delay      (SCD):    4.174ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.862     2.862    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.219     4.174    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y154        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y154        FDRE (Prop_fdre_C_Q)         0.223     4.397 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.540     4.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I3_O)        0.043     4.980 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.450     5.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X76Y152        LUT4 (Prop_lut4_I3_O)        0.052     5.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.452     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X73Y152        LUT1 (Prop_lut1_I0_O)        0.132     6.066 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.490     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X73Y152        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.421    35.421    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    35.504 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.089    36.593    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X73Y152        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.537    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X73Y152        FDCE (Recov_fdce_C_CLR)     -0.212    36.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.883    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                 30.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.716%)  route 0.261ns (72.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X76Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_fdre_C_Q)         0.100     2.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.261     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X89Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.297     2.329    
    SLICE_X89Y145        FDPE (Remov_fdpe_C_PRE)     -0.072     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.100ns (27.716%)  route 0.261ns (72.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.591     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X76Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y146        FDRE (Prop_fdre_C_Q)         0.100     2.230 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.261     2.491    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X89Y145        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.818     2.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X89Y145        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.297     2.329    
    SLICE_X89Y145        FDPE (Remov_fdpe_C_PRE)     -0.072     2.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDPE (Prop_fdpe_C_Q)         0.100     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.474     2.150    
    SLICE_X85Y144        FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDPE (Prop_fdpe_C_Q)         0.100     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.474     2.150    
    SLICE_X85Y144        FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDPE (Prop_fdpe_C_Q)         0.100     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.474     2.150    
    SLICE_X85Y144        FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDPE (Prop_fdpe_C_Q)         0.100     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.474     2.150    
    SLICE_X85Y144        FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.573%)  route 0.094ns (48.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.597     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y144        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y144        FDPE (Prop_fdpe_C_Q)         0.100     2.236 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.094     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X85Y144        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.816     2.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X85Y144        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.474     2.150    
    SLICE_X85Y144        FDCE (Remov_fdce_C_CLR)     -0.069     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.908%)  route 0.100ns (50.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X85Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.474     2.151    
    SLICE_X85Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.908%)  route 0.100ns (50.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X85Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.474     2.151    
    SLICE_X85Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.908%)  route 0.100ns (50.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.625ns
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.513     1.513    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.539 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.598     2.137    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100     2.237 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.100     2.338    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X85Y147        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.778     1.778    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.808 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.817     2.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X85Y147        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.474     2.151    
    SLICE_X85Y147        FDCE (Remov_fdce_C_CLR)     -0.069     2.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    nolabel_line171/GMII_TX_CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  nolabel_line171/GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    nolabel_line171/SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  nolabel_line171/SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





