Timing Analyzer report for camera_test
Mon Oct 17 04:23:53 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; camera_test                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C8                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.11        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.1%      ;
;     Processor 3            ;   3.5%      ;
;     Processor 4            ;   2.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk    ; m2|m1|altpll_component|auto_generated|pll1|inclk[0] ; { m2|m1|altpll_component|auto_generated|pll1|clk[0] } ;
; m2|m1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; m2|m1|altpll_component|auto_generated|pll1|inclk[0] ; { m2|m1|altpll_component|auto_generated|pll1|clk[1] } ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 6.060  ; 165.02 MHz ; 0.000 ; 3.030  ; 50.00      ; 10        ; 33          ;       ;        ;           ;            ; false    ; clk    ; m3|altpll_component|auto_generated|pll1|inclk[0]    ; { m3|altpll_component|auto_generated|pll1|clk[0] }    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 104.19 MHz ; 104.19 MHz      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 135.87 MHz ; 135.87 MHz      ; m3|altpll_component|auto_generated|pll1|clk[0]    ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -2.179 ; -19.751       ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -1.658 ; -52.270       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 0.423 ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.443 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 1.859  ; 0.000         ;
; clk                                               ; 9.944  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.675 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.179 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.940      ;
; -2.097 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.857      ;
; -1.972 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.733      ;
; -1.887 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.648      ;
; -1.803 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.564      ;
; -1.803 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.564      ;
; -1.771 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.532      ;
; -1.742 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.502      ;
; -1.739 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.499      ;
; -1.733 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.494      ;
; -1.721 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.319     ; 1.483      ;
; -1.716 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.476      ;
; -1.707 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.468      ;
; -1.654 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.414      ;
; -1.554 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.314      ;
; -1.549 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.320     ; 1.310      ;
; -1.542 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.302      ;
; -1.397 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.319     ; 1.159      ;
; -1.378 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.138      ;
; -1.370 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.130      ;
; -1.370 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.321     ; 1.130      ;
; 30.402 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 9.509      ;
; 30.593 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 9.318      ;
; 31.327 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.580      ;
; 31.496 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.411      ;
; 31.513 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 8.398      ;
; 31.557 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.350      ;
; 31.603 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 8.307      ;
; 31.648 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.259      ;
; 31.729 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 8.541      ;
; 31.754 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 8.515      ;
; 31.846 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.061      ;
; 31.891 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 8.016      ;
; 31.898 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 8.372      ;
; 31.923 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 8.346      ;
; 31.956 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.949      ;
; 31.959 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 8.311      ;
; 31.975 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.930      ;
; 31.984 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 8.285      ;
; 31.985 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.921      ;
; 31.988 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.919      ;
; 32.049 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.858      ;
; 32.050 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 8.220      ;
; 32.075 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 8.194      ;
; 32.135 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.772      ;
; 32.186 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.719      ;
; 32.191 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.716      ;
; 32.193 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.712      ;
; 32.194 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.712      ;
; 32.196 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.710      ;
; 32.218 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.689      ;
; 32.248 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 8.022      ;
; 32.256 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.650      ;
; 32.266 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.640      ;
; 32.273 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.996      ;
; 32.279 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.628      ;
; 32.293 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 7.977      ;
; 32.306 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 7.604      ;
; 32.311 ; vga_interface:m2|vga_core:m0|hctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.594      ;
; 32.318 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.951      ;
; 32.325 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 7.943      ;
; 32.326 ; vga_interface:m2|vga_core:m0|vctr_q[2]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.580      ;
; 32.344 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 7.924      ;
; 32.348 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 7.919      ;
; 32.360 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.547      ;
; 32.363 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.543      ;
; 32.363 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.906      ;
; 32.365 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.541      ;
; 32.367 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 7.900      ;
; 32.370 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.537      ;
; 32.386 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 7.882      ;
; 32.390 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 7.880      ;
; 32.415 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.854      ;
; 32.421 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.486      ;
; 32.424 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 7.487      ;
; 32.424 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.482      ;
; 32.426 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.480      ;
; 32.443 ; vga_interface:m2|vga_core:m0|hctr_q[0]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.462      ;
; 32.461 ; vga_interface:m2|vga_core:m0|hctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.445      ;
; 32.482 ; sdram_interface:m1|asyn_fifo:m2|empty       ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 7.429      ;
; 32.512 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.395      ;
; 32.515 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.391      ;
; 32.517 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.389      ;
; 32.537 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 7.733      ;
; 32.545 ; vga_interface:m2|vga_core:m0|hctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.360      ;
; 32.556 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.351      ;
; 32.562 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.707      ;
; 32.568 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.339      ;
; 32.581 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.325      ;
; 32.588 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 7.680      ;
; 32.595 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 7.673      ;
; 32.613 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.294      ;
; 32.613 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 7.654      ;
; 32.620 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 7.647      ;
; 32.623 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 7.284      ;
; 32.641 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.264      ;
; 32.658 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.611      ;
; 32.660 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 7.245      ;
; 32.668 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.221      ; 7.601      ;
; 32.679 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 7.227      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                       ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                              ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.658 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.213      ; 2.932      ;
; -1.654 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.930      ;
; -1.647 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.923      ;
; -1.643 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.919      ;
; -1.612 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.888      ;
; -1.601 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]           ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.877      ;
; -1.597 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.873      ;
; -1.582 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.857      ;
; -1.556 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]           ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[10] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.832      ;
; -1.556 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.832      ;
; -1.553 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.829      ;
; -1.547 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.822      ;
; -1.545 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.820      ;
; -1.533 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.809      ;
; -1.513 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.788      ;
; -1.502 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.777      ;
; -1.494 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.215      ; 2.770      ;
; -1.429 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.216      ; 2.706      ;
; -1.391 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.666      ;
; -1.339 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.614      ;
; -1.300 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.259      ;
; -1.298 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.257      ;
; -1.296 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.255      ;
; -1.294 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.253      ;
; -1.193 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.152      ;
; -1.191 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.150      ;
; -1.188 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.214      ; 2.463      ;
; -1.160 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.109      ;
; -1.160 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.109      ;
; -1.160 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.109      ;
; -1.160 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.109      ;
; -1.156 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.105      ;
; -1.156 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.105      ;
; -1.156 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.105      ;
; -1.156 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.105      ;
; -1.053 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.002      ;
; -1.053 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.002      ;
; -1.053 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.002      ;
; -1.053 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 7.002      ;
; -1.048 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.007      ;
; -1.046 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 7.005      ;
; -1.033 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.992      ;
; -1.031 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.990      ;
; -1.021 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.980      ;
; -1.019 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.978      ;
; -1.019 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.978      ;
; -1.017 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.976      ;
; -0.968 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.928      ;
; -0.968 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.928      ;
; -0.968 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.928      ;
; -0.968 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.928      ;
; -0.965 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.925      ;
; -0.965 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.925      ;
; -0.965 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.925      ;
; -0.965 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.925      ;
; -0.940 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.899      ;
; -0.936 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.895      ;
; -0.916 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.875      ;
; -0.914 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.873      ;
; -0.908 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.857      ;
; -0.908 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.857      ;
; -0.908 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.857      ;
; -0.908 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.857      ;
; -0.893 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.842      ;
; -0.893 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.842      ;
; -0.893 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.842      ;
; -0.893 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.842      ;
; -0.881 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.830      ;
; -0.881 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.830      ;
; -0.881 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.830      ;
; -0.881 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.830      ;
; -0.879 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.828      ;
; -0.879 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.828      ;
; -0.879 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.828      ;
; -0.879 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.112     ; 6.828      ;
; -0.872 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.834      ;
; -0.872 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.834      ;
; -0.872 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.834      ;
; -0.872 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.834      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.869 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.831      ;
; -0.858 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.818      ;
; -0.858 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.818      ;
; -0.858 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.818      ;
; -0.858 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.101     ; 6.818      ;
; -0.839 ; camera_interface:m0|debounce_explicit:m3|timer_reg[9] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.798      ;
; -0.837 ; camera_interface:m0|debounce_explicit:m3|timer_reg[9] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.796      ;
; -0.833 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.102     ; 6.792      ;
; -0.806 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.140     ; 6.727      ;
; -0.804 ; camera_interface:m0|debounce_explicit:m5|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.140     ; 6.725      ;
; -0.791 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.140     ; 6.712      ;
; -0.789 ; camera_interface:m0|debounce_explicit:m5|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.140     ; 6.710      ;
; -0.788 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.750      ;
; -0.788 ; camera_interface:m0|debounce_explicit:m6|timer_reg[5] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.099     ; 6.750      ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.423 ; camera_interface:m0|sccb_state_q.sccb_idle                              ; camera_interface:m0|sccb_state_q.sccb_idle                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.111      ; 0.746      ;
; 0.432 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.199      ;
; 0.440 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.207      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m5|state_reg.one                  ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.write_address                               ; camera_interface:m0|state_q.write_address                                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.byte1                                       ; camera_interface:m0|state_q.byte1                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.idle                                        ; camera_interface:m0|state_q.idle                                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.vsync_fedge                                 ; camera_interface:m0|state_q.vsync_fedge                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|start_delay_q                                       ; camera_interface:m0|start_delay_q                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|state_q.delay                                       ; camera_interface:m0|state_q.delay                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst              ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|state_q.delay                    ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                    ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                      ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg              ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init             ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                       ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|state_q                                              ; sdram_interface:m1|state_q                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                   ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|rw_en_q                          ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                            ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|idx_q[1]                                 ; camera_interface:m0|i2c_top:m0|idx_q[1]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|message_index_q[0]                                  ; camera_interface:m0|message_index_q[0]                                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|i2c_top:m0|state_q.idle                             ; camera_interface:m0|i2c_top:m0|state_q.idle                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m6|state_reg.one                  ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m4|state_reg.one                  ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m3|state_reg.one                  ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; camera_interface:m0|pixel_q[11]                                         ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.198      ;
; 0.444 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.211      ;
; 0.444 ; camera_interface:m0|i2c_top:m0|state_q.stop_2                           ; camera_interface:m0|i2c_top:m0|state_q.stop_2                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; camera_interface:m0|i2c_top:m0|state_q.ack_master                       ; camera_interface:m0|i2c_top:m0|state_q.ack_master                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.450 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.217      ;
; 0.450 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.188      ;
; 0.455 ; camera_interface:m0|i2c_top:m0|idx_q[0]                                 ; camera_interface:m0|i2c_top:m0|idx_q[0]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.758      ;
; 0.456 ; camera_interface:m0|state_q.byte2                                       ; camera_interface:m0|state_q.byte2                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.758      ;
; 0.465 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.232      ;
; 0.467 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.234      ;
; 0.469 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.236      ;
; 0.469 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.236      ;
; 0.470 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.208      ;
; 0.477 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.244      ;
; 0.481 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.248      ;
; 0.484 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.251      ;
; 0.491 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.258      ;
; 0.492 ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[35] ; sdram_interface:m1|sdram_controller:m0|f2s_data_q[14]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]                      ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.500 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.238      ;
; 0.501 ; camera_interface:m0|pclk_1                                              ; camera_interface:m0|pclk_2                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.803      ;
; 0.507 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[9]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.245      ;
; 0.508 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.246      ;
; 0.511 ; camera_interface:m0|pixel_q[8]                                          ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 1.265      ;
; 0.516 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write                      ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.519 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.523 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.826      ;
; 0.528 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.266      ;
; 0.577 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.320      ; 2.249      ;
; 0.631 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[5]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.632 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[3]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[1]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.634 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[6]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[4]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.937      ;
; 0.634 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[4]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[2]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.937      ;
; 0.634 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[2]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[0]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.937      ;
; 0.669 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[10]                            ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[10]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.669 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.320      ; 2.341      ;
; 0.676 ; camera_interface:m0|i2c_top:m0|state_q.packet                           ; camera_interface:m0|i2c_top:m0|state_q.ack_servant                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.978      ;
; 0.689 ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[5]                    ; camera_interface:m0|asyn_fifo:m2|r_grey_sync[5]                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.993      ;
; 0.689 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[4]                    ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[4]                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.993      ;
; 0.694 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]                              ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_address_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.423      ;
; 0.694 ; sdram_interface:m1|sdram_controller:m0|rw_q                             ; sdram_interface:m1|sdram_controller:m0|nxt_q.write                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.996      ;
; 0.699 ; sdram_interface:m1|sdram_controller:m0|rw_q                             ; sdram_interface:m1|sdram_controller:m0|nxt_q.read                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.001      ;
; 0.709 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_address_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.438      ;
; 0.709 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst              ; sdram_interface:m1|sdram_controller:m0|delay_ctr_q[1]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.012      ;
; 0.710 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]                             ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.013      ;
; 0.719 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[8]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.513      ; 1.486      ;
; 0.726 ; camera_interface:m0|delay_q[3]                                          ; camera_interface:m0|delay_q[3]                                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.029      ;
; 0.726 ; camera_interface:m0|delay_q[13]                                         ; camera_interface:m0|delay_q[13]                                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.029      ;
; 0.726 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.320      ; 2.398      ;
; 0.727 ; camera_interface:m0|delay_q[1]                                          ; camera_interface:m0|delay_q[1]                                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.030      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.443 ; vga_interface:m2|state_q.display                     ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.691 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.994      ;
; 0.734 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.037      ;
; 0.742 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.045      ;
; 0.744 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.047      ;
; 0.745 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.048      ;
; 0.751 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.054      ;
; 0.752 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.055      ;
; 0.754 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.057      ;
; 0.758 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.061      ;
; 0.758 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.061      ;
; 0.761 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.064      ;
; 0.761 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.064      ;
; 0.761 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.064      ;
; 0.776 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[0]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.079      ;
; 0.794 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.097      ;
; 0.852 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.155      ;
; 0.859 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.036      ;
; 0.863 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.040      ;
; 0.866 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.043      ;
; 0.894 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.234      ;
; 0.896 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.074      ;
; 0.921 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.delay                                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.224      ;
; 0.926 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.104      ;
; 0.937 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.240      ;
; 0.946 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.249      ;
; 0.956 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.259      ;
; 1.015 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.192      ;
; 1.031 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.208      ;
; 1.062 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.128      ; 1.402      ;
; 1.066 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.369      ;
; 1.097 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.400      ;
; 1.104 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.129      ; 1.445      ;
; 1.105 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.408      ;
; 1.105 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.408      ;
; 1.106 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.409      ;
; 1.113 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.416      ;
; 1.113 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.416      ;
; 1.114 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.417      ;
; 1.114 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.417      ;
; 1.115 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.418      ;
; 1.122 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.425      ;
; 1.123 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.426      ;
; 1.130 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.307      ;
; 1.131 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.434      ;
; 1.131 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.434      ;
; 1.131 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.434      ;
; 1.132 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.435      ;
; 1.133 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.310      ;
; 1.136 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.314      ;
; 1.137 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.314      ;
; 1.152 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[10]                                                                                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.451      ;
; 1.156 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[8]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.456      ;
; 1.161 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.460      ;
; 1.166 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.469      ;
; 1.177 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.832      ;
; 1.187 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[3]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.486      ;
; 1.191 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.533      ;
; 1.193 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.535      ;
; 1.194 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.371      ;
; 1.203 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.215     ; 1.380      ;
; 1.203 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.858      ;
; 1.206 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.384      ;
; 1.223 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.525      ;
; 1.223 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.525      ;
; 1.229 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.532      ;
; 1.237 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.540      ;
; 1.244 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.547      ;
; 1.244 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.547      ;
; 1.246 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.549      ;
; 1.253 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.556      ;
; 1.253 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.556      ;
; 1.254 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.557      ;
; 1.254 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.557      ;
; 1.255 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.558      ;
; 1.262 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.565      ;
; 1.262 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.565      ;
; 1.263 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.566      ;
; 1.263 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.566      ;
; 1.265 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.443      ;
; 1.266 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.444      ;
; 1.270 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.448      ;
; 1.271 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.574      ;
; 1.285 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.588      ;
; 1.293 ; vga_interface:m2|vga_core:m0|hctr_q[9]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 1.597      ;
; 1.298 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.601      ;
; 1.301 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.604      ;
; 1.307 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.610      ;
; 1.310 ; vga_interface:m2|vga_core:m0|vctr_q[3]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.612      ;
; 1.312 ; vga_interface:m2|vga_core:m0|vctr_q[2]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.614      ;
; 1.320 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[9]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.622      ;
; 1.321 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.623      ;
; 1.327 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.630      ;
; 1.328 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.130      ; 1.670      ;
; 1.332 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.214     ; 1.510      ;
; 1.338 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.641      ;
; 1.343 ; vga_interface:m2|vga_core:m0|vctr_q[0]               ; vga_interface:m2|vga_core:m0|vctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.645      ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.758 ns




+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 111.32 MHz ; 111.32 MHz      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 143.08 MHz ; 143.08 MHz      ; m3|altpll_component|auto_generated|pll1|clk[0]    ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -1.823 ; -16.394       ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -1.582 ; -27.581       ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 0.374 ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 1.859  ; 0.000         ;
; clk                                               ; 9.938  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.682 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.823 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.136     ; 1.769      ;
; -1.819 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.767      ;
; -1.617 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.564      ;
; -1.596 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.543      ;
; -1.499 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.447      ;
; -1.483 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.431      ;
; -1.483 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.431      ;
; -1.454 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.136     ; 1.400      ;
; -1.445 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.392      ;
; -1.412 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.360      ;
; -1.404 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.351      ;
; -1.403 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.351      ;
; -1.401 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.348      ;
; -1.399 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.346      ;
; -1.262 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.209      ;
; -1.250 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.197      ;
; -1.236 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.183      ;
; -1.132 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.134     ; 1.080      ;
; -1.105 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.052      ;
; -1.101 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.048      ;
; -1.094 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -1.135     ; 1.041      ;
; 31.017 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.904      ;
; 31.043 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 8.878      ;
; 31.775 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 8.143      ;
; 31.923 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.995      ;
; 31.952 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 7.969      ;
; 31.970 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.948      ;
; 32.091 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 8.142      ;
; 32.093 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.825      ;
; 32.113 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.807      ;
; 32.135 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 8.098      ;
; 32.229 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.689      ;
; 32.239 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.994      ;
; 32.283 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.950      ;
; 32.286 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.947      ;
; 32.330 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.903      ;
; 32.331 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.587      ;
; 32.378 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.539      ;
; 32.394 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.523      ;
; 32.395 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.523      ;
; 32.406 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.511      ;
; 32.409 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.824      ;
; 32.453 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.780      ;
; 32.543 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 7.376      ;
; 32.545 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.688      ;
; 32.551 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.367      ;
; 32.589 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.644      ;
; 32.608 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.310      ;
; 32.615 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.302      ;
; 32.624 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.293      ;
; 32.647 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.270      ;
; 32.647 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.586      ;
; 32.649 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.271      ;
; 32.653 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.265      ;
; 32.655 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.263      ;
; 32.655 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.262      ;
; 32.687 ; vga_interface:m2|vga_core:m0|hctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.230      ;
; 32.691 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.542      ;
; 32.691 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 7.228      ;
; 32.694 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.538      ;
; 32.702 ; vga_interface:m2|vga_core:m0|vctr_q[2]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.215      ;
; 32.710 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.522      ;
; 32.711 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.522      ;
; 32.722 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.510      ;
; 32.738 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.494      ;
; 32.738 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 7.181      ;
; 32.754 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.478      ;
; 32.755 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.478      ;
; 32.756 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.162      ;
; 32.766 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.466      ;
; 32.794 ; vga_interface:m2|vga_core:m0|hctr_q[0]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.123      ;
; 32.795 ; sdram_interface:m1|asyn_fifo:m2|empty       ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.125      ;
; 32.801 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.117      ;
; 32.803 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.115      ;
; 32.803 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.115      ;
; 32.814 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 7.106      ;
; 32.828 ; vga_interface:m2|vga_core:m0|hctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 7.089      ;
; 32.848 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.070      ;
; 32.850 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 7.068      ;
; 32.861 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 7.058      ;
; 32.867 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.366      ;
; 32.911 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 7.322      ;
; 32.926 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.992      ;
; 32.931 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.301      ;
; 32.935 ; vga_interface:m2|vga_core:m0|hctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 6.982      ;
; 32.940 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.292      ;
; 32.957 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 6.962      ;
; 32.963 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.269      ;
; 32.971 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.947      ;
; 32.971 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.261      ;
; 32.973 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.945      ;
; 32.975 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.257      ;
; 32.984 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.248      ;
; 32.997 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 6.922      ;
; 33.003 ; vga_interface:m2|vga_core:m0|hctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.229      ;
; 33.007 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.225      ;
; 33.012 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 6.906      ;
; 33.015 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.217      ;
; 33.018 ; vga_interface:m2|vga_core:m0|vctr_q[2]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.214      ;
; 33.047 ; vga_interface:m2|vga_core:m0|hctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 7.185      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                         ;
+--------+--------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                              ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -1.582 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.810      ;
; -1.573 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.801      ;
; -1.558 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.786      ;
; -1.557 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.785      ;
; -1.545 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.773      ;
; -1.518 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.746      ;
; -1.504 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.732      ;
; -1.501 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.730      ;
; -1.484 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[10] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.712      ;
; -1.481 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.709      ;
; -1.472 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.700      ;
; -1.463 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.691      ;
; -1.458 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.687      ;
; -1.450 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.678      ;
; -1.425 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.654      ;
; -1.421 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.166      ; 2.649      ;
; -1.408 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.637      ;
; -1.365 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.594      ;
; -1.325 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.554      ;
; -1.209 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.438      ;
; -1.120 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.167      ; 2.349      ;
; -0.929 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.899      ;
; -0.927 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.897      ;
; -0.924 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.894      ;
; -0.922 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.892      ;
; -0.829 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.799      ;
; -0.827 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.797      ;
; -0.794 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.756      ;
; -0.794 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.756      ;
; -0.794 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.756      ;
; -0.794 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.756      ;
; -0.789 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.751      ;
; -0.789 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.751      ;
; -0.789 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.751      ;
; -0.789 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.751      ;
; -0.698 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.668      ;
; -0.696 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.666      ;
; -0.694 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.656      ;
; -0.694 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.656      ;
; -0.694 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.656      ;
; -0.694 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.656      ;
; -0.675 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.645      ;
; -0.673 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.643      ;
; -0.672 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.642      ;
; -0.670 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.640      ;
; -0.669 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.639      ;
; -0.667 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.637      ;
; -0.574 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.544      ;
; -0.572 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.542      ;
; -0.563 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.525      ;
; -0.563 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.525      ;
; -0.563 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.525      ;
; -0.563 ; camera_interface:m0|debounce_explicit:m3|timer_reg[2]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.525      ;
; -0.540 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.502      ;
; -0.540 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.502      ;
; -0.540 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.502      ;
; -0.540 ; camera_interface:m0|debounce_explicit:m3|timer_reg[8]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.502      ;
; -0.537 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.499      ;
; -0.537 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.499      ;
; -0.537 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.499      ;
; -0.537 ; camera_interface:m0|debounce_explicit:m3|timer_reg[6]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.499      ;
; -0.534 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.496      ;
; -0.534 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.496      ;
; -0.534 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.496      ;
; -0.534 ; camera_interface:m0|debounce_explicit:m3|timer_reg[7]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.496      ;
; -0.528 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.498      ;
; -0.523 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.493      ;
; -0.517 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.488      ;
; -0.517 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.488      ;
; -0.517 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.488      ;
; -0.517 ; camera_interface:m0|debounce_explicit:m3|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.488      ;
; -0.512 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.483      ;
; -0.512 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.483      ;
; -0.512 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.483      ;
; -0.512 ; camera_interface:m0|debounce_explicit:m3|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.483      ;
; -0.493 ; camera_interface:m0|debounce_explicit:m3|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.463      ;
; -0.491 ; camera_interface:m0|debounce_explicit:m3|timer_reg[9]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.461      ;
; -0.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.434      ;
; -0.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.434      ;
; -0.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.434      ;
; -0.462 ; camera_interface:m0|debounce_explicit:m6|timer_reg[3]  ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.434      ;
; -0.458 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.430      ;
; -0.458 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.430      ;
; -0.458 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.430      ;
; -0.458 ; camera_interface:m0|debounce_explicit:m6|timer_reg[0]  ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.430      ;
; -0.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.428      ;
; -0.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.428      ;
; -0.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.428      ;
; -0.456 ; camera_interface:m0|debounce_explicit:m6|timer_reg[8]  ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.090     ; 6.428      ;
; -0.441 ; camera_interface:m0|debounce_explicit:m3|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.411      ;
; -0.439 ; camera_interface:m0|debounce_explicit:m3|timer_reg[4]  ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.409      ;
; -0.439 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.401      ;
; -0.439 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.401      ;
; -0.439 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.401      ;
; -0.439 ; camera_interface:m0|debounce_explicit:m3|timer_reg[5]  ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.100     ; 6.401      ;
; -0.428 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.092     ; 6.398      ;
; -0.424 ; camera_interface:m0|debounce_explicit:m3|timer_reg[15] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.093     ; 6.393      ;
; -0.422 ; camera_interface:m0|debounce_explicit:m3|timer_reg[15] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.093     ; 6.391      ;
; -0.417 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.388      ;
; -0.417 ; camera_interface:m0|debounce_explicit:m3|timer_reg[1]  ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.091     ; 6.388      ;
+--------+--------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.374 ; camera_interface:m0|sccb_state_q.sccb_idle                              ; camera_interface:m0|sccb_state_q.sccb_idle                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.669      ;
; 0.391 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|debounce_explicit:m5|state_reg.one                  ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; sdram_interface:m1|state_q                                              ; sdram_interface:m1|state_q                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.write_address                               ; camera_interface:m0|state_q.write_address                                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.byte1                                       ; camera_interface:m0|state_q.byte1                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.idle                                        ; camera_interface:m0|state_q.idle                                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.vsync_fedge                                 ; camera_interface:m0|state_q.vsync_fedge                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|start_delay_q                                       ; camera_interface:m0|start_delay_q                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|state_q.delay                                       ; camera_interface:m0|state_q.delay                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst              ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|state_q.delay                    ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                    ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                      ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg              ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init             ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                       ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                   ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|sdram_controller:m0|rw_en_q                          ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                            ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.one                  ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; camera_interface:m0|i2c_top:m0|idx_q[1]                                 ; camera_interface:m0|i2c_top:m0|idx_q[1]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|message_index_q[0]                                  ; camera_interface:m0|message_index_q[0]                                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|i2c_top:m0|state_q.idle                             ; camera_interface:m0|i2c_top:m0|state_q.idle                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|i2c_top:m0|state_q.stop_2                           ; camera_interface:m0|i2c_top:m0|state_q.stop_2                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|i2c_top:m0|state_q.ack_master                       ; camera_interface:m0|i2c_top:m0|state_q.ack_master                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m4|state_reg.one                  ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m3|state_reg.one                  ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; camera_interface:m0|state_q.byte2                                       ; camera_interface:m0|state_q.byte2                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.408 ; camera_interface:m0|i2c_top:m0|idx_q[0]                                 ; camera_interface:m0|i2c_top:m0|idx_q[0]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.684      ;
; 0.414 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.096      ;
; 0.421 ; camera_interface:m0|pixel_q[11]                                         ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.444      ; 1.095      ;
; 0.421 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.103      ;
; 0.425 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.107      ;
; 0.431 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.113      ;
; 0.433 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.089      ;
; 0.443 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.125      ;
; 0.445 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.127      ;
; 0.445 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.101      ;
; 0.446 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.128      ;
; 0.447 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.129      ;
; 0.454 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.136      ;
; 0.459 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.141      ;
; 0.461 ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[35] ; sdram_interface:m1|sdram_controller:m0|f2s_data_q[14]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.143      ;
; 0.462 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]                      ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.466 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.148      ;
; 0.471 ; camera_interface:m0|pclk_1                                              ; camera_interface:m0|pclk_2                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.477 ; camera_interface:m0|pixel_q[8]                                          ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 1.153      ;
; 0.477 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.754      ;
; 0.478 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.134      ;
; 0.479 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.137      ;
; 0.481 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[9]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.137      ;
; 0.482 ; sdram_interface:m1|sdram_controller:m0|nxt_q.write                      ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.500 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.158      ;
; 0.555 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.134      ; 2.024      ;
; 0.588 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[5]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.589 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[3]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[1]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.591 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[6]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[4]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[4]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[2]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.591 ; sdram_interface:m1|sdram_controller:m0|f_addr_q[2]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[0]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.868      ;
; 0.605 ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[10]                            ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[10]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.883      ;
; 0.623 ; sdram_interface:m1|sdram_controller:m0|rw_q                             ; sdram_interface:m1|sdram_controller:m0|nxt_q.read                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.899      ;
; 0.628 ; camera_interface:m0|i2c_top:m0|state_q.packet                           ; camera_interface:m0|i2c_top:m0|state_q.ack_servant                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.904      ;
; 0.636 ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[5]                    ; camera_interface:m0|asyn_fifo:m2|r_grey_sync[5]                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.636 ; camera_interface:m0|asyn_fifo:m2|w_grey_sync_temp[4]                    ; camera_interface:m0|asyn_fifo:m2|w_grey_sync[4]                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.914      ;
; 0.642 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]                              ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_address_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.289      ;
; 0.643 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]                             ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.919      ;
; 0.644 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.134      ; 2.113      ;
; 0.650 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_address_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.297      ;
; 0.652 ; sdram_interface:m1|sdram_controller:m0|rw_q                             ; sdram_interface:m1|sdram_controller:m0|nxt_q.write                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.664 ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst              ; sdram_interface:m1|sdram_controller:m0|delay_ctr_q[1]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.941      ;
; 0.673 ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[8]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 1.355      ;
; 0.674 ; camera_interface:m0|delay_q[3]                                          ; camera_interface:m0|delay_q[3]                                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.951      ;
; 0.674 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 1.136      ; 2.145      ;
; 0.675 ; camera_interface:m0|delay_q[12]                                         ; camera_interface:m0|delay_q[12]                                                                                                        ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.676 ; camera_interface:m0|delay_q[2]                                          ; camera_interface:m0|delay_q[2]                                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.953      ;
+-------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.392 ; vga_interface:m2|state_q.display                     ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.622 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.899      ;
; 0.681 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.958      ;
; 0.690 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.966      ;
; 0.696 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.973      ;
; 0.697 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.697 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.973      ;
; 0.699 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.975      ;
; 0.702 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.979      ;
; 0.702 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.702 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.978      ;
; 0.706 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.983      ;
; 0.707 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.983      ;
; 0.709 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.985      ;
; 0.725 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[0]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.738 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 0.946      ;
; 0.738 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.015      ;
; 0.740 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 0.948      ;
; 0.748 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 0.956      ;
; 0.758 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.165     ; 0.968      ;
; 0.790 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.815 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.166     ; 1.024      ;
; 0.829 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.137      ;
; 0.845 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.122      ;
; 0.859 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.136      ;
; 0.862 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.delay                                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.139      ;
; 0.873 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.150      ;
; 0.886 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.094      ;
; 0.894 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.102      ;
; 0.962 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.170      ;
; 0.971 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.113      ; 1.279      ;
; 0.977 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.255      ;
; 0.978 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.165     ; 1.188      ;
; 0.994 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.202      ;
; 0.995 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.114      ; 1.304      ;
; 0.997 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.205      ;
; 1.012 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.288      ;
; 1.013 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.289      ;
; 1.015 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.292      ;
; 1.016 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.292      ;
; 1.017 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.225      ;
; 1.018 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.294      ;
; 1.020 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.296      ;
; 1.024 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.301      ;
; 1.024 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.300      ;
; 1.028 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.168     ; 1.235      ;
; 1.028 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.304      ;
; 1.030 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.307      ;
; 1.035 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.311      ;
; 1.040 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.317      ;
; 1.041 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.317      ;
; 1.042 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[10]                                                                                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.315      ;
; 1.042 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.318      ;
; 1.043 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.319      ;
; 1.047 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[8]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.321      ;
; 1.053 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.261      ;
; 1.053 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.326      ;
; 1.061 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.371      ;
; 1.064 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.341      ;
; 1.064 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.374      ;
; 1.072 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[3]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.345      ;
; 1.089 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.670      ;
; 1.096 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.677      ;
; 1.102 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.310      ;
; 1.110 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.387      ;
; 1.117 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.394      ;
; 1.120 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.396      ;
; 1.124 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.332      ;
; 1.125 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.333      ;
; 1.125 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.134 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.140 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.416      ;
; 1.145 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.421      ;
; 1.146 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.423      ;
; 1.146 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.422      ;
; 1.147 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.424      ;
; 1.148 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.149 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.149 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.152 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.153 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.429      ;
; 1.157 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.163 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.440      ;
; 1.165 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.441      ;
; 1.174 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.178 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.167     ; 1.386      ;
; 1.181 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.166     ; 1.390      ;
; 1.195 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[9]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.471      ;
; 1.196 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.115      ; 1.506      ;
; 1.203 ; vga_interface:m2|vga_core:m0|vctr_q[0]               ; vga_interface:m2|vga_core:m0|vctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.479      ;
; 1.213 ; vga_interface:m2|vga_core:m0|hctr_q[9]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.490      ;
; 1.219 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.496      ;
; 1.220 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.497      ;
; 1.224 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.501      ;
; 1.227 ; vga_interface:m2|vga_core:m0|vctr_q[2]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.503      ;
; 1.229 ; vga_interface:m2|vga_core:m0|vctr_q[3]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.505      ;
; 1.232 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.508      ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.786 ns




+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -0.432 ; -3.227        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -0.131 ; -0.749        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; -0.023 ; -0.023        ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.181  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; m3|altpll_component|auto_generated|pll1|clk[0]    ; 2.791  ; 0.000         ;
; clk                                               ; 9.572  ; 0.000         ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 19.755 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.432 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.809      ;
; -0.420 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.692     ; 0.795      ;
; -0.373 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.750      ;
; -0.361 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.738      ;
; -0.284 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.692     ; 0.659      ;
; -0.280 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.656      ;
; -0.278 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.654      ;
; -0.277 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.654      ;
; -0.271 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.688     ; 0.650      ;
; -0.265 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.642      ;
; -0.263 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.640      ;
; -0.254 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.631      ;
; -0.246 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.622      ;
; -0.234 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.611      ;
; -0.191 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.567      ;
; -0.191 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.567      ;
; -0.186 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.690     ; 0.563      ;
; -0.124 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.688     ; 0.503      ;
; -0.120 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.496      ;
; -0.115 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.491      ;
; -0.113 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 1.220        ; -0.691     ; 0.489      ;
; 35.807 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.140      ;
; 35.935 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 4.012      ;
; 36.115 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.829      ;
; 36.186 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.758      ;
; 36.209 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.735      ;
; 36.252 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.692      ;
; 36.289 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.814      ;
; 36.297 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.806      ;
; 36.336 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.608      ;
; 36.351 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.593      ;
; 36.360 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.743      ;
; 36.365 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.040     ; 3.582      ;
; 36.368 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.735      ;
; 36.377 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.566      ;
; 36.383 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.720      ;
; 36.385 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.558      ;
; 36.387 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.556      ;
; 36.391 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.712      ;
; 36.397 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.547      ;
; 36.401 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.545      ;
; 36.426 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.677      ;
; 36.434 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.669      ;
; 36.451 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.493      ;
; 36.453 ; sdram_interface:m1|asyn_fifo:m2|empty       ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.493      ;
; 36.469 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.475      ;
; 36.498 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.445      ;
; 36.501 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.442      ;
; 36.510 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.434      ;
; 36.510 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.593      ;
; 36.514 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.429      ;
; 36.514 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.429      ;
; 36.518 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.585      ;
; 36.525 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.578      ;
; 36.533 ; vga_interface:m2|vga_core:m0|vctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.570      ;
; 36.535 ; vga_interface:m2|vga_core:m0|hctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.408      ;
; 36.537 ; vga_interface:m2|vga_core:m0|hctr_q[0]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.406      ;
; 36.538 ; vga_interface:m2|vga_core:m0|vctr_q[2]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.405      ;
; 36.540 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.404      ;
; 36.549 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.394      ;
; 36.550 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.393      ;
; 36.551 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.551      ;
; 36.559 ; vga_interface:m2|vga_core:m0|hctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.543      ;
; 36.559 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.543      ;
; 36.561 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.541      ;
; 36.563 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.381      ;
; 36.567 ; vga_interface:m2|vga_core:m0|hctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.535      ;
; 36.569 ; vga_interface:m2|vga_core:m0|hctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.533      ;
; 36.571 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.532      ;
; 36.579 ; vga_interface:m2|vga_core:m0|vctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.524      ;
; 36.581 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.363      ;
; 36.599 ; vga_interface:m2|vga_core:m0|hctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.344      ;
; 36.604 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.340      ;
; 36.606 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.338      ;
; 36.616 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.330      ;
; 36.620 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.323      ;
; 36.621 ; vga_interface:m2|vga_core:m0|vctr_q[6]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.322      ;
; 36.625 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.478      ;
; 36.627 ; sdram_interface:m1|asyn_fifo:m2|empty       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.096      ; 3.478      ;
; 36.633 ; vga_interface:m2|vga_core:m0|vctr_q[8]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.094      ; 3.470      ;
; 36.635 ; sdram_interface:m1|asyn_fifo:m2|empty       ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.096      ; 3.470      ;
; 36.643 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.300      ;
; 36.644 ; vga_interface:m2|vga_core:m0|vctr_q[4]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.299      ;
; 36.647 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.297      ;
; 36.651 ; vga_interface:m2|vga_core:m0|hctr_q[7]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.292      ;
; 36.667 ; vga_interface:m2|vga_core:m0|hctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.276      ;
; 36.672 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.430      ;
; 36.675 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.427      ;
; 36.680 ; vga_interface:m2|vga_core:m0|hctr_q[10]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.422      ;
; 36.683 ; vga_interface:m2|vga_core:m0|hctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.419      ;
; 36.684 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.260      ;
; 36.686 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.257      ;
; 36.687 ; vga_interface:m2|vga_core:m0|vctr_q[11]     ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.256      ;
; 36.688 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.414      ;
; 36.688 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.414      ;
; 36.690 ; vga_interface:m2|vga_core:m0|vctr_q[1]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.043     ; 3.254      ;
; 36.696 ; vga_interface:m2|vga_core:m0|vctr_q[9]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.406      ;
; 36.696 ; vga_interface:m2|vga_core:m0|vctr_q[3]      ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 3.406      ;
; 36.698 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]  ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 3.248      ;
; 36.702 ; vga_interface:m2|vga_core:m0|vctr_q[5]      ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.044     ; 3.241      ;
+--------+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                        ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                              ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.131 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.332      ;
; -0.114 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.315      ;
; -0.110 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.312      ;
; -0.099 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.301      ;
; -0.090 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.291      ;
; -0.088 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]           ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.290      ;
; -0.083 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]           ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[10] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.285      ;
; -0.082 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.283      ;
; -0.072 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.274      ;
; -0.056 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.257      ;
; -0.050 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.252      ;
; -0.047 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.249      ;
; -0.047 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.249      ;
; -0.030 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.232      ;
; 0.001  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.156      ; 1.202      ;
; 0.003  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.198      ;
; 0.012  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.154      ; 1.189      ;
; 0.014  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.188      ;
; 0.092  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.110      ;
; 0.100  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.102      ;
; 0.187  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]            ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]  ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; 1.200        ; 0.155      ; 1.015      ;
; 2.857  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.139      ;
; 2.858  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.138      ;
; 2.859  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.137      ;
; 2.860  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.136      ;
; 2.883  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.108      ;
; 2.883  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.108      ;
; 2.883  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.108      ;
; 2.883  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.108      ;
; 2.884  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.107      ;
; 2.884  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.107      ;
; 2.884  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.107      ;
; 2.884  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.107      ;
; 2.921  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.075      ;
; 2.923  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.073      ;
; 2.947  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.044      ;
; 2.947  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.044      ;
; 2.947  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.044      ;
; 2.947  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 3.044      ;
; 2.993  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.003      ;
; 2.994  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.002      ;
; 2.995  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.001      ;
; 2.996  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 3.000      ;
; 2.997  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.999      ;
; 2.999  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.997      ;
; 2.999  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.997      ;
; 3.001  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.995      ;
; 3.003  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.994      ;
; 3.003  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.994      ;
; 3.003  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.994      ;
; 3.003  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.994      ;
; 3.004  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.993      ;
; 3.004  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.993      ;
; 3.004  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.993      ;
; 3.004  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.993      ;
; 3.019  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.972      ;
; 3.019  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.972      ;
; 3.019  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.972      ;
; 3.019  ; camera_interface:m0|debounce_explicit:m3|timer_reg[2] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.972      ;
; 3.020  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.971      ;
; 3.020  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.971      ;
; 3.020  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.971      ;
; 3.020  ; camera_interface:m0|debounce_explicit:m3|timer_reg[7] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.971      ;
; 3.023  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.968      ;
; 3.023  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.968      ;
; 3.023  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.968      ;
; 3.023  ; camera_interface:m0|debounce_explicit:m3|timer_reg[6] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.968      ;
; 3.025  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.966      ;
; 3.025  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.966      ;
; 3.025  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.966      ;
; 3.025  ; camera_interface:m0|debounce_explicit:m3|timer_reg[8] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.966      ;
; 3.027  ; camera_interface:m0|debounce_explicit:m3|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.969      ;
; 3.028  ; camera_interface:m0|debounce_explicit:m3|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[3]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.968      ;
; 3.051  ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.946      ;
; 3.051  ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.946      ;
; 3.051  ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.946      ;
; 3.051  ; camera_interface:m0|debounce_explicit:m6|timer_reg[0] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.946      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[8] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.052  ; camera_interface:m0|debounce_explicit:m6|timer_reg[3] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.945      ;
; 3.059  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.937      ;
; 3.061  ; camera_interface:m0|debounce_explicit:m5|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.075     ; 2.911      ;
; 3.061  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.935      ;
; 3.063  ; camera_interface:m0|debounce_explicit:m5|timer_reg[0] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.075     ; 2.909      ;
; 3.067  ; camera_interface:m0|debounce_explicit:m5|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.075     ; 2.905      ;
; 3.067  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[0]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.930      ;
; 3.067  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[1]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.930      ;
; 3.067  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[2]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.930      ;
; 3.067  ; camera_interface:m0|debounce_explicit:m3|timer_reg[1] ; camera_interface:m0|i2c_top:m0|idx_q[3]              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.050     ; 2.930      ;
; 3.069  ; camera_interface:m0|debounce_explicit:m5|timer_reg[3] ; camera_interface:m0|i2c_top:m0|wr_data_q[2]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.075     ; 2.903      ;
; 3.085  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|led_q[0]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.906      ;
; 3.085  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|led_q[1]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.906      ;
; 3.085  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|led_q[2]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.906      ;
; 3.085  ; camera_interface:m0|debounce_explicit:m3|timer_reg[5] ; camera_interface:m0|led_q[3]                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.056     ; 2.906      ;
; 3.087  ; camera_interface:m0|debounce_explicit:m3|timer_reg[9] ; camera_interface:m0|i2c_top:m0|wr_data_q[7]          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 6.060        ; -0.051     ; 2.909      ;
+--------+-------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm3|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                                                                                ; Launch Clock                                      ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.023 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 0.890      ;
; 0.009  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 0.922      ;
; 0.059  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[3]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 0.972      ;
; 0.094  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.007      ;
; 0.096  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[1]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.009      ;
; 0.110  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[0]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[0]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.023      ;
; 0.112  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[5]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.025      ;
; 0.113  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.026      ;
; 0.115  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.690      ; 1.029      ;
; 0.116  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.029      ;
; 0.120  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.033      ;
; 0.134  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[10]                                                                                   ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.047      ;
; 0.134  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[2]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[1]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.047      ;
; 0.139  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.052      ;
; 0.141  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[7]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.054      ;
; 0.142  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[4]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.489      ;
; 0.145  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                             ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.058      ;
; 0.146  ; camera_interface:m0|pixel_q[11]                                         ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.483      ;
; 0.146  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[11]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.493      ;
; 0.148  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[6]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.495      ;
; 0.151  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[9]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.064      ;
; 0.152  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.154  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[10]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.501      ;
; 0.156  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[0]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.503      ;
; 0.156  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[1]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.503      ;
; 0.156  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[14]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.503      ;
; 0.157  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[13]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.504      ;
; 0.157  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[6]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[6]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.070      ;
; 0.158  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[9]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[8]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.071      ;
; 0.161  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[12]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.508      ;
; 0.161  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.166  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[15]                   ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.513      ;
; 0.169  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[3]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.516      ;
; 0.169  ; sdram_interface:m1|sdram_controller:m0|s2f_data_q[5]                    ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a5~porta_datain_reg0   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.243      ; 0.516      ;
; 0.173  ; camera_interface:m0|sccb_state_q.sccb_idle                              ; camera_interface:m0|sccb_state_q.sccb_idle                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173  ; camera_interface:m0|pixel_q[8]                                          ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_datain_reg0  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.513      ;
; 0.173  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[4]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.499      ;
; 0.174  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[9]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a9~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.176  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[0]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.505      ;
; 0.181  ; camera_interface:m0|state_q.write_address                               ; camera_interface:m0|state_q.write_address                                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|state_q.byte1                                       ; camera_interface:m0|state_q.byte1                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|state_q.idle                                        ; camera_interface:m0|state_q.idle                                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|state_q.vsync_fedge                                 ; camera_interface:m0|state_q.vsync_fedge                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|start_delay_q                                       ; camera_interface:m0|start_delay_q                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|state_q.delay                                       ; camera_interface:m0|state_q.delay                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m5|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m5|state_reg.one                  ; camera_interface:m0|debounce_explicit:m5|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m5|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|i2c_top:m0|idx_q[1]                                 ; camera_interface:m0|i2c_top:m0|idx_q[1]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|message_index_q[0]                                  ; camera_interface:m0|message_index_q[0]                                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|i2c_top:m0|state_q.idle                             ; camera_interface:m0|i2c_top:m0|state_q.idle                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m6|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m6|state_reg.one                  ; camera_interface:m0|debounce_explicit:m6|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m6|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m3|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m3|state_reg.one                  ; camera_interface:m0|debounce_explicit:m3|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m3|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[12]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                     ; sdram_interface:m1|sdram_controller:m0|s_addr_q[11]                                                                                    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[9]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[8]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[7]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[6]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[3]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst              ; sdram_interface:m1|sdram_controller:m0|state_q.write_burst                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|state_q.delay                    ; sdram_interface:m1|sdram_controller:m0|state_q.delay                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                    ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                      ; sdram_interface:m1|sdram_controller:m0|nxt_q.start                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg              ; sdram_interface:m1|sdram_controller:m0|nxt_q.load_mode_reg                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_2                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.refresh_1                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init             ; sdram_interface:m1|sdram_controller:m0|nxt_q.precharge_init                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                  ; sdram_interface:m1|sdram_controller:m0|nxt_q.read_data                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                       ; sdram_interface:m1|sdram_controller:m0|nxt_q.idle                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|state_q                                              ; sdram_interface:m1|state_q                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                   ; sdram_interface:m1|sdram_controller:m0|refresh_flag_q                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; sdram_interface:m1|sdram_controller:m0|rw_en_q                          ; sdram_interface:m1|sdram_controller:m0|rw_en_q                                                                                         ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                             ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[3]                                                                                            ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                            ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; camera_interface:m0|i2c_top:m0|state_q.stop_2                           ; camera_interface:m0|i2c_top:m0|state_q.stop_2                                                                                          ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; camera_interface:m0|i2c_top:m0|state_q.ack_master                       ; camera_interface:m0|i2c_top:m0|state_q.ack_master                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay0                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1               ; camera_interface:m0|debounce_explicit:m4|state_reg.delay1                                                                              ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                 ; camera_interface:m0|debounce_explicit:m4|state_reg.idle                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; camera_interface:m0|debounce_explicit:m4|state_reg.one                  ; camera_interface:m0|debounce_explicit:m4|state_reg.one                                                                                 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[3]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[2]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.688      ; 1.094      ;
; 0.187  ; camera_interface:m0|asyn_fifo:m2|w_ptr_q[2]                             ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_mlc1:auto_generated|ram_block1a0~porta_address_reg0 ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.516      ;
; 0.188  ; camera_interface:m0|state_q.byte2                                       ; camera_interface:m0|state_q.byte2                                                                                                      ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; camera_interface:m0|i2c_top:m0|idx_q[0]                                 ; camera_interface:m0|i2c_top:m0|idx_q[0]                                                                                                ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188  ; camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[35] ; sdram_interface:m1|sdram_controller:m0|f2s_data_q[14]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189  ; sdram_interface:m1|sdram_controller:m0|f_addr_q[0]                      ; sdram_interface:m1|sdram_controller:m0|s_ba_q[0]                                                                                       ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.192  ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[4]                              ; sdram_interface:m1|asyn_fifo:m2|r_grey_sync_temp[4]                                                                                    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0] ; -0.020       ; 0.689      ; 1.105      ;
; 0.195  ; camera_interface:m0|pclk_1                                              ; camera_interface:m0|pclk_2                                                                                                             ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.199  ; sdram_interface:m1|sdram_controller:m0|nxt_q.write                      ; sdram_interface:m1|sdram_controller:m0|tri_q                                                                                           ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.209  ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.335      ;
; 0.212  ; camera_interface:m0|asyn_fifo:m2|r_ptr_q[8]                             ; camera_interface:m0|asyn_fifo:m2|r_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.338      ;
; 0.246  ; sdram_interface:m1|sdram_controller:m0|f_addr_q[7]                      ; sdram_interface:m1|sdram_controller:m0|s_addr_q[5]                                                                                     ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm2|m1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.181 ; vga_interface:m2|state_q.display                     ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|empty                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.266 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.292 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.417      ;
; 0.297 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.405      ;
; 0.297 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.424      ;
; 0.300 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.410      ;
; 0.302 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.304 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.429      ;
; 0.305 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.305 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.415      ;
; 0.312 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[0]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.313 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.153     ; 0.424      ;
; 0.320 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.446      ;
; 0.340 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.450      ;
; 0.346 ; vga_interface:m2|vga_core:m0|hctr_q[11]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.492      ;
; 0.347 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.idle                                                                                                         ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.473      ;
; 0.359 ; vga_interface:m2|state_q.delay                       ; vga_interface:m2|state_q.delay                                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.485      ;
; 0.361 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[0]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[0]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.469      ;
; 0.361 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.486      ;
; 0.366 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[9]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.474      ;
; 0.366 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.491      ;
; 0.368 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.493      ;
; 0.410 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[9]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.518      ;
; 0.412 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[1]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[1]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.520      ;
; 0.413 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.153     ; 0.524      ;
; 0.415 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[10]                                                                                           ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.541      ;
; 0.416 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.524      ;
; 0.417 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.563      ;
; 0.434 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.559      ;
; 0.436 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.583      ;
; 0.437 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[2]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.547      ;
; 0.441 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.155     ; 0.550      ;
; 0.442 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[8]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[8]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.446 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[6]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[5]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.156     ; 0.554      ;
; 0.446 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[4]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[4]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.565      ;
; 0.446 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.571      ;
; 0.447 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10] ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[10]                                                                                       ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.452 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[10]          ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[10]                                                                                  ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.562      ;
; 0.452 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.577      ;
; 0.453 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.578      ;
; 0.456 ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]  ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync[3]                                                                                        ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[7]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[6]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.567      ;
; 0.457 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.457 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.582      ;
; 0.458 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[3]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[2]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.568      ;
; 0.459 ; vga_interface:m2|state_q.idle                        ; vga_interface:m2|state_q.display                                                                                                      ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[1]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.584      ;
; 0.460 ; vga_interface:m2|vga_core:m0|hctr_q[10]              ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.460 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.585      ;
; 0.462 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[2]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.587      ;
; 0.464 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.589      ;
; 0.466 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.591      ;
; 0.467 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.592      ;
; 0.469 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.750      ;
; 0.469 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_k8d1:auto_generated|ram_block1a0~portb_address_reg0 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.750      ;
; 0.472 ; vga_interface:m2|vga_core:m0|vctr_q[11]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.619      ;
; 0.473 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vblank_q                                                                                                 ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.620      ;
; 0.486 ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]           ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.611      ;
; 0.486 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[5]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.611      ;
; 0.492 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.617      ;
; 0.506 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[8]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[7]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.155     ; 0.615      ;
; 0.507 ; vga_interface:m2|vga_core:m0|vctr_q[1]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.632      ;
; 0.512 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.637      ;
; 0.514 ; sdram_interface:m1|asyn_fifo:m2|w_ptr_q[4]           ; sdram_interface:m1|asyn_fifo:m2|w_grey_sync_temp[3]                                                                                   ; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.020        ; -0.154     ; 0.624      ;
; 0.514 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[9]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.639      ;
; 0.515 ; vga_interface:m2|vga_core:m0|vctr_q[5]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.640      ;
; 0.515 ; vga_interface:m2|vga_core:m0|hctr_q[9]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; vga_interface:m2|vga_core:m0|hctr_q[7]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.641      ;
; 0.518 ; vga_interface:m2|vga_core:m0|hctr_q[1]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.643      ;
; 0.519 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[5]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; vga_interface:m2|vga_core:m0|vctr_q[7]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.519 ; vga_interface:m2|vga_core:m0|vctr_q[3]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.644      ;
; 0.522 ; vga_interface:m2|vga_core:m0|vctr_q[4]               ; vga_interface:m2|vga_core:m0|vctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.647      ;
; 0.523 ; vga_interface:m2|vga_core:m0|vctr_q[9]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.648      ;
; 0.524 ; vga_interface:m2|vga_core:m0|vctr_q[2]               ; vga_interface:m2|vga_core:m0|vctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.649      ;
; 0.525 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[3]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; vga_interface:m2|vga_core:m0|vctr_q[10]              ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; vga_interface:m2|vga_core:m0|hctr_q[6]               ; vga_interface:m2|vga_core:m0|hctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.526 ; vga_interface:m2|vga_core:m0|vctr_q[6]               ; vga_interface:m2|vga_core:m0|vctr_q[10]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.651      ;
; 0.527 ; vga_interface:m2|vga_core:m0|hctr_q[3]               ; vga_interface:m2|vga_core:m0|hctr_q[8]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.652      ;
; 0.528 ; vga_interface:m2|vga_core:m0|hctr_q[0]               ; vga_interface:m2|vga_core:m0|hctr_q[4]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.653      ;
; 0.529 ; vga_interface:m2|vga_core:m0|hctr_q[4]               ; vga_interface:m2|vga_core:m0|hctr_q[7]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.654      ;
; 0.529 ; vga_interface:m2|vga_core:m0|vctr_q[8]               ; vga_interface:m2|vga_core:m0|vctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.654      ;
; 0.530 ; sdram_interface:m1|asyn_fifo:m2|empty                ; sdram_interface:m1|asyn_fifo:m2|r_ptr_q[8]                                                                                            ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530 ; vga_interface:m2|vga_core:m0|hctr_q[8]               ; vga_interface:m2|vga_core:m0|hctr_q[11]                                                                                               ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.655      ;
; 0.530 ; vga_interface:m2|vga_core:m0|hctr_q[5]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.533 ; vga_interface:m2|vga_core:m0|hctr_q[2]               ; vga_interface:m2|vga_core:m0|hctr_q[6]                                                                                                ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.658      ;
+-------+------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 5.423 ns




+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.179  ; -0.023 ; N/A      ; N/A     ; 1.859               ;
;  clk                                               ; N/A     ; N/A    ; N/A      ; N/A     ; 9.572               ;
;  m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -2.179  ; 0.181  ; N/A      ; N/A     ; 19.675              ;
;  m3|altpll_component|auto_generated|pll1|clk[0]    ; -1.658  ; -0.023 ; N/A      ; N/A     ; 1.859               ;
; Design-wide TNS                                    ; -72.021 ; -0.023 ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  m2|m1|altpll_component|auto_generated|pll1|clk[0] ; -19.751 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  m3|altpll_component|auto_generated|pll1|clk[0]    ; -52.270 ; -0.023 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cmos_rst_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_pwdn      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_xclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledt[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ledtt          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_r[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_g[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_b[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_vs     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_hs     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_bl     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_out_sy     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cmos_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cmos_sda                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_scl                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; key[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_pclk               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_href               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_vsync              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cmos_db[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cmos_rst_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_pwdn      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_xclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledt[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ledtt          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_out_r[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_r[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_g[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_b[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_vs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_hs     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_bl     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_out_sy     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clk_out        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cmos_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 2744     ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 0        ; 0        ; 0        ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 21       ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 27541    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 2744     ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 0        ; 0        ; 0        ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 21       ; 0        ; 0        ; 0        ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; 27541    ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 870   ; 870  ;
; Unconstrained Output Ports      ; 65    ; 65   ;
; Unconstrained Output Port Paths ; 544   ; 544  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; clk                                               ; clk                                               ; Base      ; Constrained ;
; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; m2|m1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; m2|m1|altpll_component|auto_generated|pll1|clk[1] ; m2|m1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; m3|altpll_component|auto_generated|pll1|clk[0]    ; m3|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_db[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_pclk    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; clk_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledtt          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_bl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_hs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_sy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_vs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cmos_db[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_db[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_pclk    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; key[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; clk_out        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cmos_xclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledt[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ledtt          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_b[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_bl     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_g[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_hs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_r[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_sy     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; vga_out_vs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 17 04:23:50 2022
Info: Command: quartus_sta camera_test -c camera_test
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'camera_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {m3|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name {m3|altpll_component|auto_generated|pll1|clk[0]} {m3|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {m2|m1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {m2|m1|altpll_component|auto_generated|pll1|clk[0]} {m2|m1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {m2|m1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {m2|m1|altpll_component|auto_generated|pll1|clk[1]} {m2|m1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.179             -19.751 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.658             -52.270 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.423               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.443               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.859               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.944               0.000 clk 
    Info (332119):    19.675               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.758 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.823
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.823             -16.394 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.582             -27.581 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.374               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.392               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.859
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.859               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.938               0.000 clk 
    Info (332119):    19.682               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.786 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.432              -3.227 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.131              -0.749 m3|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.023              -0.023 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.791
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.791               0.000 m3|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.572               0.000 clk 
    Info (332119):    19.755               0.000 m2|m1|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 5.423 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4873 megabytes
    Info: Processing ended: Mon Oct 17 04:23:53 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


