{"files":[{"patch":"@@ -5266,8 +5266,3 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 8) sh = 7;\n-      __ sshr(as_FloatRegister($dst$$reg), __ T8B,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 8) sh = 7;\n+    __ sshr(as_FloatRegister($dst$$reg), __ T8B,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5285,8 +5280,3 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 8) sh = 7;\n-      __ sshr(as_FloatRegister($dst$$reg), __ T16B,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 8) sh = 7;\n+    __ sshr(as_FloatRegister($dst$$reg), __ T16B,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5305,4 +5295,1 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh >= 8) {\n+    if (sh >= 8) {\n@@ -5310,1 +5297,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -5313,1 +5301,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -5326,4 +5314,1 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh >= 8) {\n+    if (sh >= 8) {\n@@ -5331,1 +5316,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -5334,1 +5320,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -5484,8 +5470,3 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 16) sh = 15;\n-      __ sshr(as_FloatRegister($dst$$reg), __ T4H,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 16) sh = 15;\n+    __ sshr(as_FloatRegister($dst$$reg), __ T4H,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5503,8 +5484,3 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 16) sh = 15;\n-      __ sshr(as_FloatRegister($dst$$reg), __ T8H,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 16) sh = 15;\n+    __ sshr(as_FloatRegister($dst$$reg), __ T8H,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5523,4 +5499,1 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh >= 16) {\n+    if (sh >= 16) {\n@@ -5528,1 +5501,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -5531,1 +5505,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -5544,4 +5518,1 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh >= 16) {\n+    if (sh >= 16) {\n@@ -5549,1 +5520,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -5552,1 +5524,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -5684,8 +5656,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ sshr(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ sshr(as_FloatRegister($dst$$reg), __ T2S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5702,8 +5669,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ sshr(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ sshr(as_FloatRegister($dst$$reg), __ T4S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5720,8 +5682,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T8B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ushr(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ushr(as_FloatRegister($dst$$reg), __ T2S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5738,8 +5695,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ushr(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ushr(as_FloatRegister($dst$$reg), __ T4S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5816,8 +5768,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ sshr(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ sshr(as_FloatRegister($dst$$reg), __ T2D,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5834,8 +5781,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ T16B,\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ushr(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ushr(as_FloatRegister($dst$$reg), __ T2D,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5853,8 +5795,3 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T8B,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 8) sh = 7;\n-      __ ssra(as_FloatRegister($dst$$reg), __ T8B,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 8) sh = 7;\n+    __ ssra(as_FloatRegister($dst$$reg), __ T8B,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5872,8 +5809,3 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T16B,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 8) sh = 7;\n-      __ ssra(as_FloatRegister($dst$$reg), __ T16B,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    if (sh >= 8) sh = 7;\n+    __ ssra(as_FloatRegister($dst$$reg), __ T16B,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5891,8 +5823,3 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T4H,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 16) sh = 15;\n-      __ ssra(as_FloatRegister($dst$$reg), __ T4H,\n-              as_FloatRegister($src$$reg), sh);\n-    };\n+    if (sh >= 16) sh = 15;\n+    __ ssra(as_FloatRegister($dst$$reg), __ T4H,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5910,8 +5837,3 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T8H,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      if (sh >= 16) sh = 15;\n-      __ ssra(as_FloatRegister($dst$$reg), __ T8H,\n-              as_FloatRegister($src$$reg), sh);\n-    };\n+    if (sh >= 16) sh = 15;\n+    __ ssra(as_FloatRegister($dst$$reg), __ T8H,\n+           as_FloatRegister($src$$reg), sh);\n@@ -5928,8 +5850,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ssra(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ssra(as_FloatRegister($dst$$reg), __ T2S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5946,8 +5863,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ssra(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ssra(as_FloatRegister($dst$$reg), __ T4S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5964,8 +5876,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ ssra(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ ssra(as_FloatRegister($dst$$reg), __ T2D,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -5983,4 +5890,1 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T8B,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh < 8) {\n+    if (sh < 8) {\n@@ -5988,1 +5892,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -6001,4 +5905,1 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T16B,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh < 8) {\n+    if (sh < 8) {\n@@ -6006,1 +5907,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -6019,4 +5920,1 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T4H,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh < 16) {\n+    if (sh < 16) {\n@@ -6024,1 +5922,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -6037,4 +5935,1 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T8H,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else if (sh < 16) {\n+    if (sh < 16) {\n@@ -6042,1 +5937,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -6054,8 +5949,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ usra(as_FloatRegister($dst$$reg), __ T2S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ usra(as_FloatRegister($dst$$reg), __ T2S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -6072,8 +5962,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ usra(as_FloatRegister($dst$$reg), __ T4S,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ usra(as_FloatRegister($dst$$reg), __ T4S,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n@@ -6090,8 +5975,3 @@\n-    int sh = (int)$shift$$constant;\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {\n-      __ usra(as_FloatRegister($dst$$reg), __ T2D,\n-              as_FloatRegister($src$$reg), sh);\n-    }\n+    __ usra(as_FloatRegister($dst$$reg), __ T2D,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon.ad","additions":84,"deletions":204,"binary":false,"changes":288,"status":"modified"},{"patch":"@@ -2051,1 +2051,1 @@\n-  ins_encode %{\n+  ins_encode %{ifelse($4, B,`\n@@ -2053,13 +2053,10 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ ifelse($6, D, T8B, T16B),\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n-    } else {ifelse($4, B,`\n-      if (sh >= 8) sh = 7;\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);', $4, S,`\n-      if (sh >= 16) sh = 15;\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);', `\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);')\n-    }\n+    if (sh >= 8) sh = 7;\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+           as_FloatRegister($src$$reg), sh);', $4, S,`\n+    int sh = (int)$shift$$constant;\n+    if (sh >= 16) sh = 15;\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+           as_FloatRegister($src$$reg), sh);', `\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);')\n@@ -2079,1 +2076,1 @@\n-  ins_encode %{\n+  ins_encode %{ifelse($4, B,`\n@@ -2081,4 +2078,1 @@\n-    if (sh == 0) {\n-      __ orr(as_FloatRegister($dst$$reg), __ ifelse($6, D, T8B, T16B),\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));ifelse($4, B,`\n-    } else if (sh >= 8) {\n+    if (sh >= 8) {\n@@ -2086,1 +2080,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -2089,1 +2084,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -2091,1 +2086,2 @@\n-    } else if (sh >= 16) {\n+    int sh = (int)$shift$$constant;\n+    if (sh >= 16) {\n@@ -2093,1 +2089,2 @@\n-             as_FloatRegister($src$$reg), as_FloatRegister($src$$reg));\n+             as_FloatRegister($src$$reg),\n+             as_FloatRegister($src$$reg));\n@@ -2096,1 +2093,1 @@\n-              as_FloatRegister($src$$reg), sh);\n+             as_FloatRegister($src$$reg), sh);\n@@ -2098,4 +2095,3 @@\n-    } else {\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);\n-    }')\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);')\n@@ -2112,1 +2108,1 @@\n-  ins_encode %{\n+  ins_encode %{ifelse($4, B,`\n@@ -2114,7 +2110,1 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    ifelse($4, B,`} else if (sh < 8) {\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);\n-    }', $4, S,`} else if (sh < 16) {\n+    if (sh < 8) {\n@@ -2122,2 +2112,4 @@\n-              as_FloatRegister($src$$reg), sh);\n-    }', `} else {\n+             as_FloatRegister($src$$reg), sh);\n+    }', $4, S,`\n+    int sh = (int)$shift$$constant;\n+    if (sh < 16) {\n@@ -2125,2 +2117,5 @@\n-              as_FloatRegister($src$$reg), sh);\n-    }')\n+             as_FloatRegister($src$$reg), sh);\n+    }', `\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);')\n@@ -2137,1 +2132,1 @@\n-  ins_encode %{\n+  ins_encode %{ifelse($4, B,`\n@@ -2139,15 +2134,10 @@\n-    if (sh == 0) {\n-      __ addv(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($dst$$reg), as_FloatRegister($src$$reg));\n-    } else {ifelse($4, B,`\n-      if (sh >= 8) sh = 7;\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);\n-    }', $4, S,`\n-      if (sh >= 16) sh = 15;\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);\n-    };', `\n-      __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n-              as_FloatRegister($src$$reg), sh);\n-    }')\n+    if (sh >= 8) sh = 7;\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+           as_FloatRegister($src$$reg), sh);', $4, S,`\n+    int sh = (int)$shift$$constant;\n+    if (sh >= 16) sh = 15;\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+           as_FloatRegister($src$$reg), sh);', `\n+    __ $2(as_FloatRegister($dst$$reg), __ T$3$5,\n+            as_FloatRegister($src$$reg),\n+            (int)$shift$$constant);')\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_neon_ad.m4","additions":46,"deletions":56,"binary":false,"changes":102,"status":"modified"},{"patch":"@@ -2687,0 +2687,2 @@\n+     *                                                                  \\\n+     * If shift is zero, an 'orr', actually a 'mov', is generated.      \\\n@@ -2688,1 +2690,0 @@\n-    assert(!isSHR || (isSHR && shift != 0), \"Zero right shift amount\"); \\\n@@ -2690,4 +2691,9 @@\n-    int cVal = (1 << (((T >> 1) + 3) + (isSHR ? 1 : 0)));               \\\n-    int encodedShift = isSHR ? cVal - shift : cVal + shift;             \\\n-    f(0, 31), f(T & 1, 30), f(opc, 29), f(0b011110, 28, 23),            \\\n-    f(encodedShift, 22, 16); f(opc2, 15, 10), rf(Vn, 5), rf(Vd, 0);     \\\n+    if (shift == 0) {                                                   \\\n+      f(0, 31), f(T & 1, 30), f(0b001110101, 29, 21);                   \\\n+      rf(Vn, 16), f(0b000111, 15, 10), rf(Vn, 5), rf(Vd, 0);            \\\n+    } else {                                                            \\\n+      int cVal = (1 << (((T >> 1) + 3) + (isSHR ? 1 : 0)));             \\\n+      int encodedShift = isSHR ? cVal - shift : cVal + shift;           \\\n+      f(0, 31), f(T & 1, 30), f(opc, 29), f(0b011110, 28, 23),          \\\n+      f(encodedShift, 22, 16); f(opc2, 15, 10), rf(Vn, 5), rf(Vd, 0);   \\\n+    }                                                                   \\\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":11,"deletions":5,"binary":false,"changes":16,"status":"modified"}]}