// Seed: 3151456275
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_0,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_24 = id_11;
endmodule
module module_1 #(
    parameter id_11 = 32'd55,
    parameter id_12 = 32'd4,
    parameter id_18 = 32'd48,
    parameter id_7  = 32'd11,
    parameter id_8  = 32'd22,
    parameter id_9  = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    _id_9,
    id_10,
    _id_11,
    _id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire _id_12;
  input wire _id_11;
  output wire id_10;
  output wire _id_9;
  inout wire _id_8;
  input wire _id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_10,
      id_6,
      id_6,
      id_3,
      id_14,
      id_10,
      id_13,
      id_10,
      id_3,
      id_6,
      id_3,
      id_10,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6
  );
  output wire id_1;
  parameter id_16 = 1;
  logic [1 : 1] id_17;
  wire _id_18;
  wire id_19;
  assign id_5[!id_12] = -1 == id_11;
  wire id_20;
  logic [1  ==  id_9 : id_11] id_21;
  ;
  wire [-1 : id_7] id_22;
  assign id_9  = id_14;
  assign id_17 = -1'b0;
  wire [1 : 1] id_23;
endmodule
