Simulator report for L3
Fri Sep 29 20:22:01 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ALTSYNCRAM
  6. |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 137 nodes    ;
; Simulation Coverage         ;      63.50 % ;
; Total Number of Transitions ; 2286         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix      ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; L3.vwf     ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+-------------------------------------------------------------------------------------------------+
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+---------------------------------------------------------------------------------------------+
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ALTSYNCRAM ;
+---------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      63.50 % ;
; Total nodes checked                                 ; 137          ;
; Total output ports checked                          ; 137          ;
; Total output ports with complete 1/0-value coverage ; 87           ;
; Total output ports with no 1/0-value coverage       ; 50           ;
; Total output ports with no 1-value coverage         ; 50           ;
; Total output ports with no 0-value coverage         ; 50           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |L3|Adr[2]                                                                                        ; |L3|Adr[2]                                                                                  ; pin_out          ;
; |L3|Adr[1]                                                                                        ; |L3|Adr[1]                                                                                  ; pin_out          ;
; |L3|Adr[0]                                                                                        ; |L3|Adr[0]                                                                                  ; pin_out          ;
; |L3|Adres[2]                                                                                      ; |L3|Adres[2]                                                                                ; out              ;
; |L3|Adres[1]                                                                                      ; |L3|Adres[1]                                                                                ; out              ;
; |L3|Adres[0]                                                                                      ; |L3|Adres[0]                                                                                ; out              ;
; |L3|OutData[4]                                                                                    ; |L3|OutData[4]                                                                              ; pin_out          ;
; |L3|OutData[2]                                                                                    ; |L3|OutData[2]                                                                              ; pin_out          ;
; |L3|OutData[1]                                                                                    ; |L3|OutData[1]                                                                              ; pin_out          ;
; |L3|OutData[0]                                                                                    ; |L3|OutData[0]                                                                              ; pin_out          ;
; |L3|Res[10]                                                                                       ; |L3|Res[10]                                                                                 ; pin_out          ;
; |L3|Res[9]                                                                                        ; |L3|Res[9]                                                                                  ; pin_out          ;
; |L3|Res[8]                                                                                        ; |L3|Res[8]                                                                                  ; pin_out          ;
; |L3|Res[7]                                                                                        ; |L3|Res[7]                                                                                  ; pin_out          ;
; |L3|Res[6]                                                                                        ; |L3|Res[6]                                                                                  ; pin_out          ;
; |L3|Res[5]                                                                                        ; |L3|Res[5]                                                                                  ; pin_out          ;
; |L3|Res[4]                                                                                        ; |L3|Res[4]                                                                                  ; pin_out          ;
; |L3|Res[3]                                                                                        ; |L3|Res[3]                                                                                  ; pin_out          ;
; |L3|Res[2]                                                                                        ; |L3|Res[2]                                                                                  ; pin_out          ;
; |L3|Res[1]                                                                                        ; |L3|Res[1]                                                                                  ; pin_out          ;
; |L3|Res[0]                                                                                        ; |L3|Res[0]                                                                                  ; pin_out          ;
; |L3|C                                                                                             ; |L3|C                                                                                       ; out              ;
; |L3|inst23                                                                                        ; |L3|inst23                                                                                  ; out0             ;
; |L3|RAM[4]                                                                                        ; |L3|RAM[4]                                                                                  ; pin_out          ;
; |L3|RAM[2]                                                                                        ; |L3|RAM[2]                                                                                  ; pin_out          ;
; |L3|RAM[1]                                                                                        ; |L3|RAM[1]                                                                                  ; pin_out          ;
; |L3|RAM[0]                                                                                        ; |L3|RAM[0]                                                                                  ; pin_out          ;
; |L3|inst21                                                                                        ; |L3|inst21                                                                                  ; out0             ;
; |L3|inst24                                                                                        ; |L3|inst24                                                                                  ; out0             ;
; |L3|inst18                                                                                        ; |L3|inst18                                                                                  ; out0             ;
; |L3|inst25                                                                                        ; |L3|inst25                                                                                  ; out0             ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[4]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |L3|BusEnable:inst28|inst17                                                                       ; |L3|BusEnable:inst28|inst17                                                                 ; out0             ;
; |L3|BusEnable:inst28|inst15                                                                       ; |L3|BusEnable:inst28|inst15                                                                 ; out0             ;
; |L3|BusEnable:inst28|inst13                                                                       ; |L3|BusEnable:inst28|inst13                                                                 ; out0             ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a0 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[0] ; portadataout0    ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a1 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[1] ; portadataout0    ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a2 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[2] ; portadataout0    ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a4 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[4] ; portadataout0    ;
; |L3|BusEnable:inst14|inst17                                                                       ; |L3|BusEnable:inst14|inst17                                                                 ; out0             ;
; |L3|BusEnable:inst14|inst16                                                                       ; |L3|BusEnable:inst14|inst16                                                                 ; out0             ;
; |L3|BusEnable:inst14|inst15                                                                       ; |L3|BusEnable:inst14|inst15                                                                 ; out0             ;
; |L3|BusEnable:inst14|inst13                                                                       ; |L3|BusEnable:inst14|inst13                                                                 ; out0             ;
; |L3|BUSSUM2:inst12|inst                                                                           ; |L3|BUSSUM2:inst12|inst                                                                     ; out0             ;
; |L3|BUSSUM2:inst12|inst2                                                                          ; |L3|BUSSUM2:inst12|inst2                                                                    ; out0             ;
; |L3|BUSSUM2:inst12|inst3                                                                          ; |L3|BUSSUM2:inst12|inst3                                                                    ; out0             ;
; |L3|BUSSUM2:inst12|inst5                                                                          ; |L3|BUSSUM2:inst12|inst5                                                                    ; out0             ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[4]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|134                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|134                                        ; regout           ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|137                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|137                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|131                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|131                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|117                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|117                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|122                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|122                                        ; regout           ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|126                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|126                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|120                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|120                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|106                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|106                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|111                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|111                                        ; regout           ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|115                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|115                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|109                                              ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|109                                        ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|74                                               ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|74                                         ; out0             ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|34                                               ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|34                                         ; regout           ;
; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|68                                               ; |L3|DivergentBlock:inst17|74163:inst1|f74163:sub|68                                         ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|24                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|24                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|22                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|22                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|20                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|20                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|14                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|14                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|26                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|26                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|27                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|27                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|28                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|28                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|29                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|29                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|30                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|30                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|31                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|31                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|32                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|32                                                    ; out0             ;
; |L3|DivergentBlock:inst17|16dmux:inst|33                                                          ; |L3|DivergentBlock:inst17|16dmux:inst|33                                                    ; out0             ;
; |L3|BusEnable:inst27|inst16                                                                       ; |L3|BusEnable:inst27|inst16                                                                 ; out0             ;
; |L3|BusEnable:inst27|inst13                                                                       ; |L3|BusEnable:inst27|inst13                                                                 ; out0             ;
; |L3|BUSSUM2:inst29|inst                                                                           ; |L3|BUSSUM2:inst29|inst                                                                     ; out0             ;
; |L3|BUSSUM2:inst29|inst2                                                                          ; |L3|BUSSUM2:inst29|inst2                                                                    ; out0             ;
; |L3|BUSSUM2:inst29|inst3                                                                          ; |L3|BUSSUM2:inst29|inst3                                                                    ; out0             ;
; |L3|BUSSUM2:inst29|inst5                                                                          ; |L3|BUSSUM2:inst29|inst5                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst                                                                           ; |L3|BUSSUM2:inst26|inst                                                                     ; out0             ;
; |L3|BUSSUM2:inst26|inst2                                                                          ; |L3|BUSSUM2:inst26|inst2                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst3                                                                          ; |L3|BUSSUM2:inst26|inst3                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst5                                                                          ; |L3|BUSSUM2:inst26|inst5                                                                    ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |L3|Adr[7]                                                                                        ; |L3|Adr[7]                                                                                  ; pin_out          ;
; |L3|Adr[6]                                                                                        ; |L3|Adr[6]                                                                                  ; pin_out          ;
; |L3|Adr[5]                                                                                        ; |L3|Adr[5]                                                                                  ; pin_out          ;
; |L3|Adr[4]                                                                                        ; |L3|Adr[4]                                                                                  ; pin_out          ;
; |L3|Adr[3]                                                                                        ; |L3|Adr[3]                                                                                  ; pin_out          ;
; |L3|Adres[7]                                                                                      ; |L3|Adres[7]                                                                                ; out              ;
; |L3|Adres[6]                                                                                      ; |L3|Adres[6]                                                                                ; out              ;
; |L3|Adres[5]                                                                                      ; |L3|Adres[5]                                                                                ; out              ;
; |L3|Adres[4]                                                                                      ; |L3|Adres[4]                                                                                ; out              ;
; |L3|Adres[3]                                                                                      ; |L3|Adres[3]                                                                                ; out              ;
; |L3|OutData[5]                                                                                    ; |L3|OutData[5]                                                                              ; pin_out          ;
; |L3|OutData[3]                                                                                    ; |L3|OutData[3]                                                                              ; pin_out          ;
; |L3|inst15                                                                                        ; |L3|inst15                                                                                  ; out0             ;
; |L3|inst22                                                                                        ; |L3|inst22                                                                                  ; out0             ;
; |L3|enable                                                                                        ; |L3|enable                                                                                  ; out              ;
; |L3|ROM-RAM                                                                                       ; |L3|ROM-RAM                                                                                 ; out              ;
; |L3|inst13                                                                                        ; |L3|inst13                                                                                  ; out0             ;
; |L3|RAM[5]                                                                                        ; |L3|RAM[5]                                                                                  ; pin_out          ;
; |L3|RAM[3]                                                                                        ; |L3|RAM[3]                                                                                  ; pin_out          ;
; |L3|inst16                                                                                        ; |L3|inst16                                                                                  ; out0             ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |L3|BusEnable:inst28|inst16                                                                       ; |L3|BusEnable:inst28|inst16                                                                 ; out0             ;
; |L3|BusEnable:inst28|inst                                                                         ; |L3|BusEnable:inst28|inst                                                                   ; out0             ;
; |L3|BusEnable:inst28|inst14                                                                       ; |L3|BusEnable:inst28|inst14                                                                 ; out0             ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a3 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[3] ; portadataout0    ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a5 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[5] ; portadataout0    ;
; |L3|BusEnable:inst14|inst                                                                         ; |L3|BusEnable:inst14|inst                                                                   ; out0             ;
; |L3|BusEnable:inst14|inst14                                                                       ; |L3|BusEnable:inst14|inst14                                                                 ; out0             ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a0     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[0]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a1     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[1]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a2     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[2]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a3     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[3]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a4     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[4]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a5     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[5]     ; portadataout0    ;
; |L3|BUSSUM2:inst12|inst4                                                                          ; |L3|BUSSUM2:inst12|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst12|inst6                                                                          ; |L3|BUSSUM2:inst12|inst6                                                                    ; out0             ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |L3|BusEnable:inst27|inst17                                                                       ; |L3|BusEnable:inst27|inst17                                                                 ; out0             ;
; |L3|BusEnable:inst27|inst15                                                                       ; |L3|BusEnable:inst27|inst15                                                                 ; out0             ;
; |L3|BusEnable:inst27|inst                                                                         ; |L3|BusEnable:inst27|inst                                                                   ; out0             ;
; |L3|BusEnable:inst27|inst14                                                                       ; |L3|BusEnable:inst27|inst14                                                                 ; out0             ;
; |L3|BUSSUM2:inst29|inst4                                                                          ; |L3|BUSSUM2:inst29|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst29|inst6                                                                          ; |L3|BUSSUM2:inst29|inst6                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst4                                                                          ; |L3|BUSSUM2:inst26|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst6                                                                          ; |L3|BUSSUM2:inst26|inst6                                                                    ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                         ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |L3|Adr[7]                                                                                        ; |L3|Adr[7]                                                                                  ; pin_out          ;
; |L3|Adr[6]                                                                                        ; |L3|Adr[6]                                                                                  ; pin_out          ;
; |L3|Adr[5]                                                                                        ; |L3|Adr[5]                                                                                  ; pin_out          ;
; |L3|Adr[4]                                                                                        ; |L3|Adr[4]                                                                                  ; pin_out          ;
; |L3|Adr[3]                                                                                        ; |L3|Adr[3]                                                                                  ; pin_out          ;
; |L3|Adres[7]                                                                                      ; |L3|Adres[7]                                                                                ; out              ;
; |L3|Adres[6]                                                                                      ; |L3|Adres[6]                                                                                ; out              ;
; |L3|Adres[5]                                                                                      ; |L3|Adres[5]                                                                                ; out              ;
; |L3|Adres[4]                                                                                      ; |L3|Adres[4]                                                                                ; out              ;
; |L3|Adres[3]                                                                                      ; |L3|Adres[3]                                                                                ; out              ;
; |L3|OutData[5]                                                                                    ; |L3|OutData[5]                                                                              ; pin_out          ;
; |L3|OutData[3]                                                                                    ; |L3|OutData[3]                                                                              ; pin_out          ;
; |L3|inst15                                                                                        ; |L3|inst15                                                                                  ; out0             ;
; |L3|inst22                                                                                        ; |L3|inst22                                                                                  ; out0             ;
; |L3|enable                                                                                        ; |L3|enable                                                                                  ; out              ;
; |L3|ROM-RAM                                                                                       ; |L3|ROM-RAM                                                                                 ; out              ;
; |L3|inst13                                                                                        ; |L3|inst13                                                                                  ; out0             ;
; |L3|RAM[5]                                                                                        ; |L3|RAM[5]                                                                                  ; pin_out          ;
; |L3|RAM[3]                                                                                        ; |L3|RAM[3]                                                                                  ; pin_out          ;
; |L3|inst16                                                                                        ; |L3|inst16                                                                                  ; out0             ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                ; |L3|lpm_dff1:inst2|lpm_ff:lpm_ff_component|dffs[1]                                          ; regout           ;
; |L3|BusEnable:inst28|inst16                                                                       ; |L3|BusEnable:inst28|inst16                                                                 ; out0             ;
; |L3|BusEnable:inst28|inst                                                                         ; |L3|BusEnable:inst28|inst                                                                   ; out0             ;
; |L3|BusEnable:inst28|inst14                                                                       ; |L3|BusEnable:inst28|inst14                                                                 ; out0             ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a3 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[3] ; portadataout0    ;
; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|ram_block1a5 ; |L3|lpm_ram_dq2:inst3|altsyncram:altsyncram_component|altsyncram_p0c1:auto_generated|q_a[5] ; portadataout0    ;
; |L3|BusEnable:inst14|inst                                                                         ; |L3|BusEnable:inst14|inst                                                                   ; out0             ;
; |L3|BusEnable:inst14|inst14                                                                       ; |L3|BusEnable:inst14|inst14                                                                 ; out0             ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a0     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[0]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a1     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[1]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a2     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[2]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a3     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[3]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a4     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[4]     ; portadataout0    ;
; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|ram_block1a5     ; |L3|lpm_rom2:inst|altsyncram:altsyncram_component|altsyncram_mk21:auto_generated|q_a[5]     ; portadataout0    ;
; |L3|BUSSUM2:inst12|inst4                                                                          ; |L3|BUSSUM2:inst12|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst12|inst6                                                                          ; |L3|BUSSUM2:inst12|inst6                                                                    ; out0             ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[5]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[3]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[2]                                          ; regout           ;
; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                ; |L3|lpm_dff1:inst4|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |L3|BusEnable:inst27|inst17                                                                       ; |L3|BusEnable:inst27|inst17                                                                 ; out0             ;
; |L3|BusEnable:inst27|inst15                                                                       ; |L3|BusEnable:inst27|inst15                                                                 ; out0             ;
; |L3|BusEnable:inst27|inst                                                                         ; |L3|BusEnable:inst27|inst                                                                   ; out0             ;
; |L3|BusEnable:inst27|inst14                                                                       ; |L3|BusEnable:inst27|inst14                                                                 ; out0             ;
; |L3|BUSSUM2:inst29|inst4                                                                          ; |L3|BUSSUM2:inst29|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst29|inst6                                                                          ; |L3|BUSSUM2:inst29|inst6                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst4                                                                          ; |L3|BUSSUM2:inst26|inst4                                                                    ; out0             ;
; |L3|BUSSUM2:inst26|inst6                                                                          ; |L3|BUSSUM2:inst26|inst6                                                                    ; out0             ;
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 29 20:22:00 2017
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off L3 -c L3
Info: Using vector source file "E:/quar2/L3.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of L3.vwf called L3.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      63.50 %
Info: Number of transitions in simulation is 2286
Info: Vector file L3.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 162 megabytes
    Info: Processing ended: Fri Sep 29 20:22:01 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


