// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="edge_detect_edge_detect,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.650000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=1267,HLS_SYN_DSP=0,HLS_SYN_FF=12307,HLS_SYN_LUT=13009,HLS_VERSION=2023_2}" *)

module edge_detect (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] in_img;
wire   [63:0] out_img;
wire   [31:0] rows;
wire   [31:0] cols;
wire   [31:0] low_thresh;
wire   [31:0] high_thresh;
reg   [31:0] high_thresh_read_reg_282;
reg   [31:0] low_thresh_read_reg_287;
reg   [63:0] out_img_read_reg_292;
reg   [63:0] in_img_read_reg_297;
wire   [0:0] icmp_ln27_fu_222_p2;
reg   [0:0] icmp_ln27_reg_302;
wire   [31:0] add_ln27_fu_228_p2;
reg   [31:0] add_ln27_reg_306;
wire   [30:0] add_ln27_3_fu_238_p2;
reg   [30:0] add_ln27_3_reg_313;
wire   [31:0] select_ln27_fu_266_p3;
reg   [31:0] select_ln27_reg_318;
wire   [62:0] mul_ln27_fu_202_p2;
reg   [62:0] mul_ln27_reg_323;
wire    ap_CS_fsm_state2;
reg   [15:0] blur_address0;
reg    blur_ce0;
reg    blur_we0;
wire   [7:0] blur_q0;
reg   [15:0] blur_1_address0;
reg    blur_1_ce0;
reg    blur_1_we0;
wire   [7:0] blur_1_q0;
reg   [15:0] blur_2_address0;
reg    blur_2_ce0;
reg    blur_2_we0;
wire   [7:0] blur_2_q0;
reg   [15:0] blur_3_address0;
reg    blur_3_ce0;
reg    blur_3_we0;
wire   [7:0] blur_3_q0;
reg   [15:0] blur_4_address0;
reg    blur_4_ce0;
reg    blur_4_we0;
wire   [7:0] blur_4_q0;
reg   [15:0] blur_5_address0;
reg    blur_5_ce0;
reg    blur_5_we0;
wire   [7:0] blur_5_q0;
reg   [15:0] blur_6_address0;
reg    blur_6_ce0;
reg    blur_6_we0;
wire   [7:0] blur_6_q0;
reg   [15:0] blur_7_address0;
reg    blur_7_ce0;
reg    blur_7_we0;
wire   [7:0] blur_7_q0;
reg   [15:0] blur_8_address0;
reg    blur_8_ce0;
reg    blur_8_we0;
wire   [7:0] blur_8_q0;
reg   [18:0] grad_mag_address0;
reg    grad_mag_ce0;
reg    grad_mag_we0;
wire   [31:0] grad_mag_q0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_done;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_idle;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_ready;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWVALID;
wire   [63:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWADDR;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWID;
wire   [31:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWLEN;
wire   [2:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWBURST;
wire   [1:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWPROT;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWQOS;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWREGION;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWUSER;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WVALID;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WDATA;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WSTRB;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WLAST;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WID;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WUSER;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARVALID;
wire   [63:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARADDR;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARID;
wire   [31:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARLEN;
wire   [2:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARBURST;
wire   [1:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARPROT;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARQOS;
wire   [3:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARREGION;
wire   [0:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARUSER;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_RREADY;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_BREADY;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_d0;
wire   [15:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_address0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_ce0;
wire    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_we0;
wire   [7:0] grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_d0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_done;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_idle;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_ready;
wire   [18:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_ce0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_we0;
wire   [31:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_d0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_ce0;
wire   [15:0] grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_address0;
wire    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_ce0;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_done;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_idle;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_ready;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWVALID;
wire   [63:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWADDR;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWID;
wire   [31:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWLEN;
wire   [2:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWSIZE;
wire   [1:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWBURST;
wire   [1:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWLOCK;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWCACHE;
wire   [2:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWPROT;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWQOS;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWREGION;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWUSER;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WVALID;
wire   [7:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WDATA;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WSTRB;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WLAST;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WID;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WUSER;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARVALID;
wire   [63:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARADDR;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARID;
wire   [31:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARLEN;
wire   [2:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARSIZE;
wire   [1:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARBURST;
wire   [1:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARLOCK;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARCACHE;
wire   [2:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARPROT;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARQOS;
wire   [3:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARREGION;
wire   [0:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARUSER;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_RREADY;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_BREADY;
wire   [18:0] grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_address0;
wire    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_ce0;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [7:0] gmem_RDATA;
wire   [10:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state3;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg;
wire    ap_NS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg;
wire    ap_NS_fsm_state7;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [30:0] mul_ln27_fu_202_p0;
wire   [31:0] mul_ln27_fu_202_p1;
wire   [31:0] sub_fu_206_p2;
wire   [30:0] tmp_fu_212_p4;
wire   [30:0] trunc_ln27_fu_234_p1;
wire   [30:0] tmp_35_fu_244_p4;
wire   [0:0] icmp58_fu_254_p2;
wire   [31:0] add_ln27_4_fu_260_p2;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire   [62:0] mul_ln27_fu_202_p00;
wire   [62:0] mul_ln27_fu_202_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg = 1'b0;
#0 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg = 1'b0;
#0 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg = 1'b0;
end

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_address0),
    .ce0(blur_ce0),
    .we0(blur_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_d0),
    .q0(blur_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_1_address0),
    .ce0(blur_1_ce0),
    .we0(blur_1_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_d0),
    .q0(blur_1_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_2_address0),
    .ce0(blur_2_ce0),
    .we0(blur_2_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_d0),
    .q0(blur_2_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_3_address0),
    .ce0(blur_3_ce0),
    .we0(blur_3_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_d0),
    .q0(blur_3_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_4_address0),
    .ce0(blur_4_ce0),
    .we0(blur_4_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_d0),
    .q0(blur_4_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_5_address0),
    .ce0(blur_5_ce0),
    .we0(blur_5_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_d0),
    .q0(blur_5_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_6_address0),
    .ce0(blur_6_ce0),
    .we0(blur_6_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_d0),
    .q0(blur_6_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_7_address0),
    .ce0(blur_7_ce0),
    .we0(blur_7_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_d0),
    .q0(blur_7_q0)
);

edge_detect_blur_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 57600 ),
    .AddressWidth( 16 ))
blur_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(blur_8_address0),
    .ce0(blur_8_ce0),
    .we0(blur_8_we0),
    .d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_d0),
    .q0(blur_8_q0)
);

edge_detect_grad_mag_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 518400 ),
    .AddressWidth( 19 ))
grad_mag_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grad_mag_address0),
    .ce0(grad_mag_ce0),
    .we0(grad_mag_we0),
    .d0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_d0),
    .q0(grad_mag_q0)
);

edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start),
    .ap_done(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_done),
    .ap_idle(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_idle),
    .ap_ready(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_ready),
    .m_axi_gmem_AWVALID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(1'b0),
    .m_axi_gmem_AWADDR(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(1'b0),
    .m_axi_gmem_WDATA(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(1'b0),
    .m_axi_gmem_BREADY(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .add_ln27(add_ln27_reg_306),
    .mul_ln27(mul_ln27_reg_323),
    .blur_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_address0),
    .blur_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_ce0),
    .blur_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_we0),
    .blur_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_d0),
    .blur_1_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_address0),
    .blur_1_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_ce0),
    .blur_1_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_we0),
    .blur_1_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_d0),
    .blur_2_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_address0),
    .blur_2_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_ce0),
    .blur_2_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_we0),
    .blur_2_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_d0),
    .blur_3_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_address0),
    .blur_3_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_ce0),
    .blur_3_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_we0),
    .blur_3_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_d0),
    .blur_4_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_address0),
    .blur_4_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_ce0),
    .blur_4_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_we0),
    .blur_4_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_d0),
    .blur_5_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_address0),
    .blur_5_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_ce0),
    .blur_5_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_we0),
    .blur_5_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_d0),
    .blur_6_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_address0),
    .blur_6_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_ce0),
    .blur_6_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_we0),
    .blur_6_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_d0),
    .blur_7_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_address0),
    .blur_7_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_ce0),
    .blur_7_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_we0),
    .blur_7_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_d0),
    .blur_8_address0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_address0),
    .blur_8_ce0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_ce0),
    .blur_8_we0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_we0),
    .blur_8_d0(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_d0),
    .in_img(in_img_read_reg_297)
);

edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start),
    .ap_done(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_done),
    .ap_idle(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_idle),
    .ap_ready(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_ready),
    .add_ln27(add_ln27_reg_306),
    .mul_ln27(mul_ln27_reg_323),
    .grad_mag_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_address0),
    .grad_mag_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_ce0),
    .grad_mag_we0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_we0),
    .grad_mag_d0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_d0),
    .blur_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_address0),
    .blur_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_ce0),
    .blur_q0(blur_q0),
    .blur_1_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_address0),
    .blur_1_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_ce0),
    .blur_1_q0(blur_1_q0),
    .blur_2_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_address0),
    .blur_2_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_ce0),
    .blur_2_q0(blur_2_q0),
    .blur_3_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_address0),
    .blur_3_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_ce0),
    .blur_3_q0(blur_3_q0),
    .blur_4_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_address0),
    .blur_4_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_ce0),
    .blur_4_q0(blur_4_q0),
    .blur_5_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_address0),
    .blur_5_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_ce0),
    .blur_5_q0(blur_5_q0),
    .blur_6_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_address0),
    .blur_6_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_ce0),
    .blur_6_q0(blur_6_q0),
    .blur_7_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_address0),
    .blur_7_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_ce0),
    .blur_7_q0(blur_7_q0),
    .blur_8_address0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_address0),
    .blur_8_ce0(grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_ce0),
    .blur_8_q0(blur_8_q0)
);

edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start),
    .ap_done(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_done),
    .ap_idle(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_idle),
    .ap_ready(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_ready),
    .m_axi_gmem_AWVALID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(8'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(11'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .add_ln27(add_ln27_reg_306),
    .mul_ln27(mul_ln27_reg_323),
    .grad_mag_address0(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_address0),
    .grad_mag_ce0(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_ce0),
    .grad_mag_q0(grad_mag_q0),
    .out_img(out_img_read_reg_292),
    .high_thresh(high_thresh_read_reg_282),
    .low_thresh(low_thresh_read_reg_287)
);

edge_detect_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .rows(rows),
    .cols(cols),
    .low_thresh(low_thresh),
    .high_thresh(high_thresh),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

edge_detect_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .in_img(in_img),
    .out_img(out_img)
);

edge_detect_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 11 ),
    .USER_DW( 8 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARADDR),
    .I_ARLEN(grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWADDR),
    .I_AWLEN(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WDATA),
    .I_WSTRB(grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

edge_detect_mul_31ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_31ns_32ns_63_1_1_U66(
    .din0(mul_ln27_fu_202_p0),
    .din1(mul_ln27_fu_202_p1),
    .dout(mul_ln27_fu_202_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state3) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg <= 1'b1;
        end else if ((grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_ready == 1'b1)) begin
            grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state5) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg <= 1'b1;
        end else if ((grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_ready == 1'b1)) begin
            grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state7) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg <= 1'b1;
        end else if ((grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_ready == 1'b1)) begin
            grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln27_3_reg_313 <= add_ln27_3_fu_238_p2;
        add_ln27_reg_306 <= add_ln27_fu_228_p2;
        high_thresh_read_reg_282 <= high_thresh;
        icmp_ln27_reg_302 <= icmp_ln27_fu_222_p2;
        in_img_read_reg_297 <= in_img;
        low_thresh_read_reg_287 <= low_thresh;
        out_img_read_reg_292 <= out_img;
        select_ln27_reg_318 <= select_ln27_fu_266_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln27_reg_323 <= mul_ln27_fu_202_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_1_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_1_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_address0;
    end else begin
        blur_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_1_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_1_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_ce0;
    end else begin
        blur_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_1_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_1_we0;
    end else begin
        blur_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_2_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_2_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_address0;
    end else begin
        blur_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_2_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_2_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_ce0;
    end else begin
        blur_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_2_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_2_we0;
    end else begin
        blur_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_3_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_3_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_address0;
    end else begin
        blur_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_3_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_3_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_ce0;
    end else begin
        blur_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_3_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_3_we0;
    end else begin
        blur_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_4_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_4_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_address0;
    end else begin
        blur_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_4_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_4_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_ce0;
    end else begin
        blur_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_4_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_4_we0;
    end else begin
        blur_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_5_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_5_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_address0;
    end else begin
        blur_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_5_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_5_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_ce0;
    end else begin
        blur_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_5_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_5_we0;
    end else begin
        blur_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_6_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_6_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_address0;
    end else begin
        blur_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_6_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_6_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_ce0;
    end else begin
        blur_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_6_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_6_we0;
    end else begin
        blur_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_7_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_7_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_address0;
    end else begin
        blur_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_7_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_7_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_ce0;
    end else begin
        blur_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_7_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_7_we0;
    end else begin
        blur_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_8_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_8_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_address0;
    end else begin
        blur_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_8_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_8_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_ce0;
    end else begin
        blur_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_8_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_8_we0;
    end else begin
        blur_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_address0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_address0;
    end else begin
        blur_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        blur_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_blur_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_ce0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_ce0;
    end else begin
        blur_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        blur_we0 = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_blur_we0;
    end else begin
        blur_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_ARVALID = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln27_reg_302 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        gmem_AWVALID = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln27_reg_302 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        gmem_BREADY = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_RREADY = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((icmp_ln27_reg_302 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        gmem_WVALID = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_302 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        grad_mag_address0 = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grad_mag_address0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_address0;
    end else begin
        grad_mag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_302 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        grad_mag_ce0 = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_grad_mag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grad_mag_ce0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_ce0;
    end else begin
        grad_mag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grad_mag_we0 = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_grad_mag_we0;
    end else begin
        grad_mag_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln27_fu_222_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((icmp_ln27_fu_222_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln27_3_fu_238_p2 = ($signed(trunc_ln27_fu_234_p1) + $signed(31'd2147483647));

assign add_ln27_4_fu_260_p2 = ($signed(cols) + $signed(32'd4294967294));

assign add_ln27_fu_228_p2 = ($signed(cols) + $signed(32'd4294967295));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state3 = ap_NS_fsm[32'd2];

assign ap_NS_fsm_state5 = ap_NS_fsm[32'd4];

assign ap_NS_fsm_state7 = ap_NS_fsm[32'd6];

always @ (*) begin
    ap_block_state8_on_subcall_done = ((icmp_ln27_reg_302 == 1'd1) & (grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_done == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start = grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156_ap_start_reg;

assign grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start = grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174_ap_start_reg;

assign grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start = grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190_ap_start_reg;

assign icmp58_fu_254_p2 = (($signed(tmp_35_fu_244_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_222_p2 = (($signed(tmp_fu_212_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign mul_ln27_fu_202_p0 = mul_ln27_fu_202_p00;

assign mul_ln27_fu_202_p00 = add_ln27_3_reg_313;

assign mul_ln27_fu_202_p1 = mul_ln27_fu_202_p10;

assign mul_ln27_fu_202_p10 = select_ln27_reg_318;

assign select_ln27_fu_266_p3 = ((icmp58_fu_254_p2[0:0] == 1'b1) ? add_ln27_4_fu_260_p2 : 32'd0);

assign sub_fu_206_p2 = ($signed(rows) + $signed(32'd4294967295));

assign tmp_35_fu_244_p4 = {{add_ln27_fu_228_p2[31:1]}};

assign tmp_fu_212_p4 = {{sub_fu_206_p2[31:1]}};

assign trunc_ln27_fu_234_p1 = sub_fu_206_p2[30:0];

endmodule //edge_detect
