Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 28 13:09:05 2025
| Host         : FPGA13L running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   166 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              52 |           28 |
| Yes          | No                    | Yes                    |             133 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[16]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[26]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[25]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[24]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[23]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[22]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[20]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[19]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[18]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[17]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[15]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[14]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[31]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[30]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[29]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[28]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[21]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  i2spcm0/inst/inst/clk_out1 | i2spcm0/lreg[27]_i_1_n_0              |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              |                                       | i2spcm0/arstn    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG              | ltop0/filter_i/output_reg/E[0]        | i2spcm0/arstn    |                1 |              5 |         5.00 |
|  i2spcm0/inst/inst/clk_out1 |                                       | i2spcm0/arstn    |                2 |              6 |         3.00 |
|  i2spcm0/inst/inst/clk_out1 |                                       |                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG              |                                       |                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG              | i2spcm0/tdata_pcm0_n_0                |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG              | ltop0/log_i/output_reg/E[0]           | i2spcm0/arstn    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG              | i2spcm0/E[0]                          | i2spcm0/arstn    |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG              | i2spcm0/xpm_cdc_pulse_inst/dest_pulse |                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG              | i2spcm0/tdata_prev                    | i2spcm0/arstn    |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG              | i2spcm0/tdata_prev[0][18]_i_1_n_0     | i2spcm0/arstn    |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG              | i2spcm0/tdata_prev[2][18]_i_1_n_0     | i2spcm0/arstn    |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG              | i2spcm0/tdata_prev[1][18]_i_1_n_0     | i2spcm0/arstn    |                4 |             19 |         4.75 |
|  clk_IBUF_BUFG              | ltop0/abs_value_i/output_reg/E[0]     | i2spcm0/arstn    |                5 |             20 |         4.00 |
+-----------------------------+---------------------------------------+------------------+------------------+----------------+--------------+


