

================================================================
== Vitis HLS Report for 'top_module'
================================================================
* Date:           Wed Jun  7 23:11:35 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        chls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  8.015 ns|     2.97 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-------+-------+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_get_image_stream_fu_186  |get_image_stream  |    32774|    32774|  0.361 ms|  0.361 ms|  32774|  32774|       no|
        |grp_sha256_64_s_fu_207       |sha256_64_s       |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_set_hash_stream_fu_216   |set_hash_stream   |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |call_ln34_entry_proc_fu_222  |entry_proc        |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |grp_logmap_fu_235            |logmap            |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        +-----------------------------+------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%u_dt_c = alloca i64 1" [chls/top_module.cpp:34]   --->   Operation 11 'alloca' 'u_dt_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%u_diff_c = alloca i64 1" [chls/top_module.cpp:34]   --->   Operation 12 'alloca' 'u_diff_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%u_perm_c = alloca i64 1" [chls/top_module.cpp:34]   --->   Operation 13 'alloca' 'u_perm_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%msg_strm = alloca i64 1" [chls/top_module.cpp:36]   --->   Operation 14 'alloca' 'msg_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 32768> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%len_strm = alloca i64 1" [chls/top_module.cpp:38]   --->   Operation 15 'alloca' 'len_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%end_len_strm = alloca i64 1" [chls/top_module.cpp:40]   --->   Operation 16 'alloca' 'end_len_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 1> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%hash_strm = alloca i64 1" [chls/top_module.cpp:42]   --->   Operation 17 'alloca' 'hash_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 1> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%end_hash_strm = alloca i64 1" [chls/top_module.cpp:44]   --->   Operation 18 'alloca' 'end_hash_strm' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln54 = call void @get_image_stream, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm" [chls/top_module.cpp:54]   --->   Operation 19 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln54 = call void @get_image_stream, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm" [chls/top_module.cpp:54]   --->   Operation 20 'call' 'call_ln54' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln55 = call void @sha256<64>, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm, i256 %hash_strm, i1 %end_hash_strm" [chls/top_module.cpp:55]   --->   Operation 21 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln55 = call void @sha256<64>, i64 %msg_strm, i64 %len_strm, i1 %end_len_strm, i256 %hash_strm, i1 %end_hash_strm" [chls/top_module.cpp:55]   --->   Operation 22 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [2/2] (0.00ns)   --->   "%call_ret = call i64 @set_hash_stream, i256 %hash_strm, i1 %end_hash_strm" [chls/top_module.cpp:56]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 24 [1/1] (1.00ns)   --->   "%u_dt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %u_dt" [chls/top_module.cpp:34]   --->   Operation 24 'read' 'u_dt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 25 [1/1] (1.00ns)   --->   "%u_diff_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %u_diff" [chls/top_module.cpp:34]   --->   Operation 25 'read' 'u_diff_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 26 [1/1] (1.00ns)   --->   "%u_perm_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %u_perm" [chls/top_module.cpp:34]   --->   Operation 26 'read' 'u_perm_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 27 [1/1] (1.86ns)   --->   "%call_ln34 = call void @entry_proc, i32 %u_perm_read, i32 %u_perm_c, i32 %u_diff_read, i32 %u_diff_c, i32 %u_dt_read, i32 %u_dt_c" [chls/top_module.cpp:34]   --->   Operation 27 'call' 'call_ln34' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 28 [1/2] (6.43ns)   --->   "%call_ret = call i64 @set_hash_stream, i256 %hash_strm, i1 %end_hash_strm" [chls/top_module.cpp:56]   --->   Operation 28 'call' 'call_ret' <Predicate = true> <Delay = 6.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%m_perm_channel = extractvalue i64 %call_ret" [chls/top_module.cpp:56]   --->   Operation 29 'extractvalue' 'm_perm_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%m_diff_channel = extractvalue i64 %call_ret" [chls/top_module.cpp:56]   --->   Operation 30 'extractvalue' 'm_diff_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 8 <SV = 7> <Delay = 2.26>
ST_8 : Operation 31 [2/2] (2.26ns)   --->   "%call_ln57 = call void @logmap, i32 %m_perm_channel, i32 %m_diff_channel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i32 %u_diff_c, i32 %u_perm_c, i32 %u_dt_c, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i52 %mask_table" [chls/top_module.cpp:57]   --->   Operation 31 'call' 'call_ln57' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln57 = call void @logmap, i32 %m_perm_channel, i32 %m_diff_channel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, i32 %u_diff_c, i32 %u_perm_c, i32 %u_dt_c, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array, i56 %pow_reduce_anonymous_namespace_log0_lut_table_array, i52 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array, i49 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array, i44 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i52 %mask_table" [chls/top_module.cpp:57]   --->   Operation 32 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @u_dt_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %u_dt_c, i32 %u_dt_c" [chls/top_module.cpp:34]   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [chls/top_module.cpp:34]   --->   Operation 34 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%empty_70 = specchannel i32 @_ssdm_op_SpecChannel, void @u_diff_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %u_diff_c, i32 %u_diff_c" [chls/top_module.cpp:34]   --->   Operation 35 'specchannel' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [chls/top_module.cpp:34]   --->   Operation 36 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%empty_71 = specchannel i32 @_ssdm_op_SpecChannel, void @u_perm_c_str, i32 1, void @p_str, void @p_str, i32 5, i32 0, i32 %u_perm_c, i32 %u_perm_c" [chls/top_module.cpp:34]   --->   Operation 37 'specchannel' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln34 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [chls/top_module.cpp:34]   --->   Operation 38 'specinterface' 'specinterface_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln34 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_25" [chls/top_module.cpp:34]   --->   Operation 39 'specdataflowpipeline' 'specdataflowpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13" [chls/top_module.cpp:19]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_16, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %input_stream_V_data_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_keep_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_strb_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_user_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_id_V"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_dest_V"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_16, i32 1, i32 1, void @empty_11, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_stream_V_data_V"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_keep_V"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_strb_V"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_user_V"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_id_V"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_dest_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %u_perm"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm, void @empty_20, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_perm, void @empty_19, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %u_diff"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff, void @empty_20, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_diff, void @empty_19, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %u_dt"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt, void @empty_20, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %u_dt, void @empty_19, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_21, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%empty_72 = specchannel i32 @_ssdm_op_SpecChannel, void @msg_strm_str, i32 1, void @p_str, void @p_str, i32 32768, i32 32768, i64 %msg_strm, i64 %msg_strm"   --->   Operation 67 'specchannel' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %msg_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%empty_73 = specchannel i32 @_ssdm_op_SpecChannel, void @len_strm_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %len_strm, i64 %len_strm"   --->   Operation 69 'specchannel' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_74 = specchannel i32 @_ssdm_op_SpecChannel, void @end_len_strm_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %end_len_strm, i1 %end_len_strm"   --->   Operation 71 'specchannel' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_len_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%empty_75 = specchannel i32 @_ssdm_op_SpecChannel, void @hash_strm_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i256 %hash_strm, i256 %hash_strm"   --->   Operation 73 'specchannel' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%empty_76 = specchannel i32 @_ssdm_op_SpecChannel, void @end_hash_strm_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i1 %end_hash_strm, i1 %end_hash_strm"   --->   Operation 75 'specchannel' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %end_hash_strm, void @empty_5, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %input_stream_V_data_V, i8 %input_stream_V_keep_V, i8 %input_stream_V_strb_V, i1 %input_stream_V_user_V, i1 %input_stream_V_last_V, i1 %input_stream_V_id_V, i1 %input_stream_V_dest_V, void @empty_6" [chls/top_module.cpp:58]   --->   Operation 77 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln58 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i64 %output_stream_V_data_V, i8 %output_stream_V_keep_V, i8 %output_stream_V_strb_V, i1 %output_stream_V_user_V, i1 %output_stream_V_last_V, i1 %output_stream_V_id_V, i1 %output_stream_V_dest_V, void @empty_7" [chls/top_module.cpp:58]   --->   Operation 78 'specaxissidechannel' 'specaxissidechannel_ln58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln58 = ret" [chls/top_module.cpp:58]   --->   Operation 79 'ret' 'ret_ln58' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ u_perm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_diff]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ u_dt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log0_lut_table_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ mask_table]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
u_dt_c                    (alloca              ) [ 00111111111]
u_diff_c                  (alloca              ) [ 00111111111]
u_perm_c                  (alloca              ) [ 00111111111]
msg_strm                  (alloca              ) [ 00111111111]
len_strm                  (alloca              ) [ 00111111111]
end_len_strm              (alloca              ) [ 00111111111]
hash_strm                 (alloca              ) [ 00111111111]
end_hash_strm             (alloca              ) [ 00111111111]
call_ln54                 (call                ) [ 00000000000]
call_ln55                 (call                ) [ 00000000000]
u_dt_read                 (read                ) [ 00000000000]
u_diff_read               (read                ) [ 00000000000]
u_perm_read               (read                ) [ 00000000000]
call_ln34                 (call                ) [ 00000000000]
call_ret                  (call                ) [ 00000000000]
m_perm_channel            (extractvalue        ) [ 00000000110]
m_diff_channel            (extractvalue        ) [ 00000000110]
call_ln57                 (call                ) [ 00000000000]
empty                     (specchannel         ) [ 00000000000]
specinterface_ln34        (specinterface       ) [ 00000000000]
empty_70                  (specchannel         ) [ 00000000000]
specinterface_ln34        (specinterface       ) [ 00000000000]
empty_71                  (specchannel         ) [ 00000000000]
specinterface_ln34        (specinterface       ) [ 00000000000]
specdataflowpipeline_ln34 (specdataflowpipeline) [ 00000000000]
spectopmodule_ln19        (spectopmodule       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_72                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_73                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_74                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_75                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
empty_76                  (specchannel         ) [ 00000000000]
specinterface_ln0         (specinterface       ) [ 00000000000]
specaxissidechannel_ln58  (specaxissidechannel ) [ 00000000000]
specaxissidechannel_ln58  (specaxissidechannel ) [ 00000000000]
ret_ln58                  (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="u_perm">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_perm"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="u_diff">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_diff"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="u_dt">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_dt"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymous_namespace_log0_lut_table_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log0_lut_table_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mask_table">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_image_stream"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256<64>"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_hash_stream"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="logmap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_dt_c_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_diff_c_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_perm_c_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_strm_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="len_strm_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_len_strm_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash_strm_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_hash_strm_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="u_dt_c_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_dt_c/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="u_diff_c_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_diff_c/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="u_perm_c_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u_perm_c/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="msg_strm_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="msg_strm/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="len_strm_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="len_strm/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="end_len_strm_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_len_strm/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="hash_strm_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hash_strm/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="end_hash_strm_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="end_hash_strm/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="u_dt_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_dt_read/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="u_diff_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_diff_read/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="u_perm_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="u_perm_read/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_get_image_stream_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="0" index="2" bw="8" slack="0"/>
<pin id="190" dir="0" index="3" bw="8" slack="0"/>
<pin id="191" dir="0" index="4" bw="1" slack="0"/>
<pin id="192" dir="0" index="5" bw="1" slack="0"/>
<pin id="193" dir="0" index="6" bw="1" slack="0"/>
<pin id="194" dir="0" index="7" bw="1" slack="0"/>
<pin id="195" dir="0" index="8" bw="64" slack="1"/>
<pin id="196" dir="0" index="9" bw="64" slack="1"/>
<pin id="197" dir="0" index="10" bw="1" slack="1"/>
<pin id="198" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_sha256_64_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="0" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="3"/>
<pin id="210" dir="0" index="2" bw="64" slack="3"/>
<pin id="211" dir="0" index="3" bw="1" slack="3"/>
<pin id="212" dir="0" index="4" bw="256" slack="3"/>
<pin id="213" dir="0" index="5" bw="1" slack="3"/>
<pin id="214" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_set_hash_stream_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="256" slack="5"/>
<pin id="219" dir="0" index="2" bw="1" slack="5"/>
<pin id="220" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="call_ln34_entry_proc_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="0" index="2" bw="32" slack="6"/>
<pin id="226" dir="0" index="3" bw="32" slack="0"/>
<pin id="227" dir="0" index="4" bw="32" slack="6"/>
<pin id="228" dir="0" index="5" bw="32" slack="0"/>
<pin id="229" dir="0" index="6" bw="32" slack="6"/>
<pin id="230" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln34/7 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_logmap_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="0" index="3" bw="64" slack="0"/>
<pin id="240" dir="0" index="4" bw="8" slack="0"/>
<pin id="241" dir="0" index="5" bw="8" slack="0"/>
<pin id="242" dir="0" index="6" bw="1" slack="0"/>
<pin id="243" dir="0" index="7" bw="1" slack="0"/>
<pin id="244" dir="0" index="8" bw="1" slack="0"/>
<pin id="245" dir="0" index="9" bw="1" slack="0"/>
<pin id="246" dir="0" index="10" bw="32" slack="7"/>
<pin id="247" dir="0" index="11" bw="32" slack="7"/>
<pin id="248" dir="0" index="12" bw="32" slack="7"/>
<pin id="249" dir="0" index="13" bw="6" slack="0"/>
<pin id="250" dir="0" index="14" bw="56" slack="0"/>
<pin id="251" dir="0" index="15" bw="52" slack="0"/>
<pin id="252" dir="0" index="16" bw="49" slack="0"/>
<pin id="253" dir="0" index="17" bw="44" slack="0"/>
<pin id="254" dir="0" index="18" bw="27" slack="0"/>
<pin id="255" dir="0" index="19" bw="8" slack="0"/>
<pin id="256" dir="0" index="20" bw="52" slack="0"/>
<pin id="257" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln57/8 "/>
</bind>
</comp>

<comp id="274" class="1004" name="m_perm_channel_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="m_perm_channel/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="m_diff_channel_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="m_diff_channel/7 "/>
</bind>
</comp>

<comp id="282" class="1005" name="u_dt_c_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="6"/>
<pin id="284" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="u_dt_c "/>
</bind>
</comp>

<comp id="288" class="1005" name="u_diff_c_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="6"/>
<pin id="290" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="u_diff_c "/>
</bind>
</comp>

<comp id="294" class="1005" name="u_perm_c_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="6"/>
<pin id="296" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="u_perm_c "/>
</bind>
</comp>

<comp id="300" class="1005" name="msg_strm_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="1"/>
<pin id="302" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="msg_strm "/>
</bind>
</comp>

<comp id="306" class="1005" name="len_strm_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="len_strm "/>
</bind>
</comp>

<comp id="312" class="1005" name="end_len_strm_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="end_len_strm "/>
</bind>
</comp>

<comp id="318" class="1005" name="hash_strm_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="256" slack="3"/>
<pin id="320" dir="1" index="1" bw="256" slack="3"/>
</pin_list>
<bind>
<opset="hash_strm "/>
</bind>
</comp>

<comp id="324" class="1005" name="end_hash_strm_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="3"/>
<pin id="326" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="end_hash_strm "/>
</bind>
</comp>

<comp id="330" class="1005" name="m_perm_channel_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_perm_channel "/>
</bind>
</comp>

<comp id="335" class="1005" name="m_diff_channel_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_diff_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="50" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="50" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="50" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="58" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="30" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="186" pin=6"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="186" pin=7"/></net>

<net id="215"><net_src comp="54" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="221"><net_src comp="56" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="180" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="174" pin="2"/><net_sink comp="222" pin=3"/></net>

<net id="234"><net_src comp="168" pin="2"/><net_sink comp="222" pin=5"/></net>

<net id="258"><net_src comp="62" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="263"><net_src comp="22" pin="0"/><net_sink comp="235" pin=7"/></net>

<net id="264"><net_src comp="24" pin="0"/><net_sink comp="235" pin=8"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="235" pin=13"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="235" pin=14"/></net>

<net id="268"><net_src comp="38" pin="0"/><net_sink comp="235" pin=15"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="235" pin=16"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="235" pin=17"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="235" pin=18"/></net>

<net id="272"><net_src comp="46" pin="0"/><net_sink comp="235" pin=19"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="235" pin=20"/></net>

<net id="277"><net_src comp="216" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="216" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="136" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="222" pin=6"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="235" pin=12"/></net>

<net id="291"><net_src comp="140" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="222" pin=4"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="235" pin=10"/></net>

<net id="297"><net_src comp="144" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="235" pin=11"/></net>

<net id="303"><net_src comp="148" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="309"><net_src comp="152" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="186" pin=9"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="315"><net_src comp="156" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="186" pin=10"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="321"><net_src comp="160" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="327"><net_src comp="164" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="333"><net_src comp="274" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="338"><net_src comp="278" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="235" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {8 9 }
	Port: output_stream_V_keep_V | {8 9 }
	Port: output_stream_V_strb_V | {8 9 }
	Port: output_stream_V_user_V | {8 9 }
	Port: output_stream_V_last_V | {8 9 }
	Port: output_stream_V_id_V | {8 9 }
	Port: output_stream_V_dest_V | {8 9 }
 - Input state : 
	Port: top_module : input_stream_V_data_V | {2 3 }
	Port: top_module : input_stream_V_keep_V | {2 3 }
	Port: top_module : input_stream_V_strb_V | {2 3 }
	Port: top_module : input_stream_V_user_V | {2 3 }
	Port: top_module : input_stream_V_last_V | {2 3 }
	Port: top_module : input_stream_V_id_V | {2 3 }
	Port: top_module : input_stream_V_dest_V | {2 3 }
	Port: top_module : u_perm | {7 }
	Port: top_module : u_diff | {7 }
	Port: top_module : u_dt | {7 }
	Port: top_module : pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_log0_lut_table_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array | {8 9 }
	Port: top_module : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array | {8 9 }
	Port: top_module : mask_table | {8 9 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		m_perm_channel : 1
		m_diff_channel : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|          | grp_get_image_stream_fu_186 |    0    |  0.427  |    80   |    46   |
|          |    grp_sha256_64_s_fu_207   |    0    |  6.076  |   6130  |   2635  |
|   call   |  grp_set_hash_stream_fu_216 |    4    |  0.854  |   961   |   2434  |
|          | call_ln34_entry_proc_fu_222 |    0    |    0    |    0    |    0    |
|          |      grp_logmap_fu_235      |   100   |  17.486 |   6024  |   8464  |
|----------|-----------------------------|---------|---------|---------|---------|
|          |    u_dt_read_read_fu_168    |    0    |    0    |    0    |    0    |
|   read   |   u_diff_read_read_fu_174   |    0    |    0    |    0    |    0    |
|          |   u_perm_read_read_fu_180   |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|extractvalue|    m_perm_channel_fu_274    |    0    |    0    |    0    |    0    |
|          |    m_diff_channel_fu_278    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |   104   |  24.843 |  13195  |  13579  |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+---------------------------------------------------------------------+--------+--------+--------+
|                                                                     |  BRAM  |   FF   |   LUT  |
+---------------------------------------------------------------------+--------+--------+--------+
|                              mask_table                             |    2   |    0   |    0   |
|         pow_reduce_anonymous_namespace_log0_lut_table_array         |    2   |    0   |    0   |
|pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array|    0   |    6   |    6   |
| pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array |    2   |    0   |    0   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array |    0   |   52   |   13   |
|  pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array |    2   |    0   |    0   |
|     pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array     |    1   |    0   |    0   |
|      pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array      |    0   |    8   |    4   |
+---------------------------------------------------------------------+--------+--------+--------+
|                                Total                                |    9   |   66   |   23   |
+---------------------------------------------------------------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| end_hash_strm_reg_324|    1   |
| end_len_strm_reg_312 |    1   |
|   hash_strm_reg_318  |   256  |
|   len_strm_reg_306   |   64   |
|m_diff_channel_reg_335|   32   |
|m_perm_channel_reg_330|   32   |
|   msg_strm_reg_300   |   64   |
|   u_diff_c_reg_288   |   32   |
|    u_dt_c_reg_282    |   32   |
|   u_perm_c_reg_294   |   32   |
+----------------------+--------+
|         Total        |   546  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   104  |   24   |  13195 |  13579 |
|   Memory  |    9   |    -   |    -   |   66   |   23   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   546  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   104  |   24   |  13807 |  13602 |
+-----------+--------+--------+--------+--------+--------+
