<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_154_1_proc'" level="0">
<item name = "Date">Mon Mar 25 12:40:07 2024
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">falcon_hls_clean</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_154_1">?, ?, ?, -, -, ?, no</column>
<column name=" + VITIS_LOOP_159_2">?, ?, ?, -, -, 1 ~ ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 287, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 7, 677, 1393, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 560, -</column>
<column name="Register">-, -, 862, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3, 0, 3, 331, 800, 0</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4, 0, 0, 98, 119, 0</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162">Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5, 0, 4, 248, 474, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="iGMb_U">Loop_VITIS_LOOP_154_1_proc_iGMb_ROM_AUTO_1R, 1, 0, 0, 0, 1024, 14, 1, 14336</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln159_fu_267_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln164_fu_252_p2">+, 0, 0, 17, 10, 10</column>
<column name="i_1_fu_242_p2">+, 0, 0, 70, 63, 1</column>
<column name="j1_fu_262_p2">+, 0, 0, 71, 64, 64</column>
<column name="icmp_ln154_fu_197_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln159_fu_237_p2">icmp, 0, 0, 28, 63, 63</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">49, 9, 1, 9</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="i_reg_131">9, 2, 63, 126</column>
<column name="indvars_iv_i_reg_109">9, 2, 64, 128</column>
<column name="j1_2_reg_119">9, 2, 64, 128</column>
<column name="m_axi_gmem0_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_ARBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem0_ARCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_ARLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem0_ARPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem0_ARQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem0_ARSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem0_ARUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem0_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_gmem0_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_gmem0_AWID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_gmem0_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_gmem0_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_gmem0_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_gmem0_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_gmem0_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem0_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem0_RREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WDATA">14, 3, 16, 48</column>
<column name="m_axi_gmem0_WID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WLAST">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WSTRB">14, 3, 2, 6</column>
<column name="m_axi_gmem0_WUSER">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WVALID">14, 3, 1, 3</column>
<column name="m_fu_72">9, 2, 64, 128</column>
<column name="t_fu_76">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_read_reg_310">64, 0, 64, 0</column>
<column name="add_ln159_reg_367">64, 0, 64, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_165_3_fu_148_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_194_4_fu_142_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Loop_VITIS_LOOP_154_1_proc_Pipeline_VITIS_LOOP_199_5_fu_162_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_352">63, 0, 63, 0</column>
<column name="i_reg_131">63, 0, 63, 0</column>
<column name="indvars_iv_i_reg_109">64, 0, 64, 0</column>
<column name="j1_2_reg_119">64, 0, 64, 0</column>
<column name="j1_reg_362">64, 0, 64, 0</column>
<column name="m_5_reg_322">63, 0, 63, 0</column>
<column name="m_fu_72">64, 0, 64, 0</column>
<column name="s_reg_372">14, 0, 14, 0</column>
<column name="t_2_reg_342">63, 0, 64, 1</column>
<column name="t_fu_76">64, 0, 64, 0</column>
<column name="trunc_ln155_1_reg_332">10, 0, 10, 0</column>
<column name="trunc_ln158_reg_337">63, 0, 63, 0</column>
<column name="zext_ln157_reg_327">63, 0, 64, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_154_1_proc, return value</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
<column name="a_dout">in, 64, ap_fifo, a, pointer</column>
<column name="a_num_data_valid">in, 3, ap_fifo, a, pointer</column>
<column name="a_fifo_cap">in, 3, ap_fifo, a, pointer</column>
<column name="a_empty_n">in, 1, ap_fifo, a, pointer</column>
<column name="a_read">out, 1, ap_fifo, a, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 16, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 16, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RFIFONUM">in, 10, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
</table>
</item>
</section>
</profile>
