<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RUR_NatsuRobo2022: C:/stm32/workspace/NatsuRobo2022/Sugoroku/lib/CMSIS/Include/core_cm7.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RUR_NatsuRobo2022
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_414748e41037e74ddb9551ca5eeaf77a.html">NatsuRobo2022</a></li><li class="navelem"><a class="el" href="dir_e8400f7ba17cec6ba04b9ed800c6a70d.html">Sugoroku</a></li><li class="navelem"><a class="el" href="dir_efaa1192ba9feabeb1f2c2d54a007975.html">lib</a></li><li class="navelem"><a class="el" href="dir_4ebbf5c75d077aafc2e054d64c67f1e4.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_321b13e8e6d81c0f3cd93ab1fdd05e6c.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_cm7.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__cm7_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* Copyright (c) 2009 - 2015 ARM LIMITED</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">   All rights reserved.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">   modification, are permitted provided that the following conditions are met:</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">   - Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">     notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">   - Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">     notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">     documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">   - Neither the name of ARM nor the names of its contributors may be used</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">     to endorse or promote products derived from this software without</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">     specific prior written permission.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">   *</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">   POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">   ---------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span> </div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#if defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#ifndef __CORE_CM7_H_GENERIC</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a2abe20b9221a4b7f3e8ece8e8a9ea581">   43</a></span><span class="preprocessor">#define __CORE_CM7_H_GENERIC</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">/*  CMSIS CM7 definitions */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a2d071afe48f81677ceacf30467456e3f">   71</a></span><span class="preprocessor">#define __CM7_CMSIS_VERSION_MAIN  (0x04)                                   </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#aeff13b17591f5ace9534759f9dd2fed3">   72</a></span><span class="preprocessor">#define __CM7_CMSIS_VERSION_SUB   (0x00)                                   </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN &lt;&lt; 16) | \</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a01193e5d87d92fd273f2e3197d6e2c39">   74</a></span><span class="preprocessor">                                    __CM7_CMSIS_VERSION_SUB          )     </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a63ea62503c88acab19fcf3d5743009e3">   76</a></span><span class="preprocessor">#define __CORTEX_M                (0x07)                                   </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#if   defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">  #define __INLINE         __inline                                   </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">  #define __STATIC_INLINE  static __inline</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">  #define __ASM            __asm                                      </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">  #define __INLINE         inline                                     </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">  #define __packed</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">  #define __ASM            _asm                                      </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #define __INLINE         inline                                    </span><span class="comment">/*use -pc99 on compile line !&lt; inline keyword for COSMIC Compiler   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">  #define __STATIC_INLINE  static inline</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span> </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#elif defined ( __TMS470__ )</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">      #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#elif defined ( __CSMC__ )      </span><span class="comment">/* Cosmic */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400)       </span><span class="comment">// FPU present for parser</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">    #if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">      #define __FPU_USED       1</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">      #define __FPU_USED       0</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">    #define __FPU_USED         0</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#include &lt;stdint.h&gt;</span>                      <span class="comment">/* standard types definitions                      */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#include &lt;<a class="code" href="core__cm_instr_8h.html">core_cmInstr.h</a>&gt;</span>                <span class="comment">/* Core Instruction Access                         */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#include &lt;<a class="code" href="core__cm_func_8h.html">core_cmFunc.h</a>&gt;</span>                 <span class="comment">/* Core Function Access                            */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#include &lt;<a class="code" href="core__cm_simd_8h.html">core_cmSimd.h</a>&gt;</span>                 <span class="comment">/* Compiler specific SIMD Intrinsics               */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>}</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#ifndef __CORE_CM7_H_DEPENDANT</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a76e250b42b4822b2f4567c644c743764">  201</a></span><span class="preprocessor">#define __CORE_CM7_H_DEPENDANT</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">  #ifndef __CM7_REV</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">    #define __CM7_REV               0x0000</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">    #warning &quot;__CM7_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">    #define __FPU_PRESENT             0</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">    #define __MPU_PRESENT             0</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">  #ifndef __ICACHE_PRESENT</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">    #define __ICACHE_PRESENT          0</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">    #warning &quot;__ICACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">  #ifndef __DCACHE_PRESENT</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">    #define __DCACHE_PRESENT          0</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">    #warning &quot;__DCACHE_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">  #ifndef __DTCM_PRESENT</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">    #define __DTCM_PRESENT            0</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">    #warning &quot;__DTCM_PRESENT        not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">  261</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">  263</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">  264</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>{</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  {</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga4816a38bef9e2557087c4de005c966cb">  297</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga4816a38bef9e2557087c4de005c966cb">_reserved0</a>:16;              </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6847e2ce82e9f6897953729973bbce">  298</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2a6847e2ce82e9f6897953729973bbce">GE</a>:4;                       </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga38c3f1230936aa4aee9b1028358098d7">  299</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga38c3f1230936aa4aee9b1028358098d7">_reserved1</a>:7;               </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga578bf564327a6fe63f960987aa9b876b">  300</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga578bf564327a6fe63f960987aa9b876b">Q</a>:1;                        </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0d3a3f2d3a5e2d86bf33a1fdfab00d92">  301</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0d3a3f2d3a5e2d86bf33a1fdfab00d92">V</a>:1;                        </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf24c80dd455203c607a05cd643df9913">  302</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf24c80dd455203c607a05cd643df9913">C</a>:1;                        </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6b2713a61cabcdf91792306e83f81541">  303</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6b2713a61cabcdf91792306e83f81541">Z</a>:1;                        </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga95022b65f84f739fd11a6601800d7ca1">  304</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga95022b65f84f739fd11a6601800d7ca1">N</a>:1;                        </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae58e0d479b277cb95422bd3572c4480a">  305</a></span>  } b;                                   </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  uint32_t w;                            </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  310</a></span><span class="preprocessor">#define APSR_N_Pos                         31                                             </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  311</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  313</a></span><span class="preprocessor">#define APSR_Z_Pos                         30                                             </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  314</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  316</a></span><span class="preprocessor">#define APSR_C_Pos                         29                                             </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  317</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  319</a></span><span class="preprocessor">#define APSR_V_Pos                         28                                             </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  320</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga298749e176f12827328bb7b92a6b2411">  322</a></span><span class="preprocessor">#define APSR_Q_Pos                         27                                             </span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  323</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  325</a></span><span class="preprocessor">#define APSR_GE_Pos                        16                                             </span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  326</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>{</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  {</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa97f1d150c149efb979da8944a44a439">  335</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa97f1d150c149efb979da8944a44a439">ISR</a>:9;                      </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0d073a729f1f4b085175598b64b1722c">  336</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0d073a729f1f4b085175598b64b1722c">_reserved0</a>:23;              </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5698531b2d3c2ba53c579a757ed38999">  337</a></span>  } b;                                   </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  uint32_t w;                            </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  342</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0                                             </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  343</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>{</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  {</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga8456b55584e34cab3e063856a7c43d98">  352</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga8456b55584e34cab3e063856a7c43d98">ISR</a>:9;                      </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaac8bfc9c6cb55da6358b05bcfd35a0c3">  353</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaac8bfc9c6cb55da6358b05bcfd35a0c3">_reserved0</a>:7;               </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7b9f9f8ecfea09005289a5ab57ce0145">  354</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7b9f9f8ecfea09005289a5ab57ce0145">GE</a>:4;                       </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga073a19a9b34eba554249c6b7c5be2775">  355</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga073a19a9b34eba554249c6b7c5be2775">_reserved1</a>:4;               </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf72bb6fc58beb1a11b4a029f66570bd3">  356</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf72bb6fc58beb1a11b4a029f66570bd3">T</a>:1;                        </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga7c4a23ee85ff41889c454b04a0f139d2">  357</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga7c4a23ee85ff41889c454b04a0f139d2">IT</a>:2;                       </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafc1f9c17976c364c074b1cd1cd4fb355">  358</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafc1f9c17976c364c074b1cd1cd4fb355">Q</a>:1;                        </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga63586372c8a65370317d0a76f1cb1b83">  359</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga63586372c8a65370317d0a76f1cb1b83">V</a>:1;                        </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf5a7ccc601d8be0d59627e09f6cea9c7">  360</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaf5a7ccc601d8be0d59627e09f6cea9c7">C</a>:1;                        </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae8ae8a20cd12d4075aeaeb2bc23bf027">  361</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae8ae8a20cd12d4075aeaeb2bc23bf027">Z</a>:1;                        </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0943adb7e7700f0203b50d20cc59429a">  362</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0943adb7e7700f0203b50d20cc59429a">N</a>:1;                        </div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga73edc78a39b7d0023aa1b9b262466241">  363</a></span>  } b;                                   </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>  uint32_t w;                            </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span> </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  368</a></span><span class="preprocessor">#define xPSR_N_Pos                         31                                             </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  369</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  371</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30                                             </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  372</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  374</a></span><span class="preprocessor">#define xPSR_C_Pos                         29                                             </span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  375</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  377</a></span><span class="preprocessor">#define xPSR_V_Pos                         28                                             </span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  378</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaabb4178d50676a8f19cf8f727f38ace8">  380</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27                                             </span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga133ac393c38559ae43ac36383e731dd4">  381</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac5be1db1343f776ecd00f0a4ebe70a46">  383</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25                                             </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6dc177aab488851bb3b98cf4b420141a">  384</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  386</a></span><span class="preprocessor">#define xPSR_T_Pos                         24                                             </span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  387</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae2b0f3def0f378e9f1d10a4c727a064b">  389</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16                                             </span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga967634e605d013e9b07002eca31f7903">  390</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  392</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0                                             </span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  393</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>{</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  {</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaff5f68dd88a8e6e19801b50f967ee981">  402</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaff5f68dd88a8e6e19801b50f967ee981">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga93da4f8a0d7acee586958254431dfa50">  403</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga93da4f8a0d7acee586958254431dfa50">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaaf2d1da55d57e3b9991ae93afb1d1906">  404</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaaf2d1da55d57e3b9991ae93afb1d1906">FPCA</a>:1;                     </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga91b7183c8d56ef23daf9b5d35700e2ac">  405</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga91b7183c8d56ef23daf9b5d35700e2ac">_reserved0</a>:29;              </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gac4c9097830a40c706bf36cad6eaa34df">  406</a></span>  } b;                                   </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>  uint32_t w;                            </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7018b59b07134c5363b33eb94918a58">  411</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2                                             </span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad20bb0212b2e1864f24af38d93587c79">  412</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  414</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1                                             </span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  415</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  417</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0                                             </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  418</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>{</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>       uint32_t RESERVED0[24];</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>       uint32_t RSERVED1[24];</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>       uint32_t RESERVED2[24];</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>       uint32_t RESERVED3[24];</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>       uint32_t RESERVED4[56];</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>       uint32_t RESERVED5[644];</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t STIR;                    </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#ga9eebe495e2e48d302211108837a2b3e8">  449</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___n_v_i_c.html#gae4060c4dfcebb08871ca4244176ce752">  450</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>{</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR;                    </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga22b183a9b52ba369209bdb98569b174b">  471</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHPR[12];                </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR;                    </div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR;                    </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR;                    </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR;                   </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR;                    </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR;                    </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga59c48b5f72df57f333d5827e61d39dd2">  479</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_PFR[2];               </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5a8f354519f1ff34593533f095a33679">  480</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5a8f354519f1ff34593533f095a33679">ID_DFR</a>;                  </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacb57cbc70338c6acc607ec6b241a848c">  481</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacb57cbc70338c6acc607ec6b241a848c">ID_AFR</a>;                  </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1c4c8bc9818ea264c9ceb9b8596c1d05">  482</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_MFR[4];               </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga468ab7d4458f055dfe2ef420ee6d09d6">  483</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ID_ISAR[5];              </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>       uint32_t RESERVED0[1];</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga82963b2e0c2350e66778c4a8cfb9a2ef">  485</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga82963b2e0c2350e66778c4a8cfb9a2ef">CLIDR</a>;                   </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab207e64e1e857ea1b68895172264bd8d">  486</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab207e64e1e857ea1b68895172264bd8d">CTR</a>;                     </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5b8ace34dde093049c26c56c9e3819cc">  487</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga5b8ace34dde093049c26c56c9e3819cc">CCSIDR</a>;                  </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafdc87bd02624a24c3bef7f56511c5444">  488</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafdc87bd02624a24c3bef7f56511c5444">CSSELR</a>;                  </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR;                   </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gabea6603f7d9a9be6d249b3c7f0a2daf9">  490</a></span>       uint32_t RESERVED3[93];</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gafd8149e3b084e2170607dbe64e27b766">  491</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gafd8149e3b084e2170607dbe64e27b766">STIR</a>;                    </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga19aa718473d88ec7bfccf88dc721bbd4">  492</a></span>       uint32_t RESERVED4[15];</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga658958c3e7cf9a0bb35c71853b2b6ea8">  493</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga658958c3e7cf9a0bb35c71853b2b6ea8">MVFR0</a>;                   </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga116ed13b1c1aba036b9307ed0ea55b47">  494</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga116ed13b1c1aba036b9307ed0ea55b47">MVFR1</a>;                   </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaed4b6e7df7dbef7bc468e6c857ef4204">  495</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaed4b6e7df7dbef7bc468e6c857ef4204">MVFR2</a>;                   </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaf66b4ffcf253684b2b804fb8c6ef3d47">  496</a></span>       uint32_t RESERVED5[1];</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gad323c3f1f75c8f6971214146a566dc8c">  497</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gad323c3f1f75c8f6971214146a566dc8c">ICIALLU</a>;                 </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2f678002bc7e72b5c6cbe165e79a6606">  498</a></span>       uint32_t RESERVED6[1];</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga86c0feeceb540651e6ca01af397e7c9c">  499</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga86c0feeceb540651e6ca01af397e7c9c">ICIMVAU</a>;                 </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga2498dd236ec61bc0983f851ec2d1dadc">  500</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga2498dd236ec61bc0983f851ec2d1dadc">DCIMVAC</a>;                 </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga50230b7ffe2728d6fb9e317a15978ab3">  501</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga50230b7ffe2728d6fb9e317a15978ab3">DCISW</a>;                   </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga37356bd9475a8be5a1e9f1489297e5dd">  502</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga37356bd9475a8be5a1e9f1489297e5dd">DCCMVAU</a>;                 </div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6887612a34a60a320a299dfe3d50cbf7">  503</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6887612a34a60a320a299dfe3d50cbf7">DCCMVAC</a>;                 </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga49dfb8c504b1aced86af1c5eff699755">  504</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga49dfb8c504b1aced86af1c5eff699755">DCCSW</a>;                   </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga29db2ff9cf75c787ea350468fc224408">  505</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga29db2ff9cf75c787ea350468fc224408">DCCIMVAC</a>;                </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga16e05cc18ec7ab501620bf7263f226e7">  506</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga16e05cc18ec7ab501620bf7263f226e7">DCCISW</a>;                  </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5cedcf03e7e379df1cf258af56956cd6">  507</a></span>       uint32_t RESERVED7[6];</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga6f52bb11b40cad59e836366a43686d63">  508</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga6f52bb11b40cad59e836366a43686d63">ITCMCR</a>;                  </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga1728cb36883856a3543286d9acfb8a0d">  509</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga1728cb36883856a3543286d9acfb8a0d">DTCMCR</a>;                  </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa7154549803e08073983216c159f74e3">  510</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gaa7154549803e08073983216c159f74e3">AHBPCR</a>;                  </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacc2c89b1b03bed0224952b05582ce397">  511</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacc2c89b1b03bed0224952b05582ce397">CACR</a>;                    </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gae1aa2246b75741ae5a7a965a66fa8d64">  512</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gae1aa2246b75741ae5a7a965a66fa8d64">AHBSCR</a>;                  </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab5acfe05b4c0828572919ef4e4e2de75">  513</a></span>       uint32_t RESERVED8[1];</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gacb77619057d99c6d671915df3aa9b454">  514</a></span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gacb77619057d99c6d671915df3aa9b454">ABFSR</a>;                   </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga58686b88f94f789d4e6f429fe1ff58cf">  518</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0932b31faafd47656a03ced75a31d99b">  519</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga104462bd0815391b4044a70bd15d3a71">  521</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad358dfbd04300afc1824329d128b99e8">  522</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf8b3236b08fb8e840efb682645fb0e98">  524</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafae4a1f27a927338ae9dc51a0e146213">  525</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga705f68eaa9afb042ca2407dc4e4629ac">  527</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga98e581423ca016680c238c469aba546d">  528</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3c3d9071e574de11fb27ba57034838b1">  530</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  531</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750d4b52624a46d71356db4ea769573b">  534</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  535</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  537</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1e40d93efb402763c8c00ddcc56724ff">  538</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae218d9022288f89faf57187c4d542ecd">  540</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  541</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9dbb3358c6167c9c3f85661b90fb2794">  543</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7325b61ea0ec323ef2d5c893b112e546">  544</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadbe25e4b333ece1341beb1a740168fdc">  546</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab241827d2a793269d8cd99b9b28c2157">  547</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11cb5b1f9ce167b81f31787a77e575df">  549</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa966600396290808d596fe96e92ca2b5">  550</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga10749d92b9b744094b845c2eb46d4319">  552</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056d74fd538e5d36d3be1f28d399c877">  553</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gada60c92bf88d6fd21a8f49efa4a127b8">  555</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacb6992e7c7ddc27a370f62878a21ef72">  556</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga403d154200242629e6d2764bfc12a7ec">  558</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  559</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae4f602c7c5c895d5fb687b71b0979fc3">  561</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5533791a4ecf1b9301c883047b3e8396">  562</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac6a55451ddd38bffcff5a211d29cea78">  565</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga75e395ed74042923e8c93edf50f0996c">  566</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">  569</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  570</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec404750ff5ca07f499a3c06b62051ef">  572</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabacedaefeefc73d666bbe59ece904493">  573</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad31dec98fbc0d33ace63cb1f1a927923">  575</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f571f93d3d4a6eac9a3040756d3d951">  576</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">  578</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">  579</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaffb2737eca1eac0fc1c282a76a40953c">  581</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">  582</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa30a12e892bb696e61626d71359a9029">  584</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga212c5ab1c1c82c807d30d2307aa8d218">  585</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  587</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3006e31968bb9725e7b4ee0784d99f7f">  588</a></span><span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL </span><span class="comment">/*&lt;&lt; SCB_AIRCR_VECTRESET_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3bddcec40aeaf3d3a998446100fa0e44">  591</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">  592</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab304f6258ec03bd9a6e7a360515c3cfe">  594</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  595</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3680a15114d7fdc1e25043b881308fe9">  597</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">  598</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2a729c850e865d602bbf25852c7d44fe">  601</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                      18                                            </span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7fac248cabee94546aa9530d27217772">  602</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33f0f2a0818b2570f3e00b7e79501448">  604</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                      17                                            </span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">  605</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa1896a99252649cfb96139b56ba87d9b">  607</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                      16                                            </span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">  608</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac2d20a250960a432cc74da59d20e2f86">  610</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33cf22d3d46af158a03aad25ddea1bcb">  611</a></span><span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  613</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  614</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8d512998bb8cd9333fb7627ddf59bba">  616</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb9aeac71b3abd8586d0297070f61dcb">  617</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac4e4928b864ea10fc24dbbc57d976229">  619</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga68c96ad594af70c007923979085c99e0">  620</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga789e41f45f59a8cd455fd59fa7652e5e">  622</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4cf59b6343ca962c80e1885710da90aa">  623</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab4615f7deb07386350365b10240a3c83">  625</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  626</a></span><span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL </span><span class="comment">/*&lt;&lt; SCB_CCR_NONBASETHRDENA_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae71949507636fda388ec11d5c2d30b52">  629</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga056fb6be590857bbc029bed48b21dd79">  630</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  632</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  633</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga685b4564a8760b4506f14ec4307b7251">  635</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">  636</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  638</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6095a7acfbad66f52822b1392be88652">  639</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa22551e24a72b65f1e817f7ab462203b">  641</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga677c23749c4d348f30fb471d1223e783">  642</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  644</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  645</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  647</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga122b4f732732010895e438803a29d3cc">  648</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaec9ca3b1213c49e2442373445e1697de">  650</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafef530088dc6d6bfc9f1893d52853684">  651</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  653</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae0e837241a515d4cbadaaae1faa8e039">  654</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b71cf4c61803752a41c96deb00d26af">  656</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  657</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga977f5176be2bc8b123873861b38bc02f">  659</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634c0f69a233475289023ae5cb158fdf">  660</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae06f54f5081f01ed3f6824e451ad3656">  662</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3166103b5a5f7931d0df90949c47dfe">  663</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  665</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  666</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7c856f79a75dcc1d1517b19a67691803">  668</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9147fd4e1b12394ae26eadf900a023a3">  669</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac8e4197b295c8560e68e2d71285c7879">  672</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga565807b1a3f31891f1f967d0fa30d03f">  673</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  675</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  676</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91f41491cec5b5acca3fbc94efbd799e">  678</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad46716159a3808c9e7da22067d6bec98">  679</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  682</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gababd60e94756bb33929d5e6f25d8dba3">  683</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab361e54183a378474cb419ae2a55d6f4">  685</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6560d97ed043bc01152a7247bafa3157">  686</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga77993da8de35adea7bda6a4475f036ab">  688</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaac5e289211d0a63fe879a9691cb9e1a9">  689</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga13f502fb5ac673df9c287488c40b0c1d">  692</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  693</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad02d3eaf062ac184c18a7889c9b6de57">  695</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gacbb931575c07b324ec793775b7c44d05">  696</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaccf82364c6d0ed7206f1084277b7cc61">  698</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3f7384b8a761704655fd45396a305663">  699</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf28fdce48655f0dcefb383aebf26b050">  701</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga609edf8f50bc49adb51ae28bcecefe1f">  702</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaef4ec28427f9f88ac70a13ae4e541378">  704</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga200bcf918d57443b5e29e8ce552e4bdf">  705</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">/* Cache Level ID register */</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga384f04641b96d74495e023cca27ed72f">  708</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27                                             </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a2124def29e03f85d8ab6b455f5a174">  709</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad723f01984bb639c77acc9529fa35ea8">  711</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24                                             </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  712</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_FORMAT_Pos)                  </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span><span class="comment">/* Cache Type register */</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab3c7f12bf78e1049eeb477a1d48b144f">  715</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29                                             </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf0303349e35d3777aa3aceae268f1651">  716</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga96ba2dac3d22d7892eabb851c052a286">  718</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24                                             </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga341c1fe0efc63e26a2affebda136da6c">  719</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7692042fbaab5852ca60f6c2d659f724">  721</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20                                             </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  722</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae25b69e6ea66c125f703870adabb0d65">  724</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16                                             </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga634bb0b270954a68757c86c517de948b">  725</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5be00464e6789da9619947d67d2a1529">  727</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0                                             </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac62440e20c39b8022279a4a706ef9aa3">  728</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">/* Cache Size ID Register */</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  731</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31                                             </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9089551a75985fa7cf051062ed2d62b9">  732</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  734</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30                                             </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  735</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga379743eea011cede0032ecb7812b51e1">  737</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29                                             </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa77f28cbf94b44c1114a66e05cc43255">  738</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (7UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gade432ae0a64858e92fa35c2983fb47a4">  740</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28                                             </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga519ebde5ad64be2098f586bddbc8e898">  741</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (7UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  743</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13                                             </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga47d1f01185d7a039334031008386c5a8">  744</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae67f2f83976b819fb3039fc35cfef0fb">  746</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3                                             </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gae093c4c635dad43845967512fa87173a">  747</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga750388e1509b36d35568a68a7a1e1ff7">  749</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0                                             </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga07b3bdffe4c289b9c19c70cf698499da">  750</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">/* Cache Size Selection Register */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8c014c9678bc9072f10459a1e14b973c">  753</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1                                             </span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa24e3a6d6960acff3d6949e416046cf0">  754</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga70e80783c3bd7b11504c63b052b0c0b9">  756</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0                                             </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  757</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* SCB Software Triggered Interrupt Register */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaeb4a916d84d967c1bab8e88800a28984">  760</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0                                             </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  761</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/* Instruction Tightly-Coupled Memory Control Register*/</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga86b58242b8286aba9318e2062d88f341">  764</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Pos                   3                                             </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2aca0f00fd91071567dfa596eaa136de">  765</a></span><span class="preprocessor">#define SCB_ITCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_ITCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1094e5655c0e9572ecd562fa4a7d5f21">  767</a></span><span class="preprocessor">#define SCB_ITCMCR_RETEN_Pos                2                                             </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga6f7d14ca4c78b7fd64157d9f8110f188">  768</a></span><span class="preprocessor">#define SCB_ITCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_ITCMCR_RETEN_Pos)                  </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga33901f7f35fe403c82a9641a0d35ae92">  770</a></span><span class="preprocessor">#define SCB_ITCMCR_RMW_Pos                  1                                             </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0e3b9b0855837e95e4b0fc6d36cd604b">  771</a></span><span class="preprocessor">#define SCB_ITCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_ITCMCR_RMW_Pos)                    </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5d2fc7c04a8aaedff19bd4ff6de187eb">  773</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Pos                   0                                             </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4d1c57f26a03910ab0549efecd2a602c">  774</a></span><span class="preprocessor">#define SCB_ITCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_ITCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">/* Data Tightly-Coupled Memory Control Registers */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3cacd7498eb3c022ecc7e21a3dfc3c13">  777</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Pos                   3                                             </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga35b381dd367cd1533f5c2b2c88720b72">  778</a></span><span class="preprocessor">#define SCB_DTCMCR_SZ_Msk                  (0xFUL &lt;&lt; SCB_DTCMCR_SZ_Pos)                   </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga8b72fb208ee772734e580911a8e522ce">  780</a></span><span class="preprocessor">#define SCB_DTCMCR_RETEN_Pos                2                                             </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa69bbf5b17808383d88f23a424c1b62e">  781</a></span><span class="preprocessor">#define SCB_DTCMCR_RETEN_Msk               (1UL &lt;&lt; SCB_DTCMCR_RETEN_Pos)                   </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga11c115ca21511be7e56e997a8bde567a">  783</a></span><span class="preprocessor">#define SCB_DTCMCR_RMW_Pos                  1                                             </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga79b099c3a4365b434aaf55ebbd534420">  784</a></span><span class="preprocessor">#define SCB_DTCMCR_RMW_Msk                 (1UL &lt;&lt; SCB_DTCMCR_RMW_Pos)                    </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf3ba6873b9288121146a6432db53540f">  786</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Pos                   0                                             </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafd9689d338f30fa434c7629083f29608">  787</a></span><span class="preprocessor">#define SCB_DTCMCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_DTCMCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">/* AHBP Control Register */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f5d024d0d233713c33c5ba1a936d8d2">  790</a></span><span class="preprocessor">#define SCB_AHBPCR_SZ_Pos                   1                                             </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9a22251ee32265508a9aa7bcff3e317a">  791</a></span><span class="preprocessor">#define SCB_AHBPCR_SZ_Msk                  (7UL &lt;&lt; SCB_AHBPCR_SZ_Pos)                     </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1048eb341b71c712a1a8aedf4eedffe0">  793</a></span><span class="preprocessor">#define SCB_AHBPCR_EN_Pos                   0                                             </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga770da9a88e66adb62645f625b0a095cb">  794</a></span><span class="preprocessor">#define SCB_AHBPCR_EN_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_EN_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">/* L1 Cache Control Register */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga9f1abd30b202418a920255dcd1d87d5f">  797</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Pos                2                                             </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0fd9cfb1ef8f44e3edc66fd52309fa7f">  798</a></span><span class="preprocessor">#define SCB_CACR_FORCEWT_Msk               (1UL &lt;&lt; SCB_CACR_FORCEWT_Pos)                  </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga76ce5adcbed2d2d8d425214a1e5d0579">  800</a></span><span class="preprocessor">#define SCB_CACR_ECCEN_Pos                  1                                             </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7456a0b93710e8b9fa2b94c946e96c5c">  801</a></span><span class="preprocessor">#define SCB_CACR_ECCEN_Msk                 (1UL &lt;&lt; SCB_CACR_ECCEN_Pos)                    </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gafda198ad429d0a5c865e75d42afa12a2">  803</a></span><span class="preprocessor">#define SCB_CACR_SIWT_Pos                   0                                             </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga00625442f92069da7604a420bafdbd23">  804</a></span><span class="preprocessor">#define SCB_CACR_SIWT_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_CACR_SIWT_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">/* AHBS control register */</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga47f55c7d1b161535caff50e7a35dc734">  807</a></span><span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Pos           11                                             </span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabb766ac9d99ea8272387b6946e80ce43">  808</a></span><span class="preprocessor">#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL &lt;&lt; SCB_AHBPCR_INITCOUNT_Pos)           </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabf98193e45e8bcb57caa28e8dc6df199">  810</a></span><span class="preprocessor">#define SCB_AHBSCR_TPRI_Pos                 2                                             </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab5303ca99ab56df4b6cd6298dc0e1c32">  811</a></span><span class="preprocessor">#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL &lt;&lt; SCB_AHBPCR_TPRI_Pos)               </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfdcfa4029b1249d45a649ff37c04d65">  813</a></span><span class="preprocessor">#define SCB_AHBSCR_CTL_Pos                  0                                             </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gab2aa81692dfec47f8b69a3f425ca1022">  814</a></span><span class="preprocessor">#define SCB_AHBSCR_CTL_Msk                 (3UL </span><span class="comment">/*&lt;&lt; SCB_AHBPCR_CTL_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">/* Auxiliary Bus Fault Status Register */</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gad89888a5399f2a229270d6dc9a8eaa85">  817</a></span><span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Pos              8                                             </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga91783597f0721644a1ab1919755bb6ee">  818</a></span><span class="preprocessor">#define SCB_ABFSR_AXIMTYPE_Msk             (3UL &lt;&lt; SCB_ABFSR_AXIMTYPE_Pos)                </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga2d943581f93e2425e0a22a0d45b9f0a6">  820</a></span><span class="preprocessor">#define SCB_ABFSR_EPPB_Pos                  4                                             </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac7bbc98af76d3de2713a0eb0c6c2e613">  821</a></span><span class="preprocessor">#define SCB_ABFSR_EPPB_Msk                 (1UL &lt;&lt; SCB_ABFSR_EPPB_Pos)                    </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga48c7a6de20e2823c0dc74d78c5ef7992">  823</a></span><span class="preprocessor">#define SCB_ABFSR_AXIM_Pos                  3                                             </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gac24348e5ec8392f4a076c7ba690aae48">  824</a></span><span class="preprocessor">#define SCB_ABFSR_AXIM_Msk                 (1UL &lt;&lt; SCB_ABFSR_AXIM_Pos)                    </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5c97d4cc05972dc80963e74eb2332841">  826</a></span><span class="preprocessor">#define SCB_ABFSR_AHBP_Pos                  2                                             </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabfc67aa93bca5ddd4b0f0a47b372383e">  827</a></span><span class="preprocessor">#define SCB_ABFSR_AHBP_Msk                 (1UL &lt;&lt; SCB_ABFSR_AHBP_Pos)                    </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga46e22bfb92f4344807714dfa987b7cf3">  829</a></span><span class="preprocessor">#define SCB_ABFSR_DTCM_Pos                  1                                             </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga0f48b9b3b5e79c83383ff9506a75f423">  830</a></span><span class="preprocessor">#define SCB_ABFSR_DTCM_Msk                 (1UL &lt;&lt; SCB_ABFSR_DTCM_Pos)                    </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf7c22a977aed73cd51317c25286e81c6">  832</a></span><span class="preprocessor">#define SCB_ABFSR_ITCM_Pos                  0                                             </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa8cd31cf3adbe7445c733c0a0a4779da">  833</a></span><span class="preprocessor">#define SCB_ABFSR_ITCM_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_ABFSR_ITCM_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>{</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>       uint32_t RESERVED0[1];</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ICTR;                    </div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   </div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>} <a class="code hl_struct" href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a>;</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span> </div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">/* Interrupt Controller Type Register Definitions */</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga0777ddf379af50f9ca41d40573bfffc5">  854</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga3efa0f5210051464e1034b19fc7b33c7">  855</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">/* Auxiliary Control Register Definitions */</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga5f888e0ebc18cc2d99976405777c142f">  858</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12                                          </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga46b16a03b408184720134ef42203ac2e">  859</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL &lt;&lt; SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga1bffb5e05053d15cbe42fbe87d225dcb">  861</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Pos         11                                          </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga436fc1bd011b15c9585bb3ace5332ce3">  862</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_DISRAMODE_Pos)         </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa743743f5af93d6ece74a426b355ab70">  864</a></span><span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Pos         10                                          </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gadd12baaeeea3220b03867e4b8a1432aa">  865</a></span><span class="preprocessor">#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL &lt;&lt; SCnSCB_ACTLR_FPEXCODIS_Pos)         </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaab395870643a0bee78906bb15ca5bd02">  867</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaa9dd2d4a2350499188f438d0aa9fd982">  868</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  870</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_cn_s_c_b.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  871</a></span><span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL </span><span class="comment">/*&lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>{</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    </div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span> </div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadbb65d4a815759649db41df216ed4d60">  893</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga1bf3033ecccf200f59baefe15dbb367c">  894</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga24fbc69a5f0b78d67fda2300257baff1">  896</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">  897</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  899</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">  900</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga0b48cc1e36d92a92e4bf632890314810">  902</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">  903</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf44d10df359dc5bf5752b0894ae3bad2">  906</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">  907</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3208104c3b019b5de35ae8c21d5c34dd">  910</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gafc77b56d568930b49a2474debc75ab45">  911</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  914</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga3af0d891fdd99bcc8d8912d37830edb6">  915</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gadd0c9cd6641b9f6a0c618e7982954860">  917</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#ga8a6a85a87334776f33d77fd147587431">  918</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gacae558f6e75a0bed5d826f606d8e695e">  920</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___sys_tick.html#gaf1e68865c5aece2ad58971225bd3e95e">  921</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>{</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  {</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gab50ec41c0e75c89feb7fbda602e59634">  938</a></span>    <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#gab50ec41c0e75c89feb7fbda602e59634">u8</a>;                  </div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga45eae854a03292d6ab116b9aad02ec72">  939</a></span>    <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga45eae854a03292d6ab116b9aad02ec72">u16</a>;                 </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga98d7062c16389b96f8f0b1af267a1667">  940</a></span>    <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga98d7062c16389b96f8f0b1af267a1667">u32</a>;                 </div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0ab4f50c78ed117d6b2ad552c2b35eba">  941</a></span>  }  PORT [32];                          </div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>       uint32_t RESERVED0[864];</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TER;                     </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>       uint32_t RESERVED1[15];</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPR;                     </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>       uint32_t RESERVED2[15];</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TCR;                     </div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>       uint32_t RESERVED3[29];</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t IWR;                     </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t IRR;                     </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMCR;                    </div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>       uint32_t RESERVED4[43];</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t LAR;                     </div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t LSR;                     </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>       uint32_t RESERVED5[6];</div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID4;                    </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID5;                    </div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID6;                    </div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID7;                    </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID0;                    </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID1;                    </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID2;                    </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PID3;                    </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID0;                    </div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID1;                    </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID2;                    </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CID3;                    </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>} <a class="code hl_struct" href="struct_i_t_m___type.html">ITM_Type</a>;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">/* ITM Trace Privilege Register Definitions */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">  971</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                             </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">  972</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">/* ITM Trace Control Register Definitions */</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">  975</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                             </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  976</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">  978</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                             </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">  979</a></span><span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)             </span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">  981</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                             </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">  982</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">  984</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                             </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  985</a></span><span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)                </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">  987</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                             </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">  988</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">  990</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3                                             </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">  991</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">  993</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                             </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">  994</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">  996</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                             </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">  997</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">  999</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                             </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1000</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">/* ITM Integration Write Register Definitions */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga04d3f842ad48f6a9127b4cecc963e1d7"> 1003</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Pos                0                                             </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga67b969f8f04ed15886727788f0e2ffd7"> 1004</a></span><span class="preprocessor">#define ITM_IWR_ATVALIDM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IWR_ATVALIDM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">/* ITM Integration Read Register Definitions */</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga259edfd1d2e877a62e06d7a240df97f4"> 1007</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Pos                0                                             </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga3dbc3e15f5bde2669cd8121a1fe419b9"> 1008</a></span><span class="preprocessor">#define ITM_IRR_ATREADYM_Msk               (1UL </span><span class="comment">/*&lt;&lt; ITM_IRR_ATREADYM_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">/* ITM Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga08de02bf32caf48aaa29f7c68ff5d755"> 1011</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Pos            0                                             </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga8838bd3dd04c1a6be97cd946364a3fd2"> 1012</a></span><span class="preprocessor">#define ITM_IMCR_INTEGRATION_Msk           (1UL </span><span class="comment">/*&lt;&lt; ITM_IMCR_INTEGRATION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">/* ITM Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e"> 1015</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Pos                 2                                             </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4"> 1016</a></span><span class="preprocessor">#define ITM_LSR_ByteAcc_Msk                (1UL &lt;&lt; ITM_LSR_ByteAcc_Pos)                   </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0"> 1018</a></span><span class="preprocessor">#define ITM_LSR_Access_Pos                  1                                             </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37"> 1019</a></span><span class="preprocessor">#define ITM_LSR_Access_Msk                 (1UL &lt;&lt; ITM_LSR_Access_Pos)                    </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d"> 1021</a></span><span class="preprocessor">#define ITM_LSR_Present_Pos                 0                                             </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017"> 1022</a></span><span class="preprocessor">#define ITM_LSR_Present_Msk                (1UL </span><span class="comment">/*&lt;&lt; ITM_LSR_Present_Pos*/</span><span class="preprocessor">)                </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span> </div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>{</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CYCCNT;                  </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPICNT;                  </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXCCNT;                  </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SLEEPCNT;                </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LSUCNT;                  </div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FOLDCNT;                 </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PCSR;                    </div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP0;                   </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK0;                   </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION0;               </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>       uint32_t RESERVED0[1];</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP1;                   </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK1;                   </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION1;               </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>       uint32_t RESERVED1[1];</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP2;                   </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK2;                   </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION2;               </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>       uint32_t RESERVED2[1];</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t COMP3;                   </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK3;                   </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FUNCTION3;               </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga5c0257af31b22a3e448446ac888d3a73"> 1060</a></span>       uint32_t RESERVED3[981];</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga0e69531f29f71c62cccac82417cda0f8"> 1061</a></span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga0e69531f29f71c62cccac82417cda0f8">LAR</a>;                     </div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#ga28449e73e4c03e372c9ee0bb1211a58a"> 1062</a></span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga28449e73e4c03e372c9ee0bb1211a58a">LSR</a>;                     </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span> </div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1066</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28                                          </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1067</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1069</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27                                          </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1070</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad997b9026715d5609b5a3b144eca42d0"> 1072</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26                                          </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gacc7d15edf7a27147c422099ab475953e"> 1073</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga337f6167d960f57f12aa382ffecce522"> 1075</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25                                          </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf40c8d7a4fd978034c137e90f714c143"> 1076</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad52a0e5be84363ab166cc17beca0d048"> 1078</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24                                          </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1079</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1081</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22                                          </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga40554bd81460e39abf08810f45fac1a2"> 1082</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1084</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21                                          </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga717e679d775562ae09185a3776b1582f"> 1085</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)          </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1087</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20                                          </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1088</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)           </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1090</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19                                          </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2f431b3734fb840daf5b361034856da9"> 1091</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)         </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1093</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18                                          </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab7ee0def33423b5859ca4030dff63b58"> 1094</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)           </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1096</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17                                          </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga189089c30aade60b983df17ad2412f6f"> 1097</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)           </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1099</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16                                          </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1100</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)           </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e14afc7790fcb424fcf619e192554c9"> 1102</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12                                          </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1103</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)          </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga678ef08786edcbef964479217efb9284"> 1105</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10                                          </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1106</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1108</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9                                          </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga6c12e2868b8989a69445646698b8c331"> 1109</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (0x1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)              </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2868c0b28eb13be930afb819f55f6f25"> 1111</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5                                          </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1112</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga129bc152febfddd67a0c20c6814cba69"> 1114</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1                                          </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1115</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaa4509f5f8514a7200be61691f0e01f10"> 1117</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0                                          </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1118</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">/* DWT CPI Count Register Definitions */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1121</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0                                          </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1122</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">/* DWT Exception Overhead Count Register Definitions */</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga031c693654030d4cba398b45d2925b1d"> 1125</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0                                          </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga057fa604a107b58a198bbbadb47e69c9"> 1126</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">/* DWT Sleep Count Register Definitions */</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1129</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga1e340751d71413fef400a0a1d76cc828"> 1130</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">/* DWT LSU Count Register Definitions */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gab9394c7911b0b4312a096dad91d53a3d"> 1133</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0                                          </span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga2186d7fc9317e20bad61336ee2925615"> 1134</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">/* DWT Folded-instruction Count Register Definitions */</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1137</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0                                          </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1138</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">/* DWT Comparator Mask Register Definitions */</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaf798ae34e2b9280ea64f4d9920cd2e7d"> 1141</a></span><span class="preprocessor">#define DWT_MASK_MASK_Pos                   0                                          </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gadd798deb0f1312feab4fb05dcddc229b"> 1142</a></span><span class="preprocessor">#define DWT_MASK_MASK_Msk                  (0x1FUL </span><span class="comment">/*&lt;&lt; DWT_MASK_MASK_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1145</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24                                          </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gac8b1a655947490280709037808eec8ac"> 1146</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8b75e8ab3ffd5ea2fa762d028dc30e8c"> 1148</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Pos        16                                          </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafdbf5a8c367befe8661a4f6945c83445"> 1149</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR1_Pos)      </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga9854cd8bf16f7dce0fb196a8029b018e"> 1151</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Pos        12                                          </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gafc5efbe8f9b51e04aecd00c8a4eb50fb"> 1152</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL &lt;&lt; DWT_FUNCTION_DATAVADDR0_Pos)      </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1154</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10                                          </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gaab42cbc1e6084c44d5de70971613ea76"> 1155</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga89d7c48858b4d4de96cdadfac91856a1"> 1157</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Pos            9                                          </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga64bd419260c3337cacf93607d1ad27ac"> 1158</a></span><span class="preprocessor">#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_LNK1ENA_Pos)         </span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga106f3672cd4be7c7c846e20497ebe5a6"> 1160</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Pos         8                                          </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga32af1f1c0fcd2d8d9afd1ad79cd9970e"> 1161</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL &lt;&lt; DWT_FUNCTION_DATAVMATCH_Pos)      </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga4b65d79ca37ae8010b4a726312413efd"> 1163</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Pos           7                                          </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga8e2ed09bdd33a8f7f7ce0444f5f3bb25"> 1164</a></span><span class="preprocessor">#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL &lt;&lt; DWT_FUNCTION_CYCMATCH_Pos)        </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga41d5b332216baa8d29561260a1b85659"> 1166</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Pos          5                                          </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#gad46dd5aba29f2e28d4d3f50b1d291f41"> 1167</a></span><span class="preprocessor">#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL &lt;&lt; DWT_FUNCTION_EMITRANGE_Pos)       </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga5797b556edde2bbaa4d33dcdb1a891bb"> 1169</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Pos           0                                          </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___d_w_t.html#ga3b2cda708755ecf5f921d08b25d774d1"> 1170</a></span><span class="preprocessor">#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_FUNCTION_Pos*/</span><span class="preprocessor">)     </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span> </div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>{</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSPSR;                   </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSPSR;                   </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>       uint32_t RESERVED0[2];</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACPR;                    </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>       uint32_t RESERVED1[55];</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SPPR;                    </div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>       uint32_t RESERVED2[131];</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FFSR;                    </div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FFCR;                    </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FSCR;                    </div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>       uint32_t RESERVED3[759];</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TRIGGER;                 </div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO0;                   </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR2;               </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>       uint32_t RESERVED4[1];</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ITATBCTR0;               </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t FIFO1;                   </div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ITCTRL;                  </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>       uint32_t RESERVED5[39];</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMSET;                </div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLAIMCLR;                </div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>       uint32_t RESERVED7[8];</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVID;                   </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t DEVTYPE;                 </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5a82d274eb2df8b0c92dd4ed63535928"> 1212</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0                                          </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4fcacd27208419929921aec8457a8c13"> 1213</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0f302797b94bb2da24052082ab630858"> 1216</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0                                          </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaca085c8a954393d70dbd7240bb02cc1f"> 1217</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9537b8a660cc8803f57cbbee320b2fc8"> 1220</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3                                          </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaaa313f980974a8cfc7dac68c4d805ab1"> 1221</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad30fde0c058da2ffb2b0a213be7a1b5c"> 1223</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2                                          </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0d6bfd263ff2fdec72d6ec9415fb1135"> 1224</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaedf31fd453a878021b542b644e2869d2"> 1226</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1                                          </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78"> 1227</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga542ca74a081588273e6d5275ba5da6bf"> 1229</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0                                          </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga63dfb09259893958962914fc3a9e3824"> 1230</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7ea11ba6ea75b541cd82e185c725b5b"> 1233</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8                                          </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga360b413bc5da61f751546a7133c3e4dd"> 1234</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga99e58a0960b275a773b245e2b69b9a64"> 1236</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1                                          </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga27d1ecf2e0ff496df03457a2a97cb2c9"> 1237</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5517fa2ced64efbbd413720329c50b99"> 1240</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0                                          </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga814227af2b2665a0687bb49345e21110"> 1241</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">/* TPI Integration ETM Data Register Definitions (FIFO0) */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa7e050e9eb6528241ebc6835783b6bae"> 1244</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga94cb2493ed35d2dab7bd4092b88a05bc"> 1245</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac2b6f7f13a2fa0be4aa7645a47dcac52"> 1247</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga07bafa971b8daf0d63b3f92b9ae7fa16"> 1248</a></span><span class="preprocessor">#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga7fdeb3e465ca4aa9e3b2f424ab3bbd1d"> 1250</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4f0005dc420b28f2369179a935b9a9d3"> 1251</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO0_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2f738e45386ebf58c4d406f578e7ddaf"> 1253</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad2536b3a935361c68453cd068640af92"> 1254</a></span><span class="preprocessor">#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO0_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5f0037cc80c65e86d9e94e5005077a48"> 1256</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Pos                 16                                          </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa82a7b9b99c990fb12eafb3c84b68254"> 1257</a></span><span class="preprocessor">#define TPI_FIFO0_ETM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM2_Pos)              </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gac5a2ef4b7f811d1f3d81ec919d794413"> 1259</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Pos                  8                                          </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaad9c1a6ed34a70905005a0cc14d5f01b"> 1260</a></span><span class="preprocessor">#define TPI_FIFO0_ETM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO0_ETM1_Pos)              </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga48783ce3c695d8c06b1352a526110a87"> 1262</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Pos                  0                                          </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaf924f7d1662f3f6c1da12052390cb118"> 1263</a></span><span class="preprocessor">#define TPI_FIFO0_ETM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO0_ETM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span><span class="comment">/* TPI ITATBCTR2 Register Definitions */</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga6959f73d7db4a87ae9ad9cfc99844526"> 1266</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Pos           0                                          </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1859502749709a2e5ead9a2599d998db"> 1267</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">/* TPI Integration ITM Data Register Definitions (FIFO1) */</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga08edfc862b2c8c415854cc4ae2067dfb"> 1270</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Pos          29                                          </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabc1f6a3b6cac0099d7c01ca949b4dd08"> 1271</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ITM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa22ebf7c86e4f4b2c98cfd0b5981375a"> 1273</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Pos        27                                          </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacba2edfc0499828019550141356b0dcb"> 1274</a></span><span class="preprocessor">#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ITM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3177b8d815cf4a707a2d3d3d5499315d"> 1276</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Pos          26                                          </span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0e8f29a1e9378d1ceb0708035edbb86d"> 1277</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL &lt;&lt; TPI_FIFO1_ETM_ATVALID_Pos)        </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaab31238152b5691af633a7475eaf1f06"> 1279</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Pos        24                                          </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab554305459953b80554fdb1908b73291"> 1280</a></span><span class="preprocessor">#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL &lt;&lt; TPI_FIFO1_ETM_bytecount_Pos)      </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1828c228f3940005f48fb8dd88ada35b"> 1282</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Pos                 16                                          </span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gae54512f926ebc00f2e056232aa21d335"> 1283</a></span><span class="preprocessor">#define TPI_FIFO1_ITM2_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM2_Pos)              </span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaece86ab513bc3d0e0a9dbd82258af49f"> 1285</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Pos                  8                                          </span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3347f42828920dfe56e3130ad319a9e6"> 1286</a></span><span class="preprocessor">#define TPI_FIFO1_ITM1_Msk                 (0xFFUL &lt;&lt; TPI_FIFO1_ITM1_Pos)              </span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga2188671488417a52abb075bcd4d73440"> 1288</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Pos                  0                                          </span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga8ae09f544fc1a428797e2a150f14a4c9"> 1289</a></span><span class="preprocessor">#define TPI_FIFO1_ITM0_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_FIFO1_ITM0_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/* TPI ITATBCTR0 Register Definitions */</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab1eb6866c65f02fa9c83696b49b0f346"> 1292</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Pos           0                                          </span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaee320b3c60f9575aa96a8742c4ff9356"> 1293</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaa847adb71a1bc811d2e3190528f495f0"> 1296</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0                                          </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gad6f87550b468ad0920d5f405bfd3f017"> 1297</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga9f46cf1a1708575f56d6b827766277f4"> 1300</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11                                          </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gacecc8710a8f6a23a7d1d4f5674daf02a"> 1301</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga675534579d9e25477bb38970e3ef973c"> 1303</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10                                          </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942"> 1304</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga974cccf4c958b4a45cb71c7b5de39b7b"> 1306</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9                                          </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga1ca84d62243e475836bba02516ba6b97"> 1307</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga3f7da5de2a34be41a092e5eddd22ac4d"> 1309</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Pos              6                                          </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga939e068ff3f1a65b35187ab34a342cd8"> 1310</a></span><span class="preprocessor">#define TPI_DEVID_MinBufSz_Msk             (0x7UL &lt;&lt; TPI_DEVID_MinBufSz_Pos)           </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab382b1296b5efd057be606eb8f768df8"> 1312</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Pos             5                                          </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gab67830557d2d10be882284275025a2d3"> 1313</a></span><span class="preprocessor">#define TPI_DEVID_AsynClkIn_Msk            (0x1UL &lt;&lt; TPI_DEVID_AsynClkIn_Pos)          </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga80ecae7fec479e80e583f545996868ed"> 1315</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0                                          </span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gabed454418d2140043cd65ec899abd97f"> 1316</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga69c4892d332755a9f64c1680497cebdd"> 1319</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           4                                          </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#gaecbceed6d08ec586403b37ad47b38c88"> 1320</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)        </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga0c799ff892af5eb3162d152abc00af7a"> 1322</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             0                                          </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___t_p_i.html#ga5b2fd7dddaf5f64855d9c0696acd65c1"> 1323</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)       </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span> </div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>{</div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>} MPU_Type;</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">/* MPU Type Register */</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">/* MPU Control Register */</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">/* MPU Region Number Register */</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">/* MPU Region Base Address Register */</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; MPU_RBAR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment">/* MPU Region Attribute and Size Register */</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="preprocessor">#define MPU_RASR_XN_Pos                    28                                             </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="preprocessor">#define MPU_RASR_XN_Msk                    (1UL &lt;&lt; MPU_RASR_XN_Pos)                       </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="preprocessor">#define MPU_RASR_AP_Pos                    24                                             </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="preprocessor">#define MPU_RASR_AP_Msk                    (0x7UL &lt;&lt; MPU_RASR_AP_Pos)                     </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">#define MPU_RASR_TEX_Pos                   19                                             </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">#define MPU_RASR_TEX_Msk                   (0x7UL &lt;&lt; MPU_RASR_TEX_Pos)                    </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">#define MPU_RASR_S_Pos                     18                                             </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define MPU_RASR_S_Msk                     (1UL &lt;&lt; MPU_RASR_S_Pos)                        </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">#define MPU_RASR_C_Pos                     17                                             </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">#define MPU_RASR_C_Msk                     (1UL &lt;&lt; MPU_RASR_C_Pos)                        </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define MPU_RASR_B_Pos                     16                                             </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#define MPU_RASR_B_Msk                     (1UL &lt;&lt; MPU_RASR_B_Pos)                        </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_RASR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>{</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>       uint32_t RESERVED0[1];</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR;                   </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR;                   </div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR;                  </div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR0;                   </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR1;                   </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <a class="code hl_define" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MVFR2;                   </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>} FPU_Type;</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">/* Floating-Point Context Control Register */</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31                                             </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30                                             </span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8                                             </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6                                             </span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5                                             </span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4                                             </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3                                             </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1                                             </span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0                                             </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">/* Floating-Point Context Address Register */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3                                             </span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">/* Floating-Point Default Status Control Register */</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26                                             </span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25                                             </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24                                             </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22                                             </span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">/* Media and FP Feature Register 0 */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Pos    28                                             </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_rounding_modes_Pos)     </span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Pos        24                                             </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define FPU_MVFR0_Short_vectors_Msk        (0xFUL &lt;&lt; FPU_MVFR0_Short_vectors_Pos)         </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define FPU_MVFR0_Square_root_Pos          20                                             </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define FPU_MVFR0_Square_root_Msk          (0xFUL &lt;&lt; FPU_MVFR0_Square_root_Pos)           </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define FPU_MVFR0_Divide_Pos               16                                             </span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define FPU_MVFR0_Divide_Msk               (0xFUL &lt;&lt; FPU_MVFR0_Divide_Pos)                </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Pos    12                                             </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FP_excep_trapping_Pos)     </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Pos      8                                             </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define FPU_MVFR0_Double_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Double_precision_Pos)      </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Pos      4                                             </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define FPU_MVFR0_Single_precision_Msk     (0xFUL &lt;&lt; FPU_MVFR0_Single_precision_Pos)      </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Pos      0                                             </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_A_SIMD_registers_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">/* Media and FP Feature Register 1 */</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Pos         28                                             </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL &lt;&lt; FPU_MVFR1_FP_fused_MAC_Pos)          </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Pos              24                                             </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL &lt;&lt; FPU_MVFR1_FP_HPFP_Pos)               </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Pos            4                                             </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL &lt;&lt; FPU_MVFR1_D_NaN_mode_Pos)            </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Pos              0                                             </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FtZ_mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">/* Media and FP Feature Register 2 */</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span> </div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span> </div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>{</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHCSR;                   </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>  <a class="code hl_define" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t DCRSR;                   </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCRDR;                   </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>  <a class="code hl_define" href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DEMCR;                   </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span> </div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="comment">/* Debug Halting Control and Status Register */</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1547</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1548</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1550</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1551</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1553</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1554</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1556</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1557</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1559</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1560</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1562</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1563</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1565</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1566</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga85747214e2656df6b05ec72e4d22bd6d"> 1568</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 1569</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1571</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1572</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1574</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1575</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1577</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1578</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1580</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1581</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">/* Debug Core Register Selector Register */</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1584</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1585</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1587</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1588</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">/* Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6ff2102b98f86540224819a1b767ba39"> 1591</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga5e99652c1df93b441257389f49407834"> 1592</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga341020a3b7450416d72544eaf8e57a64"> 1594</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6384cbe8045051186d13ef9cdeace95"> 1595</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9ae10710684e14a1a534e785ef390e1b"> 1597</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2ded814556de96fc369de7ae9a7ceb98"> 1598</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 1600</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga68ec55930269fab78e733dcfa32392f8"> 1601</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga802829678f6871863ae9ecf60a10425c"> 1603</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac2b46b9b65bf8d23027f255fc9641977"> 1604</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1606</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1607</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga22079a6e436f23b90308be97e19cf07e"> 1609</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 1610</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 1612</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 1613</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 1615</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaa38b947d77672c48bba1280c0a642e19"> 1616</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga10fc7c53bca904c128bc8e1a03072d50"> 1618</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2f98b461d19746ab2febfddebb73da6f"> 1619</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 1621</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga03ee58b1b02fdbf21612809034562f1c"> 1622</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga444454f7c7748e76cd76c3809c887c41"> 1624</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gad420a9b60620584faaca6289e83d3a87"> 1625</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1627</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1628</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">/* Memory mapping of Cortex-M4 Hardware */</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1640</a></span><span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e"> 1641</a></span><span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gafdab534f961bf8935eb456cb7700dcd2"> 1642</a></span><span class="preprocessor">#define DWT_BASE            (0xE0001000UL)                            </span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga2b1eeff850a7e418844ca847145a1a68"> 1643</a></span><span class="preprocessor">#define TPI_BASE            (0xE0040000UL)                            </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1644</a></span><span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga58effaac0b93006b756d33209e814646"> 1645</a></span><span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaa0288691785a5f868238e0468b39523d"> 1646</a></span><span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1647</a></span><span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 1649</a></span><span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1650</a></span><span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de"> 1651</a></span><span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1652</a></span><span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43"> 1653</a></span><span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1654</a></span><span class="preprocessor">#define DWT                 ((DWT_Type       *)     DWT_BASE      )   </span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1655</a></span><span class="preprocessor">#define TPI                 ((TPI_Type       *)     TPI_BASE      )   </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core__base.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1656</a></span><span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="preprocessor">#if (__FPU_PRESENT == 1)</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    </span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">  #define FPU               ((FPU_Type       *)     FPU_BASE      )   </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a>(uint32_t PriorityGroup)</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>{</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  uint32_t reg_value;</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span> </div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  reg_value  =  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  reg_value &amp;= ~((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>));             <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  reg_value  =  (reg_value                                   |</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>                ((uint32_t)0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>                (PriorityGroupTmp &lt;&lt; 8)                       );              <span class="comment">/* Insert write key and priorty group */</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>}</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span> </div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span> </div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>{</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>  <span class="keywordflow">return</span> ((uint32_t)((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>}</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span> </div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>{</div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>}</div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span> </div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span> </div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span>{</div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>}</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span> </div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span> </div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>{</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>}</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span>{</div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>}</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>{</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>}</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span> </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span> </div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>{</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>}</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span> </div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>, uint32_t priority)</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>{</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>  <span class="keywordflow">if</span>((int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] = (uint8_t)((priority &lt;&lt; (8 - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>  }</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]                = (uint8_t)((priority &lt;&lt; (8 - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL);</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>  }</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>}</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span> </div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span> </div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a>(<a class="code hl_typedef" href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a> <a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>{</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>  <span class="keywordflow">if</span>((int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a> &lt; 0) {</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0xFUL)-4UL] &gt;&gt; (8 - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>  }</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>    <span class="keywordflow">return</span>(((uint32_t)<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[((uint32_t)(int32_t)<a class="code hl_enumeration" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a>)]               &gt;&gt; (8 - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  }</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>}</div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span> </div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span>{</div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span> </div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span> </div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>         );</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span>}</div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span> </div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span> </div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span>{</div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span> </div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>}</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span> </div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span> </div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>{</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>  __DSB();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (uint32_t)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>                           (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>                            <a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  __DSB();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  <span class="keywordflow">while</span>(1) { __NOP(); }                                             <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>}</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span> </div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___fpu_functions.html#ga8f25126866314b5620223db80a581c09"> 1937</a></span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___fpu_functions.html#ga8f25126866314b5620223db80a581c09">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>{</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  uint32_t mvfr0;</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>  mvfr0 = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;MVFR0;</div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>  <span class="keywordflow">if</span>        ((mvfr0 &amp; 0x00000FF0UL) == 0x220UL) {</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>    <span class="keywordflow">return</span> 2UL;           <span class="comment">// Double + Single precision FPU</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((mvfr0 &amp; 0x00000FF0UL) == 0x020UL) {</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span>    <span class="keywordflow">return</span> 1UL;           <span class="comment">// Single precision FPU</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>    <span class="keywordflow">return</span> 0UL;           <span class="comment">// No FPU</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>  }</div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>}</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="comment">/* ##########################  Cache functions  #################################### */</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">/* Cache Size ID Register Macros */</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9"> 1964</a></span><span class="preprocessor">#define CCSIDR_WAYS(x)         (((x) &amp; SCB_CCSIDR_ASSOCIATIVITY_Msk) &gt;&gt; SCB_CCSIDR_ASSOCIATIVITY_Pos)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932"> 1965</a></span><span class="preprocessor">#define CCSIDR_SETS(x)         (((x) &amp; SCB_CCSIDR_NUMSETS_Msk      ) &gt;&gt; SCB_CCSIDR_NUMSETS_Pos      )</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681"> 1966</a></span><span class="preprocessor">#define CCSIDR_LSSHIFT(x)      (((x) &amp; SCB_CCSIDR_LINESIZE_Msk     ) </span><span class="comment">/*&gt;&gt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor"> )</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span> </div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68"> 1973</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">SCB_EnableICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>{</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>    __DSB();</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>    __ISB();</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">// invalidate I-Cache</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">// enable I-Cache</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>    __DSB();</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>    __ISB();</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>}</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span> </div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span> </div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#gaba757390852f95b3ac2d8638c717d8d8"> 1990</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gaba757390852f95b3ac2d8638c717d8d8">SCB_DisableICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>{</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>    __DSB();</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>    __ISB();</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a>;  <span class="comment">// disable I-Cache</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;                     <span class="comment">// invalidate I-Cache</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>    __DSB();</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>    __ISB();</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>}</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span> </div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span> </div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga50d373a785edd782c5de5a3b55e30ff3"> 2007</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga50d373a785edd782c5de5a3b55e30ff3">SCB_InvalidateICache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>{</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span><span class="preprocessor">  #if (__ICACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>    __DSB();</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>    __ISB();</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ICIALLU = 0UL;</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>    __DSB();</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>    __ISB();</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>}</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga63aa640d9006021a796a5dcf9c7180b6"> 2023</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga63aa640d9006021a796a5dcf9c7180b6">SCB_EnableDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>{</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>    uint32_t ccsidr, sshift, wshift, sw;</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>    uint32_t sets, ways;</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>    ccsidr  = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    sets    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>    sshift  = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a>(ccsidr) + 4UL);</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>    ways    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>    wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span> </div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>    __DSB();</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span> </div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span>    <span class="keywordflow">do</span> {                                   <span class="comment">// invalidate D-Cache</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>         uint32_t tmpways = ways;</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span>         <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>              sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>              <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = sw;</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>            } <span class="keywordflow">while</span>(tmpways--);</div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>        } <span class="keywordflow">while</span>(sets--);</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>    __DSB();</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR |=  (uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;   <span class="comment">// enable D-Cache</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span> </div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>    __DSB();</div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>    __ISB();</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span>}</div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span> </div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga6468170f90d270caab8116e7a4f0b5fe"> 2059</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga6468170f90d270caab8116e7a4f0b5fe">SCB_DisableDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>{</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>    uint32_t ccsidr, sshift, wshift, sw;</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>    uint32_t sets, ways;</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>    ccsidr  = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>    sets    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>    sshift  = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a>(ccsidr) + 4UL);</div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>    ways    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>    wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>    __DSB();</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCR &amp;= ~(uint32_t)<a class="code hl_define" href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a>;  <span class="comment">// disable D-Cache</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>    <span class="keywordflow">do</span> {                                    <span class="comment">// clean &amp; invalidate D-Cache</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>         uint32_t tmpways = ways;</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>         <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>              sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span>              <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = sw;</div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>            } <span class="keywordflow">while</span>(tmpways--);</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span>        } <span class="keywordflow">while</span>(sets--);</div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span> </div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>    __DSB();</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    __ISB();</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>}</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#gace2d30db08887d0bdb818b8a785a5ce6"> 2095</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#gace2d30db08887d0bdb818b8a785a5ce6">SCB_InvalidateDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>{</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>    uint32_t ccsidr, sshift, wshift, sw;</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>    uint32_t sets, ways;</div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>    ccsidr  = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>    sets    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>    sshift  = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a>(ccsidr) + 4UL);</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>    ways    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>    wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>    __DSB();</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span> </div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>    <span class="keywordflow">do</span> {                                    <span class="comment">// invalidate D-Cache</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>         uint32_t tmpways = ways;</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>         <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>              sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>              <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCISW = sw;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>            } <span class="keywordflow">while</span>(tmpways--);</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>        } <span class="keywordflow">while</span>(sets--);</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span> </div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span>    __DSB();</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>    __ISB();</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>}</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span> </div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span> </div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga55583e3065c6eabca204b8b89b121c4c"> 2128</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga55583e3065c6eabca204b8b89b121c4c">SCB_CleanDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>{</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>    uint32_t ccsidr, sshift, wshift, sw;</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    uint32_t sets, ways;</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span>    ccsidr  = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>    sets    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span>    sshift  = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a>(ccsidr) + 4UL);</div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>    ways    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>    wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span> </div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>    __DSB();</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>    <span class="keywordflow">do</span> {                                    <span class="comment">// clean D-Cache</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>         uint32_t tmpways = ways;</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>         <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>              sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));</div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>              <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCSW = sw;</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>            } <span class="keywordflow">while</span>(tmpways--);</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span>        } <span class="keywordflow">while</span>(sets--);</div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span> </div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>    __DSB();</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>    __ISB();</div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>}</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span> </div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c"> 2161</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">SCB_CleanInvalidateDCache</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>{</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>    uint32_t ccsidr, sshift, wshift, sw;</div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>    uint32_t sets, ways;</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span> </div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CSSELR = (0UL &lt;&lt; 1) | 0UL;         <span class="comment">// Level 1 data cache</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>    ccsidr  = <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CCSIDR;</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>    sets    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a>(ccsidr));</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>    sshift  = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a>(ccsidr) + 4UL);</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>    ways    = (uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a>(ccsidr));</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>    wshift  = (uint32_t)((uint32_t)__CLZ(ways) &amp; 0x1FUL);</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span> </div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>    __DSB();</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span> </div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    <span class="keywordflow">do</span> {                                    <span class="comment">// clean &amp; invalidate D-Cache</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span>         uint32_t tmpways = ways;</div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span>         <span class="keywordflow">do</span> {</div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span>              sw = ((tmpways &lt;&lt; wshift) | (sets &lt;&lt; sshift));</div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>              <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCISW = sw;</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>            } <span class="keywordflow">while</span>(tmpways--);</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span>        } <span class="keywordflow">while</span>(sets--);</div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span>    __DSB();</div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>    __ISB();</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>}</div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span> </div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span> </div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga503ef7ef58c0773defd15a82f6336c09"> 2196</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga503ef7ef58c0773defd15a82f6336c09">SCB_InvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>{</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>    int32_t  op_size = dsize;</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>    uint32_t op_addr = (uint32_t)addr;</div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>    uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span> </div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>    __DSB();</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>      <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCIMVAC = op_addr;</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>      op_addr +=          linesize;</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>      op_size -= (int32_t)linesize;</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>    }</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span> </div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>    __DSB();</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>    __ISB();</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>}</div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span> </div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span> </div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga696fadbf7b9cc71dad42fab61873a40d"> 2223</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga696fadbf7b9cc71dad42fab61873a40d">SCB_CleanDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>{</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>    int32_t  op_size = dsize;</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span>    uint32_t op_addr = (uint32_t) addr;</div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>    uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span> </div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span>    __DSB();</div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span> </div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span>    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>      <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCMVAC = op_addr;</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>      op_addr +=          linesize;</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>      op_size -= (int32_t)linesize;</div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>    }</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span> </div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>    __DSB();</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>    __ISB();</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>}</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span> </div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___cache_functions.html#ga630131b2572eaa16b569ed364dfc895e"> 2250</a></span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___cache_functions.html#ga630131b2572eaa16b569ed364dfc895e">SCB_CleanInvalidateDCache_by_Addr</a> (uint32_t *addr, int32_t dsize)</div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>{</div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="preprocessor">  #if (__DCACHE_PRESENT == 1)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>    int32_t  op_size = dsize;</div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>    uint32_t op_addr = (uint32_t) addr;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>    uint32_t linesize = 32UL;               <span class="comment">// in Cortex-M7 size of cache line is fixed to 8 words (32 bytes)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>    __DSB();</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span> </div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span>    <span class="keywordflow">while</span> (op_size &gt; 0) {</div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>      <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;DCCIMVAC = op_addr;</div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>      op_addr +=          linesize;</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>      op_size -= (int32_t)linesize;</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>    }</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span> </div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span>    __DSB();</div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>    __ISB();</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>}</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span> </div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span> </div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a>(uint32_t ticks)</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>{</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) { <span class="keywordflow">return</span> (1UL); }    <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span> </div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>  <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a> (<a class="code hl_enumvalue" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>  <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>                   <a class="code hl_define" href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>}</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span> </div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span> </div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 2326</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (uint32_t ch)</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>{</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0UL) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>      ((<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0UL)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>  {</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0UL) { __NOP(); }</div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>    <a class="code hl_define" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t)ch;</div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>  }</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>}</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span> </div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span> </div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>    ch = <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>    <a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>  }</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span> </div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span>}</div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span> </div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>__STATIC_INLINE int32_t <a class="code hl_function" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>) {</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span> </div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  }</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>}</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span> </div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>}</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span> </div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM7_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span> </div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__cm7_8h_html_a7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00263">core_cm7.h:263</a></div></div>
<div class="ttc" id="acore__cm7_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm7_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00264">core_cm7.h:264</a></div></div>
<div class="ttc" id="acore__cm7_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00261">core_cm7.h:261</a></div></div>
<div class="ttc" id="acore__cm_func_8h_html"><div class="ttname"><a href="core__cm_func_8h.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File.</div></div>
<div class="ttc" id="acore__cm_instr_8h_html"><div class="ttname"><a href="core__cm_instr_8h.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File.</div></div>
<div class="ttc" id="acore__cm_simd_8h_html"><div class="ttname"><a href="core__cm_simd_8h.html">core_cmSimd.h</a></div><div class="ttdoc">CMSIS Cortex-M SIMD Header File.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga1b741def9e3b2ca97dc9ea49b8ce505c"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga1b741def9e3b2ca97dc9ea49b8ce505c">SCB_CleanInvalidateDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanInvalidateDCache(void)</div><div class="ttdoc">Clean &amp; Invalidate D-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02161">core_cm7.h:2161</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga3d672529cd193537fe2a0141931c6ad9"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga3d672529cd193537fe2a0141931c6ad9">CCSIDR_WAYS</a></div><div class="ttdeci">#define CCSIDR_WAYS(x)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01964">core_cm7.h:1964</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga503ef7ef58c0773defd15a82f6336c09"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga503ef7ef58c0773defd15a82f6336c09">SCB_InvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02196">core_cm7.h:2196</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga50d373a785edd782c5de5a3b55e30ff3"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga50d373a785edd782c5de5a3b55e30ff3">SCB_InvalidateICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateICache(void)</div><div class="ttdoc">Invalidate I-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02007">core_cm7.h:2007</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga55583e3065c6eabca204b8b89b121c4c"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga55583e3065c6eabca204b8b89b121c4c">SCB_CleanDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanDCache(void)</div><div class="ttdoc">Clean D-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02128">core_cm7.h:2128</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga60edd8f48c1382d93fc7daef51053681"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga60edd8f48c1382d93fc7daef51053681">CCSIDR_LSSHIFT</a></div><div class="ttdeci">#define CCSIDR_LSSHIFT(x)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01966">core_cm7.h:1966</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga630131b2572eaa16b569ed364dfc895e"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga630131b2572eaa16b569ed364dfc895e">SCB_CleanInvalidateDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02250">core_cm7.h:2250</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga63aa640d9006021a796a5dcf9c7180b6"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga63aa640d9006021a796a5dcf9c7180b6">SCB_EnableDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_EnableDCache(void)</div><div class="ttdoc">Enable D-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02023">core_cm7.h:2023</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga6468170f90d270caab8116e7a4f0b5fe"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga6468170f90d270caab8116e7a4f0b5fe">SCB_DisableDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_DisableDCache(void)</div><div class="ttdoc">Disable D-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02059">core_cm7.h:2059</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_ga696fadbf7b9cc71dad42fab61873a40d"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#ga696fadbf7b9cc71dad42fab61873a40d">SCB_CleanDCache_by_Addr</a></div><div class="ttdeci">__STATIC_INLINE void SCB_CleanDCache_by_Addr(uint32_t *addr, int32_t dsize)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02223">core_cm7.h:2223</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaba757390852f95b3ac2d8638c717d8d8"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gaba757390852f95b3ac2d8638c717d8d8">SCB_DisableICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_DisableICache(void)</div><div class="ttdoc">Disable I-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01990">core_cm7.h:1990</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gace2d30db08887d0bdb818b8a785a5ce6"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gace2d30db08887d0bdb818b8a785a5ce6">SCB_InvalidateDCache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_InvalidateDCache(void)</div><div class="ttdoc">Invalidate D-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02095">core_cm7.h:2095</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaf20feee7c52fee32b48ee0d2ceaaf932"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gaf20feee7c52fee32b48ee0d2ceaaf932">CCSIDR_SETS</a></div><div class="ttdeci">#define CCSIDR_SETS(x)</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01965">core_cm7.h:1965</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___cache_functions_html_gaf9e7c6c8e16ada1f95e5bf5a03505b68"><div class="ttname"><a href="group___c_m_s_i_s___core___cache_functions.html#gaf9e7c6c8e16ada1f95e5bf5a03505b68">SCB_EnableICache</a></div><div class="ttdeci">__STATIC_INLINE void SCB_EnableICache(void)</div><div class="ttdoc">Enable I-Cache.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01973">core_cm7.h:1973</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___fpu_functions_html_ga8f25126866314b5620223db80a581c09"><div class="ttname"><a href="group___c_m_s_i_s___core___fpu_functions.html#ga8f25126866314b5620223db80a581c09">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01937">core_cm7.h:1937</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga1143dec48d60a3d6f238c4798a87759c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1143dec48d60a3d6f238c4798a87759c">NVIC_SystemReset</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00676">core_cm0.h:676</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga1cbaf8e6abd4aa4885828e7f24fcfeb4"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga1cbaf8e6abd4aa4885828e7f24fcfeb4">NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00660">core_cm0.h:660</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga2305cbd44aaad792e3a4e538bdaf14f9"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga2305cbd44aaad792e3a4e538bdaf14f9">NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00636">core_cm0.h:636</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga260fba04ac8346855c57f091d4ee1e71"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga260fba04ac8346855c57f091d4ee1e71">NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable External Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00581">core_cm0.h:581</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga332e10ef9605dc6eb10b9e14511930f8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga332e10ef9605dc6eb10b9e14511930f8">NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00621">core_cm0.h:621</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3349f2e3580d7ce22d6530b7294e5921"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3349f2e3580d7ce22d6530b7294e5921">NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable External Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00569">core_cm0.h:569</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga394f7ce2ca826c0da26284d17ac6524d"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga394f7ce2ca826c0da26284d17ac6524d">NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01370">core_cm3.h:1370</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3ecf446519da33e1690deffbf5be505f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3ecf446519da33e1690deffbf5be505f">NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00609">core_cm0.h:609</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga47a0f52794068d076c9147aa3cb8d8a6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga47a0f52794068d076c9147aa3cb8d8a6">NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01449">core_cm3.h:1449</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga4f23ef94633f75d3c97670a53949003c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga4f23ef94633f75d3c97670a53949003c">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01538">core_cm3.h:1538</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga77cfbb35a9d8027e392034321bed6904"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga77cfbb35a9d8027e392034321bed6904">NVIC_SetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="ttdoc">Set Priority Grouping.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01350">core_cm3.h:1350</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01510">core_cm3.h:1510</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae4e8f0238527c69f522029b93c8e5b78"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae4e8f0238527c69f522029b93c8e5b78">SysTick_Config</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="ttdoc">System Tick Configuration.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00714">core_cm0.h:714</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gafec8042db64c0f8ed432b6c8386a05d8"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gafec8042db64c0f8ed432b6c8386a05d8">NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00597">core_cm0.h:597</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___i_t_m_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01000">core_cm7.h:1000</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga57b3909dff40a9c28ec50991e4202678"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga57b3909dff40a9c28ec50991e4202678">SCB_CCR_DC_Msk</a></div><div class="ttdeci">#define SCB_CCR_DC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00608">core_cm7.h:608</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00579">core_cm7.h:579</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00570">core_cm7.h:570</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00569">core_cm7.h:569</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00582">core_cm7.h:582</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00578">core_cm7.h:578</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaf2ff8f5957edac919e28b536aa6c0a59"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaf2ff8f5957edac919e28b536aa6c0a59">SCB_CCR_IC_Msk</a></div><div class="ttdeci">#define SCB_CCR_IC_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00605">core_cm7.h:605</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00903">core_cm7.h:903</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00907">core_cm7.h:907</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00900">core_cm7.h:900</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00897">core_cm7.h:897</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga073a19a9b34eba554249c6b7c5be2775"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga073a19a9b34eba554249c6b7c5be2775">xPSR_Type::@646::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00355">core_cm7.h:355</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0943adb7e7700f0203b50d20cc59429a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0943adb7e7700f0203b50d20cc59429a">xPSR_Type::@646::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00362">core_cm7.h:362</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0d073a729f1f4b085175598b64b1722c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0d073a729f1f4b085175598b64b1722c">IPSR_Type::@645::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00336">core_cm7.h:336</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0d3a3f2d3a5e2d86bf33a1fdfab00d92"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0d3a3f2d3a5e2d86bf33a1fdfab00d92">APSR_Type::@644::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00301">core_cm7.h:301</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga0e69531f29f71c62cccac82417cda0f8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga0e69531f29f71c62cccac82417cda0f8">DWT_Type::LAR</a></div><div class="ttdeci">__O uint32_t LAR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01061">core_cm7.h:1061</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga116ed13b1c1aba036b9307ed0ea55b47"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga116ed13b1c1aba036b9307ed0ea55b47">SCB_Type::MVFR1</a></div><div class="ttdeci">__I uint32_t MVFR1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00494">core_cm7.h:494</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga16e05cc18ec7ab501620bf7263f226e7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga16e05cc18ec7ab501620bf7263f226e7">SCB_Type::DCCISW</a></div><div class="ttdeci">__O uint32_t DCCISW</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00506">core_cm7.h:506</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga1728cb36883856a3543286d9acfb8a0d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga1728cb36883856a3543286d9acfb8a0d">SCB_Type::DTCMCR</a></div><div class="ttdeci">__IO uint32_t DTCMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00509">core_cm7.h:509</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2498dd236ec61bc0983f851ec2d1dadc"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2498dd236ec61bc0983f851ec2d1dadc">SCB_Type::DCIMVAC</a></div><div class="ttdeci">__O uint32_t DCIMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00500">core_cm7.h:500</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga28449e73e4c03e372c9ee0bb1211a58a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga28449e73e4c03e372c9ee0bb1211a58a">DWT_Type::LSR</a></div><div class="ttdeci">__I uint32_t LSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01062">core_cm7.h:1062</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga29db2ff9cf75c787ea350468fc224408"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga29db2ff9cf75c787ea350468fc224408">SCB_Type::DCCIMVAC</a></div><div class="ttdeci">__O uint32_t DCCIMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00505">core_cm7.h:505</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga2a6847e2ce82e9f6897953729973bbce"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga2a6847e2ce82e9f6897953729973bbce">APSR_Type::@644::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00298">core_cm7.h:298</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga37356bd9475a8be5a1e9f1489297e5dd"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga37356bd9475a8be5a1e9f1489297e5dd">SCB_Type::DCCMVAU</a></div><div class="ttdeci">__O uint32_t DCCMVAU</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00502">core_cm7.h:502</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga38c3f1230936aa4aee9b1028358098d7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga38c3f1230936aa4aee9b1028358098d7">APSR_Type::@644::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00299">core_cm7.h:299</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga45eae854a03292d6ab116b9aad02ec72"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga45eae854a03292d6ab116b9aad02ec72">ITM_Type::@648::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00939">core_cm7.h:939</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga4816a38bef9e2557087c4de005c966cb"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga4816a38bef9e2557087c4de005c966cb">APSR_Type::@644::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00297">core_cm7.h:297</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga49dfb8c504b1aced86af1c5eff699755"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga49dfb8c504b1aced86af1c5eff699755">SCB_Type::DCCSW</a></div><div class="ttdeci">__O uint32_t DCCSW</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00504">core_cm7.h:504</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga50230b7ffe2728d6fb9e317a15978ab3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga50230b7ffe2728d6fb9e317a15978ab3">SCB_Type::DCISW</a></div><div class="ttdeci">__O uint32_t DCISW</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00501">core_cm7.h:501</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga578bf564327a6fe63f960987aa9b876b"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga578bf564327a6fe63f960987aa9b876b">APSR_Type::@644::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00300">core_cm7.h:300</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5a8f354519f1ff34593533f095a33679"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5a8f354519f1ff34593533f095a33679">SCB_Type::ID_DFR</a></div><div class="ttdeci">__I uint32_t ID_DFR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00480">core_cm7.h:480</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga5b8ace34dde093049c26c56c9e3819cc"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga5b8ace34dde093049c26c56c9e3819cc">SCB_Type::CCSIDR</a></div><div class="ttdeci">__I uint32_t CCSIDR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00487">core_cm7.h:487</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga63586372c8a65370317d0a76f1cb1b83"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga63586372c8a65370317d0a76f1cb1b83">xPSR_Type::@646::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00359">core_cm7.h:359</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga658958c3e7cf9a0bb35c71853b2b6ea8"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga658958c3e7cf9a0bb35c71853b2b6ea8">SCB_Type::MVFR0</a></div><div class="ttdeci">__I uint32_t MVFR0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00493">core_cm7.h:493</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6887612a34a60a320a299dfe3d50cbf7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6887612a34a60a320a299dfe3d50cbf7">SCB_Type::DCCMVAC</a></div><div class="ttdeci">__O uint32_t DCCMVAC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00503">core_cm7.h:503</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6b2713a61cabcdf91792306e83f81541"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6b2713a61cabcdf91792306e83f81541">APSR_Type::@644::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00303">core_cm7.h:303</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga6f52bb11b40cad59e836366a43686d63"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga6f52bb11b40cad59e836366a43686d63">SCB_Type::ITCMCR</a></div><div class="ttdeci">__IO uint32_t ITCMCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00508">core_cm7.h:508</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7b9f9f8ecfea09005289a5ab57ce0145"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7b9f9f8ecfea09005289a5ab57ce0145">xPSR_Type::@646::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00354">core_cm7.h:354</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga7c4a23ee85ff41889c454b04a0f139d2"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga7c4a23ee85ff41889c454b04a0f139d2">xPSR_Type::@646::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00357">core_cm7.h:357</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga82963b2e0c2350e66778c4a8cfb9a2ef"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga82963b2e0c2350e66778c4a8cfb9a2ef">SCB_Type::CLIDR</a></div><div class="ttdeci">__I uint32_t CLIDR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00485">core_cm7.h:485</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga8456b55584e34cab3e063856a7c43d98"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga8456b55584e34cab3e063856a7c43d98">xPSR_Type::@646::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00352">core_cm7.h:352</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga86c0feeceb540651e6ca01af397e7c9c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga86c0feeceb540651e6ca01af397e7c9c">SCB_Type::ICIMVAU</a></div><div class="ttdeci">__O uint32_t ICIMVAU</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00499">core_cm7.h:499</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga91b7183c8d56ef23daf9b5d35700e2ac"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga91b7183c8d56ef23daf9b5d35700e2ac">CONTROL_Type::@647::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00405">core_cm7.h:405</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga93da4f8a0d7acee586958254431dfa50"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga93da4f8a0d7acee586958254431dfa50">CONTROL_Type::@647::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00403">core_cm7.h:403</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga95022b65f84f739fd11a6601800d7ca1"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga95022b65f84f739fd11a6601800d7ca1">APSR_Type::@644::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00304">core_cm7.h:304</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_ga98d7062c16389b96f8f0b1af267a1667"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#ga98d7062c16389b96f8f0b1af267a1667">ITM_Type::@648::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00940">core_cm7.h:940</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa7154549803e08073983216c159f74e3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa7154549803e08073983216c159f74e3">SCB_Type::AHBPCR</a></div><div class="ttdeci">__IO uint32_t AHBPCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00510">core_cm7.h:510</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l02326">core_cm7.h:2326</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaa97f1d150c149efb979da8944a44a439"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaa97f1d150c149efb979da8944a44a439">IPSR_Type::@645::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00335">core_cm7.h:335</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaac8bfc9c6cb55da6358b05bcfd35a0c3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaac8bfc9c6cb55da6358b05bcfd35a0c3">xPSR_Type::@646::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00353">core_cm7.h:353</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaaf2d1da55d57e3b9991ae93afb1d1906"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaaf2d1da55d57e3b9991ae93afb1d1906">CONTROL_Type::@647::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00404">core_cm7.h:404</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab207e64e1e857ea1b68895172264bd8d"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab207e64e1e857ea1b68895172264bd8d">SCB_Type::CTR</a></div><div class="ttdeci">__I uint32_t CTR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00486">core_cm7.h:486</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gab50ec41c0e75c89feb7fbda602e59634"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gab50ec41c0e75c89feb7fbda602e59634">ITM_Type::@648::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00938">core_cm7.h:938</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01654">core_cm3.h:1654</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01635">core_cm3.h:1635</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacb57cbc70338c6acc607ec6b241a848c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacb57cbc70338c6acc607ec6b241a848c">SCB_Type::ID_AFR</a></div><div class="ttdeci">__I uint32_t ID_AFR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00481">core_cm7.h:481</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacb77619057d99c6d671915df3aa9b454"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacb77619057d99c6d671915df3aa9b454">SCB_Type::ABFSR</a></div><div class="ttdeci">__IO uint32_t ABFSR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00514">core_cm7.h:514</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gacc2c89b1b03bed0224952b05582ce397"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gacc2c89b1b03bed0224952b05582ce397">SCB_Type::CACR</a></div><div class="ttdeci">__IO uint32_t CACR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00511">core_cm7.h:511</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gad323c3f1f75c8f6971214146a566dc8c"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gad323c3f1f75c8f6971214146a566dc8c">SCB_Type::ICIALLU</a></div><div class="ttdeci">__O uint32_t ICIALLU</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00497">core_cm7.h:497</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae1aa2246b75741ae5a7a965a66fa8d64"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae1aa2246b75741ae5a7a965a66fa8d64">SCB_Type::AHBSCR</a></div><div class="ttdeci">__IO uint32_t AHBSCR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00512">core_cm7.h:512</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01673">core_cm3.h:1673</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gae8ae8a20cd12d4075aeaeb2bc23bf027"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gae8ae8a20cd12d4075aeaeb2bc23bf027">xPSR_Type::@646::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00361">core_cm7.h:361</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaed4b6e7df7dbef7bc468e6c857ef4204"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaed4b6e7df7dbef7bc468e6c857ef4204">SCB_Type::MVFR2</a></div><div class="ttdeci">__I uint32_t MVFR2</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00495">core_cm7.h:495</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf24c80dd455203c607a05cd643df9913"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf24c80dd455203c607a05cd643df9913">APSR_Type::@644::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00302">core_cm7.h:302</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf5a7ccc601d8be0d59627e09f6cea9c7"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf5a7ccc601d8be0d59627e09f6cea9c7">xPSR_Type::@646::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00360">core_cm7.h:360</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaf72bb6fc58beb1a11b4a029f66570bd3"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaf72bb6fc58beb1a11b4a029f66570bd3">xPSR_Type::@646::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00356">core_cm7.h:356</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafc1f9c17976c364c074b1cd1cd4fb355"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafc1f9c17976c364c074b1cd1cd4fb355">xPSR_Type::@646::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00358">core_cm7.h:358</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafd8149e3b084e2170607dbe64e27b766"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafd8149e3b084e2170607dbe64e27b766">SCB_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00491">core_cm7.h:491</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gafdc87bd02624a24c3bef7f56511c5444"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gafdc87bd02624a24c3bef7f56511c5444">SCB_Type::CSSELR</a></div><div class="ttdeci">__IO uint32_t CSSELR</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00488">core_cm7.h:488</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core___debug_functions_html_gaff5f68dd88a8e6e19801b50f967ee981"><div class="ttname"><a href="group___c_m_s_i_s__core___debug_functions.html#gaff5f68dd88a8e6e19801b50f967ee981">CONTROL_Type::@647::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l00402">core_cm7.h:402</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01650">core_cm7.h:1650</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01653">core_cm7.h:1653</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01652">core_cm7.h:1652</a></div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> <a href="core__cm7_8h_source.html#l01651">core_cm7.h:1651</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga4a0206df9604302e0741c1aa4ca1ded3"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga4a0206df9604302e0741c1aa4ca1ded3">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00192">stm32f4xx.h:193</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00184">stm32f4xx.h:184</a></div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00202">stm32f4xx.h:202</a></div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l01191">core_cm3.h:1192</a></div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00800">core_cm3.h:801</a></div></div>
<div class="ttc" id="astruct_i_t_m___type_html"><div class="ttname"><a href="struct_i_t_m___type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00699">core_cm3.h:700</a></div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00334">core_cm0.h:335</a></div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00359">core_cm0.h:360</a></div></div>
<div class="ttc" id="astruct_s_cn_s_c_b___type_html"><div class="ttname"><a href="struct_s_cn_s_c_b___type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00612">core_cm3.h:613</a></div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00464">core_cm0.h:465</a></div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm3_8h_source.html#l00945">core_cm3.h:946</a></div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00224">core_cm0.h:225</a></div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00308">core_cm0.h:309</a></div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00253">core_cm0.h:254</a></div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition:</b> <a href="core__cm0_8h_source.html#l00270">core_cm0.h:271</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
