{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1521, "design__instance__area": 12862.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0006094053387641907, "power__switching__total": 0.0003680332447402179, "power__leakage__total": 1.595221377215239e-08, "power__total": 0.0009774545906111598, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2670078955733075, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.26854061401330204, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3288285847797967, "timing__setup__ws__corner:nom_tt_025C_1v80": 14.070288443721516, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.328829, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.27527350622540925, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2756855655126527, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8775630470693497, "timing__setup__ws__corner:nom_ss_100C_1v60": 11.489900911482026, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.877563, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 11.944838, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26275518615720606, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26461178441821925, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11104062428286529, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.854873307451074, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.111041, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 7, "design__max_fanout_violation__count": 16, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2614861179374409, "clock__skew__worst_setup": 0.2627671488106347, "timing__hold__ws": 0.1083528852865358, "timing__setup__ws": 11.478925690439391, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.108353, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 11.774499, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 188.13 198.85", "design__core__bbox": "5.52 10.88 182.16 187.68", "design__io": 109, "design__die__area": 37409.7, "design__core__area": 31230, "design__instance__count__stdcell": 1956, "design__instance__area__stdcell": 13406.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.429287, "design__instance__utilization__stdcell": 0.429287, "design__rows": 65, "design__rows:unithd": 65, "design__sites": 24960, "design__sites:unithd": 24960, "design__instance__count__class:buffer": 120, "design__instance__area__class:buffer": 768.237, "design__instance__count__class:inverter": 22, "design__instance__area__class:inverter": 82.5792, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 2843.98, "design__instance__count__class:multi_input_combinational_cell": 894, "design__instance__area__class:multi_input_combinational_cell": 6593.82, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6272278, "design__instance__count__class:timing_repair_buffer": 311, "design__instance__area__class:timing_repair_buffer": 2143.31, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 34159.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 258.998, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 171.414, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 59, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1574, "route__net__special": 2, "route__drc_errors__iter:0": 585, "route__wirelength__iter:0": 38823, "route__drc_errors__iter:1": 347, "route__wirelength__iter:1": 38476, "route__drc_errors__iter:2": 428, "route__wirelength__iter:2": 38328, "route__drc_errors__iter:3": 63, "route__wirelength__iter:3": 38277, "route__drc_errors__iter:4": 8, "route__wirelength__iter:4": 38254, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 38260, "route__drc_errors": 0, "route__wirelength": 38260, "route__vias": 10985, "route__vias__singlecut": 10985, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 365.43, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2653410621881453, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26622757529838076, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32541525950520245, "timing__setup__ws__corner:min_tt_025C_1v80": 14.079612541035232, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.325415, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.27287115006563084, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.27287115006563084, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8697927069225405, "timing__setup__ws__corner:min_ss_100C_1v60": 11.508332390568922, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.869793, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.09747, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2614861179374409, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2627671488106347, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1083528852865358, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.869130347847316, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.108353, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2691657251049966, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2718277624375791, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33266657037332026, "timing__setup__ws__corner:max_tt_025C_1v80": 14.065918605773005, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.332667, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 7, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.27815325829927817, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.27969935492709774, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8855785244669292, "timing__setup__ws__corner:max_ss_100C_1v60": 11.478925690439391, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.885579, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 11.774499, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.26457617401369726, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.26755273753805153, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11359496997901346, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.837171022867375, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113595, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 16, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000246162, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00031196, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.79391e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00031196, "design_powergrid__voltage__worst": 0.00031196, "design_powergrid__voltage__worst__net:VPWR": 1.79975, "design_powergrid__drop__worst": 0.00031196, "design_powergrid__drop__worst__net:VPWR": 0.000246162, "design_powergrid__voltage__worst__net:VGND": 0.00031196, "design_powergrid__drop__worst__net:VGND": 0.00031196, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.91e-05, "ir__drop__worst": 0.000246, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}